
exemplo_microros_f4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d9d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e28  0801db60  0801db60  0002db60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f988  0801f988  00030368  2**0
                  CONTENTS
  4 .ARM          00000008  0801f988  0801f988  0002f988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f990  0801f990  00030368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f990  0801f990  0002f990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f994  0801f994  0002f994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000368  20000000  0801f998  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030368  2**0
                  CONTENTS
 10 .bss          00015cd0  20000368  20000368  00030368  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20016038  20016038  00030368  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030368  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002e1c1  00000000  00000000  00030398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000055a7  00000000  00000000  0005e559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002180  00000000  00000000  00063b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001fa0  00000000  00000000  00065c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a19b  00000000  00000000  00067c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000292be  00000000  00000000  00091dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5171  00000000  00000000  000bb079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000ac  00000000  00000000  001b01ea  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a9b0  00000000  00000000  001b0298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000368 	.word	0x20000368
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801db48 	.word	0x0801db48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000036c 	.word	0x2000036c
 80001cc:	0801db48 	.word	0x0801db48

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_ldivmod>:
 8000ca8:	b97b      	cbnz	r3, 8000cca <__aeabi_ldivmod+0x22>
 8000caa:	b972      	cbnz	r2, 8000cca <__aeabi_ldivmod+0x22>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bfbe      	ittt	lt
 8000cb0:	2000      	movlt	r0, #0
 8000cb2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cb6:	e006      	blt.n	8000cc6 <__aeabi_ldivmod+0x1e>
 8000cb8:	bf08      	it	eq
 8000cba:	2800      	cmpeq	r0, #0
 8000cbc:	bf1c      	itt	ne
 8000cbe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cc2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cc6:	f000 b9ef 	b.w	80010a8 <__aeabi_idiv0>
 8000cca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	db09      	blt.n	8000cea <__aeabi_ldivmod+0x42>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	db1a      	blt.n	8000d10 <__aeabi_ldivmod+0x68>
 8000cda:	f000 f883 	bl	8000de4 <__udivmoddi4>
 8000cde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4770      	bx	lr
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db1b      	blt.n	8000d2c <__aeabi_ldivmod+0x84>
 8000cf4:	f000 f876 	bl	8000de4 <__udivmoddi4>
 8000cf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d00:	b004      	add	sp, #16
 8000d02:	4240      	negs	r0, r0
 8000d04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	f000 f865 	bl	8000de4 <__udivmoddi4>
 8000d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d22:	b004      	add	sp, #16
 8000d24:	4240      	negs	r0, r0
 8000d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d2a:	4770      	bx	lr
 8000d2c:	4252      	negs	r2, r2
 8000d2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d32:	f000 f857 	bl	8000de4 <__udivmoddi4>
 8000d36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3e:	b004      	add	sp, #16
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d5c:	f000 b9a4 	b.w	80010a8 <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f83c 	bl	8000de4 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff febb 	bl	8000afc <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc31 	bl	8000618 <__aeabi_dmul>
 8000db6:	f7ff ff07 	bl	8000bc8 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fbb2 	bl	8000524 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc28 	bl	8000618 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff fa6a 	bl	80002a8 <__aeabi_dsub>
 8000dd4:	f7ff fef8 	bl	8000bc8 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	4604      	mov	r4, r0
 8000dec:	468c      	mov	ip, r1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f040 8083 	bne.w	8000efa <__udivmoddi4+0x116>
 8000df4:	428a      	cmp	r2, r1
 8000df6:	4617      	mov	r7, r2
 8000df8:	d947      	bls.n	8000e8a <__udivmoddi4+0xa6>
 8000dfa:	fab2 f282 	clz	r2, r2
 8000dfe:	b142      	cbz	r2, 8000e12 <__udivmoddi4+0x2e>
 8000e00:	f1c2 0020 	rsb	r0, r2, #32
 8000e04:	fa24 f000 	lsr.w	r0, r4, r0
 8000e08:	4091      	lsls	r1, r2
 8000e0a:	4097      	lsls	r7, r2
 8000e0c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e10:	4094      	lsls	r4, r2
 8000e12:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e16:	0c23      	lsrs	r3, r4, #16
 8000e18:	fbbc f6f8 	udiv	r6, ip, r8
 8000e1c:	fa1f fe87 	uxth.w	lr, r7
 8000e20:	fb08 c116 	mls	r1, r8, r6, ip
 8000e24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e28:	fb06 f10e 	mul.w	r1, r6, lr
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d909      	bls.n	8000e44 <__udivmoddi4+0x60>
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e36:	f080 8119 	bcs.w	800106c <__udivmoddi4+0x288>
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	f240 8116 	bls.w	800106c <__udivmoddi4+0x288>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	443b      	add	r3, r7
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e58:	45a6      	cmp	lr, r4
 8000e5a:	d909      	bls.n	8000e70 <__udivmoddi4+0x8c>
 8000e5c:	193c      	adds	r4, r7, r4
 8000e5e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e62:	f080 8105 	bcs.w	8001070 <__udivmoddi4+0x28c>
 8000e66:	45a6      	cmp	lr, r4
 8000e68:	f240 8102 	bls.w	8001070 <__udivmoddi4+0x28c>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	443c      	add	r4, r7
 8000e70:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e74:	eba4 040e 	sub.w	r4, r4, lr
 8000e78:	2600      	movs	r6, #0
 8000e7a:	b11d      	cbz	r5, 8000e84 <__udivmoddi4+0xa0>
 8000e7c:	40d4      	lsrs	r4, r2
 8000e7e:	2300      	movs	r3, #0
 8000e80:	e9c5 4300 	strd	r4, r3, [r5]
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	b902      	cbnz	r2, 8000e8e <__udivmoddi4+0xaa>
 8000e8c:	deff      	udf	#255	; 0xff
 8000e8e:	fab2 f282 	clz	r2, r2
 8000e92:	2a00      	cmp	r2, #0
 8000e94:	d150      	bne.n	8000f38 <__udivmoddi4+0x154>
 8000e96:	1bcb      	subs	r3, r1, r7
 8000e98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9c:	fa1f f887 	uxth.w	r8, r7
 8000ea0:	2601      	movs	r6, #1
 8000ea2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ea6:	0c21      	lsrs	r1, r4, #16
 8000ea8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000eac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb0:	fb08 f30c 	mul.w	r3, r8, ip
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d907      	bls.n	8000ec8 <__udivmoddi4+0xe4>
 8000eb8:	1879      	adds	r1, r7, r1
 8000eba:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0xe2>
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	f200 80e9 	bhi.w	8001098 <__udivmoddi4+0x2b4>
 8000ec6:	4684      	mov	ip, r0
 8000ec8:	1ac9      	subs	r1, r1, r3
 8000eca:	b2a3      	uxth	r3, r4
 8000ecc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ed0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ed4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ed8:	fb08 f800 	mul.w	r8, r8, r0
 8000edc:	45a0      	cmp	r8, r4
 8000ede:	d907      	bls.n	8000ef0 <__udivmoddi4+0x10c>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x10a>
 8000ee8:	45a0      	cmp	r8, r4
 8000eea:	f200 80d9 	bhi.w	80010a0 <__udivmoddi4+0x2bc>
 8000eee:	4618      	mov	r0, r3
 8000ef0:	eba4 0408 	sub.w	r4, r4, r8
 8000ef4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ef8:	e7bf      	b.n	8000e7a <__udivmoddi4+0x96>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d909      	bls.n	8000f12 <__udivmoddi4+0x12e>
 8000efe:	2d00      	cmp	r5, #0
 8000f00:	f000 80b1 	beq.w	8001066 <__udivmoddi4+0x282>
 8000f04:	2600      	movs	r6, #0
 8000f06:	e9c5 0100 	strd	r0, r1, [r5]
 8000f0a:	4630      	mov	r0, r6
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	fab3 f683 	clz	r6, r3
 8000f16:	2e00      	cmp	r6, #0
 8000f18:	d14a      	bne.n	8000fb0 <__udivmoddi4+0x1cc>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d302      	bcc.n	8000f24 <__udivmoddi4+0x140>
 8000f1e:	4282      	cmp	r2, r0
 8000f20:	f200 80b8 	bhi.w	8001094 <__udivmoddi4+0x2b0>
 8000f24:	1a84      	subs	r4, r0, r2
 8000f26:	eb61 0103 	sbc.w	r1, r1, r3
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	468c      	mov	ip, r1
 8000f2e:	2d00      	cmp	r5, #0
 8000f30:	d0a8      	beq.n	8000e84 <__udivmoddi4+0xa0>
 8000f32:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f36:	e7a5      	b.n	8000e84 <__udivmoddi4+0xa0>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f40:	4097      	lsls	r7, r2
 8000f42:	fa01 f002 	lsl.w	r0, r1, r2
 8000f46:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f4a:	40d9      	lsrs	r1, r3
 8000f4c:	4330      	orrs	r0, r6
 8000f4e:	0c03      	lsrs	r3, r0, #16
 8000f50:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f54:	fa1f f887 	uxth.w	r8, r7
 8000f58:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f60:	fb06 f108 	mul.w	r1, r6, r8
 8000f64:	4299      	cmp	r1, r3
 8000f66:	fa04 f402 	lsl.w	r4, r4, r2
 8000f6a:	d909      	bls.n	8000f80 <__udivmoddi4+0x19c>
 8000f6c:	18fb      	adds	r3, r7, r3
 8000f6e:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000f72:	f080 808d 	bcs.w	8001090 <__udivmoddi4+0x2ac>
 8000f76:	4299      	cmp	r1, r3
 8000f78:	f240 808a 	bls.w	8001090 <__udivmoddi4+0x2ac>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	443b      	add	r3, r7
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b281      	uxth	r1, r0
 8000f84:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f88:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f90:	fb00 f308 	mul.w	r3, r0, r8
 8000f94:	428b      	cmp	r3, r1
 8000f96:	d907      	bls.n	8000fa8 <__udivmoddi4+0x1c4>
 8000f98:	1879      	adds	r1, r7, r1
 8000f9a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f9e:	d273      	bcs.n	8001088 <__udivmoddi4+0x2a4>
 8000fa0:	428b      	cmp	r3, r1
 8000fa2:	d971      	bls.n	8001088 <__udivmoddi4+0x2a4>
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	4439      	add	r1, r7
 8000fa8:	1acb      	subs	r3, r1, r3
 8000faa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fae:	e778      	b.n	8000ea2 <__udivmoddi4+0xbe>
 8000fb0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fb4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fb8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fbc:	431c      	orrs	r4, r3
 8000fbe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fc2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fc6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fca:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fce:	431f      	orrs	r7, r3
 8000fd0:	0c3b      	lsrs	r3, r7, #16
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fa1f f884 	uxth.w	r8, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000fe2:	fb09 fa08 	mul.w	sl, r9, r8
 8000fe6:	458a      	cmp	sl, r1
 8000fe8:	fa02 f206 	lsl.w	r2, r2, r6
 8000fec:	fa00 f306 	lsl.w	r3, r0, r6
 8000ff0:	d908      	bls.n	8001004 <__udivmoddi4+0x220>
 8000ff2:	1861      	adds	r1, r4, r1
 8000ff4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ff8:	d248      	bcs.n	800108c <__udivmoddi4+0x2a8>
 8000ffa:	458a      	cmp	sl, r1
 8000ffc:	d946      	bls.n	800108c <__udivmoddi4+0x2a8>
 8000ffe:	f1a9 0902 	sub.w	r9, r9, #2
 8001002:	4421      	add	r1, r4
 8001004:	eba1 010a 	sub.w	r1, r1, sl
 8001008:	b2bf      	uxth	r7, r7
 800100a:	fbb1 f0fe 	udiv	r0, r1, lr
 800100e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001012:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001016:	fb00 f808 	mul.w	r8, r0, r8
 800101a:	45b8      	cmp	r8, r7
 800101c:	d907      	bls.n	800102e <__udivmoddi4+0x24a>
 800101e:	19e7      	adds	r7, r4, r7
 8001020:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8001024:	d22e      	bcs.n	8001084 <__udivmoddi4+0x2a0>
 8001026:	45b8      	cmp	r8, r7
 8001028:	d92c      	bls.n	8001084 <__udivmoddi4+0x2a0>
 800102a:	3802      	subs	r0, #2
 800102c:	4427      	add	r7, r4
 800102e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001032:	eba7 0708 	sub.w	r7, r7, r8
 8001036:	fba0 8902 	umull	r8, r9, r0, r2
 800103a:	454f      	cmp	r7, r9
 800103c:	46c6      	mov	lr, r8
 800103e:	4649      	mov	r1, r9
 8001040:	d31a      	bcc.n	8001078 <__udivmoddi4+0x294>
 8001042:	d017      	beq.n	8001074 <__udivmoddi4+0x290>
 8001044:	b15d      	cbz	r5, 800105e <__udivmoddi4+0x27a>
 8001046:	ebb3 020e 	subs.w	r2, r3, lr
 800104a:	eb67 0701 	sbc.w	r7, r7, r1
 800104e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001052:	40f2      	lsrs	r2, r6
 8001054:	ea4c 0202 	orr.w	r2, ip, r2
 8001058:	40f7      	lsrs	r7, r6
 800105a:	e9c5 2700 	strd	r2, r7, [r5]
 800105e:	2600      	movs	r6, #0
 8001060:	4631      	mov	r1, r6
 8001062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001066:	462e      	mov	r6, r5
 8001068:	4628      	mov	r0, r5
 800106a:	e70b      	b.n	8000e84 <__udivmoddi4+0xa0>
 800106c:	4606      	mov	r6, r0
 800106e:	e6e9      	b.n	8000e44 <__udivmoddi4+0x60>
 8001070:	4618      	mov	r0, r3
 8001072:	e6fd      	b.n	8000e70 <__udivmoddi4+0x8c>
 8001074:	4543      	cmp	r3, r8
 8001076:	d2e5      	bcs.n	8001044 <__udivmoddi4+0x260>
 8001078:	ebb8 0e02 	subs.w	lr, r8, r2
 800107c:	eb69 0104 	sbc.w	r1, r9, r4
 8001080:	3801      	subs	r0, #1
 8001082:	e7df      	b.n	8001044 <__udivmoddi4+0x260>
 8001084:	4608      	mov	r0, r1
 8001086:	e7d2      	b.n	800102e <__udivmoddi4+0x24a>
 8001088:	4660      	mov	r0, ip
 800108a:	e78d      	b.n	8000fa8 <__udivmoddi4+0x1c4>
 800108c:	4681      	mov	r9, r0
 800108e:	e7b9      	b.n	8001004 <__udivmoddi4+0x220>
 8001090:	4666      	mov	r6, ip
 8001092:	e775      	b.n	8000f80 <__udivmoddi4+0x19c>
 8001094:	4630      	mov	r0, r6
 8001096:	e74a      	b.n	8000f2e <__udivmoddi4+0x14a>
 8001098:	f1ac 0c02 	sub.w	ip, ip, #2
 800109c:	4439      	add	r1, r7
 800109e:	e713      	b.n	8000ec8 <__udivmoddi4+0xe4>
 80010a0:	3802      	subs	r0, #2
 80010a2:	443c      	add	r4, r7
 80010a4:	e724      	b.n	8000ef0 <__udivmoddi4+0x10c>
 80010a6:	bf00      	nop

080010a8 <__aeabi_idiv0>:
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	; 0x28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80010b8:	f00b f860 	bl	800c17c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80010bc:	4b58      	ldr	r3, [pc, #352]	; (8001220 <pvPortMallocMicroROS+0x174>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d101      	bne.n	80010c8 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80010c4:	f000 f98c 	bl	80013e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010c8:	4b56      	ldr	r3, [pc, #344]	; (8001224 <pvPortMallocMicroROS+0x178>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4013      	ands	r3, r2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f040 808e 	bne.w	80011f2 <pvPortMallocMicroROS+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d01d      	beq.n	8001118 <pvPortMallocMicroROS+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80010dc:	2208      	movs	r2, #8
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4413      	add	r3, r2
 80010e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d014      	beq.n	8001118 <pvPortMallocMicroROS+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f023 0307 	bic.w	r3, r3, #7
 80010f4:	3308      	adds	r3, #8
 80010f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00a      	beq.n	8001118 <pvPortMallocMicroROS+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001106:	f383 8811 	msr	BASEPRI, r3
 800110a:	f3bf 8f6f 	isb	sy
 800110e:	f3bf 8f4f 	dsb	sy
 8001112:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001114:	bf00      	nop
 8001116:	e7fe      	b.n	8001116 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d069      	beq.n	80011f2 <pvPortMallocMicroROS+0x146>
 800111e:	4b42      	ldr	r3, [pc, #264]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	429a      	cmp	r2, r3
 8001126:	d864      	bhi.n	80011f2 <pvPortMallocMicroROS+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001128:	4b40      	ldr	r3, [pc, #256]	; (800122c <pvPortMallocMicroROS+0x180>)
 800112a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800112c:	4b3f      	ldr	r3, [pc, #252]	; (800122c <pvPortMallocMicroROS+0x180>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001132:	e004      	b.n	800113e <pvPortMallocMicroROS+0x92>
				{
					pxPreviousBlock = pxBlock;
 8001134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001136:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800113e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	429a      	cmp	r2, r3
 8001146:	d903      	bls.n	8001150 <pvPortMallocMicroROS+0xa4>
 8001148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f1      	bne.n	8001134 <pvPortMallocMicroROS+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001150:	4b33      	ldr	r3, [pc, #204]	; (8001220 <pvPortMallocMicroROS+0x174>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001156:	429a      	cmp	r2, r3
 8001158:	d04b      	beq.n	80011f2 <pvPortMallocMicroROS+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800115a:	6a3b      	ldr	r3, [r7, #32]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2208      	movs	r2, #8
 8001160:	4413      	add	r3, r2
 8001162:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	6a3b      	ldr	r3, [r7, #32]
 800116a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800116c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	1ad2      	subs	r2, r2, r3
 8001174:	2308      	movs	r3, #8
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	429a      	cmp	r2, r3
 800117a:	d91f      	bls.n	80011bc <pvPortMallocMicroROS+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800117c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00a      	beq.n	80011a4 <pvPortMallocMicroROS+0xf8>
	__asm volatile
 800118e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001192:	f383 8811 	msr	BASEPRI, r3
 8001196:	f3bf 8f6f 	isb	sy
 800119a:	f3bf 8f4f 	dsb	sy
 800119e:	613b      	str	r3, [r7, #16]
}
 80011a0:	bf00      	nop
 80011a2:	e7fe      	b.n	80011a2 <pvPortMallocMicroROS+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80011a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	1ad2      	subs	r2, r2, r3
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80011b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80011b6:	69b8      	ldr	r0, [r7, #24]
 80011b8:	f000 f974 	bl	80014a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80011bc:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	4a18      	ldr	r2, [pc, #96]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	4b18      	ldr	r3, [pc, #96]	; (8001230 <pvPortMallocMicroROS+0x184>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d203      	bcs.n	80011de <pvPortMallocMicroROS+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011d6:	4b14      	ldr	r3, [pc, #80]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a15      	ldr	r2, [pc, #84]	; (8001230 <pvPortMallocMicroROS+0x184>)
 80011dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	4b10      	ldr	r3, [pc, #64]	; (8001224 <pvPortMallocMicroROS+0x178>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	431a      	orrs	r2, r3
 80011e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011f2:	f00a ffd1 	bl	800c198 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	f003 0307 	and.w	r3, r3, #7
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00a      	beq.n	8001216 <pvPortMallocMicroROS+0x16a>
	__asm volatile
 8001200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001204:	f383 8811 	msr	BASEPRI, r3
 8001208:	f3bf 8f6f 	isb	sy
 800120c:	f3bf 8f4f 	dsb	sy
 8001210:	60fb      	str	r3, [r7, #12]
}
 8001212:	bf00      	nop
 8001214:	e7fe      	b.n	8001214 <pvPortMallocMicroROS+0x168>
	return pvReturn;
 8001216:	69fb      	ldr	r3, [r7, #28]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3728      	adds	r7, #40	; 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200078bc 	.word	0x200078bc
 8001224:	200078c8 	.word	0x200078c8
 8001228:	200078c0 	.word	0x200078c0
 800122c:	200078b4 	.word	0x200078b4
 8001230:	200078c4 	.word	0x200078c4

08001234 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d048      	beq.n	80012d8 <vPortFreeMicroROS+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001246:	2308      	movs	r3, #8
 8001248:	425b      	negs	r3, r3
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	4413      	add	r3, r2
 800124e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	685a      	ldr	r2, [r3, #4]
 8001258:	4b21      	ldr	r3, [pc, #132]	; (80012e0 <vPortFreeMicroROS+0xac>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4013      	ands	r3, r2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10a      	bne.n	8001278 <vPortFreeMicroROS+0x44>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60fb      	str	r3, [r7, #12]
}
 8001274:	bf00      	nop
 8001276:	e7fe      	b.n	8001276 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d00a      	beq.n	8001296 <vPortFreeMicroROS+0x62>
	__asm volatile
 8001280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001284:	f383 8811 	msr	BASEPRI, r3
 8001288:	f3bf 8f6f 	isb	sy
 800128c:	f3bf 8f4f 	dsb	sy
 8001290:	60bb      	str	r3, [r7, #8]
}
 8001292:	bf00      	nop
 8001294:	e7fe      	b.n	8001294 <vPortFreeMicroROS+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <vPortFreeMicroROS+0xac>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4013      	ands	r3, r2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d019      	beq.n	80012d8 <vPortFreeMicroROS+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d115      	bne.n	80012d8 <vPortFreeMicroROS+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <vPortFreeMicroROS+0xac>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	401a      	ands	r2, r3
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012bc:	f00a ff5e 	bl	800c17c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	685a      	ldr	r2, [r3, #4]
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <vPortFreeMicroROS+0xb0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4413      	add	r3, r2
 80012ca:	4a06      	ldr	r2, [pc, #24]	; (80012e4 <vPortFreeMicroROS+0xb0>)
 80012cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012ce:	6938      	ldr	r0, [r7, #16]
 80012d0:	f000 f8e8 	bl	80014a4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012d4:	f00a ff60 	bl	800c198 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012d8:	bf00      	nop
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200078c8 	.word	0x200078c8
 80012e4:	200078c0 	.word	0x200078c0

080012e8 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012e8:	b480      	push	{r7}
 80012ea:	b087      	sub	sp, #28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012f4:	2308      	movs	r3, #8
 80012f6:	425b      	negs	r3, r3
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	4413      	add	r3, r2
 80012fc:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <getBlockSize+0x38>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	43db      	mvns	r3, r3
 800130c:	4013      	ands	r3, r2
 800130e:	60fb      	str	r3, [r7, #12]

	return count;
 8001310:	68fb      	ldr	r3, [r7, #12]
}
 8001312:	4618      	mov	r0, r3
 8001314:	371c      	adds	r7, #28
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	200078c8 	.word	0x200078c8

08001324 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800132e:	f00a ff25 	bl	800c17c <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001332:	6838      	ldr	r0, [r7, #0]
 8001334:	f7ff feba 	bl	80010ac <pvPortMallocMicroROS>
 8001338:	6138      	str	r0, [r7, #16]

	uint8_t *puc = ( uint8_t * ) pv;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	60fb      	str	r3, [r7, #12]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 800133e:	2308      	movs	r3, #8
 8001340:	425b      	negs	r3, r3
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	4413      	add	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]
	pxLink = ( void * ) puc;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	60bb      	str	r3, [r7, #8]


	char *in_src = (char*)pv;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	61fb      	str	r3, [r7, #28]
  	char *in_dest = (char*)newmem;
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	61bb      	str	r3, [r7, #24]
	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <pvPortReallocMicroROS+0x70>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	43db      	mvns	r3, r3
 800135e:	4013      	ands	r3, r2
 8001360:	617b      	str	r3, [r7, #20]

  	while(count--)
 8001362:	e007      	b.n	8001374 <pvPortReallocMicroROS+0x50>
    	*in_dest++ = *in_src++;
 8001364:	69fa      	ldr	r2, [r7, #28]
 8001366:	1c53      	adds	r3, r2, #1
 8001368:	61fb      	str	r3, [r7, #28]
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	1c59      	adds	r1, r3, #1
 800136e:	61b9      	str	r1, [r7, #24]
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	1e5a      	subs	r2, r3, #1
 8001378:	617a      	str	r2, [r7, #20]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f2      	bne.n	8001364 <pvPortReallocMicroROS+0x40>

	vPortFreeMicroROS(pv);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ff58 	bl	8001234 <vPortFreeMicroROS>

	( void ) xTaskResumeAll();
 8001384:	f00a ff08 	bl	800c198 <xTaskResumeAll>

	return newmem;
 8001388:	693b      	ldr	r3, [r7, #16]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3720      	adds	r7, #32
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200078c8 	.word	0x200078c8

08001398 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80013a2:	f00a feeb 	bl	800c17c <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	fb02 f303 	mul.w	r3, r2, r3
 80013ae:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80013b0:	6978      	ldr	r0, [r7, #20]
 80013b2:	f7ff fe7b 	bl	80010ac <pvPortMallocMicroROS>
 80013b6:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	613b      	str	r3, [r7, #16]

  	while(count--)
 80013bc:	e004      	b.n	80013c8 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	613a      	str	r2, [r7, #16]
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	1e5a      	subs	r2, r3, #1
 80013cc:	617a      	str	r2, [r7, #20]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f5      	bne.n	80013be <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80013d2:	f00a fee1 	bl	800c198 <xTaskResumeAll>
  	return mem;
 80013d6:	68fb      	ldr	r3, [r7, #12]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013e6:	f247 5330 	movw	r3, #30000	; 0x7530
 80013ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013ec:	4b27      	ldr	r3, [pc, #156]	; (800148c <prvHeapInit+0xac>)
 80013ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d00c      	beq.n	8001414 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	3307      	adds	r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001408:	68ba      	ldr	r2, [r7, #8]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	4a1f      	ldr	r2, [pc, #124]	; (800148c <prvHeapInit+0xac>)
 8001410:	4413      	add	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001418:	4a1d      	ldr	r2, [pc, #116]	; (8001490 <prvHeapInit+0xb0>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800141e:	4b1c      	ldr	r3, [pc, #112]	; (8001490 <prvHeapInit+0xb0>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	4413      	add	r3, r2
 800142a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800142c:	2208      	movs	r2, #8
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	1a9b      	subs	r3, r3, r2
 8001432:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f023 0307 	bic.w	r3, r3, #7
 800143a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	4a15      	ldr	r2, [pc, #84]	; (8001494 <prvHeapInit+0xb4>)
 8001440:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001442:	4b14      	ldr	r3, [pc, #80]	; (8001494 <prvHeapInit+0xb4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800144a:	4b12      	ldr	r3, [pc, #72]	; (8001494 <prvHeapInit+0xb4>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	68fa      	ldr	r2, [r7, #12]
 800145a:	1ad2      	subs	r2, r2, r3
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <prvHeapInit+0xb4>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <prvHeapInit+0xb8>)
 800146e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	4a09      	ldr	r2, [pc, #36]	; (800149c <prvHeapInit+0xbc>)
 8001476:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <prvHeapInit+0xc0>)
 800147a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800147e:	601a      	str	r2, [r3, #0]
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	20000384 	.word	0x20000384
 8001490:	200078b4 	.word	0x200078b4
 8001494:	200078bc 	.word	0x200078bc
 8001498:	200078c4 	.word	0x200078c4
 800149c:	200078c0 	.word	0x200078c0
 80014a0:	200078c8 	.word	0x200078c8

080014a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80014ac:	4b28      	ldr	r3, [pc, #160]	; (8001550 <prvInsertBlockIntoFreeList+0xac>)
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	e002      	b.n	80014b8 <prvInsertBlockIntoFreeList+0x14>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d8f7      	bhi.n	80014b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	68ba      	ldr	r2, [r7, #8]
 80014cc:	4413      	add	r3, r2
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d108      	bne.n	80014e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	441a      	add	r2, r3
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d118      	bne.n	800152c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4b15      	ldr	r3, [pc, #84]	; (8001554 <prvInsertBlockIntoFreeList+0xb0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	d00d      	beq.n	8001522 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	441a      	add	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	e008      	b.n	8001534 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <prvInsertBlockIntoFreeList+0xb0>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	e003      	b.n	8001534 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	429a      	cmp	r2, r3
 800153a:	d002      	beq.n	8001542 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	200078b4 	.word	0x200078b4
 8001554:	200078bc 	.word	0x200078bc

08001558 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001566:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8001568:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800156c:	4904      	ldr	r1, [pc, #16]	; (8001580 <cubemx_transport_open+0x28>)
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	f007 fefc 	bl	800936c <HAL_UART_Receive_DMA>
    return true;
 8001574:	2301      	movs	r3, #1
}
 8001576:	4618      	mov	r0, r3
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200078cc 	.word	0x200078cc

08001584 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001592:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8001594:	68f8      	ldr	r0, [r7, #12]
 8001596:	f007 ff19 	bl	80093cc <HAL_UART_DMAStop>
    return true;
 800159a:	2301      	movs	r3, #1
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80015b8:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b20      	cmp	r3, #32
 80015c4:	d11c      	bne.n	8001600 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	461a      	mov	r2, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	6978      	ldr	r0, [r7, #20]
 80015d0:	f007 fe4e 	bl	8009270 <HAL_UART_Transmit_DMA>
 80015d4:	4603      	mov	r3, r0
 80015d6:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80015d8:	e002      	b.n	80015e0 <cubemx_transport_write+0x3c>
            osDelay(1);
 80015da:	2001      	movs	r0, #1
 80015dc:	f009 fda3 	bl	800b126 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80015e0:	7cfb      	ldrb	r3, [r7, #19]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d105      	bne.n	80015f2 <cubemx_transport_write+0x4e>
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b20      	cmp	r3, #32
 80015f0:	d1f3      	bne.n	80015da <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 80015f2:	7cfb      	ldrb	r3, [r7, #19]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <cubemx_transport_write+0x58>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	e002      	b.n	8001602 <cubemx_transport_write+0x5e>
 80015fc:	2300      	movs	r3, #0
 80015fe:	e000      	b.n	8001602 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8001600:	2300      	movs	r3, #0
    }
}
 8001602:	4618      	mov	r0, r3
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
 8001618:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001620:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001626:	b672      	cpsid	i
}
 8001628:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8001636:	4a1c      	ldr	r2, [pc, #112]	; (80016a8 <cubemx_transport_read+0x9c>)
 8001638:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800163a:	b662      	cpsie	i
}
 800163c:	bf00      	nop
        __enable_irq();
        ms_used++;
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3301      	adds	r3, #1
 8001642:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001644:	2001      	movs	r0, #1
 8001646:	f009 fd6e 	bl	800b126 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <cubemx_transport_read+0xa0>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <cubemx_transport_read+0x9c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d103      	bne.n	800165e <cubemx_transport_read+0x52>
 8001656:	69fa      	ldr	r2, [r7, #28]
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	429a      	cmp	r2, r3
 800165c:	dbe3      	blt.n	8001626 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001662:	e011      	b.n	8001688 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8001664:	4b11      	ldr	r3, [pc, #68]	; (80016ac <cubemx_transport_read+0xa0>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	68b9      	ldr	r1, [r7, #8]
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	440b      	add	r3, r1
 800166e:	4910      	ldr	r1, [pc, #64]	; (80016b0 <cubemx_transport_read+0xa4>)
 8001670:	5c8a      	ldrb	r2, [r1, r2]
 8001672:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8001674:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <cubemx_transport_read+0xa0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	3301      	adds	r3, #1
 800167a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800167e:	4a0b      	ldr	r2, [pc, #44]	; (80016ac <cubemx_transport_read+0xa0>)
 8001680:	6013      	str	r3, [r2, #0]
        wrote++;
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	3301      	adds	r3, #1
 8001686:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001688:	4b08      	ldr	r3, [pc, #32]	; (80016ac <cubemx_transport_read+0xa0>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <cubemx_transport_read+0x9c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d003      	beq.n	800169c <cubemx_transport_read+0x90>
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	429a      	cmp	r2, r3
 800169a:	d3e3      	bcc.n	8001664 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 800169c:	69bb      	ldr	r3, [r7, #24]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3720      	adds	r7, #32
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200080d0 	.word	0x200080d0
 80016ac:	200080cc 	.word	0x200080cc
 80016b0:	200078cc 	.word	0x200078cc

080016b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b8:	f002 fa28 	bl	8003b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016bc:	f000 f8a2 	bl	8001804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c0:	f000 fb28 	bl	8001d14 <MX_GPIO_Init>
  MX_I2C1_Init();
 80016c4:	f000 f968 	bl	8001998 <MX_I2C1_Init>
  MX_I2S3_Init();
 80016c8:	f000 f994 	bl	80019f4 <MX_I2S3_Init>
  MX_SPI1_Init();
 80016cc:	f000 f9c2 	bl	8001a54 <MX_SPI1_Init>
  MX_DMA_Init();
 80016d0:	f000 fae2 	bl	8001c98 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80016d4:	f000 fa6a 	bl	8001bac <MX_USART2_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 80016d8:	f000 fabc 	bl	8001c54 <MX_USB_OTG_FS_HCD_Init>
  MX_USART3_UART_Init();
 80016dc:	f000 fa90 	bl	8001c00 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80016e0:	f000 f8fa 	bl	80018d8 <MX_ADC1_Init>
  MX_TIM3_Init();
 80016e4:	f000 f9ec 	bl	8001ac0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, adc_values, 2);
 80016e8:	2202      	movs	r2, #2
 80016ea:	4929      	ldr	r1, [pc, #164]	; (8001790 <main+0xdc>)
 80016ec:	4829      	ldr	r0, [pc, #164]	; (8001794 <main+0xe0>)
 80016ee:	f002 fab7 	bl	8003c60 <HAL_ADC_Start_DMA>
  status = HAL_UART_Receive_IT(&huart3, &uart_gps_rx, 1);
 80016f2:	2201      	movs	r2, #1
 80016f4:	4928      	ldr	r1, [pc, #160]	; (8001798 <main+0xe4>)
 80016f6:	4829      	ldr	r0, [pc, #164]	; (800179c <main+0xe8>)
 80016f8:	f007 fd89 	bl	800920e <HAL_UART_Receive_IT>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <main+0xec>)
 8001702:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001704:	f009 fb64 	bl	800add0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_ros2 */
  task_ros2Handle = osThreadNew(task_ros2_function, NULL, &task_ros2_attributes);
 8001708:	4a26      	ldr	r2, [pc, #152]	; (80017a4 <main+0xf0>)
 800170a:	2100      	movs	r1, #0
 800170c:	4826      	ldr	r0, [pc, #152]	; (80017a8 <main+0xf4>)
 800170e:	f009 fba9 	bl	800ae64 <osThreadNew>
 8001712:	4603      	mov	r3, r0
 8001714:	4a25      	ldr	r2, [pc, #148]	; (80017ac <main+0xf8>)
 8001716:	6013      	str	r3, [r2, #0]

  /* creation of task_gps */
  task_gpsHandle = osThreadNew(task_gps_function, NULL, &task_gps_attributes);
 8001718:	4a25      	ldr	r2, [pc, #148]	; (80017b0 <main+0xfc>)
 800171a:	2100      	movs	r1, #0
 800171c:	4825      	ldr	r0, [pc, #148]	; (80017b4 <main+0x100>)
 800171e:	f009 fba1 	bl	800ae64 <osThreadNew>
 8001722:	4603      	mov	r3, r0
 8001724:	4a24      	ldr	r2, [pc, #144]	; (80017b8 <main+0x104>)
 8001726:	6013      	str	r3, [r2, #0]

  /* creation of task_stepper */
  task_stepperHandle = osThreadNew(task_stepper_function, NULL, &task_stepper_attributes);
 8001728:	4a24      	ldr	r2, [pc, #144]	; (80017bc <main+0x108>)
 800172a:	2100      	movs	r1, #0
 800172c:	4824      	ldr	r0, [pc, #144]	; (80017c0 <main+0x10c>)
 800172e:	f009 fb99 	bl	800ae64 <osThreadNew>
 8001732:	4603      	mov	r3, r0
 8001734:	4a23      	ldr	r2, [pc, #140]	; (80017c4 <main+0x110>)
 8001736:	6013      	str	r3, [r2, #0]

  /* creation of task_angle_sens */
  task_angle_sensHandle = osThreadNew(task_angle_sensor_function, NULL, &task_angle_sens_attributes);
 8001738:	4a23      	ldr	r2, [pc, #140]	; (80017c8 <main+0x114>)
 800173a:	2100      	movs	r1, #0
 800173c:	4823      	ldr	r0, [pc, #140]	; (80017cc <main+0x118>)
 800173e:	f009 fb91 	bl	800ae64 <osThreadNew>
 8001742:	4603      	mov	r3, r0
 8001744:	4a22      	ldr	r2, [pc, #136]	; (80017d0 <main+0x11c>)
 8001746:	6013      	str	r3, [r2, #0]

  /* creation of task_analog_inp */
  task_analog_inpHandle = osThreadNew(task_analog_input_function, NULL, &task_analog_inp_attributes);
 8001748:	4a22      	ldr	r2, [pc, #136]	; (80017d4 <main+0x120>)
 800174a:	2100      	movs	r1, #0
 800174c:	4822      	ldr	r0, [pc, #136]	; (80017d8 <main+0x124>)
 800174e:	f009 fb89 	bl	800ae64 <osThreadNew>
 8001752:	4603      	mov	r3, r0
 8001754:	4a21      	ldr	r2, [pc, #132]	; (80017dc <main+0x128>)
 8001756:	6013      	str	r3, [r2, #0]

  /* creation of task_dac */
  task_dacHandle = osThreadNew(task_dac_function, NULL, &task_dac_attributes);
 8001758:	4a21      	ldr	r2, [pc, #132]	; (80017e0 <main+0x12c>)
 800175a:	2100      	movs	r1, #0
 800175c:	4821      	ldr	r0, [pc, #132]	; (80017e4 <main+0x130>)
 800175e:	f009 fb81 	bl	800ae64 <osThreadNew>
 8001762:	4603      	mov	r3, r0
 8001764:	4a20      	ldr	r2, [pc, #128]	; (80017e8 <main+0x134>)
 8001766:	6013      	str	r3, [r2, #0]

  /* creation of task_digital_io */
  task_digital_ioHandle = osThreadNew(task_digital_io_function, NULL, &task_digital_io_attributes);
 8001768:	4a20      	ldr	r2, [pc, #128]	; (80017ec <main+0x138>)
 800176a:	2100      	movs	r1, #0
 800176c:	4820      	ldr	r0, [pc, #128]	; (80017f0 <main+0x13c>)
 800176e:	f009 fb79 	bl	800ae64 <osThreadNew>
 8001772:	4603      	mov	r3, r0
 8001774:	4a1f      	ldr	r2, [pc, #124]	; (80017f4 <main+0x140>)
 8001776:	6013      	str	r3, [r2, #0]

  /* creation of task_main */
  task_mainHandle = osThreadNew(task_main_function, NULL, &task_main_attributes);
 8001778:	4a1f      	ldr	r2, [pc, #124]	; (80017f8 <main+0x144>)
 800177a:	2100      	movs	r1, #0
 800177c:	481f      	ldr	r0, [pc, #124]	; (80017fc <main+0x148>)
 800177e:	f009 fb71 	bl	800ae64 <osThreadNew>
 8001782:	4603      	mov	r3, r0
 8001784:	4a1e      	ldr	r2, [pc, #120]	; (8001800 <main+0x14c>)
 8001786:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001788:	f009 fb46 	bl	800ae18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800178c:	e7fe      	b.n	800178c <main+0xd8>
 800178e:	bf00      	nop
 8001790:	20010df4 	.word	0x20010df4
 8001794:	200108a4 	.word	0x200108a4
 8001798:	200080d5 	.word	0x200080d5
 800179c:	200105c0 	.word	0x200105c0
 80017a0:	20010df0 	.word	0x20010df0
 80017a4:	0801e950 	.word	0x0801e950
 80017a8:	08002241 	.word	0x08002241
 80017ac:	200105b8 	.word	0x200105b8
 80017b0:	0801e974 	.word	0x0801e974
 80017b4:	080025d5 	.word	0x080025d5
 80017b8:	20010550 	.word	0x20010550
 80017bc:	0801e998 	.word	0x0801e998
 80017c0:	080026d9 	.word	0x080026d9
 80017c4:	20010850 	.word	0x20010850
 80017c8:	0801e9bc 	.word	0x0801e9bc
 80017cc:	08002771 	.word	0x08002771
 80017d0:	200109d8 	.word	0x200109d8
 80017d4:	0801e9e0 	.word	0x0801e9e0
 80017d8:	08002781 	.word	0x08002781
 80017dc:	20010df8 	.word	0x20010df8
 80017e0:	0801ea04 	.word	0x0801ea04
 80017e4:	08002791 	.word	0x08002791
 80017e8:	20010950 	.word	0x20010950
 80017ec:	0801ea28 	.word	0x0801ea28
 80017f0:	080027a1 	.word	0x080027a1
 80017f4:	20010954 	.word	0x20010954
 80017f8:	0801ea4c 	.word	0x0801ea4c
 80017fc:	080027e5 	.word	0x080027e5
 8001800:	200108ec 	.word	0x200108ec

08001804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b094      	sub	sp, #80	; 0x50
 8001808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180a:	f107 0320 	add.w	r3, r7, #32
 800180e:	2230      	movs	r2, #48	; 0x30
 8001810:	2100      	movs	r1, #0
 8001812:	4618      	mov	r0, r3
 8001814:	f017 ff36 	bl	8019684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001828:	2300      	movs	r3, #0
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <SystemClock_Config+0xcc>)
 800182e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001830:	4a27      	ldr	r2, [pc, #156]	; (80018d0 <SystemClock_Config+0xcc>)
 8001832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001836:	6413      	str	r3, [r2, #64]	; 0x40
 8001838:	4b25      	ldr	r3, [pc, #148]	; (80018d0 <SystemClock_Config+0xcc>)
 800183a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001844:	2300      	movs	r3, #0
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	4b22      	ldr	r3, [pc, #136]	; (80018d4 <SystemClock_Config+0xd0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a21      	ldr	r2, [pc, #132]	; (80018d4 <SystemClock_Config+0xd0>)
 800184e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <SystemClock_Config+0xd0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001860:	2301      	movs	r3, #1
 8001862:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001864:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800186a:	2302      	movs	r3, #2
 800186c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800186e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001872:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001874:	2308      	movs	r3, #8
 8001876:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001878:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800187c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800187e:	2302      	movs	r3, #2
 8001880:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001882:	2307      	movs	r3, #7
 8001884:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001886:	f107 0320 	add.w	r3, r7, #32
 800188a:	4618      	mov	r0, r3
 800188c:	f005 fd84 	bl	8007398 <HAL_RCC_OscConfig>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001896:	f000 ffbf 	bl	8002818 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189a:	230f      	movs	r3, #15
 800189c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800189e:	2302      	movs	r3, #2
 80018a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2105      	movs	r1, #5
 80018b8:	4618      	mov	r0, r3
 80018ba:	f005 ffe5 	bl	8007888 <HAL_RCC_ClockConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80018c4:	f000 ffa8 	bl	8002818 <Error_Handler>
  }
}
 80018c8:	bf00      	nop
 80018ca:	3750      	adds	r7, #80	; 0x50
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40007000 	.word	0x40007000

080018d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018de:	463b      	mov	r3, r7
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018ea:	4b28      	ldr	r3, [pc, #160]	; (800198c <MX_ADC1_Init+0xb4>)
 80018ec:	4a28      	ldr	r2, [pc, #160]	; (8001990 <MX_ADC1_Init+0xb8>)
 80018ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018f0:	4b26      	ldr	r3, [pc, #152]	; (800198c <MX_ADC1_Init+0xb4>)
 80018f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80018f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018f8:	4b24      	ldr	r3, [pc, #144]	; (800198c <MX_ADC1_Init+0xb4>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018fe:	4b23      	ldr	r3, [pc, #140]	; (800198c <MX_ADC1_Init+0xb4>)
 8001900:	2201      	movs	r2, #1
 8001902:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001904:	4b21      	ldr	r3, [pc, #132]	; (800198c <MX_ADC1_Init+0xb4>)
 8001906:	2201      	movs	r2, #1
 8001908:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800190a:	4b20      	ldr	r3, [pc, #128]	; (800198c <MX_ADC1_Init+0xb4>)
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001912:	4b1e      	ldr	r3, [pc, #120]	; (800198c <MX_ADC1_Init+0xb4>)
 8001914:	2200      	movs	r2, #0
 8001916:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001918:	4b1c      	ldr	r3, [pc, #112]	; (800198c <MX_ADC1_Init+0xb4>)
 800191a:	4a1e      	ldr	r2, [pc, #120]	; (8001994 <MX_ADC1_Init+0xbc>)
 800191c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800191e:	4b1b      	ldr	r3, [pc, #108]	; (800198c <MX_ADC1_Init+0xb4>)
 8001920:	2200      	movs	r2, #0
 8001922:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001924:	4b19      	ldr	r3, [pc, #100]	; (800198c <MX_ADC1_Init+0xb4>)
 8001926:	2202      	movs	r2, #2
 8001928:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800192a:	4b18      	ldr	r3, [pc, #96]	; (800198c <MX_ADC1_Init+0xb4>)
 800192c:	2201      	movs	r2, #1
 800192e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001932:	4b16      	ldr	r3, [pc, #88]	; (800198c <MX_ADC1_Init+0xb4>)
 8001934:	2201      	movs	r2, #1
 8001936:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001938:	4814      	ldr	r0, [pc, #80]	; (800198c <MX_ADC1_Init+0xb4>)
 800193a:	f002 f94d 	bl	8003bd8 <HAL_ADC_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001944:	f000 ff68 	bl	8002818 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001948:	230e      	movs	r3, #14
 800194a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800194c:	2301      	movs	r3, #1
 800194e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001950:	2302      	movs	r3, #2
 8001952:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001954:	463b      	mov	r3, r7
 8001956:	4619      	mov	r1, r3
 8001958:	480c      	ldr	r0, [pc, #48]	; (800198c <MX_ADC1_Init+0xb4>)
 800195a:	f002 faaf 	bl	8003ebc <HAL_ADC_ConfigChannel>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001964:	f000 ff58 	bl	8002818 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001968:	230f      	movs	r3, #15
 800196a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800196c:	2302      	movs	r3, #2
 800196e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001970:	463b      	mov	r3, r7
 8001972:	4619      	mov	r1, r3
 8001974:	4805      	ldr	r0, [pc, #20]	; (800198c <MX_ADC1_Init+0xb4>)
 8001976:	f002 faa1 	bl	8003ebc <HAL_ADC_ConfigChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001980:	f000 ff4a 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	200108a4 	.word	0x200108a4
 8001990:	40012000 	.word	0x40012000
 8001994:	0f000001 	.word	0x0f000001

08001998 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800199c:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <MX_I2C1_Init+0x50>)
 800199e:	4a13      	ldr	r2, [pc, #76]	; (80019ec <MX_I2C1_Init+0x54>)
 80019a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019a4:	4a12      	ldr	r2, [pc, #72]	; (80019f0 <MX_I2C1_Init+0x58>)
 80019a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019bc:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019be:	2200      	movs	r2, #0
 80019c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019d4:	4804      	ldr	r0, [pc, #16]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019d6:	f004 fefb 	bl	80067d0 <HAL_I2C_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019e0:	f000 ff1a 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20010624 	.word	0x20010624
 80019ec:	40005400 	.word	0x40005400
 80019f0:	000186a0 	.word	0x000186a0

080019f4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <MX_I2S3_Init+0x54>)
 80019fa:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <MX_I2S3_Init+0x58>)
 80019fc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80019fe:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a04:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a0c:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a12:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a18:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a1c:	4a0c      	ldr	r2, [pc, #48]	; (8001a50 <MX_I2S3_Init+0x5c>)
 8001a1e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001a32:	4805      	ldr	r0, [pc, #20]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a34:	f005 f810 	bl	8006a58 <HAL_I2S_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001a3e:	f000 feeb 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20010da8 	.word	0x20010da8
 8001a4c:	40003c00 	.word	0x40003c00
 8001a50:	00017700 	.word	0x00017700

08001a54 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a58:	4b17      	ldr	r3, [pc, #92]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a5a:	4a18      	ldr	r2, [pc, #96]	; (8001abc <MX_SPI1_Init+0x68>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a5e:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a66:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a6c:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a84:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a86:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a8c:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a92:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a98:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001aa0:	220a      	movs	r2, #10
 8001aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001aa4:	4804      	ldr	r0, [pc, #16]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001aa6:	f006 fa5d 	bl	8007f64 <HAL_SPI_Init>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001ab0:	f000 feb2 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200109e4 	.word	0x200109e4
 8001abc:	40013000 	.word	0x40013000

08001ac0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08e      	sub	sp, #56	; 0x38
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ac6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
 8001aec:	615a      	str	r2, [r3, #20]
 8001aee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001af0:	4b2c      	ldr	r3, [pc, #176]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001af2:	4a2d      	ldr	r2, [pc, #180]	; (8001ba8 <MX_TIM3_Init+0xe8>)
 8001af4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001af6:	4b2b      	ldr	r3, [pc, #172]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001af8:	2253      	movs	r2, #83	; 0x53
 8001afa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afc:	4b29      	ldr	r3, [pc, #164]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001b02:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0a:	4b26      	ldr	r3, [pc, #152]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b16:	4823      	ldr	r0, [pc, #140]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b18:	f006 faad 	bl	8008076 <HAL_TIM_Base_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001b22:	f000 fe79 	bl	8002818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b30:	4619      	mov	r1, r3
 8001b32:	481c      	ldr	r0, [pc, #112]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b34:	f006 fe98 	bl	8008868 <HAL_TIM_ConfigClockSource>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001b3e:	f000 fe6b 	bl	8002818 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b42:	4818      	ldr	r0, [pc, #96]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b44:	f006 fb56 	bl	80081f4 <HAL_TIM_PWM_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001b4e:	f000 fe63 	bl	8002818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b56:	2300      	movs	r3, #0
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b5a:	f107 0320 	add.w	r3, r7, #32
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4810      	ldr	r0, [pc, #64]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b62:	f007 fa77 	bl	8009054 <HAL_TIMEx_MasterConfigSynchronization>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001b6c:	f000 fe54 	bl	8002818 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b70:	2360      	movs	r3, #96	; 0x60
 8001b72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 250;
 8001b74:	23fa      	movs	r3, #250	; 0xfa
 8001b76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	2200      	movs	r2, #0
 8001b84:	4619      	mov	r1, r3
 8001b86:	4807      	ldr	r0, [pc, #28]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b88:	f006 fdac 	bl	80086e4 <HAL_TIM_PWM_ConfigChannel>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001b92:	f000 fe41 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b96:	4803      	ldr	r0, [pc, #12]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b98:	f001 fc3a 	bl	8003410 <HAL_TIM_MspPostInit>

}
 8001b9c:	bf00      	nop
 8001b9e:	3738      	adds	r7, #56	; 0x38
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20010858 	.word	0x20010858
 8001ba8:	40000400 	.word	0x40000400

08001bac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bb2:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bb6:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bbe:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bca:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bd2:	220c      	movs	r2, #12
 8001bd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001be2:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001be4:	f007 fac6 	bl	8009174 <HAL_UART_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bee:	f000 fe13 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20010d40 	.word	0x20010d40
 8001bfc:	40004400 	.word	0x40004400

08001c00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c04:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c06:	4a12      	ldr	r2, [pc, #72]	; (8001c50 <MX_USART3_UART_Init+0x50>)
 8001c08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001c0a:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c0c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c24:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c26:	220c      	movs	r2, #12
 8001c28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c2a:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c30:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c36:	4805      	ldr	r0, [pc, #20]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c38:	f007 fa9c 	bl	8009174 <HAL_UART_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c42:	f000 fde9 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	200105c0 	.word	0x200105c0
 8001c50:	40004800 	.word	0x40004800

08001c54 <MX_USB_OTG_FS_HCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_HCD_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001c58:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c5a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001c5e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c62:	2208      	movs	r2, #8
 8001c64:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8001c66:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c74:	2202      	movs	r2, #2
 8001c76:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c80:	f003 fa91 	bl	80051a6 <HAL_HCD_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 8001c8a:	f000 fdc5 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20010a3c 	.word	0x20010a3c

08001c98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	4b1b      	ldr	r3, [pc, #108]	; (8001d10 <MX_DMA_Init+0x78>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	4a1a      	ldr	r2, [pc, #104]	; (8001d10 <MX_DMA_Init+0x78>)
 8001ca8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cac:	6313      	str	r3, [r2, #48]	; 0x30
 8001cae:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <MX_DMA_Init+0x78>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	603b      	str	r3, [r7, #0]
 8001cbe:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <MX_DMA_Init+0x78>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	4a13      	ldr	r2, [pc, #76]	; (8001d10 <MX_DMA_Init+0x78>)
 8001cc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <MX_DMA_Init+0x78>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cd2:	603b      	str	r3, [r7, #0]
 8001cd4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	2105      	movs	r1, #5
 8001cda:	2010      	movs	r0, #16
 8001cdc:	f002 fc46 	bl	800456c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ce0:	2010      	movs	r0, #16
 8001ce2:	f002 fc5f 	bl	80045a4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2105      	movs	r1, #5
 8001cea:	2011      	movs	r0, #17
 8001cec:	f002 fc3e 	bl	800456c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001cf0:	2011      	movs	r0, #17
 8001cf2:	f002 fc57 	bl	80045a4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2105      	movs	r1, #5
 8001cfa:	2038      	movs	r0, #56	; 0x38
 8001cfc:	f002 fc36 	bl	800456c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d00:	2038      	movs	r0, #56	; 0x38
 8001d02:	f002 fc4f 	bl	80045a4 <HAL_NVIC_EnableIRQ>

}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800

08001d14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08c      	sub	sp, #48	; 0x30
 8001d18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	f107 031c 	add.w	r3, r7, #28
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
 8001d28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61bb      	str	r3, [r7, #24]
 8001d2e:	4b77      	ldr	r3, [pc, #476]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a76      	ldr	r2, [pc, #472]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d34:	f043 0310 	orr.w	r3, r3, #16
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b74      	ldr	r3, [pc, #464]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0310 	and.w	r3, r3, #16
 8001d42:	61bb      	str	r3, [r7, #24]
 8001d44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	4b70      	ldr	r3, [pc, #448]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a6f      	ldr	r2, [pc, #444]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d50:	f043 0304 	orr.w	r3, r3, #4
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b6d      	ldr	r3, [pc, #436]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	617b      	str	r3, [r7, #20]
 8001d60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	4b69      	ldr	r3, [pc, #420]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a68      	ldr	r2, [pc, #416]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b66      	ldr	r3, [pc, #408]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b62      	ldr	r3, [pc, #392]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	4a61      	ldr	r2, [pc, #388]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8e:	4b5f      	ldr	r3, [pc, #380]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b5b      	ldr	r3, [pc, #364]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a5a      	ldr	r2, [pc, #360]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b58      	ldr	r3, [pc, #352]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	4b54      	ldr	r3, [pc, #336]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	4a53      	ldr	r2, [pc, #332]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dc0:	f043 0308 	orr.w	r3, r3, #8
 8001dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc6:	4b51      	ldr	r3, [pc, #324]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|STEPPER_EN_Pin|STEPPER_DIR_Pin|MS1_Pin
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 61f1 	mov.w	r1, #1928	; 0x788
 8001dd8:	484d      	ldr	r0, [pc, #308]	; (8001f10 <MX_GPIO_Init+0x1fc>)
 8001dda:	f003 f9a7 	bl	800512c <HAL_GPIO_WritePin>
                          |MS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001dde:	2201      	movs	r2, #1
 8001de0:	2101      	movs	r1, #1
 8001de2:	484c      	ldr	r0, [pc, #304]	; (8001f14 <MX_GPIO_Init+0x200>)
 8001de4:	f003 f9a2 	bl	800512c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001de8:	2200      	movs	r2, #0
 8001dea:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001dee:	484a      	ldr	r0, [pc, #296]	; (8001f18 <MX_GPIO_Init+0x204>)
 8001df0:	f003 f99c 	bl	800512c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin STEPPER_EN_Pin STEPPER_DIR_Pin MS1_Pin
                           MS2_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|STEPPER_EN_Pin|STEPPER_DIR_Pin|MS1_Pin
 8001df4:	f44f 63f1 	mov.w	r3, #1928	; 0x788
 8001df8:	61fb      	str	r3, [r7, #28]
                          |MS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e02:	2300      	movs	r3, #0
 8001e04:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4840      	ldr	r0, [pc, #256]	; (8001f10 <MX_GPIO_Init+0x1fc>)
 8001e0e:	f002 ffd9 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001e12:	2301      	movs	r3, #1
 8001e14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e16:	2301      	movs	r3, #1
 8001e18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001e22:	f107 031c 	add.w	r3, r7, #28
 8001e26:	4619      	mov	r1, r3
 8001e28:	483a      	ldr	r0, [pc, #232]	; (8001f14 <MX_GPIO_Init+0x200>)
 8001e2a:	f002 ffcb 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001e2e:	2308      	movs	r3, #8
 8001e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e3e:	2305      	movs	r3, #5
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4619      	mov	r1, r3
 8001e48:	4832      	ldr	r0, [pc, #200]	; (8001f14 <MX_GPIO_Init+0x200>)
 8001e4a:	f002 ffbb 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0_Pin */
  GPIO_InitStruct.Pin = PB0_Pin;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e52:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PB0_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	f107 031c 	add.w	r3, r7, #28
 8001e60:	4619      	mov	r1, r3
 8001e62:	482e      	ldr	r0, [pc, #184]	; (8001f1c <MX_GPIO_Init+0x208>)
 8001e64:	f002 ffae 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001e68:	2304      	movs	r3, #4
 8001e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001e74:	f107 031c 	add.w	r3, r7, #28
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4829      	ldr	r0, [pc, #164]	; (8001f20 <MX_GPIO_Init+0x20c>)
 8001e7c:	f002 ffa2 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e92:	2305      	movs	r3, #5
 8001e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4820      	ldr	r0, [pc, #128]	; (8001f20 <MX_GPIO_Init+0x20c>)
 8001e9e:	f002 ff91 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001ea2:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001ea6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eb4:	f107 031c 	add.w	r3, r7, #28
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4817      	ldr	r0, [pc, #92]	; (8001f18 <MX_GPIO_Init+0x204>)
 8001ebc:	f002 ff82 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ec0:	2320      	movs	r3, #32
 8001ec2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ecc:	f107 031c 	add.w	r3, r7, #28
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4811      	ldr	r0, [pc, #68]	; (8001f18 <MX_GPIO_Init+0x204>)
 8001ed4:	f002 ff76 	bl	8004dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001edc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	f107 031c 	add.w	r3, r7, #28
 8001eea:	4619      	mov	r1, r3
 8001eec:	4808      	ldr	r0, [pc, #32]	; (8001f10 <MX_GPIO_Init+0x1fc>)
 8001eee:	f002 ff69 	bl	8004dc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2105      	movs	r1, #5
 8001ef6:	2006      	movs	r0, #6
 8001ef8:	f002 fb38 	bl	800456c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001efc:	2006      	movs	r0, #6
 8001efe:	f002 fb51 	bl	80045a4 <HAL_NVIC_EnableIRQ>

}
 8001f02:	bf00      	nop
 8001f04:	3730      	adds	r7, #48	; 0x30
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40020800 	.word	0x40020800
 8001f18:	40020c00 	.word	0x40020c00
 8001f1c:	40020000 	.word	0x40020000
 8001f20:	40020400 	.word	0x40020400
 8001f24:	00000000 	.word	0x00000000

08001f28 <convertDegMinToDecDeg>:
 * Convert NMEA absolute position to decimal degrees
 * "ddmm.mmmm" or "dddmm.mmmm" really is D+M/60,
 * then negated if quadrant is 'W' or 'S'
 */
double convertDegMinToDecDeg (float degMin)
{
 8001f28:	b5b0      	push	{r4, r5, r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	ed87 0a01 	vstr	s0, [r7, #4]
  double min = 0.0;
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  double decDeg = 0.0;
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	f04f 0300 	mov.w	r3, #0
 8001f46:	e9c7 2302 	strd	r2, r3, [r7, #8]

  //get the minutes, fmod() requires double
  min = fmod((double)degMin, 100.0);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7fe fb0c 	bl	8000568 <__aeabi_f2d>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8001fc0 <convertDegMinToDecDeg+0x98>
 8001f58:	ec43 2b10 	vmov	d0, r2, r3
 8001f5c:	f01b fbbe 	bl	801d6dc <fmod>
 8001f60:	ed87 0b04 	vstr	d0, [r7, #16]

  //rebuild coordinates in decimal degrees
  degMin = (int) ( degMin / 100 );
 8001f64:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f68:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001fc8 <convertDegMinToDecDeg+0xa0>
 8001f6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f78:	edc7 7a01 	vstr	s15, [r7, #4]
  decDeg = degMin + ( min / 60 );
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f7fe faf3 	bl	8000568 <__aeabi_f2d>
 8001f82:	4604      	mov	r4, r0
 8001f84:	460d      	mov	r5, r1
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <convertDegMinToDecDeg+0xa4>)
 8001f8c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f90:	f7fe fc6c 	bl	800086c <__aeabi_ddiv>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4620      	mov	r0, r4
 8001f9a:	4629      	mov	r1, r5
 8001f9c:	f7fe f986 	bl	80002ac <__adddf3>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	e9c7 2302 	strd	r2, r3, [r7, #8]

  return decDeg;
 8001fa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fac:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fb0:	eeb0 0a47 	vmov.f32	s0, s14
 8001fb4:	eef0 0a67 	vmov.f32	s1, s15
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	00000000 	.word	0x00000000
 8001fc4:	40590000 	.word	0x40590000
 8001fc8:	42c80000 	.word	0x42c80000
 8001fcc:	404e0000 	.word	0x404e0000

08001fd0 <ros2_gpio_input_timer_callback>:

void ros2_gpio_input_timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	e9c7 2300 	strd	r2, r3, [r7]


		//sprintf(joint_state_msg.header.frame_id.data, "%ld", seq_no);
		//joint_state_msg.header.frame_id.size = strlen(joint_state_msg.header.frame_id.data);

		ros2_gpio_input_msg.data= gpio_input;
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <ros2_gpio_input_timer_callback+0x3c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <ros2_gpio_input_timer_callback+0x40>)
 8001fe4:	601a      	str	r2, [r3, #0]

		// Publish the message
		rcl_ret_t ret = rcl_publish(&ros2_gpio_input_pub, &ros2_gpio_input_msg, NULL);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	4909      	ldr	r1, [pc, #36]	; (8002010 <ros2_gpio_input_timer_callback+0x40>)
 8001fea:	480a      	ldr	r0, [pc, #40]	; (8002014 <ros2_gpio_input_timer_callback+0x44>)
 8001fec:	f00c f9a6 	bl	800e33c <rcl_publish>
 8001ff0:	6178      	str	r0, [r7, #20]
		if (ret != RCL_RET_OK)
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d004      	beq.n	8002002 <ros2_gpio_input_timer_callback+0x32>
		{
		  printf("Error publishing joint_state (line %d)\n", __LINE__);
 8001ff8:	f240 3163 	movw	r1, #867	; 0x363
 8001ffc:	4806      	ldr	r0, [pc, #24]	; (8002018 <ros2_gpio_input_timer_callback+0x48>)
 8001ffe:	f017 fe13 	bl	8019c28 <iprintf>
		}
}
 8002002:	bf00      	nop
 8002004:	3718      	adds	r7, #24
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20010854 	.word	0x20010854
 8002010:	200108a0 	.word	0x200108a0
 8002014:	200109d4 	.word	0x200109d4
 8002018:	0801dbd0 	.word	0x0801dbd0

0800201c <ros2_gps_timer_callback>:

void ros2_gps_timer_callback(rcl_timer_t * timer, int64_t last_call_time) {
 800201c:	b580      	push	{r7, lr}
 800201e:	b08c      	sub	sp, #48	; 0x30
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d03e      	beq.n	80020ac <ros2_gps_timer_callback+0x90>
// Fill the message timestamp
		struct timespec ts;
		int64_t time_ns;
		time_ns = rmw_uros_epoch_nanos();
 800202e:	f00e f9fd 	bl	801042c <rmw_uros_epoch_nanos>
 8002032:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
		UTILS_NanosecondsToTimespec(time_ns, &ts);
 8002036:	f107 0310 	add.w	r3, r7, #16
 800203a:	461a      	mov	r2, r3
 800203c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002040:	f000 fc8e 	bl	8002960 <UTILS_NanosecondsToTimespec>


	// Create the Header
		ros2_gps_msg.header.stamp.sec = ts.tv_sec;
 8002044:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002048:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <ros2_gps_timer_callback+0x98>)
 800204a:	601a      	str	r2, [r3, #0]
		ros2_gps_msg.header.stamp.nanosec = ts.tv_nsec;
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	461a      	mov	r2, r3
 8002050:	4b18      	ldr	r3, [pc, #96]	; (80020b4 <ros2_gps_timer_callback+0x98>)
 8002052:	605a      	str	r2, [r3, #4]

		ros2_gps_msg.latitude = gps_latitude;
 8002054:	4b18      	ldr	r3, [pc, #96]	; (80020b8 <ros2_gps_timer_callback+0x9c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe fa85 	bl	8000568 <__aeabi_f2d>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4914      	ldr	r1, [pc, #80]	; (80020b4 <ros2_gps_timer_callback+0x98>)
 8002064:	e9c1 2306 	strd	r2, r3, [r1, #24]
		ros2_gps_msg.longitude = gps_longitude;
 8002068:	4b14      	ldr	r3, [pc, #80]	; (80020bc <ros2_gps_timer_callback+0xa0>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4618      	mov	r0, r3
 800206e:	f7fe fa7b 	bl	8000568 <__aeabi_f2d>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	490f      	ldr	r1, [pc, #60]	; (80020b4 <ros2_gps_timer_callback+0x98>)
 8002078:	e9c1 2308 	strd	r2, r3, [r1, #32]
		ros2_gps_msg.altitude = gps_alt;
 800207c:	4b10      	ldr	r3, [pc, #64]	; (80020c0 <ros2_gps_timer_callback+0xa4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f7fe fa71 	bl	8000568 <__aeabi_f2d>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	490a      	ldr	r1, [pc, #40]	; (80020b4 <ros2_gps_timer_callback+0x98>)
 800208c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		// Publish the message
				rcl_ret_t ret = rcl_publish(&ros2_gps_pub, &ros2_gps_msg, NULL);
 8002090:	2200      	movs	r2, #0
 8002092:	4908      	ldr	r1, [pc, #32]	; (80020b4 <ros2_gps_timer_callback+0x98>)
 8002094:	480b      	ldr	r0, [pc, #44]	; (80020c4 <ros2_gps_timer_callback+0xa8>)
 8002096:	f00c f951 	bl	800e33c <rcl_publish>
 800209a:	6278      	str	r0, [r7, #36]	; 0x24
				if (ret != RCL_RET_OK)
 800209c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d004      	beq.n	80020ac <ros2_gps_timer_callback+0x90>
				{
				  printf("Error publishing gps (line %d)\n", __LINE__);
 80020a2:	f240 317b 	movw	r1, #891	; 0x37b
 80020a6:	4808      	ldr	r0, [pc, #32]	; (80020c8 <ros2_gps_timer_callback+0xac>)
 80020a8:	f017 fdbe 	bl	8019c28 <iprintf>
				}
			}


}
 80020ac:	bf00      	nop
 80020ae:	3730      	adds	r7, #48	; 0x30
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	200107c8 	.word	0x200107c8
 80020b8:	200080dc 	.word	0x200080dc
 80020bc:	200080e0 	.word	0x200080e0
 80020c0:	200080e8 	.word	0x200080e8
 80020c4:	20010da4 	.word	0x20010da4
 80020c8:	0801dbf8 	.word	0x0801dbf8

080020cc <ros2_analog_input_timer_callback>:

void ros2_analog_input_timer_callback(rcl_timer_t * timer, int64_t last_call_time){
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d018      	beq.n	8002110 <ros2_analog_input_timer_callback+0x44>
	ros2_analog_input_msg.data.data[0] = adc_values[0];
 80020de:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <ros2_analog_input_timer_callback+0x4c>)
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	4a0e      	ldr	r2, [pc, #56]	; (800211c <ros2_analog_input_timer_callback+0x50>)
 80020e4:	8812      	ldrh	r2, [r2, #0]
 80020e6:	801a      	strh	r2, [r3, #0]
	ros2_analog_input_msg.data.data[1] = adc_values[1];
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <ros2_analog_input_timer_callback+0x4c>)
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	3302      	adds	r3, #2
 80020ee:	4a0b      	ldr	r2, [pc, #44]	; (800211c <ros2_analog_input_timer_callback+0x50>)
 80020f0:	8852      	ldrh	r2, [r2, #2]
 80020f2:	801a      	strh	r2, [r3, #0]
	// Publish the message
					rcl_ret_t ret = rcl_publish(&ros2_analog_input_pub, &ros2_analog_input_msg, NULL);
 80020f4:	2200      	movs	r2, #0
 80020f6:	4908      	ldr	r1, [pc, #32]	; (8002118 <ros2_analog_input_timer_callback+0x4c>)
 80020f8:	4809      	ldr	r0, [pc, #36]	; (8002120 <ros2_analog_input_timer_callback+0x54>)
 80020fa:	f00c f91f 	bl	800e33c <rcl_publish>
 80020fe:	6178      	str	r0, [r7, #20]
					if (ret != RCL_RET_OK)
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d004      	beq.n	8002110 <ros2_analog_input_timer_callback+0x44>
					{
					  printf("Error publishing gps (line %d)\n", __LINE__);
 8002106:	f240 318a 	movw	r1, #906	; 0x38a
 800210a:	4806      	ldr	r0, [pc, #24]	; (8002124 <ros2_analog_input_timer_callback+0x58>)
 800210c:	f017 fd8c 	bl	8019c28 <iprintf>
					}
	}

}
 8002110:	bf00      	nop
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	200109b8 	.word	0x200109b8
 800211c:	20010df4 	.word	0x20010df4
 8002120:	200105bc 	.word	0x200105bc
 8002124:	0801dbf8 	.word	0x0801dbf8

08002128 <ros2_gpio_output_callback>:



void ros2_gpio_output_callback(const void * msgin)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]

	const std_msgs__msg__Int32 *gpio_output_msg;
	int32_t data = 0;
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
	if (msgin != NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00f      	beq.n	800215a <ros2_gpio_output_callback+0x32>
	{



		gpio_output_msg = (const std_msgs__msg__Int32 *)msgin;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	60bb      	str	r3, [r7, #8]
		data = gpio_output_msg->data;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, (data & 0x00000001));
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	b2db      	uxtb	r3, r3
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	b2db      	uxtb	r3, r3
 800214e:	461a      	mov	r2, r3
 8002150:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002154:	4803      	ldr	r0, [pc, #12]	; (8002164 <ros2_gpio_output_callback+0x3c>)
 8002156:	f002 ffe9 	bl	800512c <HAL_GPIO_WritePin>


	}
}
 800215a:	bf00      	nop
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40020c00 	.word	0x40020c00

08002168 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
if (huart->Instance == USART3){
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a12      	ldr	r2, [pc, #72]	; (80021c0 <HAL_UART_RxCpltCallback+0x58>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d11e      	bne.n	80021b8 <HAL_UART_RxCpltCallback+0x50>
	if ((uart_gps_rx != '\n') && gps_buffer_index < sizeof(gps_buffer)){
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <HAL_UART_RxCpltCallback+0x5c>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b0a      	cmp	r3, #10
 8002180:	d00b      	beq.n	800219a <HAL_UART_RxCpltCallback+0x32>
		gps_buffer[gps_buffer_index++] = uart_gps_rx;
 8002182:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <HAL_UART_RxCpltCallback+0x60>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	1c5a      	adds	r2, r3, #1
 8002188:	b2d1      	uxtb	r1, r2
 800218a:	4a0f      	ldr	r2, [pc, #60]	; (80021c8 <HAL_UART_RxCpltCallback+0x60>)
 800218c:	7011      	strb	r1, [r2, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <HAL_UART_RxCpltCallback+0x5c>)
 8002192:	7819      	ldrb	r1, [r3, #0]
 8002194:	4b0d      	ldr	r3, [pc, #52]	; (80021cc <HAL_UART_RxCpltCallback+0x64>)
 8002196:	5499      	strb	r1, [r3, r2]
 8002198:	e005      	b.n	80021a6 <HAL_UART_RxCpltCallback+0x3e>
	} else {
		osThreadFlagsSet(task_gpsHandle, TF_GPS_DATA);
 800219a:	4b0d      	ldr	r3, [pc, #52]	; (80021d0 <HAL_UART_RxCpltCallback+0x68>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2101      	movs	r1, #1
 80021a0:	4618      	mov	r0, r3
 80021a2:	f008 fef1 	bl	800af88 <osThreadFlagsSet>
	}

	status = HAL_UART_Receive_IT(&huart3, &uart_gps_rx, 1);
 80021a6:	2201      	movs	r2, #1
 80021a8:	4906      	ldr	r1, [pc, #24]	; (80021c4 <HAL_UART_RxCpltCallback+0x5c>)
 80021aa:	480a      	ldr	r0, [pc, #40]	; (80021d4 <HAL_UART_RxCpltCallback+0x6c>)
 80021ac:	f007 f82f 	bl	800920e <HAL_UART_Receive_IT>
 80021b0:	4603      	mov	r3, r0
 80021b2:	461a      	mov	r2, r3
 80021b4:	4b08      	ldr	r3, [pc, #32]	; (80021d8 <HAL_UART_RxCpltCallback+0x70>)
 80021b6:	701a      	strb	r2, [r3, #0]

}
}
 80021b8:	bf00      	nop
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40004800 	.word	0x40004800
 80021c4:	200080d5 	.word	0x200080d5
 80021c8:	200080d4 	.word	0x200080d4
 80021cc:	200106a4 	.word	0x200106a4
 80021d0:	20010550 	.word	0x20010550
 80021d4:	200105c0 	.word	0x200105c0
 80021d8:	20010df0 	.word	0x20010df0

080021dc <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a11      	ldr	r2, [pc, #68]	; (8002230 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d11b      	bne.n	8002226 <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
		if (stepper1.direction == DIRECTION_CW) {
 80021ee:	4b11      	ldr	r3, [pc, #68]	; (8002234 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 80021f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d10b      	bne.n	8002210 <HAL_TIM_PWM_PulseFinishedCallback+0x34>
			stepper1.currentPos++;
 80021f8:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	3301      	adds	r3, #1
 80021fe:	4a0d      	ldr	r2, [pc, #52]	; (8002234 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8002200:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(STEPPER_DIR_GPIO_Port, STEPPER_DIR_Pin, GPIO_PIN_SET);
 8002202:	2201      	movs	r2, #1
 8002204:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002208:	480b      	ldr	r0, [pc, #44]	; (8002238 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 800220a:	f002 ff8f 	bl	800512c <HAL_GPIO_WritePin>
			stepper1.currentPos--;
			HAL_GPIO_WritePin(STEPPER_DIR_GPIO_Port, STEPPER_DIR_Pin, GPIO_PIN_RESET);
		}

	}
}
 800220e:	e00a      	b.n	8002226 <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
			stepper1.currentPos--;
 8002210:	4b08      	ldr	r3, [pc, #32]	; (8002234 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	3b01      	subs	r3, #1
 8002216:	4a07      	ldr	r2, [pc, #28]	; (8002234 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8002218:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(STEPPER_DIR_GPIO_Port, STEPPER_DIR_Pin, GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002220:	4805      	ldr	r0, [pc, #20]	; (8002238 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 8002222:	f002 ff83 	bl	800512c <HAL_GPIO_WritePin>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40000400 	.word	0x40000400
 8002234:	20010678 	.word	0x20010678
 8002238:	40021000 	.word	0x40021000
 800223c:	00000000 	.word	0x00000000

08002240 <task_ros2_function>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_task_ros2_function */
void task_ros2_function(void *argument)
{
 8002240:	b5b0      	push	{r4, r5, r7, lr}
 8002242:	b0d2      	sub	sp, #328	; 0x148
 8002244:	af02      	add	r7, sp, #8
 8002246:	f107 031c 	add.w	r3, r7, #28
 800224a:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	// micro-ROS configuration
	  rmw_uros_set_custom_transport(
 800224c:	4bc0      	ldr	r3, [pc, #768]	; (8002550 <task_ros2_function+0x310>)
 800224e:	9301      	str	r3, [sp, #4]
 8002250:	4bc0      	ldr	r3, [pc, #768]	; (8002554 <task_ros2_function+0x314>)
 8002252:	9300      	str	r3, [sp, #0]
 8002254:	4bc0      	ldr	r3, [pc, #768]	; (8002558 <task_ros2_function+0x318>)
 8002256:	4ac1      	ldr	r2, [pc, #772]	; (800255c <task_ros2_function+0x31c>)
 8002258:	49c1      	ldr	r1, [pc, #772]	; (8002560 <task_ros2_function+0x320>)
 800225a:	2001      	movs	r0, #1
 800225c:	f00d fa3e 	bl	800f6dc <rmw_uros_set_custom_transport>
		cubemx_transport_open,
		cubemx_transport_close,
		cubemx_transport_write,
		cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8002260:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002264:	4618      	mov	r0, r3
 8002266:	f00c febb 	bl	800efe0 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 800226a:	4bbe      	ldr	r3, [pc, #760]	; (8002564 <task_ros2_function+0x324>)
 800226c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	  freeRTOS_allocator.deallocate = microros_deallocate;
 8002270:	4bbd      	ldr	r3, [pc, #756]	; (8002568 <task_ros2_function+0x328>)
 8002272:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8002276:	4bbd      	ldr	r3, [pc, #756]	; (800256c <task_ros2_function+0x32c>)
 8002278:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800227c:	4bbc      	ldr	r3, [pc, #752]	; (8002570 <task_ros2_function+0x330>)
 800227e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8002282:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002286:	4618      	mov	r0, r3
 8002288:	f00c feb8 	bl	800effc <rcutils_set_default_allocator>
 800228c:	4603      	mov	r3, r0
 800228e:	f083 0301 	eor.w	r3, r3, #1
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b00      	cmp	r3, #0
 8002296:	d004      	beq.n	80022a2 <task_ros2_function+0x62>
		  printf("Error on default allocators (line %d)\n", __LINE__);
 8002298:	f240 31db 	movw	r1, #987	; 0x3db
 800229c:	48b5      	ldr	r0, [pc, #724]	; (8002574 <task_ros2_function+0x334>)
 800229e:	f017 fcc3 	bl	8019c28 <iprintf>
	  rcl_allocator_t allocator;
	  rcl_node_t node;
	  rclc_executor_t executor;
	  rcl_init_options_t init_options;

	  allocator = rcl_get_default_allocator();
 80022a2:	463b      	mov	r3, r7
 80022a4:	4618      	mov	r0, r3
 80022a6:	f00c fec9 	bl	800f03c <rcutils_get_default_allocator>
 80022aa:	463b      	mov	r3, r7
 80022ac:	f107 04cc 	add.w	r4, r7, #204	; 0xcc
 80022b0:	461d      	mov	r5, r3
 80022b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022b6:	682b      	ldr	r3, [r5, #0]
 80022b8:	6023      	str	r3, [r4, #0]
	  init_options = rcl_get_zero_initialized_init_options();
 80022ba:	f00b fdbf 	bl	800de3c <rcl_get_zero_initialized_init_options>
 80022be:	4602      	mov	r2, r0
 80022c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022c4:	601a      	str	r2, [r3, #0]
	  rcl_init_options_init(&init_options, allocator);
 80022c6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80022ca:	466a      	mov	r2, sp
 80022cc:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80022d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80022d4:	e882 0003 	stmia.w	r2, {r0, r1}
 80022d8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80022dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022de:	4620      	mov	r0, r4
 80022e0:	f00b fdae 	bl	800de40 <rcl_init_options_init>

	  // create init_options
	  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 80022e4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80022e8:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 80022ec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80022f0:	9300      	str	r3, [sp, #0]
 80022f2:	4613      	mov	r3, r2
 80022f4:	2200      	movs	r2, #0
 80022f6:	2100      	movs	r1, #0
 80022f8:	f00c fd68 	bl	800edcc <rclc_support_init_with_options>

	  // create node
	  rcl_node_options_t node_ops = rcl_node_get_default_options();
 80022fc:	f107 0320 	add.w	r3, r7, #32
 8002300:	4618      	mov	r0, r3
 8002302:	f00b fec3 	bl	800e08c <rcl_node_get_default_options>
	  node_ops.domain_id = 25;
 8002306:	f107 0320 	add.w	r3, r7, #32
 800230a:	2219      	movs	r2, #25
 800230c:	601a      	str	r2, [r3, #0]
	  rclc_node_init_with_options(&node, "acquisition_system", "", &support, &node_ops);
 800230e:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002312:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 8002316:	f107 0320 	add.w	r3, r7, #32
 800231a:	9300      	str	r3, [sp, #0]
 800231c:	4613      	mov	r3, r2
 800231e:	4a96      	ldr	r2, [pc, #600]	; (8002578 <task_ros2_function+0x338>)
 8002320:	4996      	ldr	r1, [pc, #600]	; (800257c <task_ros2_function+0x33c>)
 8002322:	f00c fd91 	bl	800ee48 <rclc_node_init_with_options>


	  //time sync
	  if( rmw_uros_sync_session(1000) != RMW_RET_OK)
 8002326:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800232a:	f00e f88d 	bl	8010448 <rmw_uros_sync_session>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d004      	beq.n	800233e <task_ros2_function+0xfe>
		  printf("Error on time sync (line %d)\n", __LINE__);
 8002334:	f240 411f 	movw	r1, #1055	; 0x41f
 8002338:	4891      	ldr	r0, [pc, #580]	; (8002580 <task_ros2_function+0x340>)
 800233a:	f017 fc75 	bl	8019c28 <iprintf>




	  //create gpio_output_sub
	  ros2_gpio_output_sub = rcl_get_zero_initialized_subscription();
 800233e:	f00c f821 	bl	800e384 <rcl_get_zero_initialized_subscription>
 8002342:	4603      	mov	r3, r0
 8002344:	4a8f      	ldr	r2, [pc, #572]	; (8002584 <task_ros2_function+0x344>)
 8002346:	6013      	str	r3, [r2, #0]
	  rclc_subscription_init_best_effort(
 8002348:	f00e fd3a 	bl	8010dc0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 800234c:	4602      	mov	r2, r0
 800234e:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8002352:	4b8d      	ldr	r3, [pc, #564]	; (8002588 <task_ros2_function+0x348>)
 8002354:	488b      	ldr	r0, [pc, #556]	; (8002584 <task_ros2_function+0x344>)
 8002356:	f00c fdd9 	bl	800ef0c <rclc_subscription_init_best_effort>
			  "/gpio_output");



	  // gpio_input pub
	  rclc_publisher_init_default(
 800235a:	f00e fd31 	bl	8010dc0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 800235e:	4602      	mov	r2, r0
 8002360:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8002364:	4b89      	ldr	r3, [pc, #548]	; (800258c <task_ros2_function+0x34c>)
 8002366:	488a      	ldr	r0, [pc, #552]	; (8002590 <task_ros2_function+0x350>)
 8002368:	f00c fd9c 	bl	800eea4 <rclc_publisher_init_default>
			  &node,
			  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
			  "/gpio_input");

	  // gps_pub
	  rclc_publisher_init_default(
 800236c:	f00e fb90 	bl	8010a90 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>
 8002370:	4602      	mov	r2, r0
 8002372:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8002376:	4b87      	ldr	r3, [pc, #540]	; (8002594 <task_ros2_function+0x354>)
 8002378:	4887      	ldr	r0, [pc, #540]	; (8002598 <task_ros2_function+0x358>)
 800237a:	f00c fd93 	bl	800eea4 <rclc_publisher_init_default>
	  			  &ros2_gps_pub,
	  			  &node,
	  			  ROSIDL_GET_MSG_TYPE_SUPPORT(sensor_msgs, msg, NavSatFix),
	  			  "/gps");

	  rclc_publisher_init_default(
 800237e:	f00e fd21 	bl	8010dc4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>
 8002382:	4602      	mov	r2, r0
 8002384:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8002388:	4b84      	ldr	r3, [pc, #528]	; (800259c <task_ros2_function+0x35c>)
 800238a:	4885      	ldr	r0, [pc, #532]	; (80025a0 <task_ros2_function+0x360>)
 800238c:	f00c fd8a 	bl	800eea4 <rclc_publisher_init_default>




	  // gps memmory allocation
	  ros2_gps_msg.header.frame_id.capacity = 20;
 8002390:	4b84      	ldr	r3, [pc, #528]	; (80025a4 <task_ros2_function+0x364>)
 8002392:	2214      	movs	r2, #20
 8002394:	611a      	str	r2, [r3, #16]
	  ros2_gps_msg.header.frame_id.data = (char*) pvPortMalloc(ros2_gps_msg.header.frame_id.capacity  * sizeof(char));
 8002396:	4b83      	ldr	r3, [pc, #524]	; (80025a4 <task_ros2_function+0x364>)
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	4618      	mov	r0, r3
 800239c:	f00b fb64 	bl	800da68 <pvPortMalloc>
 80023a0:	4603      	mov	r3, r0
 80023a2:	4a80      	ldr	r2, [pc, #512]	; (80025a4 <task_ros2_function+0x364>)
 80023a4:	6093      	str	r3, [r2, #8]
	  ros2_gps_msg.header.frame_id.size = strlen(ros2_gps_msg.header.frame_id.data);
 80023a6:	4b7f      	ldr	r3, [pc, #508]	; (80025a4 <task_ros2_function+0x364>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fd ff1a 	bl	80001e4 <strlen>
 80023b0:	4603      	mov	r3, r0
 80023b2:	4a7c      	ldr	r2, [pc, #496]	; (80025a4 <task_ros2_function+0x364>)
 80023b4:	60d3      	str	r3, [r2, #12]


	  // analog input allocation
	  ros2_analog_input_msg.data.capacity = 2;
 80023b6:	4b7c      	ldr	r3, [pc, #496]	; (80025a8 <task_ros2_function+0x368>)
 80023b8:	2202      	movs	r2, #2
 80023ba:	619a      	str	r2, [r3, #24]
	  ros2_analog_input_msg.data.size = 2;
 80023bc:	4b7a      	ldr	r3, [pc, #488]	; (80025a8 <task_ros2_function+0x368>)
 80023be:	2202      	movs	r2, #2
 80023c0:	615a      	str	r2, [r3, #20]
	  ros2_analog_input_msg.data.data = (uint16_t*) pvPortMalloc(ros2_analog_input_msg.data.capacity * sizeof(uint16_t));
 80023c2:	4b79      	ldr	r3, [pc, #484]	; (80025a8 <task_ros2_function+0x368>)
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	4618      	mov	r0, r3
 80023ca:	f00b fb4d 	bl	800da68 <pvPortMalloc>
 80023ce:	4603      	mov	r3, r0
 80023d0:	4a75      	ldr	r2, [pc, #468]	; (80025a8 <task_ros2_function+0x368>)
 80023d2:	6113      	str	r3, [r2, #16]
	  ros2_analog_input_msg.layout.dim.capacity = 2;
 80023d4:	4b74      	ldr	r3, [pc, #464]	; (80025a8 <task_ros2_function+0x368>)
 80023d6:	2202      	movs	r2, #2
 80023d8:	609a      	str	r2, [r3, #8]
	  ros2_analog_input_msg.layout.dim.size = 2;
 80023da:	4b73      	ldr	r3, [pc, #460]	; (80025a8 <task_ros2_function+0x368>)
 80023dc:	2202      	movs	r2, #2
 80023de:	605a      	str	r2, [r3, #4]
	  ros2_analog_input_msg.layout.dim.data = (std_msgs__msg__MultiArrayDimension*) pvPortMalloc(ros2_analog_input_msg.layout.dim.capacity * sizeof(std_msgs__msg__MultiArrayDimension));
 80023e0:	4b71      	ldr	r3, [pc, #452]	; (80025a8 <task_ros2_function+0x368>)
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4618      	mov	r0, r3
 80023ee:	f00b fb3b 	bl	800da68 <pvPortMalloc>
 80023f2:	4603      	mov	r3, r0
 80023f4:	4a6c      	ldr	r2, [pc, #432]	; (80025a8 <task_ros2_function+0x368>)
 80023f6:	6013      	str	r3, [r2, #0]
	  for (size_t i =0; i< ros2_analog_input_msg.layout.dim.capacity; i++){
 80023f8:	2300      	movs	r3, #0
 80023fa:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80023fe:	e031      	b.n	8002464 <task_ros2_function+0x224>
		  ros2_analog_input_msg.layout.dim.data[i].label.capacity = 20;
 8002400:	4b69      	ldr	r3, [pc, #420]	; (80025a8 <task_ros2_function+0x368>)
 8002402:	6819      	ldr	r1, [r3, #0]
 8002404:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	2214      	movs	r2, #20
 8002414:	609a      	str	r2, [r3, #8]
		  ros2_analog_input_msg.layout.dim.data[i].label.size = 10;
 8002416:	4b64      	ldr	r3, [pc, #400]	; (80025a8 <task_ros2_function+0x368>)
 8002418:	6819      	ldr	r1, [r3, #0]
 800241a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	440b      	add	r3, r1
 8002428:	220a      	movs	r2, #10
 800242a:	605a      	str	r2, [r3, #4]
		  ros2_analog_input_msg.layout.dim.data[i].label.data = (char*) pvPortMalloc(ros2_analog_input_msg.layout.dim.data[i].label.capacity * sizeof(char));
 800242c:	4b5e      	ldr	r3, [pc, #376]	; (80025a8 <task_ros2_function+0x368>)
 800242e:	6819      	ldr	r1, [r3, #0]
 8002430:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	6898      	ldr	r0, [r3, #8]
 8002440:	4b59      	ldr	r3, [pc, #356]	; (80025a8 <task_ros2_function+0x368>)
 8002442:	6819      	ldr	r1, [r3, #0]
 8002444:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002448:	4613      	mov	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	18cc      	adds	r4, r1, r3
 8002452:	f00b fb09 	bl	800da68 <pvPortMalloc>
 8002456:	4603      	mov	r3, r0
 8002458:	6023      	str	r3, [r4, #0]
	  for (size_t i =0; i< ros2_analog_input_msg.layout.dim.capacity; i++){
 800245a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800245e:	3301      	adds	r3, #1
 8002460:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002464:	4b50      	ldr	r3, [pc, #320]	; (80025a8 <task_ros2_function+0x368>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800246c:	429a      	cmp	r2, r3
 800246e:	d3c7      	bcc.n	8002400 <task_ros2_function+0x1c0>

	  }
	  strcpy(ros2_analog_input_msg.layout.dim.data[0].label.data, "Analog 1");
 8002470:	4b4d      	ldr	r3, [pc, #308]	; (80025a8 <task_ros2_function+0x368>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	494d      	ldr	r1, [pc, #308]	; (80025ac <task_ros2_function+0x36c>)
 8002478:	461a      	mov	r2, r3
 800247a:	460b      	mov	r3, r1
 800247c:	cb03      	ldmia	r3!, {r0, r1}
 800247e:	6010      	str	r0, [r2, #0]
 8002480:	6051      	str	r1, [r2, #4]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	7213      	strb	r3, [r2, #8]
	  strcpy(ros2_analog_input_msg.layout.dim.data[1].label.data, "Analog 2");
 8002486:	4b48      	ldr	r3, [pc, #288]	; (80025a8 <task_ros2_function+0x368>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	3314      	adds	r3, #20
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4948      	ldr	r1, [pc, #288]	; (80025b0 <task_ros2_function+0x370>)
 8002490:	461a      	mov	r2, r3
 8002492:	460b      	mov	r3, r1
 8002494:	cb03      	ldmia	r3!, {r0, r1}
 8002496:	6010      	str	r0, [r2, #0]
 8002498:	6051      	str	r1, [r2, #4]
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	7213      	strb	r3, [r2, #8]


	  // Create a timer
	  rclc_timer_init_default(&ros2_gpio_input_timer, &support, RCL_MS_TO_NS(1000), ros2_gpio_input_timer_callback);
 800249e:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80024a2:	4b44      	ldr	r3, [pc, #272]	; (80025b4 <task_ros2_function+0x374>)
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	a326      	add	r3, pc, #152	; (adr r3, 8002540 <task_ros2_function+0x300>)
 80024a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ac:	4842      	ldr	r0, [pc, #264]	; (80025b8 <task_ros2_function+0x378>)
 80024ae:	f00c fd61 	bl	800ef74 <rclc_timer_init_default>
	  rclc_timer_init_default(&ros2_gps_timer, &support, RCL_MS_TO_NS(1000), ros2_gps_timer_callback);
 80024b2:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80024b6:	4b41      	ldr	r3, [pc, #260]	; (80025bc <task_ros2_function+0x37c>)
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	a321      	add	r3, pc, #132	; (adr r3, 8002540 <task_ros2_function+0x300>)
 80024bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c0:	483f      	ldr	r0, [pc, #252]	; (80025c0 <task_ros2_function+0x380>)
 80024c2:	f00c fd57 	bl	800ef74 <rclc_timer_init_default>
	  rclc_timer_init_default(&ros2_analog_input_timer, &support, RCL_MS_TO_NS(50), ros2_analog_input_timer_callback);
 80024c6:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80024ca:	4b3e      	ldr	r3, [pc, #248]	; (80025c4 <task_ros2_function+0x384>)
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	a31e      	add	r3, pc, #120	; (adr r3, 8002548 <task_ros2_function+0x308>)
 80024d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d4:	483c      	ldr	r0, [pc, #240]	; (80025c8 <task_ros2_function+0x388>)
 80024d6:	f00c fd4d 	bl	800ef74 <rclc_timer_init_default>

	  // Create executor
	  rclc_executor_init(&executor, &support.context, 4, &allocator);
 80024da:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 80024de:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80024e2:	f103 0108 	add.w	r1, r3, #8
 80024e6:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80024ea:	4613      	mov	r3, r2
 80024ec:	2204      	movs	r2, #4
 80024ee:	f00c f9fb 	bl	800e8e8 <rclc_executor_init>

	  rclc_executor_add_subscription(&executor, &ros2_gpio_output_sub, &ros2_gpio_output_msg,
 80024f2:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80024f6:	2300      	movs	r3, #0
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	4b34      	ldr	r3, [pc, #208]	; (80025cc <task_ros2_function+0x38c>)
 80024fc:	4a34      	ldr	r2, [pc, #208]	; (80025d0 <task_ros2_function+0x390>)
 80024fe:	4921      	ldr	r1, [pc, #132]	; (8002584 <task_ros2_function+0x344>)
 8002500:	f00c fa66 	bl	800e9d0 <rclc_executor_add_subscription>
	  			  &ros2_gpio_output_callback, ON_NEW_DATA); // ON_NEW_DATA does not work properly

	  rclc_executor_add_timer(&executor, &ros2_gpio_input_timer);
 8002504:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002508:	492b      	ldr	r1, [pc, #172]	; (80025b8 <task_ros2_function+0x378>)
 800250a:	4618      	mov	r0, r3
 800250c:	f00c fa9a 	bl	800ea44 <rclc_executor_add_timer>
	  rclc_executor_add_timer(&executor, &ros2_gps_timer);
 8002510:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002514:	492a      	ldr	r1, [pc, #168]	; (80025c0 <task_ros2_function+0x380>)
 8002516:	4618      	mov	r0, r3
 8002518:	f00c fa94 	bl	800ea44 <rclc_executor_add_timer>
	  rclc_executor_add_timer(&executor, &ros2_analog_input_timer);
 800251c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002520:	4929      	ldr	r1, [pc, #164]	; (80025c8 <task_ros2_function+0x388>)
 8002522:	4618      	mov	r0, r3
 8002524:	f00c fa8e 	bl	800ea44 <rclc_executor_add_timer>


	  // Run executor
	  rclc_executor_spin(&executor);
 8002528:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800252c:	4618      	mov	r0, r3
 800252e:	f00c fc13 	bl	800ed58 <rclc_executor_spin>

	  /* Infinite loop */
	  for(;;)
	  {
	    osDelay(1);
 8002532:	2001      	movs	r0, #1
 8002534:	f008 fdf7 	bl	800b126 <osDelay>
 8002538:	e7fb      	b.n	8002532 <task_ros2_function+0x2f2>
 800253a:	bf00      	nop
 800253c:	f3af 8000 	nop.w
 8002540:	3b9aca00 	.word	0x3b9aca00
 8002544:	00000000 	.word	0x00000000
 8002548:	02faf080 	.word	0x02faf080
 800254c:	00000000 	.word	0x00000000
 8002550:	0800160d 	.word	0x0800160d
 8002554:	080015a5 	.word	0x080015a5
 8002558:	08001585 	.word	0x08001585
 800255c:	08001559 	.word	0x08001559
 8002560:	20010d40 	.word	0x20010d40
 8002564:	08002825 	.word	0x08002825
 8002568:	08002869 	.word	0x08002869
 800256c:	080028a1 	.word	0x080028a1
 8002570:	0800290d 	.word	0x0800290d
 8002574:	0801dc18 	.word	0x0801dc18
 8002578:	0801dc40 	.word	0x0801dc40
 800257c:	0801dc44 	.word	0x0801dc44
 8002580:	0801dc58 	.word	0x0801dc58
 8002584:	20010554 	.word	0x20010554
 8002588:	0801dc78 	.word	0x0801dc78
 800258c:	0801dc88 	.word	0x0801dc88
 8002590:	200109d4 	.word	0x200109d4
 8002594:	0801dc94 	.word	0x0801dc94
 8002598:	20010da4 	.word	0x20010da4
 800259c:	0801dc9c 	.word	0x0801dc9c
 80025a0:	200105bc 	.word	0x200105bc
 80025a4:	200107c8 	.word	0x200107c8
 80025a8:	200109b8 	.word	0x200109b8
 80025ac:	0801dcac 	.word	0x0801dcac
 80025b0:	0801dcb8 	.word	0x0801dcb8
 80025b4:	08001fd1 	.word	0x08001fd1
 80025b8:	200109e0 	.word	0x200109e0
 80025bc:	0800201d 	.word	0x0800201d
 80025c0:	2001084c 	.word	0x2001084c
 80025c4:	080020cd 	.word	0x080020cd
 80025c8:	200109dc 	.word	0x200109dc
 80025cc:	08002129 	.word	0x08002129
 80025d0:	20010848 	.word	0x20010848

080025d4 <task_gps_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_gps_function */
void task_gps_function(void *argument)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08c      	sub	sp, #48	; 0x30
 80025d8:	af0a      	add	r7, sp, #40	; 0x28
 80025da:	6078      	str	r0, [r7, #4]


  /* Infinite loop */
  for(;;)
  {
    osThreadFlagsWait(TF_GPS_DATA, osFlagsWaitAny, osWaitForever);
 80025dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025e0:	2100      	movs	r1, #0
 80025e2:	2001      	movs	r0, #1
 80025e4:	f008 fd1e 	bl	800b024 <osThreadFlagsWait>
    if(sscanf(gps_buffer, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c,%f", &gps_time, &gps_latitude, &ns, &gps_longitude, &ew, &lock, &sats, &gps_hdop, &gps_alt, &unit, &gps_geoid) >= 1){
 80025e8:	4b2d      	ldr	r3, [pc, #180]	; (80026a0 <task_gps_function+0xcc>)
 80025ea:	9308      	str	r3, [sp, #32]
 80025ec:	4b2d      	ldr	r3, [pc, #180]	; (80026a4 <task_gps_function+0xd0>)
 80025ee:	9307      	str	r3, [sp, #28]
 80025f0:	4b2d      	ldr	r3, [pc, #180]	; (80026a8 <task_gps_function+0xd4>)
 80025f2:	9306      	str	r3, [sp, #24]
 80025f4:	4b2d      	ldr	r3, [pc, #180]	; (80026ac <task_gps_function+0xd8>)
 80025f6:	9305      	str	r3, [sp, #20]
 80025f8:	4b2d      	ldr	r3, [pc, #180]	; (80026b0 <task_gps_function+0xdc>)
 80025fa:	9304      	str	r3, [sp, #16]
 80025fc:	4b2d      	ldr	r3, [pc, #180]	; (80026b4 <task_gps_function+0xe0>)
 80025fe:	9303      	str	r3, [sp, #12]
 8002600:	4b2d      	ldr	r3, [pc, #180]	; (80026b8 <task_gps_function+0xe4>)
 8002602:	9302      	str	r3, [sp, #8]
 8002604:	4b2d      	ldr	r3, [pc, #180]	; (80026bc <task_gps_function+0xe8>)
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	4b2d      	ldr	r3, [pc, #180]	; (80026c0 <task_gps_function+0xec>)
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	4b2d      	ldr	r3, [pc, #180]	; (80026c4 <task_gps_function+0xf0>)
 800260e:	4a2e      	ldr	r2, [pc, #184]	; (80026c8 <task_gps_function+0xf4>)
 8002610:	492e      	ldr	r1, [pc, #184]	; (80026cc <task_gps_function+0xf8>)
 8002612:	482f      	ldr	r0, [pc, #188]	; (80026d0 <task_gps_function+0xfc>)
 8002614:	f017 fc00 	bl	8019e18 <siscanf>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	dd36      	ble.n	800268c <task_gps_function+0xb8>
    	gps_latitude = (float) convertDegMinToDecDeg(gps_latitude);
 800261e:	4b29      	ldr	r3, [pc, #164]	; (80026c4 <task_gps_function+0xf0>)
 8002620:	edd3 7a00 	vldr	s15, [r3]
 8002624:	eeb0 0a67 	vmov.f32	s0, s15
 8002628:	f7ff fc7e 	bl	8001f28 <convertDegMinToDecDeg>
 800262c:	ec53 2b10 	vmov	r2, r3, d0
 8002630:	4610      	mov	r0, r2
 8002632:	4619      	mov	r1, r3
 8002634:	f7fe fae8 	bl	8000c08 <__aeabi_d2f>
 8002638:	4603      	mov	r3, r0
 800263a:	4a22      	ldr	r2, [pc, #136]	; (80026c4 <task_gps_function+0xf0>)
 800263c:	6013      	str	r3, [r2, #0]
    	gps_longitude = (float) convertDegMinToDecDeg(gps_longitude);
 800263e:	4b1f      	ldr	r3, [pc, #124]	; (80026bc <task_gps_function+0xe8>)
 8002640:	edd3 7a00 	vldr	s15, [r3]
 8002644:	eeb0 0a67 	vmov.f32	s0, s15
 8002648:	f7ff fc6e 	bl	8001f28 <convertDegMinToDecDeg>
 800264c:	ec53 2b10 	vmov	r2, r3, d0
 8002650:	4610      	mov	r0, r2
 8002652:	4619      	mov	r1, r3
 8002654:	f7fe fad8 	bl	8000c08 <__aeabi_d2f>
 8002658:	4603      	mov	r3, r0
 800265a:	4a18      	ldr	r2, [pc, #96]	; (80026bc <task_gps_function+0xe8>)
 800265c:	6013      	str	r3, [r2, #0]
    	if (ns == 'S') {
 800265e:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <task_gps_function+0xec>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2b53      	cmp	r3, #83	; 0x53
 8002664:	d107      	bne.n	8002676 <task_gps_function+0xa2>
    		gps_latitude = - gps_latitude;
 8002666:	4b17      	ldr	r3, [pc, #92]	; (80026c4 <task_gps_function+0xf0>)
 8002668:	edd3 7a00 	vldr	s15, [r3]
 800266c:	eef1 7a67 	vneg.f32	s15, s15
 8002670:	4b14      	ldr	r3, [pc, #80]	; (80026c4 <task_gps_function+0xf0>)
 8002672:	edc3 7a00 	vstr	s15, [r3]
    	}
    	if (ew = 'W'){
 8002676:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <task_gps_function+0xe4>)
 8002678:	2257      	movs	r2, #87	; 0x57
 800267a:	701a      	strb	r2, [r3, #0]
    		gps_longitude = - gps_longitude;
 800267c:	4b0f      	ldr	r3, [pc, #60]	; (80026bc <task_gps_function+0xe8>)
 800267e:	edd3 7a00 	vldr	s15, [r3]
 8002682:	eef1 7a67 	vneg.f32	s15, s15
 8002686:	4b0d      	ldr	r3, [pc, #52]	; (80026bc <task_gps_function+0xe8>)
 8002688:	edc3 7a00 	vstr	s15, [r3]
    	}
    }
    gps_buffer_index = 0;
 800268c:	4b11      	ldr	r3, [pc, #68]	; (80026d4 <task_gps_function+0x100>)
 800268e:	2200      	movs	r2, #0
 8002690:	701a      	strb	r2, [r3, #0]
    memset(gps_buffer, 0, sizeof(gps_buffer));
 8002692:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002696:	2100      	movs	r1, #0
 8002698:	480d      	ldr	r0, [pc, #52]	; (80026d0 <task_gps_function+0xfc>)
 800269a:	f016 fff3 	bl	8019684 <memset>
    osThreadFlagsWait(TF_GPS_DATA, osFlagsWaitAny, osWaitForever);
 800269e:	e79d      	b.n	80025dc <task_gps_function+0x8>
 80026a0:	200080ec 	.word	0x200080ec
 80026a4:	20000002 	.word	0x20000002
 80026a8:	200080e8 	.word	0x200080e8
 80026ac:	200080e4 	.word	0x200080e4
 80026b0:	200080f4 	.word	0x200080f4
 80026b4:	200080f0 	.word	0x200080f0
 80026b8:	20000001 	.word	0x20000001
 80026bc:	200080e0 	.word	0x200080e0
 80026c0:	20000000 	.word	0x20000000
 80026c4:	200080dc 	.word	0x200080dc
 80026c8:	200080d8 	.word	0x200080d8
 80026cc:	0801dcc4 	.word	0x0801dcc4
 80026d0:	200106a4 	.word	0x200106a4
 80026d4:	200080d4 	.word	0x200080d4

080026d8 <task_stepper_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_stepper_function */
void task_stepper_function(void *argument)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_stepper_function */
	stepperInit(&stepper1);
 80026e0:	481f      	ldr	r0, [pc, #124]	; (8002760 <task_stepper_function+0x88>)
 80026e2:	f000 f9f3 	bl	8002acc <stepperInit>

	stepperSetSpeed(&stepper1, 1);
 80026e6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80026ea:	481d      	ldr	r0, [pc, #116]	; (8002760 <task_stepper_function+0x88>)
 80026ec:	f000 fa30 	bl	8002b50 <stepperSetSpeed>
	__HAL_TIM_SET_AUTORELOAD(&htim3, stepper1.stepInverval);
 80026f0:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <task_stepper_function+0x88>)
 80026f2:	695a      	ldr	r2, [r3, #20]
 80026f4:	4b1b      	ldr	r3, [pc, #108]	; (8002764 <task_stepper_function+0x8c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80026fa:	4b19      	ldr	r3, [pc, #100]	; (8002760 <task_stepper_function+0x88>)
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	461a      	mov	r2, r3
 8002700:	4b18      	ldr	r3, [pc, #96]	; (8002764 <task_stepper_function+0x8c>)
 8002702:	60da      	str	r2, [r3, #12]
	stepperSetAcceleration(&stepper1, 250);
 8002704:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8002768 <task_stepper_function+0x90>
 8002708:	4815      	ldr	r0, [pc, #84]	; (8002760 <task_stepper_function+0x88>)
 800270a:	f000 fae9 	bl	8002ce0 <stepperSetAcceleration>
	stepperSetMaxSpeed(&stepper1, 500);
 800270e:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800276c <task_stepper_function+0x94>
 8002712:	4813      	ldr	r0, [pc, #76]	; (8002760 <task_stepper_function+0x88>)
 8002714:	f000 fa88 	bl	8002c28 <stepperSetMaxSpeed>
	stepperSetAbsoluteTartePosition(&stepper1, 5000);
 8002718:	f241 3188 	movw	r1, #5000	; 0x1388
 800271c:	4810      	ldr	r0, [pc, #64]	; (8002760 <task_stepper_function+0x88>)
 800271e:	f000 fb6a 	bl	8002df6 <stepperSetAbsoluteTartePosition>
	__HAL_TIM_SET_AUTORELOAD(&htim3, stepper1.stepInverval);
 8002722:	4b0f      	ldr	r3, [pc, #60]	; (8002760 <task_stepper_function+0x88>)
 8002724:	695a      	ldr	r2, [r3, #20]
 8002726:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <task_stepper_function+0x8c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	62da      	str	r2, [r3, #44]	; 0x2c
 800272c:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <task_stepper_function+0x88>)
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	461a      	mov	r2, r3
 8002732:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <task_stepper_function+0x8c>)
 8002734:	60da      	str	r2, [r3, #12]
	 HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8002736:	2100      	movs	r1, #0
 8002738:	480a      	ldr	r0, [pc, #40]	; (8002764 <task_stepper_function+0x8c>)
 800273a:	f005 fdb5 	bl	80082a8 <HAL_TIM_PWM_Start_IT>
  /* Infinite loop */
  for(;;)
  {

	  stepperComputeNewSpeed(&stepper1);
 800273e:	4808      	ldr	r0, [pc, #32]	; (8002760 <task_stepper_function+0x88>)
 8002740:	f000 fb68 	bl	8002e14 <stepperComputeNewSpeed>

	  __HAL_TIM_SET_AUTORELOAD(&htim3, stepper1.stepInverval);
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <task_stepper_function+0x88>)
 8002746:	695a      	ldr	r2, [r3, #20]
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <task_stepper_function+0x8c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c
 800274e:	4b04      	ldr	r3, [pc, #16]	; (8002760 <task_stepper_function+0x88>)
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	461a      	mov	r2, r3
 8002754:	4b03      	ldr	r3, [pc, #12]	; (8002764 <task_stepper_function+0x8c>)
 8002756:	60da      	str	r2, [r3, #12]


    osDelay(1);
 8002758:	2001      	movs	r0, #1
 800275a:	f008 fce4 	bl	800b126 <osDelay>
	  stepperComputeNewSpeed(&stepper1);
 800275e:	e7ee      	b.n	800273e <task_stepper_function+0x66>
 8002760:	20010678 	.word	0x20010678
 8002764:	20010858 	.word	0x20010858
 8002768:	437a0000 	.word	0x437a0000
 800276c:	43fa0000 	.word	0x43fa0000

08002770 <task_angle_sensor_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_angle_sensor_function */
void task_angle_sensor_function(void *argument)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_angle_sensor_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002778:	2001      	movs	r0, #1
 800277a:	f008 fcd4 	bl	800b126 <osDelay>
 800277e:	e7fb      	b.n	8002778 <task_angle_sensor_function+0x8>

08002780 <task_analog_input_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_analog_input_function */
void task_analog_input_function(void *argument)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_analog_input_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002788:	2001      	movs	r0, #1
 800278a:	f008 fccc 	bl	800b126 <osDelay>
 800278e:	e7fb      	b.n	8002788 <task_analog_input_function+0x8>

08002790 <task_dac_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_dac_function */
void task_dac_function(void *argument)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_dac_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002798:	2001      	movs	r0, #1
 800279a:	f008 fcc4 	bl	800b126 <osDelay>
 800279e:	e7fb      	b.n	8002798 <task_dac_function+0x8>

080027a0 <task_digital_io_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_digital_io_function */
void task_digital_io_function(void *argument)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_digital_io_function */
	uint16_t button_input = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	81fb      	strh	r3, [r7, #14]
  /* Infinite loop */
  for(;;)
  {
	  button_input = HAL_GPIO_ReadPin(PB0_GPIO_Port, PB0_Pin);
 80027ac:	2101      	movs	r1, #1
 80027ae:	480b      	ldr	r0, [pc, #44]	; (80027dc <task_digital_io_function+0x3c>)
 80027b0:	f002 fca4 	bl	80050fc <HAL_GPIO_ReadPin>
 80027b4:	4603      	mov	r3, r0
 80027b6:	81fb      	strh	r3, [r7, #14]

	  if (button_input == GPIO_PIN_RESET){
 80027b8:	89fb      	ldrh	r3, [r7, #14]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d103      	bne.n	80027c6 <task_digital_io_function+0x26>
		  gpio_input &= !(1<<0);
 80027be:	4b08      	ldr	r3, [pc, #32]	; (80027e0 <task_digital_io_function+0x40>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	e005      	b.n	80027d2 <task_digital_io_function+0x32>
	  }
	  else {
		  gpio_input |= (1<<0);
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <task_digital_io_function+0x40>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <task_digital_io_function+0x40>)
 80027d0:	6013      	str	r3, [r2, #0]
	  }
    osDelay(50);
 80027d2:	2032      	movs	r0, #50	; 0x32
 80027d4:	f008 fca7 	bl	800b126 <osDelay>
	  button_input = HAL_GPIO_ReadPin(PB0_GPIO_Port, PB0_Pin);
 80027d8:	e7e8      	b.n	80027ac <task_digital_io_function+0xc>
 80027da:	bf00      	nop
 80027dc:	40020000 	.word	0x40020000
 80027e0:	20010854 	.word	0x20010854

080027e4 <task_main_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_main_function */
void task_main_function(void *argument)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_main_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80027ec:	2001      	movs	r0, #1
 80027ee:	f008 fc9a 	bl	800b126 <osDelay>
 80027f2:	e7fb      	b.n	80027ec <task_main_function+0x8>

080027f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a04      	ldr	r2, [pc, #16]	; (8002814 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d101      	bne.n	800280a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002806:	f001 f9a3 	bl	8003b50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40001400 	.word	0x40001400

08002818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800281c:	b672      	cpsid	i
}
 800281e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002820:	e7fe      	b.n	8002820 <Error_Handler+0x8>
	...

08002824 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800282e:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <microros_allocate+0x3c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4413      	add	r3, r2
 8002838:	461a      	mov	r2, r3
 800283a:	4b09      	ldr	r3, [pc, #36]	; (8002860 <microros_allocate+0x3c>)
 800283c:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800283e:	4b09      	ldr	r3, [pc, #36]	; (8002864 <microros_allocate+0x40>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4413      	add	r3, r2
 8002848:	461a      	mov	r2, r3
 800284a:	4b06      	ldr	r3, [pc, #24]	; (8002864 <microros_allocate+0x40>)
 800284c:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7fe fc2c 	bl	80010ac <pvPortMallocMicroROS>
 8002854:	4603      	mov	r3, r0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	200080f8 	.word	0x200080f8
 8002864:	200080fc 	.word	0x200080fc

08002868 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00c      	beq.n	8002892 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7fe fd35 	bl	80012e8 <getBlockSize>
 800287e:	4603      	mov	r3, r0
 8002880:	4a06      	ldr	r2, [pc, #24]	; (800289c <microros_deallocate+0x34>)
 8002882:	6812      	ldr	r2, [r2, #0]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	461a      	mov	r2, r3
 8002888:	4b04      	ldr	r3, [pc, #16]	; (800289c <microros_deallocate+0x34>)
 800288a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7fe fcd1 	bl	8001234 <vPortFreeMicroROS>
  }
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	200080fc 	.word	0x200080fc

080028a0 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80028ac:	4b15      	ldr	r3, [pc, #84]	; (8002904 <microros_reallocate+0x64>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	4413      	add	r3, r2
 80028b6:	461a      	mov	r2, r3
 80028b8:	4b12      	ldr	r3, [pc, #72]	; (8002904 <microros_reallocate+0x64>)
 80028ba:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80028bc:	4b12      	ldr	r3, [pc, #72]	; (8002908 <microros_reallocate+0x68>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	461a      	mov	r2, r3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	4413      	add	r3, r2
 80028c6:	461a      	mov	r2, r3
 80028c8:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <microros_reallocate+0x68>)
 80028ca:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d104      	bne.n	80028dc <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80028d2:	68b8      	ldr	r0, [r7, #8]
 80028d4:	f7fe fbea 	bl	80010ac <pvPortMallocMicroROS>
 80028d8:	4603      	mov	r3, r0
 80028da:	e00e      	b.n	80028fa <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f7fe fd03 	bl	80012e8 <getBlockSize>
 80028e2:	4603      	mov	r3, r0
 80028e4:	4a08      	ldr	r2, [pc, #32]	; (8002908 <microros_reallocate+0x68>)
 80028e6:	6812      	ldr	r2, [r2, #0]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	461a      	mov	r2, r3
 80028ec:	4b06      	ldr	r3, [pc, #24]	; (8002908 <microros_reallocate+0x68>)
 80028ee:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80028f0:	68b9      	ldr	r1, [r7, #8]
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f7fe fd16 	bl	8001324 <pvPortReallocMicroROS>
 80028f8:	4603      	mov	r3, r0
  }
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	200080f8 	.word	0x200080f8
 8002908:	200080fc 	.word	0x200080fc

0800290c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	fb02 f303 	mul.w	r3, r2, r3
 8002920:	4a0c      	ldr	r2, [pc, #48]	; (8002954 <microros_zero_allocate+0x48>)
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	4413      	add	r3, r2
 8002926:	461a      	mov	r2, r3
 8002928:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <microros_zero_allocate+0x48>)
 800292a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	fb02 f303 	mul.w	r3, r2, r3
 8002934:	4a08      	ldr	r2, [pc, #32]	; (8002958 <microros_zero_allocate+0x4c>)
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	4413      	add	r3, r2
 800293a:	461a      	mov	r2, r3
 800293c:	4b06      	ldr	r3, [pc, #24]	; (8002958 <microros_zero_allocate+0x4c>)
 800293e:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002940:	68b9      	ldr	r1, [r7, #8]
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f7fe fd28 	bl	8001398 <pvPortCallocMicroROS>
 8002948:	4603      	mov	r3, r0
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	200080f8 	.word	0x200080f8
 8002958:	200080fc 	.word	0x200080fc
 800295c:	00000000 	.word	0x00000000

08002960 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002960:	b5b0      	push	{r4, r5, r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002970:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002974:	a320      	add	r3, pc, #128	; (adr r3, 80029f8 <UTILS_NanosecondsToTimespec+0x98>)
 8002976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297a:	f7fe f995 	bl	8000ca8 <__aeabi_ldivmod>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	6879      	ldr	r1, [r7, #4]
 8002984:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002988:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800298c:	a31a      	add	r3, pc, #104	; (adr r3, 80029f8 <UTILS_NanosecondsToTimespec+0x98>)
 800298e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002992:	f7fe f989 	bl	8000ca8 <__aeabi_ldivmod>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	da1f      	bge.n	80029e2 <UTILS_NanosecondsToTimespec+0x82>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	4a12      	ldr	r2, [pc, #72]	; (80029f0 <UTILS_NanosecondsToTimespec+0x90>)
 80029a8:	fb82 1203 	smull	r1, r2, r2, r3
 80029ac:	1712      	asrs	r2, r2, #28
 80029ae:	17db      	asrs	r3, r3, #31
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	3301      	adds	r3, #1
 80029b4:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	461a      	mov	r2, r3
 80029c0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80029c4:	1a84      	subs	r4, r0, r2
 80029c6:	eb61 0503 	sbc.w	r5, r1, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	e9c3 4500 	strd	r4, r5, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	4907      	ldr	r1, [pc, #28]	; (80029f4 <UTILS_NanosecondsToTimespec+0x94>)
 80029d8:	fb01 f303 	mul.w	r3, r1, r3
 80029dc:	441a      	add	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	609a      	str	r2, [r3, #8]
    }
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bdb0      	pop	{r4, r5, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	f3af 8000 	nop.w
 80029f0:	44b82fa1 	.word	0x44b82fa1
 80029f4:	3b9aca00 	.word	0x3b9aca00
 80029f8:	3b9aca00 	.word	0x3b9aca00
 80029fc:	00000000 	.word	0x00000000

08002a00 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002a00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
 8002a0a:	6039      	str	r1, [r7, #0]
    TimeOut_t xCurrentTime = { 0 };
 8002a0c:	f107 0308 	add.w	r3, r7, #8
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	605a      	str	r2, [r3, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	f04f 0300 	mov.w	r3, #0
 8002a1e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002a22:	f107 0308 	add.w	r3, r7, #8
 8002a26:	4618      	mov	r0, r3
 8002a28:	f009 fe30 	bl	800c68c <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	2200      	movs	r2, #0
 8002a40:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	461a      	mov	r2, r3
 8002a48:	f04f 0300 	mov.w	r3, #0
 8002a4c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002a50:	1884      	adds	r4, r0, r2
 8002a52:	eb41 0503 	adc.w	r5, r1, r3
 8002a56:	e9c7 4504 	strd	r4, r5, [r7, #16]

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002a5a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002a5e:	4622      	mov	r2, r4
 8002a60:	462b      	mov	r3, r5
 8002a62:	f04f 0000 	mov.w	r0, #0
 8002a66:	f04f 0100 	mov.w	r1, #0
 8002a6a:	0159      	lsls	r1, r3, #5
 8002a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a70:	0150      	lsls	r0, r2, #5
 8002a72:	4602      	mov	r2, r0
 8002a74:	460b      	mov	r3, r1
 8002a76:	1b12      	subs	r2, r2, r4
 8002a78:	eb63 0305 	sbc.w	r3, r3, r5
 8002a7c:	f04f 0000 	mov.w	r0, #0
 8002a80:	f04f 0100 	mov.w	r1, #0
 8002a84:	0259      	lsls	r1, r3, #9
 8002a86:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002a8a:	0250      	lsls	r0, r2, #9
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	460b      	mov	r3, r1
 8002a90:	1912      	adds	r2, r2, r4
 8002a92:	eb45 0303 	adc.w	r3, r5, r3
 8002a96:	f04f 0000 	mov.w	r0, #0
 8002a9a:	f04f 0100 	mov.w	r1, #0
 8002a9e:	0199      	lsls	r1, r3, #6
 8002aa0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002aa4:	0190      	lsls	r0, r2, #6
 8002aa6:	1a80      	subs	r0, r0, r2
 8002aa8:	eb61 0103 	sbc.w	r1, r1, r3
 8002aac:	eb10 0804 	adds.w	r8, r0, r4
 8002ab0:	eb41 0905 	adc.w	r9, r1, r5
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	4640      	mov	r0, r8
 8002ab8:	4649      	mov	r1, r9
 8002aba:	f7ff ff51 	bl	8002960 <UTILS_NanosecondsToTimespec>

    return 0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08002acc <stepperInit>:
#include "stepper.h"


void stepperInit(stepper_t* stepper){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
	stepper->currentPos = 0;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
	stepper->targetPos = 0;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	605a      	str	r2, [r3, #4]
	stepper->speed = 0.0;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f04f 0200 	mov.w	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
	stepper->max_speed = 2000.0;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a16      	ldr	r2, [pc, #88]	; (8002b44 <stepperInit+0x78>)
 8002aec:	60da      	str	r2, [r3, #12]
	stepper->acceleration = 0.0;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	611a      	str	r2, [r3, #16]
	stepper->stepInverval = 0;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	615a      	str	r2, [r3, #20]
	stepper->n = 0;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	619a      	str	r2, [r3, #24]
	stepper->c0 = 0.0;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	61da      	str	r2, [r3, #28]
	stepper->cn = 0.0;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	621a      	str	r2, [r3, #32]
	stepper->cmin = 1.0;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002b18:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(STEPPER_EN_GPIO_Port, STEPPER_EN_Pin, GPIO_PIN_RESET);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2180      	movs	r1, #128	; 0x80
 8002b1e:	480a      	ldr	r0, [pc, #40]	; (8002b48 <stepperInit+0x7c>)
 8002b20:	f002 fb04 	bl	800512c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MS1_GPIO_Port, MS1_Pin, GPIO_PIN_SET);
 8002b24:	2201      	movs	r2, #1
 8002b26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b2a:	4807      	ldr	r0, [pc, #28]	; (8002b48 <stepperInit+0x7c>)
 8002b2c:	f002 fafe 	bl	800512c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MS2_GPIO_Port, MS2_Pin, GPIO_PIN_SET);
 8002b30:	2201      	movs	r2, #1
 8002b32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b36:	4804      	ldr	r0, [pc, #16]	; (8002b48 <stepperInit+0x7c>)
 8002b38:	f002 faf8 	bl	800512c <HAL_GPIO_WritePin>
}
 8002b3c:	bf00      	nop
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	44fa0000 	.word	0x44fa0000
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	00000000 	.word	0x00000000

08002b50 <stepperSetSpeed>:

void stepperSetSpeed(stepper_t* stepper, float speed){
 8002b50:	b5b0      	push	{r4, r5, r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	ed87 0a00 	vstr	s0, [r7]
	if (speed == stepper->speed) {
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b62:	ed97 7a00 	vldr	s14, [r7]
 8002b66:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b6e:	d053      	beq.n	8002c18 <stepperSetSpeed+0xc8>
		return;
	}
	if (speed < -stepper->max_speed){
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b76:	eef1 7a67 	vneg.f32	s15, s15
 8002b7a:	ed97 7a00 	vldr	s14, [r7]
 8002b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b86:	d507      	bpl.n	8002b98 <stepperSetSpeed+0x48>
		speed = -stepper->max_speed;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b8e:	eef1 7a67 	vneg.f32	s15, s15
 8002b92:	edc7 7a00 	vstr	s15, [r7]
 8002b96:	e00c      	b.n	8002bb2 <stepperSetSpeed+0x62>
	}
	else if (speed > stepper->max_speed) {
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b9e:	ed97 7a00 	vldr	s14, [r7]
 8002ba2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002baa:	dd02      	ble.n	8002bb2 <stepperSetSpeed+0x62>
		speed = stepper->max_speed;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	603b      	str	r3, [r7, #0]
	}

	if (speed == 0.0){
 8002bb2:	edd7 7a00 	vldr	s15, [r7]
 8002bb6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bbe:	d103      	bne.n	8002bc8 <stepperSetSpeed+0x78>
		stepper->stepInverval = 0;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	615a      	str	r2, [r3, #20]
 8002bc6:	e023      	b.n	8002c10 <stepperSetSpeed+0xc0>
	}
	else {
		stepper->stepInverval = fabs(1000000.0/speed);
 8002bc8:	6838      	ldr	r0, [r7, #0]
 8002bca:	f7fd fccd 	bl	8000568 <__aeabi_f2d>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	a113      	add	r1, pc, #76	; (adr r1, 8002c20 <stepperSetSpeed+0xd0>)
 8002bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002bd8:	f7fd fe48 	bl	800086c <__aeabi_ddiv>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	460b      	mov	r3, r1
 8002be0:	4614      	mov	r4, r2
 8002be2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002be6:	4620      	mov	r0, r4
 8002be8:	4629      	mov	r1, r5
 8002bea:	f7fd ffc5 	bl	8000b78 <__aeabi_d2iz>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	615a      	str	r2, [r3, #20]
		stepper->direction = (speed>0.0)? DIRECTION_CW : DIRECTION_CCW;
 8002bf4:	edd7 7a00 	vldr	s15, [r7]
 8002bf8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c00:	bfcc      	ite	gt
 8002c02:	2301      	movgt	r3, #1
 8002c04:	2300      	movle	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	}
	stepper->speed = speed;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	609a      	str	r2, [r3, #8]
 8002c16:	e000      	b.n	8002c1a <stepperSetSpeed+0xca>
		return;
 8002c18:	bf00      	nop
}
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c20:	00000000 	.word	0x00000000
 8002c24:	412e8480 	.word	0x412e8480

08002c28 <stepperSetMaxSpeed>:
float stepperGetSpeed(stepper_t* stepper){
	return stepper->speed;
}


void stepperSetMaxSpeed(stepper_t* stepper, float speed){
 8002c28:	b5b0      	push	{r4, r5, r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	ed87 0a00 	vstr	s0, [r7]
	if (speed < 0.0){
 8002c34:	edd7 7a00 	vldr	s15, [r7]
 8002c38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c40:	d505      	bpl.n	8002c4e <stepperSetMaxSpeed+0x26>
		speed = -speed;
 8002c42:	edd7 7a00 	vldr	s15, [r7]
 8002c46:	eef1 7a67 	vneg.f32	s15, s15
 8002c4a:	edc7 7a00 	vstr	s15, [r7]
	}
	if (stepper->max_speed != speed){
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c54:	ed97 7a00 	vldr	s14, [r7]
 8002c58:	eeb4 7a67 	vcmp.f32	s14, s15
 8002c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c60:	d038      	beq.n	8002cd4 <stepperSetMaxSpeed+0xac>
		stepper->max_speed = speed;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	60da      	str	r2, [r3, #12]
		stepper->cmin = 1000000.0/speed;
 8002c68:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8002cdc <stepperSetMaxSpeed+0xb4>
 8002c6c:	ed97 7a00 	vldr	s14, [r7]
 8002c70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		if (stepper->n > 0){
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	dd28      	ble.n	8002cd4 <stepperSetMaxSpeed+0xac>
			stepper->n = (long)((stepper->speed * stepper->speed)/ (2.0 * stepper->acceleration));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	ed93 7a02 	vldr	s14, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c92:	ee17 0a90 	vmov	r0, s15
 8002c96:	f7fd fc67 	bl	8000568 <__aeabi_f2d>
 8002c9a:	4604      	mov	r4, r0
 8002c9c:	460d      	mov	r5, r1
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7fd fc60 	bl	8000568 <__aeabi_f2d>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	f7fd fafe 	bl	80002ac <__adddf3>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	4620      	mov	r0, r4
 8002cb6:	4629      	mov	r1, r5
 8002cb8:	f7fd fdd8 	bl	800086c <__aeabi_ddiv>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	4610      	mov	r0, r2
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	f7fd ff58 	bl	8000b78 <__aeabi_d2iz>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	619a      	str	r2, [r3, #24]
			stepperComputeNewSpeed(stepper);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f8a0 	bl	8002e14 <stepperComputeNewSpeed>
		}
	}

}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bdb0      	pop	{r4, r5, r7, pc}
 8002cdc:	49742400 	.word	0x49742400

08002ce0 <stepperSetAcceleration>:

float stepperGetMaxSpeed(stepper_t* stepper){
	return stepper->max_speed;
}

void stepperSetAcceleration(stepper_t* stepper, float acceleration){
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	ed87 0a00 	vstr	s0, [r7]
	if (acceleration == 0.0)
 8002cec:	edd7 7a00 	vldr	s15, [r7]
 8002cf0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf8:	d060      	beq.n	8002dbc <stepperSetAcceleration+0xdc>
		return;
	if (acceleration < 0.0){
 8002cfa:	edd7 7a00 	vldr	s15, [r7]
 8002cfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d06:	d505      	bpl.n	8002d14 <stepperSetAcceleration+0x34>
		acceleration = - acceleration;
 8002d08:	edd7 7a00 	vldr	s15, [r7]
 8002d0c:	eef1 7a67 	vneg.f32	s15, s15
 8002d10:	edc7 7a00 	vstr	s15, [r7]
	}
	if (stepper->acceleration != acceleration){
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d1a:	ed97 7a00 	vldr	s14, [r7]
 8002d1e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d26:	d04a      	beq.n	8002dbe <stepperSetAcceleration+0xde>
		stepper->n = stepper->n * (stepper->acceleration/acceleration);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	ee07 3a90 	vmov	s15, r3
 8002d30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	ed93 6a04 	vldr	s12, [r3, #16]
 8002d3a:	edd7 6a00 	vldr	s13, [r7]
 8002d3e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d4a:	ee17 2a90 	vmov	r2, s15
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	619a      	str	r2, [r3, #24]
		stepper->c0 = 0.676* sqrt(2.0 / acceleration) * 1000000.0;
 8002d52:	6838      	ldr	r0, [r7, #0]
 8002d54:	f7fd fc08 	bl	8000568 <__aeabi_f2d>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	f04f 0000 	mov.w	r0, #0
 8002d60:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002d64:	f7fd fd82 	bl	800086c <__aeabi_ddiv>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	ec43 2b17 	vmov	d7, r2, r3
 8002d70:	eeb0 0a47 	vmov.f32	s0, s14
 8002d74:	eef0 0a67 	vmov.f32	s1, s15
 8002d78:	f01a fcec 	bl	801d754 <sqrt>
 8002d7c:	ec51 0b10 	vmov	r0, r1, d0
 8002d80:	a311      	add	r3, pc, #68	; (adr r3, 8002dc8 <stepperSetAcceleration+0xe8>)
 8002d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d86:	f7fd fc47 	bl	8000618 <__aeabi_dmul>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4610      	mov	r0, r2
 8002d90:	4619      	mov	r1, r3
 8002d92:	a30f      	add	r3, pc, #60	; (adr r3, 8002dd0 <stepperSetAcceleration+0xf0>)
 8002d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d98:	f7fd fc3e 	bl	8000618 <__aeabi_dmul>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4610      	mov	r0, r2
 8002da2:	4619      	mov	r1, r3
 8002da4:	f7fd ff30 	bl	8000c08 <__aeabi_d2f>
 8002da8:	4602      	mov	r2, r0
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	61da      	str	r2, [r3, #28]
		stepper->acceleration = acceleration;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	611a      	str	r2, [r3, #16]
		stepperComputeNewSpeed(stepper);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f82d 	bl	8002e14 <stepperComputeNewSpeed>
 8002dba:	e000      	b.n	8002dbe <stepperSetAcceleration+0xde>
		return;
 8002dbc:	bf00      	nop
	}

}
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	f3af 8000 	nop.w
 8002dc8:	c083126f 	.word	0xc083126f
 8002dcc:	3fe5a1ca 	.word	0x3fe5a1ca
 8002dd0:	00000000 	.word	0x00000000
 8002dd4:	412e8480 	.word	0x412e8480

08002dd8 <stepperGetDistanceToGo>:

long stepperGetDistanceToGo(stepper_t* stepper){
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	return stepper->targetPos - stepper->currentPos;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	1ad3      	subs	r3, r2, r3
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <stepperSetAbsoluteTartePosition>:

long stepperGetTargetPosition(stepper_t* stepper){
	return stepper->targetPos;
}

void stepperSetAbsoluteTartePosition(stepper_t* stepper, long absolutePosition){
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
 8002dfe:	6039      	str	r1, [r7, #0]
	stepper->targetPos = absolutePosition;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	605a      	str	r2, [r3, #4]
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
	...

08002e14 <stepperComputeNewSpeed>:

void stepperSetRelativeTargetPosition(stepper_t* stepper, long relativePosition){
	stepper->targetPos = stepperGetTargetPosition(stepper) + relativePosition;
}

void stepperComputeNewSpeed(stepper_t* stepper){
 8002e14:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e18:	b084      	sub	sp, #16
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
	long distanceTo = stepperGetDistanceToGo(stepper);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7ff ffda 	bl	8002dd8 <stepperGetDistanceToGo>
 8002e24:	60f8      	str	r0, [r7, #12]
	long stepsToStop = (long)((stepper->speed * stepper->speed) / (2.0 * stepper->acceleration));
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	ed93 7a02 	vldr	s14, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e36:	ee17 0a90 	vmov	r0, s15
 8002e3a:	f7fd fb95 	bl	8000568 <__aeabi_f2d>
 8002e3e:	4604      	mov	r4, r0
 8002e40:	460d      	mov	r5, r1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fd fb8e 	bl	8000568 <__aeabi_f2d>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	460b      	mov	r3, r1
 8002e50:	f7fd fa2c 	bl	80002ac <__adddf3>
 8002e54:	4602      	mov	r2, r0
 8002e56:	460b      	mov	r3, r1
 8002e58:	4620      	mov	r0, r4
 8002e5a:	4629      	mov	r1, r5
 8002e5c:	f7fd fd06 	bl	800086c <__aeabi_ddiv>
 8002e60:	4602      	mov	r2, r0
 8002e62:	460b      	mov	r3, r1
 8002e64:	4610      	mov	r0, r2
 8002e66:	4619      	mov	r1, r3
 8002e68:	f7fd fe86 	bl	8000b78 <__aeabi_d2iz>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	60bb      	str	r3, [r7, #8]

	if (distanceTo == 0 && stepsToStop <=1)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10d      	bne.n	8002e92 <stepperComputeNewSpeed+0x7e>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	dc0a      	bgt.n	8002e92 <stepperComputeNewSpeed+0x7e>
	{
		stepper->stepInverval = 0;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	615a      	str	r2, [r3, #20]
		stepper->speed = 0.0;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	609a      	str	r2, [r3, #8]
		stepper->n = 0;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	619a      	str	r2, [r3, #24]
		return;
 8002e90:	e0d8      	b.n	8003044 <stepperComputeNewSpeed+0x230>
	}
	if (distanceTo > 0) {
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	dd24      	ble.n	8002ee2 <stepperComputeNewSpeed+0xce>
		if (stepper->n > 0){
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	dd0d      	ble.n	8002ebc <stepperComputeNewSpeed+0xa8>
			if ((stepsToStop >= distanceTo) || (stepper->direction == DIRECTION_CCW)){
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	da04      	bge.n	8002eb2 <stepperComputeNewSpeed+0x9e>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d140      	bne.n	8002f34 <stepperComputeNewSpeed+0x120>
				stepper->n = -stepsToStop;
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	425a      	negs	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	619a      	str	r2, [r3, #24]
 8002eba:	e03b      	b.n	8002f34 <stepperComputeNewSpeed+0x120>
			}

		}
		else if (stepper->n < 0 ){
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	da37      	bge.n	8002f34 <stepperComputeNewSpeed+0x120>
			if ((stepsToStop < distanceTo) && stepper->direction == DIRECTION_CW){
 8002ec4:	68ba      	ldr	r2, [r7, #8]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	da33      	bge.n	8002f34 <stepperComputeNewSpeed+0x120>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d12e      	bne.n	8002f34 <stepperComputeNewSpeed+0x120>
				stepper->n = - stepper->n;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	425a      	negs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	619a      	str	r2, [r3, #24]
 8002ee0:	e028      	b.n	8002f34 <stepperComputeNewSpeed+0x120>
			}
		}
	}
	else if (distanceTo < 0) {
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	da25      	bge.n	8002f34 <stepperComputeNewSpeed+0x120>
		if (stepper->n > 0){
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	dd0e      	ble.n	8002f0e <stepperComputeNewSpeed+0xfa>
			if ((stepsToStop >= -distanceTo) || stepper->direction == DIRECTION_CW){
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	425b      	negs	r3, r3
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	da04      	bge.n	8002f04 <stepperComputeNewSpeed+0xf0>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d117      	bne.n	8002f34 <stepperComputeNewSpeed+0x120>
				stepper->n = -stepsToStop;
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	425a      	negs	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	619a      	str	r2, [r3, #24]
 8002f0c:	e012      	b.n	8002f34 <stepperComputeNewSpeed+0x120>
			}
		}
		else if (stepper->n < 0){
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	da0e      	bge.n	8002f34 <stepperComputeNewSpeed+0x120>
			if ((stepsToStop < - distanceTo) && stepper->direction == DIRECTION_CCW){
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	425b      	negs	r3, r3
 8002f1a:	68ba      	ldr	r2, [r7, #8]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	da09      	bge.n	8002f34 <stepperComputeNewSpeed+0x120>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d104      	bne.n	8002f34 <stepperComputeNewSpeed+0x120>
				stepper->n = -stepper->n;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	425a      	negs	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	619a      	str	r2, [r3, #24]
			}
		}
	}
	if (stepper->n == 0){
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d10e      	bne.n	8002f5a <stepperComputeNewSpeed+0x146>
		stepper->cn = stepper->c0;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69da      	ldr	r2, [r3, #28]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	621a      	str	r2, [r3, #32]
		stepper->direction = (distanceTo > 0) ? DIRECTION_CW : DIRECTION_CCW;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	bfcc      	ite	gt
 8002f4a:	2301      	movgt	r3, #1
 8002f4c:	2300      	movle	r3, #0
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8002f58:	e04f      	b.n	8002ffa <stepperComputeNewSpeed+0x1e6>
	}
	else {
		stepper->cn = stepper->cn - ((2.0 * stepper->cn)/((4.0* stepper->n)+1));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fb02 	bl	8000568 <__aeabi_f2d>
 8002f64:	4604      	mov	r4, r0
 8002f66:	460d      	mov	r5, r1
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7fd fafb 	bl	8000568 <__aeabi_f2d>
 8002f72:	4602      	mov	r2, r0
 8002f74:	460b      	mov	r3, r1
 8002f76:	f7fd f999 	bl	80002ac <__adddf3>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4690      	mov	r8, r2
 8002f80:	4699      	mov	r9, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fd fadc 	bl	8000544 <__aeabi_i2d>
 8002f8c:	f04f 0200 	mov.w	r2, #0
 8002f90:	4b2e      	ldr	r3, [pc, #184]	; (800304c <stepperComputeNewSpeed+0x238>)
 8002f92:	f7fd fb41 	bl	8000618 <__aeabi_dmul>
 8002f96:	4602      	mov	r2, r0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4610      	mov	r0, r2
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	f04f 0200 	mov.w	r2, #0
 8002fa2:	4b2b      	ldr	r3, [pc, #172]	; (8003050 <stepperComputeNewSpeed+0x23c>)
 8002fa4:	f7fd f982 	bl	80002ac <__adddf3>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	460b      	mov	r3, r1
 8002fac:	4640      	mov	r0, r8
 8002fae:	4649      	mov	r1, r9
 8002fb0:	f7fd fc5c 	bl	800086c <__aeabi_ddiv>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4620      	mov	r0, r4
 8002fba:	4629      	mov	r1, r5
 8002fbc:	f7fd f974 	bl	80002a8 <__aeabi_dsub>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f7fd fe1e 	bl	8000c08 <__aeabi_d2f>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	621a      	str	r2, [r3, #32]
		if (stepper->cn > stepper->cmin){
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	ed93 7a08 	vldr	s14, [r3, #32]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002fde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe6:	dd04      	ble.n	8002ff2 <stepperComputeNewSpeed+0x1de>
			stepper->cn = stepper->cn;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1a      	ldr	r2, [r3, #32]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	621a      	str	r2, [r3, #32]
 8002ff0:	e003      	b.n	8002ffa <stepperComputeNewSpeed+0x1e6>
		}
		else {
			stepper->cn = stepper->cmin;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	621a      	str	r2, [r3, #32]
		}

	}
	stepper->n++;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	1c5a      	adds	r2, r3, #1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	619a      	str	r2, [r3, #24]
	stepper->stepInverval = stepper->cn;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	edd3 7a08 	vldr	s15, [r3, #32]
 800300a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800300e:	ee17 2a90 	vmov	r2, s15
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	615a      	str	r2, [r3, #20]
	stepper->speed = 1000000.0/stepper->cn;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	ed93 7a08 	vldr	s14, [r3, #32]
 800301c:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8003054 <stepperComputeNewSpeed+0x240>
 8003020:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	edc3 7a02 	vstr	s15, [r3, #8]
	if (stepper->direction == DIRECTION_CCW){
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003030:	2b00      	cmp	r3, #0
 8003032:	d107      	bne.n	8003044 <stepperComputeNewSpeed+0x230>
		stepper->speed = -stepper->speed;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	edd3 7a02 	vldr	s15, [r3, #8]
 800303a:	eef1 7a67 	vneg.f32	s15, s15
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	edc3 7a02 	vstr	s15, [r3, #8]
	}
}
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800304c:	40100000 	.word	0x40100000
 8003050:	3ff00000 	.word	0x3ff00000
 8003054:	49742400 	.word	0x49742400

08003058 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	607b      	str	r3, [r7, #4]
 8003062:	4b12      	ldr	r3, [pc, #72]	; (80030ac <HAL_MspInit+0x54>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	4a11      	ldr	r2, [pc, #68]	; (80030ac <HAL_MspInit+0x54>)
 8003068:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800306c:	6453      	str	r3, [r2, #68]	; 0x44
 800306e:	4b0f      	ldr	r3, [pc, #60]	; (80030ac <HAL_MspInit+0x54>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003076:	607b      	str	r3, [r7, #4]
 8003078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	603b      	str	r3, [r7, #0]
 800307e:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <HAL_MspInit+0x54>)
 8003080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <HAL_MspInit+0x54>)
 8003084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003088:	6413      	str	r3, [r2, #64]	; 0x40
 800308a:	4b08      	ldr	r3, [pc, #32]	; (80030ac <HAL_MspInit+0x54>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003092:	603b      	str	r3, [r7, #0]
 8003094:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003096:	2200      	movs	r2, #0
 8003098:	210f      	movs	r1, #15
 800309a:	f06f 0001 	mvn.w	r0, #1
 800309e:	f001 fa65 	bl	800456c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030a2:	bf00      	nop
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40023800 	.word	0x40023800

080030b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08a      	sub	sp, #40	; 0x28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a2f      	ldr	r2, [pc, #188]	; (800318c <HAL_ADC_MspInit+0xdc>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d157      	bne.n	8003182 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	4b2e      	ldr	r3, [pc, #184]	; (8003190 <HAL_ADC_MspInit+0xe0>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	4a2d      	ldr	r2, [pc, #180]	; (8003190 <HAL_ADC_MspInit+0xe0>)
 80030dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e0:	6453      	str	r3, [r2, #68]	; 0x44
 80030e2:	4b2b      	ldr	r3, [pc, #172]	; (8003190 <HAL_ADC_MspInit+0xe0>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ea:	613b      	str	r3, [r7, #16]
 80030ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ee:	2300      	movs	r3, #0
 80030f0:	60fb      	str	r3, [r7, #12]
 80030f2:	4b27      	ldr	r3, [pc, #156]	; (8003190 <HAL_ADC_MspInit+0xe0>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	4a26      	ldr	r2, [pc, #152]	; (8003190 <HAL_ADC_MspInit+0xe0>)
 80030f8:	f043 0304 	orr.w	r3, r3, #4
 80030fc:	6313      	str	r3, [r2, #48]	; 0x30
 80030fe:	4b24      	ldr	r3, [pc, #144]	; (8003190 <HAL_ADC_MspInit+0xe0>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	f003 0304 	and.w	r3, r3, #4
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800310a:	2330      	movs	r3, #48	; 0x30
 800310c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800310e:	2303      	movs	r3, #3
 8003110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003112:	2300      	movs	r3, #0
 8003114:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003116:	f107 0314 	add.w	r3, r7, #20
 800311a:	4619      	mov	r1, r3
 800311c:	481d      	ldr	r0, [pc, #116]	; (8003194 <HAL_ADC_MspInit+0xe4>)
 800311e:	f001 fe51 	bl	8004dc4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003122:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 8003124:	4a1d      	ldr	r2, [pc, #116]	; (800319c <HAL_ADC_MspInit+0xec>)
 8003126:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003128:	4b1b      	ldr	r3, [pc, #108]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 800312a:	2200      	movs	r2, #0
 800312c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800312e:	4b1a      	ldr	r3, [pc, #104]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 8003130:	2200      	movs	r2, #0
 8003132:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003134:	4b18      	ldr	r3, [pc, #96]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 8003136:	2200      	movs	r2, #0
 8003138:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800313a:	4b17      	ldr	r3, [pc, #92]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 800313c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003140:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003142:	4b15      	ldr	r3, [pc, #84]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 8003144:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003148:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800314a:	4b13      	ldr	r3, [pc, #76]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 800314c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003150:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003152:	4b11      	ldr	r3, [pc, #68]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 8003154:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003158:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800315a:	4b0f      	ldr	r3, [pc, #60]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 800315c:	2200      	movs	r2, #0
 800315e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003160:	4b0d      	ldr	r3, [pc, #52]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 8003162:	2200      	movs	r2, #0
 8003164:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003166:	480c      	ldr	r0, [pc, #48]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 8003168:	f001 fa2a 	bl	80045c0 <HAL_DMA_Init>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8003172:	f7ff fb51 	bl	8002818 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a07      	ldr	r2, [pc, #28]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 800317a:	639a      	str	r2, [r3, #56]	; 0x38
 800317c:	4a06      	ldr	r2, [pc, #24]	; (8003198 <HAL_ADC_MspInit+0xe8>)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003182:	bf00      	nop
 8003184:	3728      	adds	r7, #40	; 0x28
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40012000 	.word	0x40012000
 8003190:	40023800 	.word	0x40023800
 8003194:	40020800 	.word	0x40020800
 8003198:	20010958 	.word	0x20010958
 800319c:	40026410 	.word	0x40026410

080031a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b08a      	sub	sp, #40	; 0x28
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a8:	f107 0314 	add.w	r3, r7, #20
 80031ac:	2200      	movs	r2, #0
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	605a      	str	r2, [r3, #4]
 80031b2:	609a      	str	r2, [r3, #8]
 80031b4:	60da      	str	r2, [r3, #12]
 80031b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a19      	ldr	r2, [pc, #100]	; (8003224 <HAL_I2C_MspInit+0x84>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d12c      	bne.n	800321c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	613b      	str	r3, [r7, #16]
 80031c6:	4b18      	ldr	r3, [pc, #96]	; (8003228 <HAL_I2C_MspInit+0x88>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	4a17      	ldr	r2, [pc, #92]	; (8003228 <HAL_I2C_MspInit+0x88>)
 80031cc:	f043 0302 	orr.w	r3, r3, #2
 80031d0:	6313      	str	r3, [r2, #48]	; 0x30
 80031d2:	4b15      	ldr	r3, [pc, #84]	; (8003228 <HAL_I2C_MspInit+0x88>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	613b      	str	r3, [r7, #16]
 80031dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80031de:	f44f 7310 	mov.w	r3, #576	; 0x240
 80031e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031e4:	2312      	movs	r3, #18
 80031e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031e8:	2301      	movs	r3, #1
 80031ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ec:	2300      	movs	r3, #0
 80031ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80031f0:	2304      	movs	r3, #4
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	4619      	mov	r1, r3
 80031fa:	480c      	ldr	r0, [pc, #48]	; (800322c <HAL_I2C_MspInit+0x8c>)
 80031fc:	f001 fde2 	bl	8004dc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003200:	2300      	movs	r3, #0
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	4b08      	ldr	r3, [pc, #32]	; (8003228 <HAL_I2C_MspInit+0x88>)
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	4a07      	ldr	r2, [pc, #28]	; (8003228 <HAL_I2C_MspInit+0x88>)
 800320a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800320e:	6413      	str	r3, [r2, #64]	; 0x40
 8003210:	4b05      	ldr	r3, [pc, #20]	; (8003228 <HAL_I2C_MspInit+0x88>)
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800321c:	bf00      	nop
 800321e:	3728      	adds	r7, #40	; 0x28
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40005400 	.word	0x40005400
 8003228:	40023800 	.word	0x40023800
 800322c:	40020400 	.word	0x40020400

08003230 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08e      	sub	sp, #56	; 0x38
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	60da      	str	r2, [r3, #12]
 8003246:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003248:	f107 0314 	add.w	r3, r7, #20
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	605a      	str	r2, [r3, #4]
 8003252:	609a      	str	r2, [r3, #8]
 8003254:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a31      	ldr	r2, [pc, #196]	; (8003320 <HAL_I2S_MspInit+0xf0>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d15a      	bne.n	8003316 <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003260:	2301      	movs	r3, #1
 8003262:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003264:	23c0      	movs	r3, #192	; 0xc0
 8003266:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003268:	2302      	movs	r3, #2
 800326a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800326c:	f107 0314 	add.w	r3, r7, #20
 8003270:	4618      	mov	r0, r3
 8003272:	f004 fd37 	bl	8007ce4 <HAL_RCCEx_PeriphCLKConfig>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800327c:	f7ff facc 	bl	8002818 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003280:	2300      	movs	r3, #0
 8003282:	613b      	str	r3, [r7, #16]
 8003284:	4b27      	ldr	r3, [pc, #156]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 8003286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003288:	4a26      	ldr	r2, [pc, #152]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 800328a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800328e:	6413      	str	r3, [r2, #64]	; 0x40
 8003290:	4b24      	ldr	r3, [pc, #144]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 8003292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003294:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003298:	613b      	str	r3, [r7, #16]
 800329a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800329c:	2300      	movs	r3, #0
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	4b20      	ldr	r3, [pc, #128]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 80032a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a4:	4a1f      	ldr	r2, [pc, #124]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 80032a6:	f043 0301 	orr.w	r3, r3, #1
 80032aa:	6313      	str	r3, [r2, #48]	; 0x30
 80032ac:	4b1d      	ldr	r3, [pc, #116]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 80032ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b8:	2300      	movs	r3, #0
 80032ba:	60bb      	str	r3, [r7, #8]
 80032bc:	4b19      	ldr	r3, [pc, #100]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 80032be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c0:	4a18      	ldr	r2, [pc, #96]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 80032c2:	f043 0304 	orr.w	r3, r3, #4
 80032c6:	6313      	str	r3, [r2, #48]	; 0x30
 80032c8:	4b16      	ldr	r3, [pc, #88]	; (8003324 <HAL_I2S_MspInit+0xf4>)
 80032ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80032d4:	2310      	movs	r3, #16
 80032d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d8:	2302      	movs	r3, #2
 80032da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032dc:	2300      	movs	r3, #0
 80032de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e0:	2300      	movs	r3, #0
 80032e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80032e4:	2306      	movs	r3, #6
 80032e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80032e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032ec:	4619      	mov	r1, r3
 80032ee:	480e      	ldr	r0, [pc, #56]	; (8003328 <HAL_I2S_MspInit+0xf8>)
 80032f0:	f001 fd68 	bl	8004dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80032f4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80032f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fa:	2302      	movs	r3, #2
 80032fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003302:	2300      	movs	r3, #0
 8003304:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003306:	2306      	movs	r3, #6
 8003308:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800330a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800330e:	4619      	mov	r1, r3
 8003310:	4806      	ldr	r0, [pc, #24]	; (800332c <HAL_I2S_MspInit+0xfc>)
 8003312:	f001 fd57 	bl	8004dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003316:	bf00      	nop
 8003318:	3738      	adds	r7, #56	; 0x38
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	40003c00 	.word	0x40003c00
 8003324:	40023800 	.word	0x40023800
 8003328:	40020000 	.word	0x40020000
 800332c:	40020800 	.word	0x40020800

08003330 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08a      	sub	sp, #40	; 0x28
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003338:	f107 0314 	add.w	r3, r7, #20
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	609a      	str	r2, [r3, #8]
 8003344:	60da      	str	r2, [r3, #12]
 8003346:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a19      	ldr	r2, [pc, #100]	; (80033b4 <HAL_SPI_MspInit+0x84>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d12b      	bne.n	80033aa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	4b18      	ldr	r3, [pc, #96]	; (80033b8 <HAL_SPI_MspInit+0x88>)
 8003358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335a:	4a17      	ldr	r2, [pc, #92]	; (80033b8 <HAL_SPI_MspInit+0x88>)
 800335c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003360:	6453      	str	r3, [r2, #68]	; 0x44
 8003362:	4b15      	ldr	r3, [pc, #84]	; (80033b8 <HAL_SPI_MspInit+0x88>)
 8003364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003366:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800336a:	613b      	str	r3, [r7, #16]
 800336c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	4b11      	ldr	r3, [pc, #68]	; (80033b8 <HAL_SPI_MspInit+0x88>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003376:	4a10      	ldr	r2, [pc, #64]	; (80033b8 <HAL_SPI_MspInit+0x88>)
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	6313      	str	r3, [r2, #48]	; 0x30
 800337e:	4b0e      	ldr	r3, [pc, #56]	; (80033b8 <HAL_SPI_MspInit+0x88>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800338a:	23e0      	movs	r3, #224	; 0xe0
 800338c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338e:	2302      	movs	r3, #2
 8003390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003392:	2300      	movs	r3, #0
 8003394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003396:	2300      	movs	r3, #0
 8003398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800339a:	2305      	movs	r3, #5
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339e:	f107 0314 	add.w	r3, r7, #20
 80033a2:	4619      	mov	r1, r3
 80033a4:	4805      	ldr	r0, [pc, #20]	; (80033bc <HAL_SPI_MspInit+0x8c>)
 80033a6:	f001 fd0d 	bl	8004dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80033aa:	bf00      	nop
 80033ac:	3728      	adds	r7, #40	; 0x28
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	40013000 	.word	0x40013000
 80033b8:	40023800 	.word	0x40023800
 80033bc:	40020000 	.word	0x40020000

080033c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a0e      	ldr	r2, [pc, #56]	; (8003408 <HAL_TIM_Base_MspInit+0x48>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d115      	bne.n	80033fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033d2:	2300      	movs	r3, #0
 80033d4:	60fb      	str	r3, [r7, #12]
 80033d6:	4b0d      	ldr	r3, [pc, #52]	; (800340c <HAL_TIM_Base_MspInit+0x4c>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	4a0c      	ldr	r2, [pc, #48]	; (800340c <HAL_TIM_Base_MspInit+0x4c>)
 80033dc:	f043 0302 	orr.w	r3, r3, #2
 80033e0:	6413      	str	r3, [r2, #64]	; 0x40
 80033e2:	4b0a      	ldr	r3, [pc, #40]	; (800340c <HAL_TIM_Base_MspInit+0x4c>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	60fb      	str	r3, [r7, #12]
 80033ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80033ee:	2200      	movs	r2, #0
 80033f0:	2106      	movs	r1, #6
 80033f2:	201d      	movs	r0, #29
 80033f4:	f001 f8ba 	bl	800456c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80033f8:	201d      	movs	r0, #29
 80033fa:	f001 f8d3 	bl	80045a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80033fe:	bf00      	nop
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40000400 	.word	0x40000400
 800340c:	40023800 	.word	0x40023800

08003410 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b088      	sub	sp, #32
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003418:	f107 030c 	add.w	r3, r7, #12
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	605a      	str	r2, [r3, #4]
 8003422:	609a      	str	r2, [r3, #8]
 8003424:	60da      	str	r2, [r3, #12]
 8003426:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a12      	ldr	r2, [pc, #72]	; (8003478 <HAL_TIM_MspPostInit+0x68>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d11d      	bne.n	800346e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003432:	2300      	movs	r3, #0
 8003434:	60bb      	str	r3, [r7, #8]
 8003436:	4b11      	ldr	r3, [pc, #68]	; (800347c <HAL_TIM_MspPostInit+0x6c>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343a:	4a10      	ldr	r2, [pc, #64]	; (800347c <HAL_TIM_MspPostInit+0x6c>)
 800343c:	f043 0304 	orr.w	r3, r3, #4
 8003440:	6313      	str	r3, [r2, #48]	; 0x30
 8003442:	4b0e      	ldr	r3, [pc, #56]	; (800347c <HAL_TIM_MspPostInit+0x6c>)
 8003444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	60bb      	str	r3, [r7, #8]
 800344c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800344e:	2340      	movs	r3, #64	; 0x40
 8003450:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003452:	2302      	movs	r3, #2
 8003454:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345a:	2300      	movs	r3, #0
 800345c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800345e:	2302      	movs	r3, #2
 8003460:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003462:	f107 030c 	add.w	r3, r7, #12
 8003466:	4619      	mov	r1, r3
 8003468:	4805      	ldr	r0, [pc, #20]	; (8003480 <HAL_TIM_MspPostInit+0x70>)
 800346a:	f001 fcab 	bl	8004dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800346e:	bf00      	nop
 8003470:	3720      	adds	r7, #32
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40000400 	.word	0x40000400
 800347c:	40023800 	.word	0x40023800
 8003480:	40020800 	.word	0x40020800

08003484 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08c      	sub	sp, #48	; 0x30
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348c:	f107 031c 	add.w	r3, r7, #28
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a7a      	ldr	r2, [pc, #488]	; (800368c <HAL_UART_MspInit+0x208>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	f040 8094 	bne.w	80035d0 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80034a8:	2300      	movs	r3, #0
 80034aa:	61bb      	str	r3, [r7, #24]
 80034ac:	4b78      	ldr	r3, [pc, #480]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80034ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b0:	4a77      	ldr	r2, [pc, #476]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80034b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034b6:	6413      	str	r3, [r2, #64]	; 0x40
 80034b8:	4b75      	ldr	r3, [pc, #468]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]
 80034c8:	4b71      	ldr	r3, [pc, #452]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80034ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034cc:	4a70      	ldr	r2, [pc, #448]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80034ce:	f043 0301 	orr.w	r3, r3, #1
 80034d2:	6313      	str	r3, [r2, #48]	; 0x30
 80034d4:	4b6e      	ldr	r3, [pc, #440]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80034d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	617b      	str	r3, [r7, #20]
 80034de:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = ROS_USART_TX_Pin|ROS_USART_RX_Pin;
 80034e0:	230c      	movs	r3, #12
 80034e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e4:	2302      	movs	r3, #2
 80034e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ec:	2303      	movs	r3, #3
 80034ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034f0:	2307      	movs	r3, #7
 80034f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f4:	f107 031c 	add.w	r3, r7, #28
 80034f8:	4619      	mov	r1, r3
 80034fa:	4866      	ldr	r0, [pc, #408]	; (8003694 <HAL_UART_MspInit+0x210>)
 80034fc:	f001 fc62 	bl	8004dc4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003500:	4b65      	ldr	r3, [pc, #404]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003502:	4a66      	ldr	r2, [pc, #408]	; (800369c <HAL_UART_MspInit+0x218>)
 8003504:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003506:	4b64      	ldr	r3, [pc, #400]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003508:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800350c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800350e:	4b62      	ldr	r3, [pc, #392]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003510:	2200      	movs	r2, #0
 8003512:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003514:	4b60      	ldr	r3, [pc, #384]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003516:	2200      	movs	r2, #0
 8003518:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800351a:	4b5f      	ldr	r3, [pc, #380]	; (8003698 <HAL_UART_MspInit+0x214>)
 800351c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003520:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003522:	4b5d      	ldr	r3, [pc, #372]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003524:	2200      	movs	r2, #0
 8003526:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003528:	4b5b      	ldr	r3, [pc, #364]	; (8003698 <HAL_UART_MspInit+0x214>)
 800352a:	2200      	movs	r2, #0
 800352c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800352e:	4b5a      	ldr	r3, [pc, #360]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003530:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003534:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003536:	4b58      	ldr	r3, [pc, #352]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003538:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800353c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800353e:	4b56      	ldr	r3, [pc, #344]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003540:	2200      	movs	r2, #0
 8003542:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003544:	4854      	ldr	r0, [pc, #336]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003546:	f001 f83b 	bl	80045c0 <HAL_DMA_Init>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003550:	f7ff f962 	bl	8002818 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a50      	ldr	r2, [pc, #320]	; (8003698 <HAL_UART_MspInit+0x214>)
 8003558:	639a      	str	r2, [r3, #56]	; 0x38
 800355a:	4a4f      	ldr	r2, [pc, #316]	; (8003698 <HAL_UART_MspInit+0x214>)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003560:	4b4f      	ldr	r3, [pc, #316]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 8003562:	4a50      	ldr	r2, [pc, #320]	; (80036a4 <HAL_UART_MspInit+0x220>)
 8003564:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003566:	4b4e      	ldr	r3, [pc, #312]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 8003568:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800356c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800356e:	4b4c      	ldr	r3, [pc, #304]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 8003570:	2240      	movs	r2, #64	; 0x40
 8003572:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003574:	4b4a      	ldr	r3, [pc, #296]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 8003576:	2200      	movs	r2, #0
 8003578:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800357a:	4b49      	ldr	r3, [pc, #292]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 800357c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003580:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003582:	4b47      	ldr	r3, [pc, #284]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 8003584:	2200      	movs	r2, #0
 8003586:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003588:	4b45      	ldr	r3, [pc, #276]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 800358a:	2200      	movs	r2, #0
 800358c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800358e:	4b44      	ldr	r3, [pc, #272]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 8003590:	2200      	movs	r2, #0
 8003592:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003594:	4b42      	ldr	r3, [pc, #264]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 8003596:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800359a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800359c:	4b40      	ldr	r3, [pc, #256]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 800359e:	2200      	movs	r2, #0
 80035a0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80035a2:	483f      	ldr	r0, [pc, #252]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 80035a4:	f001 f80c 	bl	80045c0 <HAL_DMA_Init>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80035ae:	f7ff f933 	bl	8002818 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a3a      	ldr	r2, [pc, #232]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 80035b6:	635a      	str	r2, [r3, #52]	; 0x34
 80035b8:	4a39      	ldr	r2, [pc, #228]	; (80036a0 <HAL_UART_MspInit+0x21c>)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80035be:	2200      	movs	r2, #0
 80035c0:	2105      	movs	r1, #5
 80035c2:	2026      	movs	r0, #38	; 0x26
 80035c4:	f000 ffd2 	bl	800456c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80035c8:	2026      	movs	r0, #38	; 0x26
 80035ca:	f000 ffeb 	bl	80045a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80035ce:	e058      	b.n	8003682 <HAL_UART_MspInit+0x1fe>
  else if(huart->Instance==USART3)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a34      	ldr	r2, [pc, #208]	; (80036a8 <HAL_UART_MspInit+0x224>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d153      	bne.n	8003682 <HAL_UART_MspInit+0x1fe>
    __HAL_RCC_USART3_CLK_ENABLE();
 80035da:	2300      	movs	r3, #0
 80035dc:	613b      	str	r3, [r7, #16]
 80035de:	4b2c      	ldr	r3, [pc, #176]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	4a2b      	ldr	r2, [pc, #172]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80035e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035e8:	6413      	str	r3, [r2, #64]	; 0x40
 80035ea:	4b29      	ldr	r3, [pc, #164]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035f2:	613b      	str	r3, [r7, #16]
 80035f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	4b25      	ldr	r3, [pc, #148]	; (8003690 <HAL_UART_MspInit+0x20c>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	4a24      	ldr	r2, [pc, #144]	; (8003690 <HAL_UART_MspInit+0x20c>)
 8003600:	f043 0302 	orr.w	r3, r3, #2
 8003604:	6313      	str	r3, [r2, #48]	; 0x30
 8003606:	4b22      	ldr	r3, [pc, #136]	; (8003690 <HAL_UART_MspInit+0x20c>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	60bb      	str	r3, [r7, #8]
 8003616:	4b1e      	ldr	r3, [pc, #120]	; (8003690 <HAL_UART_MspInit+0x20c>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	4a1d      	ldr	r2, [pc, #116]	; (8003690 <HAL_UART_MspInit+0x20c>)
 800361c:	f043 0308 	orr.w	r3, r3, #8
 8003620:	6313      	str	r3, [r2, #48]	; 0x30
 8003622:	4b1b      	ldr	r3, [pc, #108]	; (8003690 <HAL_UART_MspInit+0x20c>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	60bb      	str	r3, [r7, #8]
 800362c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_USART_RX_Pin;
 800362e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003634:	2302      	movs	r3, #2
 8003636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003638:	2300      	movs	r3, #0
 800363a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800363c:	2303      	movs	r3, #3
 800363e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003640:	2307      	movs	r3, #7
 8003642:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPS_USART_RX_GPIO_Port, &GPIO_InitStruct);
 8003644:	f107 031c 	add.w	r3, r7, #28
 8003648:	4619      	mov	r1, r3
 800364a:	4818      	ldr	r0, [pc, #96]	; (80036ac <HAL_UART_MspInit+0x228>)
 800364c:	f001 fbba 	bl	8004dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_USART_TX_Pin;
 8003650:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003656:	2302      	movs	r3, #2
 8003658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365a:	2300      	movs	r3, #0
 800365c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365e:	2303      	movs	r3, #3
 8003660:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003662:	2307      	movs	r3, #7
 8003664:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPS_USART_TX_GPIO_Port, &GPIO_InitStruct);
 8003666:	f107 031c 	add.w	r3, r7, #28
 800366a:	4619      	mov	r1, r3
 800366c:	4810      	ldr	r0, [pc, #64]	; (80036b0 <HAL_UART_MspInit+0x22c>)
 800366e:	f001 fba9 	bl	8004dc4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003672:	2200      	movs	r2, #0
 8003674:	2105      	movs	r1, #5
 8003676:	2027      	movs	r0, #39	; 0x27
 8003678:	f000 ff78 	bl	800456c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800367c:	2027      	movs	r0, #39	; 0x27
 800367e:	f000 ff91 	bl	80045a4 <HAL_NVIC_EnableIRQ>
}
 8003682:	bf00      	nop
 8003684:	3730      	adds	r7, #48	; 0x30
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40004400 	.word	0x40004400
 8003690:	40023800 	.word	0x40023800
 8003694:	40020000 	.word	0x40020000
 8003698:	20010558 	.word	0x20010558
 800369c:	40026088 	.word	0x40026088
 80036a0:	200108f0 	.word	0x200108f0
 80036a4:	400260a0 	.word	0x400260a0
 80036a8:	40004800 	.word	0x40004800
 80036ac:	40020400 	.word	0x40020400
 80036b0:	40020c00 	.word	0x40020c00

080036b4 <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b08a      	sub	sp, #40	; 0x28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036bc:	f107 0314 	add.w	r3, r7, #20
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	605a      	str	r2, [r3, #4]
 80036c6:	609a      	str	r2, [r3, #8]
 80036c8:	60da      	str	r2, [r3, #12]
 80036ca:	611a      	str	r2, [r3, #16]
  if(hhcd->Instance==USB_OTG_FS)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036d4:	d147      	bne.n	8003766 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	613b      	str	r3, [r7, #16]
 80036da:	4b25      	ldr	r3, [pc, #148]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	4a24      	ldr	r2, [pc, #144]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	6313      	str	r3, [r2, #48]	; 0x30
 80036e6:	4b22      	ldr	r3, [pc, #136]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	613b      	str	r3, [r7, #16]
 80036f0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80036f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036f8:	2300      	movs	r3, #0
 80036fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fc:	2300      	movs	r3, #0
 80036fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8003700:	f107 0314 	add.w	r3, r7, #20
 8003704:	4619      	mov	r1, r3
 8003706:	481b      	ldr	r0, [pc, #108]	; (8003774 <HAL_HCD_MspInit+0xc0>)
 8003708:	f001 fb5c 	bl	8004dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800370c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003712:	2302      	movs	r3, #2
 8003714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003716:	2300      	movs	r3, #0
 8003718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371a:	2300      	movs	r3, #0
 800371c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800371e:	230a      	movs	r3, #10
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003722:	f107 0314 	add.w	r3, r7, #20
 8003726:	4619      	mov	r1, r3
 8003728:	4812      	ldr	r0, [pc, #72]	; (8003774 <HAL_HCD_MspInit+0xc0>)
 800372a:	f001 fb4b 	bl	8004dc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800372e:	4b10      	ldr	r3, [pc, #64]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 8003730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003732:	4a0f      	ldr	r2, [pc, #60]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 8003734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003738:	6353      	str	r3, [r2, #52]	; 0x34
 800373a:	2300      	movs	r3, #0
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	4b0c      	ldr	r3, [pc, #48]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 8003740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003742:	4a0b      	ldr	r2, [pc, #44]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 8003744:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003748:	6453      	str	r3, [r2, #68]	; 0x44
 800374a:	4b09      	ldr	r3, [pc, #36]	; (8003770 <HAL_HCD_MspInit+0xbc>)
 800374c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003752:	60fb      	str	r3, [r7, #12]
 8003754:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8003756:	2200      	movs	r2, #0
 8003758:	2105      	movs	r1, #5
 800375a:	2043      	movs	r0, #67	; 0x43
 800375c:	f000 ff06 	bl	800456c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8003760:	2043      	movs	r0, #67	; 0x43
 8003762:	f000 ff1f 	bl	80045a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003766:	bf00      	nop
 8003768:	3728      	adds	r7, #40	; 0x28
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	40023800 	.word	0x40023800
 8003774:	40020000 	.word	0x40020000

08003778 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08c      	sub	sp, #48	; 0x30
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003780:	2300      	movs	r3, #0
 8003782:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003784:	2300      	movs	r3, #0
 8003786:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8003788:	2200      	movs	r2, #0
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	2037      	movs	r0, #55	; 0x37
 800378e:	f000 feed 	bl	800456c <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003792:	2037      	movs	r0, #55	; 0x37
 8003794:	f000 ff06 	bl	80045a4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003798:	2300      	movs	r3, #0
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	4b1f      	ldr	r3, [pc, #124]	; (800381c <HAL_InitTick+0xa4>)
 800379e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a0:	4a1e      	ldr	r2, [pc, #120]	; (800381c <HAL_InitTick+0xa4>)
 80037a2:	f043 0320 	orr.w	r3, r3, #32
 80037a6:	6413      	str	r3, [r2, #64]	; 0x40
 80037a8:	4b1c      	ldr	r3, [pc, #112]	; (800381c <HAL_InitTick+0xa4>)
 80037aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ac:	f003 0320 	and.w	r3, r3, #32
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80037b4:	f107 0210 	add.w	r2, r7, #16
 80037b8:	f107 0314 	add.w	r3, r7, #20
 80037bc:	4611      	mov	r1, r2
 80037be:	4618      	mov	r0, r3
 80037c0:	f004 fa5e 	bl	8007c80 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80037c4:	f004 fa34 	bl	8007c30 <HAL_RCC_GetPCLK1Freq>
 80037c8:	4603      	mov	r3, r0
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80037ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d0:	4a13      	ldr	r2, [pc, #76]	; (8003820 <HAL_InitTick+0xa8>)
 80037d2:	fba2 2303 	umull	r2, r3, r2, r3
 80037d6:	0c9b      	lsrs	r3, r3, #18
 80037d8:	3b01      	subs	r3, #1
 80037da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80037dc:	4b11      	ldr	r3, [pc, #68]	; (8003824 <HAL_InitTick+0xac>)
 80037de:	4a12      	ldr	r2, [pc, #72]	; (8003828 <HAL_InitTick+0xb0>)
 80037e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80037e2:	4b10      	ldr	r3, [pc, #64]	; (8003824 <HAL_InitTick+0xac>)
 80037e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80037e8:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80037ea:	4a0e      	ldr	r2, [pc, #56]	; (8003824 <HAL_InitTick+0xac>)
 80037ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ee:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80037f0:	4b0c      	ldr	r3, [pc, #48]	; (8003824 <HAL_InitTick+0xac>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037f6:	4b0b      	ldr	r3, [pc, #44]	; (8003824 <HAL_InitTick+0xac>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80037fc:	4809      	ldr	r0, [pc, #36]	; (8003824 <HAL_InitTick+0xac>)
 80037fe:	f004 fc3a 	bl	8008076 <HAL_TIM_Base_Init>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d104      	bne.n	8003812 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003808:	4806      	ldr	r0, [pc, #24]	; (8003824 <HAL_InitTick+0xac>)
 800380a:	f004 fc83 	bl	8008114 <HAL_TIM_Base_Start_IT>
 800380e:	4603      	mov	r3, r0
 8003810:	e000      	b.n	8003814 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
}
 8003814:	4618      	mov	r0, r3
 8003816:	3730      	adds	r7, #48	; 0x30
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40023800 	.word	0x40023800
 8003820:	431bde83 	.word	0x431bde83
 8003824:	20010dfc 	.word	0x20010dfc
 8003828:	40001400 	.word	0x40001400

0800382c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003830:	e7fe      	b.n	8003830 <NMI_Handler+0x4>

08003832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003832:	b480      	push	{r7}
 8003834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003836:	e7fe      	b.n	8003836 <HardFault_Handler+0x4>

08003838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800383c:	e7fe      	b.n	800383c <MemManage_Handler+0x4>

0800383e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800383e:	b480      	push	{r7}
 8003840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003842:	e7fe      	b.n	8003842 <BusFault_Handler+0x4>

08003844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003848:	e7fe      	b.n	8003848 <UsageFault_Handler+0x4>

0800384a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800384a:	b480      	push	{r7}
 800384c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800384e:	bf00      	nop
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800385c:	2001      	movs	r0, #1
 800385e:	f001 fc7f 	bl	8005160 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003862:	bf00      	nop
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800386c:	4802      	ldr	r0, [pc, #8]	; (8003878 <DMA1_Stream5_IRQHandler+0x10>)
 800386e:	f001 f83f 	bl	80048f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003872:	bf00      	nop
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	20010558 	.word	0x20010558

0800387c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003880:	4802      	ldr	r0, [pc, #8]	; (800388c <DMA1_Stream6_IRQHandler+0x10>)
 8003882:	f001 f835 	bl	80048f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003886:	bf00      	nop
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	200108f0 	.word	0x200108f0

08003890 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003894:	4802      	ldr	r0, [pc, #8]	; (80038a0 <TIM3_IRQHandler+0x10>)
 8003896:	f004 fe1d 	bl	80084d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800389a:	bf00      	nop
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	20010858 	.word	0x20010858

080038a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80038a8:	4802      	ldr	r0, [pc, #8]	; (80038b4 <USART2_IRQHandler+0x10>)
 80038aa:	f005 fe0f 	bl	80094cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80038ae:	bf00      	nop
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20010d40 	.word	0x20010d40

080038b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80038bc:	4802      	ldr	r0, [pc, #8]	; (80038c8 <USART3_IRQHandler+0x10>)
 80038be:	f005 fe05 	bl	80094cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80038c2:	bf00      	nop
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	200105c0 	.word	0x200105c0

080038cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80038d0:	4802      	ldr	r0, [pc, #8]	; (80038dc <TIM7_IRQHandler+0x10>)
 80038d2:	f004 fdff 	bl	80084d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80038d6:	bf00      	nop
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	20010dfc 	.word	0x20010dfc

080038e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80038e4:	4802      	ldr	r0, [pc, #8]	; (80038f0 <DMA2_Stream0_IRQHandler+0x10>)
 80038e6:	f001 f803 	bl	80048f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80038ea:	bf00      	nop
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	20010958 	.word	0x20010958

080038f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80038f8:	4802      	ldr	r0, [pc, #8]	; (8003904 <OTG_FS_IRQHandler+0x10>)
 80038fa:	f001 fcb6 	bl	800526a <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80038fe:	bf00      	nop
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	20010a3c 	.word	0x20010a3c

08003908 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
	return 1;
 800390c:	2301      	movs	r3, #1
}
 800390e:	4618      	mov	r0, r3
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <_kill>:

int _kill(int pid, int sig)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003922:	f015 fd95 	bl	8019450 <__errno>
 8003926:	4603      	mov	r3, r0
 8003928:	2216      	movs	r2, #22
 800392a:	601a      	str	r2, [r3, #0]
	return -1;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003930:	4618      	mov	r0, r3
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <_exit>:

void _exit (int status)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003940:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f7ff ffe7 	bl	8003918 <_kill>
	while (1) {}		/* Make sure we hang here */
 800394a:	e7fe      	b.n	800394a <_exit+0x12>

0800394c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003958:	2300      	movs	r3, #0
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	e00a      	b.n	8003974 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800395e:	f3af 8000 	nop.w
 8003962:	4601      	mov	r1, r0
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	1c5a      	adds	r2, r3, #1
 8003968:	60ba      	str	r2, [r7, #8]
 800396a:	b2ca      	uxtb	r2, r1
 800396c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	3301      	adds	r3, #1
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	429a      	cmp	r2, r3
 800397a:	dbf0      	blt.n	800395e <_read+0x12>
	}

return len;
 800397c:	687b      	ldr	r3, [r7, #4]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b086      	sub	sp, #24
 800398a:	af00      	add	r7, sp, #0
 800398c:	60f8      	str	r0, [r7, #12]
 800398e:	60b9      	str	r1, [r7, #8]
 8003990:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
 8003996:	e009      	b.n	80039ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	60ba      	str	r2, [r7, #8]
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	3301      	adds	r3, #1
 80039aa:	617b      	str	r3, [r7, #20]
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	dbf1      	blt.n	8003998 <_write+0x12>
	}
	return len;
 80039b4:	687b      	ldr	r3, [r7, #4]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <_close>:

int _close(int file)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
	return -1;
 80039c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039e6:	605a      	str	r2, [r3, #4]
	return 0;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr

080039f6 <_isatty>:

int _isatty(int file)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b083      	sub	sp, #12
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
	return 1;
 80039fe:	2301      	movs	r3, #1
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
	return 0;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
	...

08003a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a30:	4a14      	ldr	r2, [pc, #80]	; (8003a84 <_sbrk+0x5c>)
 8003a32:	4b15      	ldr	r3, [pc, #84]	; (8003a88 <_sbrk+0x60>)
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a3c:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <_sbrk+0x64>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d102      	bne.n	8003a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a44:	4b11      	ldr	r3, [pc, #68]	; (8003a8c <_sbrk+0x64>)
 8003a46:	4a12      	ldr	r2, [pc, #72]	; (8003a90 <_sbrk+0x68>)
 8003a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a4a:	4b10      	ldr	r3, [pc, #64]	; (8003a8c <_sbrk+0x64>)
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4413      	add	r3, r2
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d207      	bcs.n	8003a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a58:	f015 fcfa 	bl	8019450 <__errno>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	220c      	movs	r2, #12
 8003a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a66:	e009      	b.n	8003a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a68:	4b08      	ldr	r3, [pc, #32]	; (8003a8c <_sbrk+0x64>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a6e:	4b07      	ldr	r3, [pc, #28]	; (8003a8c <_sbrk+0x64>)
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4413      	add	r3, r2
 8003a76:	4a05      	ldr	r2, [pc, #20]	; (8003a8c <_sbrk+0x64>)
 8003a78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3718      	adds	r7, #24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20020000 	.word	0x20020000
 8003a88:	00000400 	.word	0x00000400
 8003a8c:	20008104 	.word	0x20008104
 8003a90:	20016038 	.word	0x20016038

08003a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a98:	4b06      	ldr	r3, [pc, #24]	; (8003ab4 <SystemInit+0x20>)
 8003a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9e:	4a05      	ldr	r2, [pc, #20]	; (8003ab4 <SystemInit+0x20>)
 8003aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003aa8:	bf00      	nop
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	e000ed00 	.word	0xe000ed00

08003ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ab8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003af0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003abc:	480d      	ldr	r0, [pc, #52]	; (8003af4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003abe:	490e      	ldr	r1, [pc, #56]	; (8003af8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ac0:	4a0e      	ldr	r2, [pc, #56]	; (8003afc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ac4:	e002      	b.n	8003acc <LoopCopyDataInit>

08003ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aca:	3304      	adds	r3, #4

08003acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ad0:	d3f9      	bcc.n	8003ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ad2:	4a0b      	ldr	r2, [pc, #44]	; (8003b00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003ad4:	4c0b      	ldr	r4, [pc, #44]	; (8003b04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ad8:	e001      	b.n	8003ade <LoopFillZerobss>

08003ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003adc:	3204      	adds	r2, #4

08003ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ae0:	d3fb      	bcc.n	8003ada <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ae2:	f7ff ffd7 	bl	8003a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ae6:	f015 fd6d 	bl	80195c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003aea:	f7fd fde3 	bl	80016b4 <main>
  bx  lr    
 8003aee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003af0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003af8:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8003afc:	0801f998 	.word	0x0801f998
  ldr r2, =_sbss
 8003b00:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8003b04:	20016038 	.word	0x20016038

08003b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b08:	e7fe      	b.n	8003b08 <ADC_IRQHandler>
	...

08003b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b10:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <HAL_Init+0x40>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a0d      	ldr	r2, [pc, #52]	; (8003b4c <HAL_Init+0x40>)
 8003b16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b1c:	4b0b      	ldr	r3, [pc, #44]	; (8003b4c <HAL_Init+0x40>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <HAL_Init+0x40>)
 8003b22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b28:	4b08      	ldr	r3, [pc, #32]	; (8003b4c <HAL_Init+0x40>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a07      	ldr	r2, [pc, #28]	; (8003b4c <HAL_Init+0x40>)
 8003b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b34:	2003      	movs	r0, #3
 8003b36:	f000 fd0e 	bl	8004556 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b3a:	200f      	movs	r0, #15
 8003b3c:	f7ff fe1c 	bl	8003778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b40:	f7ff fa8a 	bl	8003058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40023c00 	.word	0x40023c00

08003b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b54:	4b06      	ldr	r3, [pc, #24]	; (8003b70 <HAL_IncTick+0x20>)
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	461a      	mov	r2, r3
 8003b5a:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <HAL_IncTick+0x24>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4413      	add	r3, r2
 8003b60:	4a04      	ldr	r2, [pc, #16]	; (8003b74 <HAL_IncTick+0x24>)
 8003b62:	6013      	str	r3, [r2, #0]
}
 8003b64:	bf00      	nop
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	20000010 	.word	0x20000010
 8003b74:	20010e44 	.word	0x20010e44

08003b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b7c:	4b03      	ldr	r3, [pc, #12]	; (8003b8c <HAL_GetTick+0x14>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	20010e44 	.word	0x20010e44

08003b90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b98:	f7ff ffee 	bl	8003b78 <HAL_GetTick>
 8003b9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ba8:	d005      	beq.n	8003bb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003baa:	4b0a      	ldr	r3, [pc, #40]	; (8003bd4 <HAL_Delay+0x44>)
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bb6:	bf00      	nop
 8003bb8:	f7ff ffde 	bl	8003b78 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d8f7      	bhi.n	8003bb8 <HAL_Delay+0x28>
  {
  }
}
 8003bc8:	bf00      	nop
 8003bca:	bf00      	nop
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	20000010 	.word	0x20000010

08003bd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e033      	b.n	8003c56 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d109      	bne.n	8003c0a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7ff fa5a 	bl	80030b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	f003 0310 	and.w	r3, r3, #16
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d118      	bne.n	8003c48 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c1e:	f023 0302 	bic.w	r3, r3, #2
 8003c22:	f043 0202 	orr.w	r2, r3, #2
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fa68 	bl	8004100 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3a:	f023 0303 	bic.w	r3, r3, #3
 8003c3e:	f043 0201 	orr.w	r2, r3, #1
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	641a      	str	r2, [r3, #64]	; 0x40
 8003c46:	e001      	b.n	8003c4c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
	...

08003c60 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_ADC_Start_DMA+0x1e>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e0e9      	b.n	8003e52 <HAL_ADC_Start_DMA+0x1f2>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d018      	beq.n	8003cc6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0201 	orr.w	r2, r2, #1
 8003ca2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003ca4:	4b6d      	ldr	r3, [pc, #436]	; (8003e5c <HAL_ADC_Start_DMA+0x1fc>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a6d      	ldr	r2, [pc, #436]	; (8003e60 <HAL_ADC_Start_DMA+0x200>)
 8003caa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cae:	0c9a      	lsrs	r2, r3, #18
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	4413      	add	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003cb8:	e002      	b.n	8003cc0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f9      	bne.n	8003cba <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cd4:	d107      	bne.n	8003ce6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ce4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f003 0301 	and.w	r3, r3, #1
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	f040 80a1 	bne.w	8003e38 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003cfe:	f023 0301 	bic.w	r3, r3, #1
 8003d02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d007      	beq.n	8003d28 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d34:	d106      	bne.n	8003d44 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	f023 0206 	bic.w	r2, r3, #6
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	645a      	str	r2, [r3, #68]	; 0x44
 8003d42:	e002      	b.n	8003d4a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d52:	4b44      	ldr	r3, [pc, #272]	; (8003e64 <HAL_ADC_Start_DMA+0x204>)
 8003d54:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5a:	4a43      	ldr	r2, [pc, #268]	; (8003e68 <HAL_ADC_Start_DMA+0x208>)
 8003d5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d62:	4a42      	ldr	r2, [pc, #264]	; (8003e6c <HAL_ADC_Start_DMA+0x20c>)
 8003d64:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6a:	4a41      	ldr	r2, [pc, #260]	; (8003e70 <HAL_ADC_Start_DMA+0x210>)
 8003d6c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003d76:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003d86:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d96:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	334c      	adds	r3, #76	; 0x4c
 8003da2:	4619      	mov	r1, r3
 8003da4:	68ba      	ldr	r2, [r7, #8]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f000 fcb8 	bl	800471c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 031f 	and.w	r3, r3, #31
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d12a      	bne.n	8003e0e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a2d      	ldr	r2, [pc, #180]	; (8003e74 <HAL_ADC_Start_DMA+0x214>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d015      	beq.n	8003dee <HAL_ADC_Start_DMA+0x18e>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a2c      	ldr	r2, [pc, #176]	; (8003e78 <HAL_ADC_Start_DMA+0x218>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d105      	bne.n	8003dd8 <HAL_ADC_Start_DMA+0x178>
 8003dcc:	4b25      	ldr	r3, [pc, #148]	; (8003e64 <HAL_ADC_Start_DMA+0x204>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f003 031f 	and.w	r3, r3, #31
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00a      	beq.n	8003dee <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a27      	ldr	r2, [pc, #156]	; (8003e7c <HAL_ADC_Start_DMA+0x21c>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d136      	bne.n	8003e50 <HAL_ADC_Start_DMA+0x1f0>
 8003de2:	4b20      	ldr	r3, [pc, #128]	; (8003e64 <HAL_ADC_Start_DMA+0x204>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f003 0310 	and.w	r3, r3, #16
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d130      	bne.n	8003e50 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d129      	bne.n	8003e50 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e0a:	609a      	str	r2, [r3, #8]
 8003e0c:	e020      	b.n	8003e50 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a18      	ldr	r2, [pc, #96]	; (8003e74 <HAL_ADC_Start_DMA+0x214>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d11b      	bne.n	8003e50 <HAL_ADC_Start_DMA+0x1f0>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d114      	bne.n	8003e50 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689a      	ldr	r2, [r3, #8]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e34:	609a      	str	r2, [r3, #8]
 8003e36:	e00b      	b.n	8003e50 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3c:	f043 0210 	orr.w	r2, r3, #16
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e48:	f043 0201 	orr.w	r2, r3, #1
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000008 	.word	0x20000008
 8003e60:	431bde83 	.word	0x431bde83
 8003e64:	40012300 	.word	0x40012300
 8003e68:	080042f9 	.word	0x080042f9
 8003e6c:	080043b3 	.word	0x080043b3
 8003e70:	080043cf 	.word	0x080043cf
 8003e74:	40012000 	.word	0x40012000
 8003e78:	40012100 	.word	0x40012100
 8003e7c:	40012200 	.word	0x40012200

08003e80 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_ADC_ConfigChannel+0x1c>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e105      	b.n	80040e4 <HAL_ADC_ConfigChannel+0x228>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2b09      	cmp	r3, #9
 8003ee6:	d925      	bls.n	8003f34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68d9      	ldr	r1, [r3, #12]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	4413      	add	r3, r2
 8003efc:	3b1e      	subs	r3, #30
 8003efe:	2207      	movs	r2, #7
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	43da      	mvns	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	400a      	ands	r2, r1
 8003f0c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68d9      	ldr	r1, [r3, #12]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	4618      	mov	r0, r3
 8003f20:	4603      	mov	r3, r0
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	4403      	add	r3, r0
 8003f26:	3b1e      	subs	r3, #30
 8003f28:	409a      	lsls	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	60da      	str	r2, [r3, #12]
 8003f32:	e022      	b.n	8003f7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6919      	ldr	r1, [r3, #16]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	461a      	mov	r2, r3
 8003f42:	4613      	mov	r3, r2
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	4413      	add	r3, r2
 8003f48:	2207      	movs	r2, #7
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	43da      	mvns	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	400a      	ands	r2, r1
 8003f56:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6919      	ldr	r1, [r3, #16]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	4618      	mov	r0, r3
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	4403      	add	r3, r0
 8003f70:	409a      	lsls	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2b06      	cmp	r3, #6
 8003f80:	d824      	bhi.n	8003fcc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	3b05      	subs	r3, #5
 8003f94:	221f      	movs	r2, #31
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	43da      	mvns	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	400a      	ands	r2, r1
 8003fa2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	4413      	add	r3, r2
 8003fbc:	3b05      	subs	r3, #5
 8003fbe:	fa00 f203 	lsl.w	r2, r0, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	635a      	str	r2, [r3, #52]	; 0x34
 8003fca:	e04c      	b.n	8004066 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	2b0c      	cmp	r3, #12
 8003fd2:	d824      	bhi.n	800401e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	4613      	mov	r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4413      	add	r3, r2
 8003fe4:	3b23      	subs	r3, #35	; 0x23
 8003fe6:	221f      	movs	r2, #31
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	43da      	mvns	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	400a      	ands	r2, r1
 8003ff4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	b29b      	uxth	r3, r3
 8004002:	4618      	mov	r0, r3
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4413      	add	r3, r2
 800400e:	3b23      	subs	r3, #35	; 0x23
 8004010:	fa00 f203 	lsl.w	r2, r0, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	430a      	orrs	r2, r1
 800401a:	631a      	str	r2, [r3, #48]	; 0x30
 800401c:	e023      	b.n	8004066 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	4613      	mov	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	4413      	add	r3, r2
 800402e:	3b41      	subs	r3, #65	; 0x41
 8004030:	221f      	movs	r2, #31
 8004032:	fa02 f303 	lsl.w	r3, r2, r3
 8004036:	43da      	mvns	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	400a      	ands	r2, r1
 800403e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	4618      	mov	r0, r3
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	4613      	mov	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	3b41      	subs	r3, #65	; 0x41
 800405a:	fa00 f203 	lsl.w	r2, r0, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004066:	4b22      	ldr	r3, [pc, #136]	; (80040f0 <HAL_ADC_ConfigChannel+0x234>)
 8004068:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a21      	ldr	r2, [pc, #132]	; (80040f4 <HAL_ADC_ConfigChannel+0x238>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d109      	bne.n	8004088 <HAL_ADC_ConfigChannel+0x1cc>
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b12      	cmp	r3, #18
 800407a:	d105      	bne.n	8004088 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a19      	ldr	r2, [pc, #100]	; (80040f4 <HAL_ADC_ConfigChannel+0x238>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d123      	bne.n	80040da <HAL_ADC_ConfigChannel+0x21e>
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2b10      	cmp	r3, #16
 8004098:	d003      	beq.n	80040a2 <HAL_ADC_ConfigChannel+0x1e6>
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b11      	cmp	r3, #17
 80040a0:	d11b      	bne.n	80040da <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2b10      	cmp	r3, #16
 80040b4:	d111      	bne.n	80040da <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80040b6:	4b10      	ldr	r3, [pc, #64]	; (80040f8 <HAL_ADC_ConfigChannel+0x23c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a10      	ldr	r2, [pc, #64]	; (80040fc <HAL_ADC_ConfigChannel+0x240>)
 80040bc:	fba2 2303 	umull	r2, r3, r2, r3
 80040c0:	0c9a      	lsrs	r2, r3, #18
 80040c2:	4613      	mov	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80040cc:	e002      	b.n	80040d4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	3b01      	subs	r3, #1
 80040d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f9      	bne.n	80040ce <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3714      	adds	r7, #20
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	40012300 	.word	0x40012300
 80040f4:	40012000 	.word	0x40012000
 80040f8:	20000008 	.word	0x20000008
 80040fc:	431bde83 	.word	0x431bde83

08004100 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004108:	4b79      	ldr	r3, [pc, #484]	; (80042f0 <ADC_Init+0x1f0>)
 800410a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	431a      	orrs	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004134:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	6859      	ldr	r1, [r3, #4]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	021a      	lsls	r2, r3, #8
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004158:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6859      	ldr	r1, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	430a      	orrs	r2, r1
 800416a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800417a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6899      	ldr	r1, [r3, #8]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004192:	4a58      	ldr	r2, [pc, #352]	; (80042f4 <ADC_Init+0x1f4>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d022      	beq.n	80041de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689a      	ldr	r2, [r3, #8]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6899      	ldr	r1, [r3, #8]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80041c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6899      	ldr	r1, [r3, #8]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	430a      	orrs	r2, r1
 80041da:	609a      	str	r2, [r3, #8]
 80041dc:	e00f      	b.n	80041fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80041fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689a      	ldr	r2, [r3, #8]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0202 	bic.w	r2, r2, #2
 800420c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6899      	ldr	r1, [r3, #8]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	7e1b      	ldrb	r3, [r3, #24]
 8004218:	005a      	lsls	r2, r3, #1
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d01b      	beq.n	8004264 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800423a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800424a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6859      	ldr	r1, [r3, #4]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004256:	3b01      	subs	r3, #1
 8004258:	035a      	lsls	r2, r3, #13
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	605a      	str	r2, [r3, #4]
 8004262:	e007      	b.n	8004274 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685a      	ldr	r2, [r3, #4]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004272:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004282:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	3b01      	subs	r3, #1
 8004290:	051a      	lsls	r2, r3, #20
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80042a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	6899      	ldr	r1, [r3, #8]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042b6:	025a      	lsls	r2, r3, #9
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6899      	ldr	r1, [r3, #8]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	029a      	lsls	r2, r3, #10
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	430a      	orrs	r2, r1
 80042e2:	609a      	str	r2, [r3, #8]
}
 80042e4:	bf00      	nop
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr
 80042f0:	40012300 	.word	0x40012300
 80042f4:	0f000001 	.word	0x0f000001

080042f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004304:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800430e:	2b00      	cmp	r3, #0
 8004310:	d13c      	bne.n	800438c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d12b      	bne.n	8004384 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004330:	2b00      	cmp	r3, #0
 8004332:	d127      	bne.n	8004384 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800433e:	2b00      	cmp	r3, #0
 8004340:	d006      	beq.n	8004350 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800434c:	2b00      	cmp	r3, #0
 800434e:	d119      	bne.n	8004384 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 0220 	bic.w	r2, r2, #32
 800435e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004364:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d105      	bne.n	8004384 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437c:	f043 0201 	orr.w	r2, r3, #1
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f7ff fd7b 	bl	8003e80 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800438a:	e00e      	b.n	80043aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f7ff fd85 	bl	8003ea8 <HAL_ADC_ErrorCallback>
}
 800439e:	e004      	b.n	80043aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	4798      	blx	r3
}
 80043aa:	bf00      	nop
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80043b2:	b580      	push	{r7, lr}
 80043b4:	b084      	sub	sp, #16
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043be:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f7ff fd67 	bl	8003e94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b084      	sub	sp, #16
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043da:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2240      	movs	r2, #64	; 0x40
 80043e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e6:	f043 0204 	orr.w	r2, r3, #4
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f7ff fd5a 	bl	8003ea8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043f4:	bf00      	nop
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f003 0307 	and.w	r3, r3, #7
 800440a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800440c:	4b0c      	ldr	r3, [pc, #48]	; (8004440 <__NVIC_SetPriorityGrouping+0x44>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004418:	4013      	ands	r3, r2
 800441a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004424:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800442c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800442e:	4a04      	ldr	r2, [pc, #16]	; (8004440 <__NVIC_SetPriorityGrouping+0x44>)
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	60d3      	str	r3, [r2, #12]
}
 8004434:	bf00      	nop
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	e000ed00 	.word	0xe000ed00

08004444 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004448:	4b04      	ldr	r3, [pc, #16]	; (800445c <__NVIC_GetPriorityGrouping+0x18>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	0a1b      	lsrs	r3, r3, #8
 800444e:	f003 0307 	and.w	r3, r3, #7
}
 8004452:	4618      	mov	r0, r3
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	e000ed00 	.word	0xe000ed00

08004460 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	4603      	mov	r3, r0
 8004468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800446a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800446e:	2b00      	cmp	r3, #0
 8004470:	db0b      	blt.n	800448a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004472:	79fb      	ldrb	r3, [r7, #7]
 8004474:	f003 021f 	and.w	r2, r3, #31
 8004478:	4907      	ldr	r1, [pc, #28]	; (8004498 <__NVIC_EnableIRQ+0x38>)
 800447a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800447e:	095b      	lsrs	r3, r3, #5
 8004480:	2001      	movs	r0, #1
 8004482:	fa00 f202 	lsl.w	r2, r0, r2
 8004486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	e000e100 	.word	0xe000e100

0800449c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	4603      	mov	r3, r0
 80044a4:	6039      	str	r1, [r7, #0]
 80044a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	db0a      	blt.n	80044c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	490c      	ldr	r1, [pc, #48]	; (80044e8 <__NVIC_SetPriority+0x4c>)
 80044b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ba:	0112      	lsls	r2, r2, #4
 80044bc:	b2d2      	uxtb	r2, r2
 80044be:	440b      	add	r3, r1
 80044c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044c4:	e00a      	b.n	80044dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	4908      	ldr	r1, [pc, #32]	; (80044ec <__NVIC_SetPriority+0x50>)
 80044cc:	79fb      	ldrb	r3, [r7, #7]
 80044ce:	f003 030f 	and.w	r3, r3, #15
 80044d2:	3b04      	subs	r3, #4
 80044d4:	0112      	lsls	r2, r2, #4
 80044d6:	b2d2      	uxtb	r2, r2
 80044d8:	440b      	add	r3, r1
 80044da:	761a      	strb	r2, [r3, #24]
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	e000e100 	.word	0xe000e100
 80044ec:	e000ed00 	.word	0xe000ed00

080044f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b089      	sub	sp, #36	; 0x24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f003 0307 	and.w	r3, r3, #7
 8004502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	f1c3 0307 	rsb	r3, r3, #7
 800450a:	2b04      	cmp	r3, #4
 800450c:	bf28      	it	cs
 800450e:	2304      	movcs	r3, #4
 8004510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	3304      	adds	r3, #4
 8004516:	2b06      	cmp	r3, #6
 8004518:	d902      	bls.n	8004520 <NVIC_EncodePriority+0x30>
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	3b03      	subs	r3, #3
 800451e:	e000      	b.n	8004522 <NVIC_EncodePriority+0x32>
 8004520:	2300      	movs	r3, #0
 8004522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004524:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	43da      	mvns	r2, r3
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	401a      	ands	r2, r3
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004538:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	fa01 f303 	lsl.w	r3, r1, r3
 8004542:	43d9      	mvns	r1, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004548:	4313      	orrs	r3, r2
         );
}
 800454a:	4618      	mov	r0, r3
 800454c:	3724      	adds	r7, #36	; 0x24
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr

08004556 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004556:	b580      	push	{r7, lr}
 8004558:	b082      	sub	sp, #8
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f7ff ff4c 	bl	80043fc <__NVIC_SetPriorityGrouping>
}
 8004564:	bf00      	nop
 8004566:	3708      	adds	r7, #8
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
 8004578:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800457a:	2300      	movs	r3, #0
 800457c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800457e:	f7ff ff61 	bl	8004444 <__NVIC_GetPriorityGrouping>
 8004582:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	68b9      	ldr	r1, [r7, #8]
 8004588:	6978      	ldr	r0, [r7, #20]
 800458a:	f7ff ffb1 	bl	80044f0 <NVIC_EncodePriority>
 800458e:	4602      	mov	r2, r0
 8004590:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004594:	4611      	mov	r1, r2
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff ff80 	bl	800449c <__NVIC_SetPriority>
}
 800459c:	bf00      	nop
 800459e:	3718      	adds	r7, #24
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	4603      	mov	r3, r0
 80045ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f7ff ff54 	bl	8004460 <__NVIC_EnableIRQ>
}
 80045b8:	bf00      	nop
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045c8:	2300      	movs	r3, #0
 80045ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045cc:	f7ff fad4 	bl	8003b78 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e099      	b.n	8004710 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2202      	movs	r2, #2
 80045e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0201 	bic.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045fc:	e00f      	b.n	800461e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045fe:	f7ff fabb 	bl	8003b78 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b05      	cmp	r3, #5
 800460a:	d908      	bls.n	800461e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2203      	movs	r2, #3
 8004616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e078      	b.n	8004710 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1e8      	bne.n	80045fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	4b38      	ldr	r3, [pc, #224]	; (8004718 <HAL_DMA_Init+0x158>)
 8004638:	4013      	ands	r3, r2
 800463a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800464a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004656:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004662:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a1b      	ldr	r3, [r3, #32]
 8004668:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	4313      	orrs	r3, r2
 800466e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	2b04      	cmp	r3, #4
 8004676:	d107      	bne.n	8004688 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004680:	4313      	orrs	r3, r2
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	4313      	orrs	r3, r2
 8004686:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f023 0307 	bic.w	r3, r3, #7
 800469e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d117      	bne.n	80046e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00e      	beq.n	80046e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fb01 	bl	8004ccc <DMA_CheckFifoParam>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2240      	movs	r2, #64	; 0x40
 80046d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80046de:	2301      	movs	r3, #1
 80046e0:	e016      	b.n	8004710 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 fab8 	bl	8004c60 <DMA_CalcBaseAndBitshift>
 80046f0:	4603      	mov	r3, r0
 80046f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f8:	223f      	movs	r2, #63	; 0x3f
 80046fa:	409a      	lsls	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800470e:	2300      	movs	r3, #0
}
 8004710:	4618      	mov	r0, r3
 8004712:	3718      	adds	r7, #24
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	f010803f 	.word	0xf010803f

0800471c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472a:	2300      	movs	r3, #0
 800472c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004732:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800473a:	2b01      	cmp	r3, #1
 800473c:	d101      	bne.n	8004742 <HAL_DMA_Start_IT+0x26>
 800473e:	2302      	movs	r3, #2
 8004740:	e040      	b.n	80047c4 <HAL_DMA_Start_IT+0xa8>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b01      	cmp	r3, #1
 8004754:	d12f      	bne.n	80047b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2202      	movs	r2, #2
 800475a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	68b9      	ldr	r1, [r7, #8]
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 fa4a 	bl	8004c04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004774:	223f      	movs	r2, #63	; 0x3f
 8004776:	409a      	lsls	r2, r3
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0216 	orr.w	r2, r2, #22
 800478a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0208 	orr.w	r2, r2, #8
 80047a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]
 80047b4:	e005      	b.n	80047c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80047be:	2302      	movs	r3, #2
 80047c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80047c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3718      	adds	r7, #24
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80047da:	f7ff f9cd 	bl	8003b78 <HAL_GetTick>
 80047de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d008      	beq.n	80047fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2280      	movs	r2, #128	; 0x80
 80047f0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e052      	b.n	80048a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0216 	bic.w	r2, r2, #22
 800480c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695a      	ldr	r2, [r3, #20]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800481c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	2b00      	cmp	r3, #0
 8004824:	d103      	bne.n	800482e <HAL_DMA_Abort+0x62>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f022 0208 	bic.w	r2, r2, #8
 800483c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 0201 	bic.w	r2, r2, #1
 800484c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800484e:	e013      	b.n	8004878 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004850:	f7ff f992 	bl	8003b78 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b05      	cmp	r3, #5
 800485c:	d90c      	bls.n	8004878 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2220      	movs	r2, #32
 8004862:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2203      	movs	r2, #3
 8004868:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e015      	b.n	80048a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1e4      	bne.n	8004850 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800488a:	223f      	movs	r2, #63	; 0x3f
 800488c:	409a      	lsls	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3710      	adds	r7, #16
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d004      	beq.n	80048ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2280      	movs	r2, #128	; 0x80
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e00c      	b.n	80048e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2205      	movs	r2, #5
 80048ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 0201 	bic.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048fc:	4b92      	ldr	r3, [pc, #584]	; (8004b48 <HAL_DMA_IRQHandler+0x258>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a92      	ldr	r2, [pc, #584]	; (8004b4c <HAL_DMA_IRQHandler+0x25c>)
 8004902:	fba2 2303 	umull	r2, r3, r2, r3
 8004906:	0a9b      	lsrs	r3, r3, #10
 8004908:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800491a:	2208      	movs	r2, #8
 800491c:	409a      	lsls	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	4013      	ands	r3, r2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d01a      	beq.n	800495c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0304 	and.w	r3, r3, #4
 8004930:	2b00      	cmp	r3, #0
 8004932:	d013      	beq.n	800495c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0204 	bic.w	r2, r2, #4
 8004942:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004948:	2208      	movs	r2, #8
 800494a:	409a      	lsls	r2, r3
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004954:	f043 0201 	orr.w	r2, r3, #1
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004960:	2201      	movs	r2, #1
 8004962:	409a      	lsls	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4013      	ands	r3, r2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d012      	beq.n	8004992 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00b      	beq.n	8004992 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800497e:	2201      	movs	r2, #1
 8004980:	409a      	lsls	r2, r3
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800498a:	f043 0202 	orr.w	r2, r3, #2
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004996:	2204      	movs	r2, #4
 8004998:	409a      	lsls	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4013      	ands	r3, r2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d012      	beq.n	80049c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d00b      	beq.n	80049c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049b4:	2204      	movs	r2, #4
 80049b6:	409a      	lsls	r2, r3
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c0:	f043 0204 	orr.w	r2, r3, #4
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049cc:	2210      	movs	r2, #16
 80049ce:	409a      	lsls	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	4013      	ands	r3, r2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d043      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d03c      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ea:	2210      	movs	r2, #16
 80049ec:	409a      	lsls	r2, r3
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d018      	beq.n	8004a32 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d108      	bne.n	8004a20 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d024      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	4798      	blx	r3
 8004a1e:	e01f      	b.n	8004a60 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d01b      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	4798      	blx	r3
 8004a30:	e016      	b.n	8004a60 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d107      	bne.n	8004a50 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0208 	bic.w	r2, r2, #8
 8004a4e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d003      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a64:	2220      	movs	r2, #32
 8004a66:	409a      	lsls	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 808e 	beq.w	8004b8e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0310 	and.w	r3, r3, #16
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f000 8086 	beq.w	8004b8e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a86:	2220      	movs	r2, #32
 8004a88:	409a      	lsls	r2, r3
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b05      	cmp	r3, #5
 8004a98:	d136      	bne.n	8004b08 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 0216 	bic.w	r2, r2, #22
 8004aa8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	695a      	ldr	r2, [r3, #20]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ab8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d103      	bne.n	8004aca <HAL_DMA_IRQHandler+0x1da>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d007      	beq.n	8004ada <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0208 	bic.w	r2, r2, #8
 8004ad8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ade:	223f      	movs	r2, #63	; 0x3f
 8004ae0:	409a      	lsls	r2, r3
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d07d      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	4798      	blx	r3
        }
        return;
 8004b06:	e078      	b.n	8004bfa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d01c      	beq.n	8004b50 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d108      	bne.n	8004b36 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d030      	beq.n	8004b8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	4798      	blx	r3
 8004b34:	e02b      	b.n	8004b8e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d027      	beq.n	8004b8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	4798      	blx	r3
 8004b46:	e022      	b.n	8004b8e <HAL_DMA_IRQHandler+0x29e>
 8004b48:	20000008 	.word	0x20000008
 8004b4c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10f      	bne.n	8004b7e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f022 0210 	bic.w	r2, r2, #16
 8004b6c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2201      	movs	r2, #1
 8004b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d003      	beq.n	8004b8e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d032      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d022      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2205      	movs	r2, #5
 8004ba6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f022 0201 	bic.w	r2, r2, #1
 8004bb8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	60bb      	str	r3, [r7, #8]
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d307      	bcc.n	8004bd6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d1f2      	bne.n	8004bba <HAL_DMA_IRQHandler+0x2ca>
 8004bd4:	e000      	b.n	8004bd8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004bd6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d005      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	4798      	blx	r3
 8004bf8:	e000      	b.n	8004bfc <HAL_DMA_IRQHandler+0x30c>
        return;
 8004bfa:	bf00      	nop
    }
  }
}
 8004bfc:	3718      	adds	r7, #24
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop

08004c04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	2b40      	cmp	r3, #64	; 0x40
 8004c30:	d108      	bne.n	8004c44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c42:	e007      	b.n	8004c54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	60da      	str	r2, [r3, #12]
}
 8004c54:	bf00      	nop
 8004c56:	3714      	adds	r7, #20
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	3b10      	subs	r3, #16
 8004c70:	4a14      	ldr	r2, [pc, #80]	; (8004cc4 <DMA_CalcBaseAndBitshift+0x64>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	091b      	lsrs	r3, r3, #4
 8004c78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c7a:	4a13      	ldr	r2, [pc, #76]	; (8004cc8 <DMA_CalcBaseAndBitshift+0x68>)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4413      	add	r3, r2
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2b03      	cmp	r3, #3
 8004c8c:	d909      	bls.n	8004ca2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c96:	f023 0303 	bic.w	r3, r3, #3
 8004c9a:	1d1a      	adds	r2, r3, #4
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	659a      	str	r2, [r3, #88]	; 0x58
 8004ca0:	e007      	b.n	8004cb2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004caa:	f023 0303 	bic.w	r3, r3, #3
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3714      	adds	r7, #20
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	aaaaaaab 	.word	0xaaaaaaab
 8004cc8:	0801ea88 	.word	0x0801ea88

08004ccc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cdc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d11f      	bne.n	8004d26 <DMA_CheckFifoParam+0x5a>
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	d856      	bhi.n	8004d9a <DMA_CheckFifoParam+0xce>
 8004cec:	a201      	add	r2, pc, #4	; (adr r2, 8004cf4 <DMA_CheckFifoParam+0x28>)
 8004cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf2:	bf00      	nop
 8004cf4:	08004d05 	.word	0x08004d05
 8004cf8:	08004d17 	.word	0x08004d17
 8004cfc:	08004d05 	.word	0x08004d05
 8004d00:	08004d9b 	.word	0x08004d9b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d046      	beq.n	8004d9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d14:	e043      	b.n	8004d9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d1e:	d140      	bne.n	8004da2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d24:	e03d      	b.n	8004da2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d2e:	d121      	bne.n	8004d74 <DMA_CheckFifoParam+0xa8>
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2b03      	cmp	r3, #3
 8004d34:	d837      	bhi.n	8004da6 <DMA_CheckFifoParam+0xda>
 8004d36:	a201      	add	r2, pc, #4	; (adr r2, 8004d3c <DMA_CheckFifoParam+0x70>)
 8004d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3c:	08004d4d 	.word	0x08004d4d
 8004d40:	08004d53 	.word	0x08004d53
 8004d44:	08004d4d 	.word	0x08004d4d
 8004d48:	08004d65 	.word	0x08004d65
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d50:	e030      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d025      	beq.n	8004daa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d62:	e022      	b.n	8004daa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d6c:	d11f      	bne.n	8004dae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d72:	e01c      	b.n	8004dae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d903      	bls.n	8004d82 <DMA_CheckFifoParam+0xb6>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b03      	cmp	r3, #3
 8004d7e:	d003      	beq.n	8004d88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d80:	e018      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	73fb      	strb	r3, [r7, #15]
      break;
 8004d86:	e015      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d00e      	beq.n	8004db2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	73fb      	strb	r3, [r7, #15]
      break;
 8004d98:	e00b      	b.n	8004db2 <DMA_CheckFifoParam+0xe6>
      break;
 8004d9a:	bf00      	nop
 8004d9c:	e00a      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      break;
 8004d9e:	bf00      	nop
 8004da0:	e008      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      break;
 8004da2:	bf00      	nop
 8004da4:	e006      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      break;
 8004da6:	bf00      	nop
 8004da8:	e004      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      break;
 8004daa:	bf00      	nop
 8004dac:	e002      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004dae:	bf00      	nop
 8004db0:	e000      	b.n	8004db4 <DMA_CheckFifoParam+0xe8>
      break;
 8004db2:	bf00      	nop
    }
  } 
  
  return status; 
 8004db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop

08004dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b089      	sub	sp, #36	; 0x24
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dda:	2300      	movs	r3, #0
 8004ddc:	61fb      	str	r3, [r7, #28]
 8004dde:	e16b      	b.n	80050b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004de0:	2201      	movs	r2, #1
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	fa02 f303 	lsl.w	r3, r2, r3
 8004de8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4013      	ands	r3, r2
 8004df2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	f040 815a 	bne.w	80050b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f003 0303 	and.w	r3, r3, #3
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d005      	beq.n	8004e16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d130      	bne.n	8004e78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	2203      	movs	r2, #3
 8004e22:	fa02 f303 	lsl.w	r3, r2, r3
 8004e26:	43db      	mvns	r3, r3
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	43db      	mvns	r3, r3
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	091b      	lsrs	r3, r3, #4
 8004e62:	f003 0201 	and.w	r2, r3, #1
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f003 0303 	and.w	r3, r3, #3
 8004e80:	2b03      	cmp	r3, #3
 8004e82:	d017      	beq.n	8004eb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	2203      	movs	r2, #3
 8004e90:	fa02 f303 	lsl.w	r3, r2, r3
 8004e94:	43db      	mvns	r3, r3
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	4013      	ands	r3, r2
 8004e9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	689a      	ldr	r2, [r3, #8]
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f003 0303 	and.w	r3, r3, #3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d123      	bne.n	8004f08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	08da      	lsrs	r2, r3, #3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	3208      	adds	r2, #8
 8004ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	220f      	movs	r2, #15
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	43db      	mvns	r3, r3
 8004ede:	69ba      	ldr	r2, [r7, #24]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	08da      	lsrs	r2, r3, #3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	3208      	adds	r2, #8
 8004f02:	69b9      	ldr	r1, [r7, #24]
 8004f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	2203      	movs	r2, #3
 8004f14:	fa02 f303 	lsl.w	r3, r2, r3
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	69ba      	ldr	r2, [r7, #24]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f003 0203 	and.w	r2, r3, #3
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	005b      	lsls	r3, r3, #1
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 80b4 	beq.w	80050b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	4b60      	ldr	r3, [pc, #384]	; (80050d0 <HAL_GPIO_Init+0x30c>)
 8004f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f52:	4a5f      	ldr	r2, [pc, #380]	; (80050d0 <HAL_GPIO_Init+0x30c>)
 8004f54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f58:	6453      	str	r3, [r2, #68]	; 0x44
 8004f5a:	4b5d      	ldr	r3, [pc, #372]	; (80050d0 <HAL_GPIO_Init+0x30c>)
 8004f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f66:	4a5b      	ldr	r2, [pc, #364]	; (80050d4 <HAL_GPIO_Init+0x310>)
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	089b      	lsrs	r3, r3, #2
 8004f6c:	3302      	adds	r3, #2
 8004f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	f003 0303 	and.w	r3, r3, #3
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	220f      	movs	r2, #15
 8004f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f82:	43db      	mvns	r3, r3
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	4013      	ands	r3, r2
 8004f88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a52      	ldr	r2, [pc, #328]	; (80050d8 <HAL_GPIO_Init+0x314>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d02b      	beq.n	8004fea <HAL_GPIO_Init+0x226>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a51      	ldr	r2, [pc, #324]	; (80050dc <HAL_GPIO_Init+0x318>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d025      	beq.n	8004fe6 <HAL_GPIO_Init+0x222>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a50      	ldr	r2, [pc, #320]	; (80050e0 <HAL_GPIO_Init+0x31c>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d01f      	beq.n	8004fe2 <HAL_GPIO_Init+0x21e>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a4f      	ldr	r2, [pc, #316]	; (80050e4 <HAL_GPIO_Init+0x320>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d019      	beq.n	8004fde <HAL_GPIO_Init+0x21a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a4e      	ldr	r2, [pc, #312]	; (80050e8 <HAL_GPIO_Init+0x324>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d013      	beq.n	8004fda <HAL_GPIO_Init+0x216>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a4d      	ldr	r2, [pc, #308]	; (80050ec <HAL_GPIO_Init+0x328>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00d      	beq.n	8004fd6 <HAL_GPIO_Init+0x212>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a4c      	ldr	r2, [pc, #304]	; (80050f0 <HAL_GPIO_Init+0x32c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d007      	beq.n	8004fd2 <HAL_GPIO_Init+0x20e>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a4b      	ldr	r2, [pc, #300]	; (80050f4 <HAL_GPIO_Init+0x330>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d101      	bne.n	8004fce <HAL_GPIO_Init+0x20a>
 8004fca:	2307      	movs	r3, #7
 8004fcc:	e00e      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fce:	2308      	movs	r3, #8
 8004fd0:	e00c      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fd2:	2306      	movs	r3, #6
 8004fd4:	e00a      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fd6:	2305      	movs	r3, #5
 8004fd8:	e008      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fda:	2304      	movs	r3, #4
 8004fdc:	e006      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e004      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e002      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <HAL_GPIO_Init+0x228>
 8004fea:	2300      	movs	r3, #0
 8004fec:	69fa      	ldr	r2, [r7, #28]
 8004fee:	f002 0203 	and.w	r2, r2, #3
 8004ff2:	0092      	lsls	r2, r2, #2
 8004ff4:	4093      	lsls	r3, r2
 8004ff6:	69ba      	ldr	r2, [r7, #24]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ffc:	4935      	ldr	r1, [pc, #212]	; (80050d4 <HAL_GPIO_Init+0x310>)
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	089b      	lsrs	r3, r3, #2
 8005002:	3302      	adds	r3, #2
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800500a:	4b3b      	ldr	r3, [pc, #236]	; (80050f8 <HAL_GPIO_Init+0x334>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	43db      	mvns	r3, r3
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	4013      	ands	r3, r2
 8005018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	4313      	orrs	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800502e:	4a32      	ldr	r2, [pc, #200]	; (80050f8 <HAL_GPIO_Init+0x334>)
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005034:	4b30      	ldr	r3, [pc, #192]	; (80050f8 <HAL_GPIO_Init+0x334>)
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	43db      	mvns	r3, r3
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4013      	ands	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d003      	beq.n	8005058 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	4313      	orrs	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005058:	4a27      	ldr	r2, [pc, #156]	; (80050f8 <HAL_GPIO_Init+0x334>)
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800505e:	4b26      	ldr	r3, [pc, #152]	; (80050f8 <HAL_GPIO_Init+0x334>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	43db      	mvns	r3, r3
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	4013      	ands	r3, r2
 800506c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	4313      	orrs	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005082:	4a1d      	ldr	r2, [pc, #116]	; (80050f8 <HAL_GPIO_Init+0x334>)
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005088:	4b1b      	ldr	r3, [pc, #108]	; (80050f8 <HAL_GPIO_Init+0x334>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	43db      	mvns	r3, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	4013      	ands	r3, r2
 8005096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050ac:	4a12      	ldr	r2, [pc, #72]	; (80050f8 <HAL_GPIO_Init+0x334>)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	3301      	adds	r3, #1
 80050b6:	61fb      	str	r3, [r7, #28]
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	2b0f      	cmp	r3, #15
 80050bc:	f67f ae90 	bls.w	8004de0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050c0:	bf00      	nop
 80050c2:	bf00      	nop
 80050c4:	3724      	adds	r7, #36	; 0x24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	40023800 	.word	0x40023800
 80050d4:	40013800 	.word	0x40013800
 80050d8:	40020000 	.word	0x40020000
 80050dc:	40020400 	.word	0x40020400
 80050e0:	40020800 	.word	0x40020800
 80050e4:	40020c00 	.word	0x40020c00
 80050e8:	40021000 	.word	0x40021000
 80050ec:	40021400 	.word	0x40021400
 80050f0:	40021800 	.word	0x40021800
 80050f4:	40021c00 	.word	0x40021c00
 80050f8:	40013c00 	.word	0x40013c00

080050fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	460b      	mov	r3, r1
 8005106:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	691a      	ldr	r2, [r3, #16]
 800510c:	887b      	ldrh	r3, [r7, #2]
 800510e:	4013      	ands	r3, r2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d002      	beq.n	800511a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005114:	2301      	movs	r3, #1
 8005116:	73fb      	strb	r3, [r7, #15]
 8005118:	e001      	b.n	800511e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800511a:	2300      	movs	r3, #0
 800511c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800511e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005120:	4618      	mov	r0, r3
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	460b      	mov	r3, r1
 8005136:	807b      	strh	r3, [r7, #2]
 8005138:	4613      	mov	r3, r2
 800513a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800513c:	787b      	ldrb	r3, [r7, #1]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d003      	beq.n	800514a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005142:	887a      	ldrh	r2, [r7, #2]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005148:	e003      	b.n	8005152 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800514a:	887b      	ldrh	r3, [r7, #2]
 800514c:	041a      	lsls	r2, r3, #16
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	619a      	str	r2, [r3, #24]
}
 8005152:	bf00      	nop
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
	...

08005160 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	4603      	mov	r3, r0
 8005168:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800516a:	4b08      	ldr	r3, [pc, #32]	; (800518c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800516c:	695a      	ldr	r2, [r3, #20]
 800516e:	88fb      	ldrh	r3, [r7, #6]
 8005170:	4013      	ands	r3, r2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d006      	beq.n	8005184 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005176:	4a05      	ldr	r2, [pc, #20]	; (800518c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005178:	88fb      	ldrh	r3, [r7, #6]
 800517a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800517c:	88fb      	ldrh	r3, [r7, #6]
 800517e:	4618      	mov	r0, r3
 8005180:	f000 f806 	bl	8005190 <HAL_GPIO_EXTI_Callback>
  }
}
 8005184:	bf00      	nop
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40013c00 	.word	0x40013c00

08005190 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	4603      	mov	r3, r0
 8005198:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800519a:	bf00      	nop
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr

080051a6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80051a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051a8:	b08f      	sub	sp, #60	; 0x3c
 80051aa:	af0a      	add	r7, sp, #40	; 0x28
 80051ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e054      	b.n	8005262 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d106      	bne.n	80051d8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7fe fa6e 	bl	80036b4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2203      	movs	r2, #3
 80051dc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d102      	bne.n	80051f2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f005 fa3d 	bl	800a676 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	603b      	str	r3, [r7, #0]
 8005202:	687e      	ldr	r6, [r7, #4]
 8005204:	466d      	mov	r5, sp
 8005206:	f106 0410 	add.w	r4, r6, #16
 800520a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800520c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800520e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005210:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005212:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005216:	e885 0003 	stmia.w	r5, {r0, r1}
 800521a:	1d33      	adds	r3, r6, #4
 800521c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800521e:	6838      	ldr	r0, [r7, #0]
 8005220:	f005 f9c8 	bl	800a5b4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2101      	movs	r1, #1
 800522a:	4618      	mov	r0, r3
 800522c:	f005 fa34 	bl	800a698 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	603b      	str	r3, [r7, #0]
 8005236:	687e      	ldr	r6, [r7, #4]
 8005238:	466d      	mov	r5, sp
 800523a:	f106 0410 	add.w	r4, r6, #16
 800523e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005244:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005246:	e894 0003 	ldmia.w	r4, {r0, r1}
 800524a:	e885 0003 	stmia.w	r5, {r0, r1}
 800524e:	1d33      	adds	r3, r6, #4
 8005250:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005252:	6838      	ldr	r0, [r7, #0]
 8005254:	f005 fb5c 	bl	800a910 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800526a <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b086      	sub	sp, #24
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4618      	mov	r0, r3
 8005282:	f005 fb04 	bl	800a88e <USB_GetMode>
 8005286:	4603      	mov	r3, r0
 8005288:	2b01      	cmp	r3, #1
 800528a:	f040 80f6 	bne.w	800547a <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4618      	mov	r0, r3
 8005294:	f005 fae8 	bl	800a868 <USB_ReadInterrupts>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 80ec 	beq.w	8005478 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4618      	mov	r0, r3
 80052a6:	f005 fadf 	bl	800a868 <USB_ReadInterrupts>
 80052aa:	4603      	mov	r3, r0
 80052ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052b4:	d104      	bne.n	80052c0 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80052be:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f005 facf 	bl	800a868 <USB_ReadInterrupts>
 80052ca:	4603      	mov	r3, r0
 80052cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052d4:	d104      	bne.n	80052e0 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80052de:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4618      	mov	r0, r3
 80052e6:	f005 fabf 	bl	800a868 <USB_ReadInterrupts>
 80052ea:	4603      	mov	r3, r0
 80052ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80052f4:	d104      	bne.n	8005300 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80052fe:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4618      	mov	r0, r3
 8005306:	f005 faaf 	bl	800a868 <USB_ReadInterrupts>
 800530a:	4603      	mov	r3, r0
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b02      	cmp	r3, #2
 8005312:	d103      	bne.n	800531c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2202      	movs	r2, #2
 800531a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4618      	mov	r0, r3
 8005322:	f005 faa1 	bl	800a868 <USB_ReadInterrupts>
 8005326:	4603      	mov	r3, r0
 8005328:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800532c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005330:	d11c      	bne.n	800536c <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800533a:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b00      	cmp	r3, #0
 800534a:	d10f      	bne.n	800536c <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800534c:	2110      	movs	r1, #16
 800534e:	6938      	ldr	r0, [r7, #16]
 8005350:	f005 f9ee 	bl	800a730 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8005354:	6938      	ldr	r0, [r7, #16]
 8005356:	f005 fa0f 	bl	800a778 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2101      	movs	r1, #1
 8005360:	4618      	mov	r0, r3
 8005362:	f005 fb89 	bl	800aa78 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f89e 	bl	80054a8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4618      	mov	r0, r3
 8005372:	f005 fa79 	bl	800a868 <USB_ReadInterrupts>
 8005376:	4603      	mov	r3, r0
 8005378:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800537c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005380:	d102      	bne.n	8005388 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f001 f9b1 	bl	80066ea <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4618      	mov	r0, r3
 800538e:	f005 fa6b 	bl	800a868 <USB_ReadInterrupts>
 8005392:	4603      	mov	r3, r0
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b08      	cmp	r3, #8
 800539a:	d106      	bne.n	80053aa <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f86f 	bl	8005480 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2208      	movs	r2, #8
 80053a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f005 fa5a 	bl	800a868 <USB_ReadInterrupts>
 80053b4:	4603      	mov	r3, r0
 80053b6:	f003 0310 	and.w	r3, r3, #16
 80053ba:	2b10      	cmp	r3, #16
 80053bc:	d101      	bne.n	80053c2 <HAL_HCD_IRQHandler+0x158>
 80053be:	2301      	movs	r3, #1
 80053c0:	e000      	b.n	80053c4 <HAL_HCD_IRQHandler+0x15a>
 80053c2:	2300      	movs	r3, #0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d012      	beq.n	80053ee <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699a      	ldr	r2, [r3, #24]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0210 	bic.w	r2, r2, #16
 80053d6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f001 f8b4 	bl	8006546 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699a      	ldr	r2, [r3, #24]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f042 0210 	orr.w	r2, r2, #16
 80053ec:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f005 fa38 	bl	800a868 <USB_ReadInterrupts>
 80053f8:	4603      	mov	r3, r0
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005402:	d13a      	bne.n	800547a <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4618      	mov	r0, r3
 800540a:	f005 fb6f 	bl	800aaec <USB_HC_ReadInterrupt>
 800540e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005410:	2300      	movs	r3, #0
 8005412:	617b      	str	r3, [r7, #20]
 8005414:	e025      	b.n	8005462 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f003 030f 	and.w	r3, r3, #15
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	fa22 f303 	lsr.w	r3, r2, r3
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d018      	beq.n	800545c <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	015a      	lsls	r2, r3, #5
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	4413      	add	r3, r2
 8005432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800543c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005440:	d106      	bne.n	8005450 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	b2db      	uxtb	r3, r3
 8005446:	4619      	mov	r1, r3
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f859 	bl	8005500 <HCD_HC_IN_IRQHandler>
 800544e:	e005      	b.n	800545c <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	b2db      	uxtb	r3, r3
 8005454:	4619      	mov	r1, r3
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 fc74 	bl	8005d44 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	3301      	adds	r3, #1
 8005460:	617b      	str	r3, [r7, #20]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	429a      	cmp	r2, r3
 800546a:	d3d4      	bcc.n	8005416 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005474:	615a      	str	r2, [r3, #20]
 8005476:	e000      	b.n	800547a <HAL_HCD_IRQHandler+0x210>
      return;
 8005478:	bf00      	nop
    }
  }
}
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80054c4:	bf00      	nop
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	460b      	mov	r3, r1
 80054ee:	70fb      	strb	r3, [r7, #3]
 80054f0:	4613      	mov	r3, r2
 80054f2:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 80054f4:	bf00      	nop
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b086      	sub	sp, #24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	460b      	mov	r3, r1
 800550a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005516:	78fb      	ldrb	r3, [r7, #3]
 8005518:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	4413      	add	r3, r2
 8005522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 0304 	and.w	r3, r3, #4
 800552c:	2b04      	cmp	r3, #4
 800552e:	d119      	bne.n	8005564 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	015a      	lsls	r2, r3, #5
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	4413      	add	r3, r2
 8005538:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800553c:	461a      	mov	r2, r3
 800553e:	2304      	movs	r3, #4
 8005540:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	015a      	lsls	r2, r3, #5
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	4413      	add	r3, r2
 800554a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	0151      	lsls	r1, r2, #5
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	440a      	add	r2, r1
 8005558:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800555c:	f043 0302 	orr.w	r3, r3, #2
 8005560:	60d3      	str	r3, [r2, #12]
 8005562:	e101      	b.n	8005768 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	015a      	lsls	r2, r3, #5
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	4413      	add	r3, r2
 800556c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005576:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800557a:	d12b      	bne.n	80055d4 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	015a      	lsls	r2, r3, #5
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	4413      	add	r3, r2
 8005584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005588:	461a      	mov	r2, r3
 800558a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800558e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	212c      	movs	r1, #44	; 0x2c
 8005596:	fb01 f303 	mul.w	r3, r1, r3
 800559a:	4413      	add	r3, r2
 800559c:	3361      	adds	r3, #97	; 0x61
 800559e:	2207      	movs	r2, #7
 80055a0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	015a      	lsls	r2, r3, #5
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4413      	add	r3, r2
 80055aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	0151      	lsls	r1, r2, #5
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	440a      	add	r2, r1
 80055b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055bc:	f043 0302 	orr.w	r3, r3, #2
 80055c0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	b2d2      	uxtb	r2, r2
 80055ca:	4611      	mov	r1, r2
 80055cc:	4618      	mov	r0, r3
 80055ce:	f005 fa9e 	bl	800ab0e <USB_HC_Halt>
 80055d2:	e0c9      	b.n	8005768 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	015a      	lsls	r2, r3, #5
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	4413      	add	r3, r2
 80055dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f003 0320 	and.w	r3, r3, #32
 80055e6:	2b20      	cmp	r3, #32
 80055e8:	d109      	bne.n	80055fe <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055f6:	461a      	mov	r2, r3
 80055f8:	2320      	movs	r3, #32
 80055fa:	6093      	str	r3, [r2, #8]
 80055fc:	e0b4      	b.n	8005768 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	4413      	add	r3, r2
 8005606:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	f003 0308 	and.w	r3, r3, #8
 8005610:	2b08      	cmp	r3, #8
 8005612:	d133      	bne.n	800567c <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	4413      	add	r3, r2
 800561c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	0151      	lsls	r1, r2, #5
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	440a      	add	r2, r1
 800562a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800562e:	f043 0302 	orr.w	r3, r3, #2
 8005632:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	212c      	movs	r1, #44	; 0x2c
 800563a:	fb01 f303 	mul.w	r3, r1, r3
 800563e:	4413      	add	r3, r2
 8005640:	3361      	adds	r3, #97	; 0x61
 8005642:	2205      	movs	r2, #5
 8005644:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	4413      	add	r3, r2
 800564e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005652:	461a      	mov	r2, r3
 8005654:	2310      	movs	r3, #16
 8005656:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	015a      	lsls	r2, r3, #5
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	4413      	add	r3, r2
 8005660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005664:	461a      	mov	r2, r3
 8005666:	2308      	movs	r3, #8
 8005668:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	b2d2      	uxtb	r2, r2
 8005672:	4611      	mov	r1, r2
 8005674:	4618      	mov	r0, r3
 8005676:	f005 fa4a 	bl	800ab0e <USB_HC_Halt>
 800567a:	e075      	b.n	8005768 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	015a      	lsls	r2, r3, #5
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	4413      	add	r3, r2
 8005684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800568e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005692:	d134      	bne.n	80056fe <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	015a      	lsls	r2, r3, #5
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	4413      	add	r3, r2
 800569c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	0151      	lsls	r1, r2, #5
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	440a      	add	r2, r1
 80056aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056ae:	f043 0302 	orr.w	r3, r3, #2
 80056b2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	212c      	movs	r1, #44	; 0x2c
 80056ba:	fb01 f303 	mul.w	r3, r1, r3
 80056be:	4413      	add	r3, r2
 80056c0:	3361      	adds	r3, #97	; 0x61
 80056c2:	2208      	movs	r2, #8
 80056c4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	015a      	lsls	r2, r3, #5
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	4413      	add	r3, r2
 80056ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056d2:	461a      	mov	r2, r3
 80056d4:	2310      	movs	r3, #16
 80056d6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	015a      	lsls	r2, r3, #5
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	4413      	add	r3, r2
 80056e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056e4:	461a      	mov	r2, r3
 80056e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056ea:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	4611      	mov	r1, r2
 80056f6:	4618      	mov	r0, r3
 80056f8:	f005 fa09 	bl	800ab0e <USB_HC_Halt>
 80056fc:	e034      	b.n	8005768 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	015a      	lsls	r2, r3, #5
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	4413      	add	r3, r2
 8005706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005710:	2b80      	cmp	r3, #128	; 0x80
 8005712:	d129      	bne.n	8005768 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	015a      	lsls	r2, r3, #5
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	4413      	add	r3, r2
 800571c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	0151      	lsls	r1, r2, #5
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	440a      	add	r2, r1
 800572a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800572e:	f043 0302 	orr.w	r3, r3, #2
 8005732:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	212c      	movs	r1, #44	; 0x2c
 800573a:	fb01 f303 	mul.w	r3, r1, r3
 800573e:	4413      	add	r3, r2
 8005740:	3361      	adds	r3, #97	; 0x61
 8005742:	2206      	movs	r2, #6
 8005744:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	4611      	mov	r1, r2
 8005750:	4618      	mov	r0, r3
 8005752:	f005 f9dc 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	015a      	lsls	r2, r3, #5
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	4413      	add	r3, r2
 800575e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005762:	461a      	mov	r2, r3
 8005764:	2380      	movs	r3, #128	; 0x80
 8005766:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	015a      	lsls	r2, r3, #5
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	4413      	add	r3, r2
 8005770:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800577a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800577e:	d122      	bne.n	80057c6 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4413      	add	r3, r2
 8005788:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	0151      	lsls	r1, r2, #5
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	440a      	add	r2, r1
 8005796:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800579a:	f043 0302 	orr.w	r3, r3, #2
 800579e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	4611      	mov	r1, r2
 80057aa:	4618      	mov	r0, r3
 80057ac:	f005 f9af 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057bc:	461a      	mov	r2, r3
 80057be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057c2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80057c4:	e2ba      	b.n	8005d3c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	015a      	lsls	r2, r3, #5
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	4413      	add	r3, r2
 80057ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b01      	cmp	r3, #1
 80057da:	f040 811b 	bne.w	8005a14 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d019      	beq.n	800581a <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	212c      	movs	r1, #44	; 0x2c
 80057ec:	fb01 f303 	mul.w	r3, r1, r3
 80057f0:	4413      	add	r3, r2
 80057f2:	3348      	adds	r3, #72	; 0x48
 80057f4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	0159      	lsls	r1, r3, #5
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	440b      	add	r3, r1
 80057fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005808:	1ad2      	subs	r2, r2, r3
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	202c      	movs	r0, #44	; 0x2c
 8005810:	fb00 f303 	mul.w	r3, r0, r3
 8005814:	440b      	add	r3, r1
 8005816:	3350      	adds	r3, #80	; 0x50
 8005818:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	212c      	movs	r1, #44	; 0x2c
 8005820:	fb01 f303 	mul.w	r3, r1, r3
 8005824:	4413      	add	r3, r2
 8005826:	3361      	adds	r3, #97	; 0x61
 8005828:	2201      	movs	r2, #1
 800582a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	212c      	movs	r1, #44	; 0x2c
 8005832:	fb01 f303 	mul.w	r3, r1, r3
 8005836:	4413      	add	r3, r2
 8005838:	335c      	adds	r3, #92	; 0x5c
 800583a:	2200      	movs	r2, #0
 800583c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	015a      	lsls	r2, r3, #5
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	4413      	add	r3, r2
 8005846:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800584a:	461a      	mov	r2, r3
 800584c:	2301      	movs	r3, #1
 800584e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	212c      	movs	r1, #44	; 0x2c
 8005856:	fb01 f303 	mul.w	r3, r1, r3
 800585a:	4413      	add	r3, r2
 800585c:	333f      	adds	r3, #63	; 0x3f
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d009      	beq.n	8005878 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	212c      	movs	r1, #44	; 0x2c
 800586a:	fb01 f303 	mul.w	r3, r1, r3
 800586e:	4413      	add	r3, r2
 8005870:	333f      	adds	r3, #63	; 0x3f
 8005872:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005874:	2b02      	cmp	r3, #2
 8005876:	d121      	bne.n	80058bc <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	015a      	lsls	r2, r3, #5
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	4413      	add	r3, r2
 8005880:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	0151      	lsls	r1, r2, #5
 800588a:	693a      	ldr	r2, [r7, #16]
 800588c:	440a      	add	r2, r1
 800588e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005892:	f043 0302 	orr.w	r3, r3, #2
 8005896:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	4611      	mov	r1, r2
 80058a2:	4618      	mov	r0, r3
 80058a4:	f005 f933 	bl	800ab0e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	015a      	lsls	r2, r3, #5
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	4413      	add	r3, r2
 80058b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058b4:	461a      	mov	r2, r3
 80058b6:	2310      	movs	r3, #16
 80058b8:	6093      	str	r3, [r2, #8]
 80058ba:	e066      	b.n	800598a <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	212c      	movs	r1, #44	; 0x2c
 80058c2:	fb01 f303 	mul.w	r3, r1, r3
 80058c6:	4413      	add	r3, r2
 80058c8:	333f      	adds	r3, #63	; 0x3f
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	2b03      	cmp	r3, #3
 80058ce:	d127      	bne.n	8005920 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	4413      	add	r3, r2
 80058d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	0151      	lsls	r1, r2, #5
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	440a      	add	r2, r1
 80058e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80058ee:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	212c      	movs	r1, #44	; 0x2c
 80058f6:	fb01 f303 	mul.w	r3, r1, r3
 80058fa:	4413      	add	r3, r2
 80058fc:	3360      	adds	r3, #96	; 0x60
 80058fe:	2201      	movs	r2, #1
 8005900:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	b2d9      	uxtb	r1, r3
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	202c      	movs	r0, #44	; 0x2c
 800590c:	fb00 f303 	mul.w	r3, r0, r3
 8005910:	4413      	add	r3, r2
 8005912:	3360      	adds	r3, #96	; 0x60
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	461a      	mov	r2, r3
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f7ff fde3 	bl	80054e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800591e:	e034      	b.n	800598a <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	212c      	movs	r1, #44	; 0x2c
 8005926:	fb01 f303 	mul.w	r3, r1, r3
 800592a:	4413      	add	r3, r2
 800592c:	333f      	adds	r3, #63	; 0x3f
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d12a      	bne.n	800598a <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	212c      	movs	r1, #44	; 0x2c
 800593a:	fb01 f303 	mul.w	r3, r1, r3
 800593e:	4413      	add	r3, r2
 8005940:	3360      	adds	r3, #96	; 0x60
 8005942:	2201      	movs	r2, #1
 8005944:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	212c      	movs	r1, #44	; 0x2c
 800594c:	fb01 f303 	mul.w	r3, r1, r3
 8005950:	4413      	add	r3, r2
 8005952:	3354      	adds	r3, #84	; 0x54
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	f083 0301 	eor.w	r3, r3, #1
 800595a:	b2d8      	uxtb	r0, r3
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	212c      	movs	r1, #44	; 0x2c
 8005962:	fb01 f303 	mul.w	r3, r1, r3
 8005966:	4413      	add	r3, r2
 8005968:	3354      	adds	r3, #84	; 0x54
 800596a:	4602      	mov	r2, r0
 800596c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	b2d9      	uxtb	r1, r3
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	202c      	movs	r0, #44	; 0x2c
 8005978:	fb00 f303 	mul.w	r3, r0, r3
 800597c:	4413      	add	r3, r2
 800597e:	3360      	adds	r3, #96	; 0x60
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f7ff fdad 	bl	80054e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d12b      	bne.n	80059ea <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	212c      	movs	r1, #44	; 0x2c
 8005998:	fb01 f303 	mul.w	r3, r1, r3
 800599c:	4413      	add	r3, r2
 800599e:	3348      	adds	r3, #72	; 0x48
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6879      	ldr	r1, [r7, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	202c      	movs	r0, #44	; 0x2c
 80059a8:	fb00 f202 	mul.w	r2, r0, r2
 80059ac:	440a      	add	r2, r1
 80059ae:	3240      	adds	r2, #64	; 0x40
 80059b0:	8812      	ldrh	r2, [r2, #0]
 80059b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 81be 	beq.w	8005d3c <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	212c      	movs	r1, #44	; 0x2c
 80059c6:	fb01 f303 	mul.w	r3, r1, r3
 80059ca:	4413      	add	r3, r2
 80059cc:	3354      	adds	r3, #84	; 0x54
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	f083 0301 	eor.w	r3, r3, #1
 80059d4:	b2d8      	uxtb	r0, r3
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	212c      	movs	r1, #44	; 0x2c
 80059dc:	fb01 f303 	mul.w	r3, r1, r3
 80059e0:	4413      	add	r3, r2
 80059e2:	3354      	adds	r3, #84	; 0x54
 80059e4:	4602      	mov	r2, r0
 80059e6:	701a      	strb	r2, [r3, #0]
}
 80059e8:	e1a8      	b.n	8005d3c <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	212c      	movs	r1, #44	; 0x2c
 80059f0:	fb01 f303 	mul.w	r3, r1, r3
 80059f4:	4413      	add	r3, r2
 80059f6:	3354      	adds	r3, #84	; 0x54
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	f083 0301 	eor.w	r3, r3, #1
 80059fe:	b2d8      	uxtb	r0, r3
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	212c      	movs	r1, #44	; 0x2c
 8005a06:	fb01 f303 	mul.w	r3, r1, r3
 8005a0a:	4413      	add	r3, r2
 8005a0c:	3354      	adds	r3, #84	; 0x54
 8005a0e:	4602      	mov	r2, r0
 8005a10:	701a      	strb	r2, [r3, #0]
}
 8005a12:	e193      	b.n	8005d3c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	015a      	lsls	r2, r3, #5
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	f040 8106 	bne.w	8005c38 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	015a      	lsls	r2, r3, #5
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	0151      	lsls	r1, r2, #5
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	440a      	add	r2, r1
 8005a42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a46:	f023 0302 	bic.w	r3, r3, #2
 8005a4a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	212c      	movs	r1, #44	; 0x2c
 8005a52:	fb01 f303 	mul.w	r3, r1, r3
 8005a56:	4413      	add	r3, r2
 8005a58:	3361      	adds	r3, #97	; 0x61
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d109      	bne.n	8005a74 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	212c      	movs	r1, #44	; 0x2c
 8005a66:	fb01 f303 	mul.w	r3, r1, r3
 8005a6a:	4413      	add	r3, r2
 8005a6c:	3360      	adds	r3, #96	; 0x60
 8005a6e:	2201      	movs	r2, #1
 8005a70:	701a      	strb	r2, [r3, #0]
 8005a72:	e0c9      	b.n	8005c08 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	212c      	movs	r1, #44	; 0x2c
 8005a7a:	fb01 f303 	mul.w	r3, r1, r3
 8005a7e:	4413      	add	r3, r2
 8005a80:	3361      	adds	r3, #97	; 0x61
 8005a82:	781b      	ldrb	r3, [r3, #0]
 8005a84:	2b05      	cmp	r3, #5
 8005a86:	d109      	bne.n	8005a9c <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	212c      	movs	r1, #44	; 0x2c
 8005a8e:	fb01 f303 	mul.w	r3, r1, r3
 8005a92:	4413      	add	r3, r2
 8005a94:	3360      	adds	r3, #96	; 0x60
 8005a96:	2205      	movs	r2, #5
 8005a98:	701a      	strb	r2, [r3, #0]
 8005a9a:	e0b5      	b.n	8005c08 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	212c      	movs	r1, #44	; 0x2c
 8005aa2:	fb01 f303 	mul.w	r3, r1, r3
 8005aa6:	4413      	add	r3, r2
 8005aa8:	3361      	adds	r3, #97	; 0x61
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	2b06      	cmp	r3, #6
 8005aae:	d009      	beq.n	8005ac4 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	212c      	movs	r1, #44	; 0x2c
 8005ab6:	fb01 f303 	mul.w	r3, r1, r3
 8005aba:	4413      	add	r3, r2
 8005abc:	3361      	adds	r3, #97	; 0x61
 8005abe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d150      	bne.n	8005b66 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	212c      	movs	r1, #44	; 0x2c
 8005aca:	fb01 f303 	mul.w	r3, r1, r3
 8005ace:	4413      	add	r3, r2
 8005ad0:	335c      	adds	r3, #92	; 0x5c
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	6879      	ldr	r1, [r7, #4]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	202c      	movs	r0, #44	; 0x2c
 8005adc:	fb00 f303 	mul.w	r3, r0, r3
 8005ae0:	440b      	add	r3, r1
 8005ae2:	335c      	adds	r3, #92	; 0x5c
 8005ae4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	212c      	movs	r1, #44	; 0x2c
 8005aec:	fb01 f303 	mul.w	r3, r1, r3
 8005af0:	4413      	add	r3, r2
 8005af2:	335c      	adds	r3, #92	; 0x5c
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d912      	bls.n	8005b20 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	212c      	movs	r1, #44	; 0x2c
 8005b00:	fb01 f303 	mul.w	r3, r1, r3
 8005b04:	4413      	add	r3, r2
 8005b06:	335c      	adds	r3, #92	; 0x5c
 8005b08:	2200      	movs	r2, #0
 8005b0a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	212c      	movs	r1, #44	; 0x2c
 8005b12:	fb01 f303 	mul.w	r3, r1, r3
 8005b16:	4413      	add	r3, r2
 8005b18:	3360      	adds	r3, #96	; 0x60
 8005b1a:	2204      	movs	r2, #4
 8005b1c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005b1e:	e073      	b.n	8005c08 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	212c      	movs	r1, #44	; 0x2c
 8005b26:	fb01 f303 	mul.w	r3, r1, r3
 8005b2a:	4413      	add	r3, r2
 8005b2c:	3360      	adds	r3, #96	; 0x60
 8005b2e:	2202      	movs	r2, #2
 8005b30:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	015a      	lsls	r2, r3, #5
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	4413      	add	r3, r2
 8005b3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b48:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b50:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b5e:	461a      	mov	r2, r3
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005b64:	e050      	b.n	8005c08 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	212c      	movs	r1, #44	; 0x2c
 8005b6c:	fb01 f303 	mul.w	r3, r1, r3
 8005b70:	4413      	add	r3, r2
 8005b72:	3361      	adds	r3, #97	; 0x61
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	d122      	bne.n	8005bc0 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	212c      	movs	r1, #44	; 0x2c
 8005b80:	fb01 f303 	mul.w	r3, r1, r3
 8005b84:	4413      	add	r3, r2
 8005b86:	3360      	adds	r3, #96	; 0x60
 8005b88:	2202      	movs	r2, #2
 8005b8a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	015a      	lsls	r2, r3, #5
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	4413      	add	r3, r2
 8005b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005ba2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005baa:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	015a      	lsls	r2, r3, #5
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bb8:	461a      	mov	r2, r3
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	6013      	str	r3, [r2, #0]
 8005bbe:	e023      	b.n	8005c08 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	212c      	movs	r1, #44	; 0x2c
 8005bc6:	fb01 f303 	mul.w	r3, r1, r3
 8005bca:	4413      	add	r3, r2
 8005bcc:	3361      	adds	r3, #97	; 0x61
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	2b07      	cmp	r3, #7
 8005bd2:	d119      	bne.n	8005c08 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	212c      	movs	r1, #44	; 0x2c
 8005bda:	fb01 f303 	mul.w	r3, r1, r3
 8005bde:	4413      	add	r3, r2
 8005be0:	335c      	adds	r3, #92	; 0x5c
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	1c5a      	adds	r2, r3, #1
 8005be6:	6879      	ldr	r1, [r7, #4]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	202c      	movs	r0, #44	; 0x2c
 8005bec:	fb00 f303 	mul.w	r3, r0, r3
 8005bf0:	440b      	add	r3, r1
 8005bf2:	335c      	adds	r3, #92	; 0x5c
 8005bf4:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	212c      	movs	r1, #44	; 0x2c
 8005bfc:	fb01 f303 	mul.w	r3, r1, r3
 8005c00:	4413      	add	r3, r2
 8005c02:	3360      	adds	r3, #96	; 0x60
 8005c04:	2204      	movs	r2, #4
 8005c06:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	015a      	lsls	r2, r3, #5
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	4413      	add	r3, r2
 8005c10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c14:	461a      	mov	r2, r3
 8005c16:	2302      	movs	r3, #2
 8005c18:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	b2d9      	uxtb	r1, r3
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	202c      	movs	r0, #44	; 0x2c
 8005c24:	fb00 f303 	mul.w	r3, r0, r3
 8005c28:	4413      	add	r3, r2
 8005c2a:	3360      	adds	r3, #96	; 0x60
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	461a      	mov	r2, r3
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7ff fc57 	bl	80054e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005c36:	e081      	b.n	8005d3c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	015a      	lsls	r2, r3, #5
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	4413      	add	r3, r2
 8005c40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f003 0310 	and.w	r3, r3, #16
 8005c4a:	2b10      	cmp	r3, #16
 8005c4c:	d176      	bne.n	8005d3c <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	212c      	movs	r1, #44	; 0x2c
 8005c54:	fb01 f303 	mul.w	r3, r1, r3
 8005c58:	4413      	add	r3, r2
 8005c5a:	333f      	adds	r3, #63	; 0x3f
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	2b03      	cmp	r3, #3
 8005c60:	d121      	bne.n	8005ca6 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	212c      	movs	r1, #44	; 0x2c
 8005c68:	fb01 f303 	mul.w	r3, r1, r3
 8005c6c:	4413      	add	r3, r2
 8005c6e:	335c      	adds	r3, #92	; 0x5c
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	0151      	lsls	r1, r2, #5
 8005c86:	693a      	ldr	r2, [r7, #16]
 8005c88:	440a      	add	r2, r1
 8005c8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c8e:	f043 0302 	orr.w	r3, r3, #2
 8005c92:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	b2d2      	uxtb	r2, r2
 8005c9c:	4611      	mov	r1, r2
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f004 ff35 	bl	800ab0e <USB_HC_Halt>
 8005ca4:	e041      	b.n	8005d2a <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	212c      	movs	r1, #44	; 0x2c
 8005cac:	fb01 f303 	mul.w	r3, r1, r3
 8005cb0:	4413      	add	r3, r2
 8005cb2:	333f      	adds	r3, #63	; 0x3f
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d009      	beq.n	8005cce <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	212c      	movs	r1, #44	; 0x2c
 8005cc0:	fb01 f303 	mul.w	r3, r1, r3
 8005cc4:	4413      	add	r3, r2
 8005cc6:	333f      	adds	r3, #63	; 0x3f
 8005cc8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005cca:	2b02      	cmp	r3, #2
 8005ccc:	d12d      	bne.n	8005d2a <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	212c      	movs	r1, #44	; 0x2c
 8005cd4:	fb01 f303 	mul.w	r3, r1, r3
 8005cd8:	4413      	add	r3, r2
 8005cda:	335c      	adds	r3, #92	; 0x5c
 8005cdc:	2200      	movs	r2, #0
 8005cde:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d120      	bne.n	8005d2a <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	212c      	movs	r1, #44	; 0x2c
 8005cee:	fb01 f303 	mul.w	r3, r1, r3
 8005cf2:	4413      	add	r3, r2
 8005cf4:	3361      	adds	r3, #97	; 0x61
 8005cf6:	2203      	movs	r2, #3
 8005cf8:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	0151      	lsls	r1, r2, #5
 8005d0c:	693a      	ldr	r2, [r7, #16]
 8005d0e:	440a      	add	r2, r1
 8005d10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d14:	f043 0302 	orr.w	r3, r3, #2
 8005d18:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	4611      	mov	r1, r2
 8005d24:	4618      	mov	r0, r3
 8005d26:	f004 fef2 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	015a      	lsls	r2, r3, #5
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	4413      	add	r3, r2
 8005d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d36:	461a      	mov	r2, r3
 8005d38:	2310      	movs	r3, #16
 8005d3a:	6093      	str	r3, [r2, #8]
}
 8005d3c:	bf00      	nop
 8005d3e:	3718      	adds	r7, #24
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b088      	sub	sp, #32
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8005d5a:	78fb      	ldrb	r3, [r7, #3]
 8005d5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f003 0304 	and.w	r3, r3, #4
 8005d70:	2b04      	cmp	r3, #4
 8005d72:	d119      	bne.n	8005da8 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	015a      	lsls	r2, r3, #5
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	4413      	add	r3, r2
 8005d7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d80:	461a      	mov	r2, r3
 8005d82:	2304      	movs	r3, #4
 8005d84:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	0151      	lsls	r1, r2, #5
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	440a      	add	r2, r1
 8005d9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005da0:	f043 0302 	orr.w	r3, r3, #2
 8005da4:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005da6:	e3ca      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	015a      	lsls	r2, r3, #5
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	4413      	add	r3, r2
 8005db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 0320 	and.w	r3, r3, #32
 8005dba:	2b20      	cmp	r3, #32
 8005dbc:	d13e      	bne.n	8005e3c <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dca:	461a      	mov	r2, r3
 8005dcc:	2320      	movs	r3, #32
 8005dce:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	212c      	movs	r1, #44	; 0x2c
 8005dd6:	fb01 f303 	mul.w	r3, r1, r3
 8005dda:	4413      	add	r3, r2
 8005ddc:	333d      	adds	r3, #61	; 0x3d
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	f040 83ac 	bne.w	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	212c      	movs	r1, #44	; 0x2c
 8005dec:	fb01 f303 	mul.w	r3, r1, r3
 8005df0:	4413      	add	r3, r2
 8005df2:	333d      	adds	r3, #61	; 0x3d
 8005df4:	2200      	movs	r2, #0
 8005df6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	212c      	movs	r1, #44	; 0x2c
 8005dfe:	fb01 f303 	mul.w	r3, r1, r3
 8005e02:	4413      	add	r3, r2
 8005e04:	3360      	adds	r3, #96	; 0x60
 8005e06:	2202      	movs	r2, #2
 8005e08:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	015a      	lsls	r2, r3, #5
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	4413      	add	r3, r2
 8005e12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	0151      	lsls	r1, r2, #5
 8005e1c:	69ba      	ldr	r2, [r7, #24]
 8005e1e:	440a      	add	r2, r1
 8005e20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e24:	f043 0302 	orr.w	r3, r3, #2
 8005e28:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	b2d2      	uxtb	r2, r2
 8005e32:	4611      	mov	r1, r2
 8005e34:	4618      	mov	r0, r3
 8005e36:	f004 fe6a 	bl	800ab0e <USB_HC_Halt>
}
 8005e3a:	e380      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	015a      	lsls	r2, r3, #5
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	4413      	add	r3, r2
 8005e44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e52:	d122      	bne.n	8005e9a <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	015a      	lsls	r2, r3, #5
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	0151      	lsls	r1, r2, #5
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	440a      	add	r2, r1
 8005e6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e6e:	f043 0302 	orr.w	r3, r3, #2
 8005e72:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	697a      	ldr	r2, [r7, #20]
 8005e7a:	b2d2      	uxtb	r2, r2
 8005e7c:	4611      	mov	r1, r2
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f004 fe45 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	015a      	lsls	r2, r3, #5
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e90:	461a      	mov	r2, r3
 8005e92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e96:	6093      	str	r3, [r2, #8]
}
 8005e98:	e351      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	015a      	lsls	r2, r3, #5
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d150      	bne.n	8005f52 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	212c      	movs	r1, #44	; 0x2c
 8005eb6:	fb01 f303 	mul.w	r3, r1, r3
 8005eba:	4413      	add	r3, r2
 8005ebc:	335c      	adds	r3, #92	; 0x5c
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	015a      	lsls	r2, r3, #5
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	4413      	add	r3, r2
 8005eca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed4:	2b40      	cmp	r3, #64	; 0x40
 8005ed6:	d111      	bne.n	8005efc <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	212c      	movs	r1, #44	; 0x2c
 8005ede:	fb01 f303 	mul.w	r3, r1, r3
 8005ee2:	4413      	add	r3, r2
 8005ee4:	333d      	adds	r3, #61	; 0x3d
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	015a      	lsls	r2, r3, #5
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	2340      	movs	r3, #64	; 0x40
 8005efa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	015a      	lsls	r2, r3, #5
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	4413      	add	r3, r2
 8005f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	0151      	lsls	r1, r2, #5
 8005f0e:	69ba      	ldr	r2, [r7, #24]
 8005f10:	440a      	add	r2, r1
 8005f12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f16:	f043 0302 	orr.w	r3, r3, #2
 8005f1a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	b2d2      	uxtb	r2, r2
 8005f24:	4611      	mov	r1, r2
 8005f26:	4618      	mov	r0, r3
 8005f28:	f004 fdf1 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	015a      	lsls	r2, r3, #5
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	4413      	add	r3, r2
 8005f34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f38:	461a      	mov	r2, r3
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	212c      	movs	r1, #44	; 0x2c
 8005f44:	fb01 f303 	mul.w	r3, r1, r3
 8005f48:	4413      	add	r3, r2
 8005f4a:	3361      	adds	r3, #97	; 0x61
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	701a      	strb	r2, [r3, #0]
}
 8005f50:	e2f5      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	015a      	lsls	r2, r3, #5
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	4413      	add	r3, r2
 8005f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f64:	2b40      	cmp	r3, #64	; 0x40
 8005f66:	d13c      	bne.n	8005fe2 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	212c      	movs	r1, #44	; 0x2c
 8005f6e:	fb01 f303 	mul.w	r3, r1, r3
 8005f72:	4413      	add	r3, r2
 8005f74:	3361      	adds	r3, #97	; 0x61
 8005f76:	2204      	movs	r2, #4
 8005f78:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	212c      	movs	r1, #44	; 0x2c
 8005f80:	fb01 f303 	mul.w	r3, r1, r3
 8005f84:	4413      	add	r3, r2
 8005f86:	333d      	adds	r3, #61	; 0x3d
 8005f88:	2201      	movs	r2, #1
 8005f8a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	212c      	movs	r1, #44	; 0x2c
 8005f92:	fb01 f303 	mul.w	r3, r1, r3
 8005f96:	4413      	add	r3, r2
 8005f98:	335c      	adds	r3, #92	; 0x5c
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	015a      	lsls	r2, r3, #5
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	0151      	lsls	r1, r2, #5
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	440a      	add	r2, r1
 8005fb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fb8:	f043 0302 	orr.w	r3, r3, #2
 8005fbc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	b2d2      	uxtb	r2, r2
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f004 fda0 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	015a      	lsls	r2, r3, #5
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fda:	461a      	mov	r2, r3
 8005fdc:	2340      	movs	r3, #64	; 0x40
 8005fde:	6093      	str	r3, [r2, #8]
}
 8005fe0:	e2ad      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	015a      	lsls	r2, r3, #5
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	4413      	add	r3, r2
 8005fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 0308 	and.w	r3, r3, #8
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d12a      	bne.n	800604e <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006004:	461a      	mov	r2, r3
 8006006:	2308      	movs	r3, #8
 8006008:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	4413      	add	r3, r2
 8006012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	697a      	ldr	r2, [r7, #20]
 800601a:	0151      	lsls	r1, r2, #5
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	440a      	add	r2, r1
 8006020:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006024:	f043 0302 	orr.w	r3, r3, #2
 8006028:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	b2d2      	uxtb	r2, r2
 8006032:	4611      	mov	r1, r2
 8006034:	4618      	mov	r0, r3
 8006036:	f004 fd6a 	bl	800ab0e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	212c      	movs	r1, #44	; 0x2c
 8006040:	fb01 f303 	mul.w	r3, r1, r3
 8006044:	4413      	add	r3, r2
 8006046:	3361      	adds	r3, #97	; 0x61
 8006048:	2205      	movs	r2, #5
 800604a:	701a      	strb	r2, [r3, #0]
}
 800604c:	e277      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	015a      	lsls	r2, r3, #5
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	4413      	add	r3, r2
 8006056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f003 0310 	and.w	r3, r3, #16
 8006060:	2b10      	cmp	r3, #16
 8006062:	d150      	bne.n	8006106 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	212c      	movs	r1, #44	; 0x2c
 800606a:	fb01 f303 	mul.w	r3, r1, r3
 800606e:	4413      	add	r3, r2
 8006070:	335c      	adds	r3, #92	; 0x5c
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	212c      	movs	r1, #44	; 0x2c
 800607c:	fb01 f303 	mul.w	r3, r1, r3
 8006080:	4413      	add	r3, r2
 8006082:	3361      	adds	r3, #97	; 0x61
 8006084:	2203      	movs	r2, #3
 8006086:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	212c      	movs	r1, #44	; 0x2c
 800608e:	fb01 f303 	mul.w	r3, r1, r3
 8006092:	4413      	add	r3, r2
 8006094:	333d      	adds	r3, #61	; 0x3d
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d112      	bne.n	80060c2 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	212c      	movs	r1, #44	; 0x2c
 80060a2:	fb01 f303 	mul.w	r3, r1, r3
 80060a6:	4413      	add	r3, r2
 80060a8:	333c      	adds	r3, #60	; 0x3c
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d108      	bne.n	80060c2 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	212c      	movs	r1, #44	; 0x2c
 80060b6:	fb01 f303 	mul.w	r3, r1, r3
 80060ba:	4413      	add	r3, r2
 80060bc:	333d      	adds	r3, #61	; 0x3d
 80060be:	2201      	movs	r2, #1
 80060c0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	015a      	lsls	r2, r3, #5
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	4413      	add	r3, r2
 80060ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	0151      	lsls	r1, r2, #5
 80060d4:	69ba      	ldr	r2, [r7, #24]
 80060d6:	440a      	add	r2, r1
 80060d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060dc:	f043 0302 	orr.w	r3, r3, #2
 80060e0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	b2d2      	uxtb	r2, r2
 80060ea:	4611      	mov	r1, r2
 80060ec:	4618      	mov	r0, r3
 80060ee:	f004 fd0e 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	015a      	lsls	r2, r3, #5
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	4413      	add	r3, r2
 80060fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060fe:	461a      	mov	r2, r3
 8006100:	2310      	movs	r3, #16
 8006102:	6093      	str	r3, [r2, #8]
}
 8006104:	e21b      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	015a      	lsls	r2, r3, #5
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	4413      	add	r3, r2
 800610e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006118:	2b80      	cmp	r3, #128	; 0x80
 800611a:	d174      	bne.n	8006206 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d121      	bne.n	8006168 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	212c      	movs	r1, #44	; 0x2c
 800612a:	fb01 f303 	mul.w	r3, r1, r3
 800612e:	4413      	add	r3, r2
 8006130:	3361      	adds	r3, #97	; 0x61
 8006132:	2206      	movs	r2, #6
 8006134:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	015a      	lsls	r2, r3, #5
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	4413      	add	r3, r2
 800613e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	697a      	ldr	r2, [r7, #20]
 8006146:	0151      	lsls	r1, r2, #5
 8006148:	69ba      	ldr	r2, [r7, #24]
 800614a:	440a      	add	r2, r1
 800614c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006150:	f043 0302 	orr.w	r3, r3, #2
 8006154:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	b2d2      	uxtb	r2, r2
 800615e:	4611      	mov	r1, r2
 8006160:	4618      	mov	r0, r3
 8006162:	f004 fcd4 	bl	800ab0e <USB_HC_Halt>
 8006166:	e044      	b.n	80061f2 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	212c      	movs	r1, #44	; 0x2c
 800616e:	fb01 f303 	mul.w	r3, r1, r3
 8006172:	4413      	add	r3, r2
 8006174:	335c      	adds	r3, #92	; 0x5c
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	6879      	ldr	r1, [r7, #4]
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	202c      	movs	r0, #44	; 0x2c
 8006180:	fb00 f303 	mul.w	r3, r0, r3
 8006184:	440b      	add	r3, r1
 8006186:	335c      	adds	r3, #92	; 0x5c
 8006188:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	212c      	movs	r1, #44	; 0x2c
 8006190:	fb01 f303 	mul.w	r3, r1, r3
 8006194:	4413      	add	r3, r2
 8006196:	335c      	adds	r3, #92	; 0x5c
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2b02      	cmp	r3, #2
 800619c:	d920      	bls.n	80061e0 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	212c      	movs	r1, #44	; 0x2c
 80061a4:	fb01 f303 	mul.w	r3, r1, r3
 80061a8:	4413      	add	r3, r2
 80061aa:	335c      	adds	r3, #92	; 0x5c
 80061ac:	2200      	movs	r2, #0
 80061ae:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	212c      	movs	r1, #44	; 0x2c
 80061b6:	fb01 f303 	mul.w	r3, r1, r3
 80061ba:	4413      	add	r3, r2
 80061bc:	3360      	adds	r3, #96	; 0x60
 80061be:	2204      	movs	r2, #4
 80061c0:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	b2d9      	uxtb	r1, r3
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	202c      	movs	r0, #44	; 0x2c
 80061cc:	fb00 f303 	mul.w	r3, r0, r3
 80061d0:	4413      	add	r3, r2
 80061d2:	3360      	adds	r3, #96	; 0x60
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	461a      	mov	r2, r3
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f7ff f983 	bl	80054e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80061de:	e008      	b.n	80061f2 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	212c      	movs	r1, #44	; 0x2c
 80061e6:	fb01 f303 	mul.w	r3, r1, r3
 80061ea:	4413      	add	r3, r2
 80061ec:	3360      	adds	r3, #96	; 0x60
 80061ee:	2202      	movs	r2, #2
 80061f0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	015a      	lsls	r2, r3, #5
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	4413      	add	r3, r2
 80061fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061fe:	461a      	mov	r2, r3
 8006200:	2380      	movs	r3, #128	; 0x80
 8006202:	6093      	str	r3, [r2, #8]
}
 8006204:	e19b      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	4413      	add	r3, r2
 800620e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800621c:	d134      	bne.n	8006288 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	015a      	lsls	r2, r3, #5
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	4413      	add	r3, r2
 8006226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	0151      	lsls	r1, r2, #5
 8006230:	69ba      	ldr	r2, [r7, #24]
 8006232:	440a      	add	r2, r1
 8006234:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006238:	f043 0302 	orr.w	r3, r3, #2
 800623c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	b2d2      	uxtb	r2, r2
 8006246:	4611      	mov	r1, r2
 8006248:	4618      	mov	r0, r3
 800624a:	f004 fc60 	bl	800ab0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	015a      	lsls	r2, r3, #5
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	4413      	add	r3, r2
 8006256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800625a:	461a      	mov	r2, r3
 800625c:	2310      	movs	r3, #16
 800625e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	015a      	lsls	r2, r3, #5
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	4413      	add	r3, r2
 8006268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800626c:	461a      	mov	r2, r3
 800626e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006272:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	212c      	movs	r1, #44	; 0x2c
 800627a:	fb01 f303 	mul.w	r3, r1, r3
 800627e:	4413      	add	r3, r2
 8006280:	3361      	adds	r3, #97	; 0x61
 8006282:	2208      	movs	r2, #8
 8006284:	701a      	strb	r2, [r3, #0]
}
 8006286:	e15a      	b.n	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	015a      	lsls	r2, r3, #5
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	4413      	add	r3, r2
 8006290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	f003 0302 	and.w	r3, r3, #2
 800629a:	2b02      	cmp	r3, #2
 800629c:	f040 814f 	bne.w	800653e <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	015a      	lsls	r2, r3, #5
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	4413      	add	r3, r2
 80062a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	0151      	lsls	r1, r2, #5
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	440a      	add	r2, r1
 80062b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062ba:	f023 0302 	bic.w	r3, r3, #2
 80062be:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	212c      	movs	r1, #44	; 0x2c
 80062c6:	fb01 f303 	mul.w	r3, r1, r3
 80062ca:	4413      	add	r3, r2
 80062cc:	3361      	adds	r3, #97	; 0x61
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d17d      	bne.n	80063d0 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	212c      	movs	r1, #44	; 0x2c
 80062da:	fb01 f303 	mul.w	r3, r1, r3
 80062de:	4413      	add	r3, r2
 80062e0:	3360      	adds	r3, #96	; 0x60
 80062e2:	2201      	movs	r2, #1
 80062e4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	212c      	movs	r1, #44	; 0x2c
 80062ec:	fb01 f303 	mul.w	r3, r1, r3
 80062f0:	4413      	add	r3, r2
 80062f2:	333f      	adds	r3, #63	; 0x3f
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d00a      	beq.n	8006310 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	212c      	movs	r1, #44	; 0x2c
 8006300:	fb01 f303 	mul.w	r3, r1, r3
 8006304:	4413      	add	r3, r2
 8006306:	333f      	adds	r3, #63	; 0x3f
 8006308:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800630a:	2b03      	cmp	r3, #3
 800630c:	f040 8100 	bne.w	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d113      	bne.n	8006340 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	212c      	movs	r1, #44	; 0x2c
 800631e:	fb01 f303 	mul.w	r3, r1, r3
 8006322:	4413      	add	r3, r2
 8006324:	3355      	adds	r3, #85	; 0x55
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	f083 0301 	eor.w	r3, r3, #1
 800632c:	b2d8      	uxtb	r0, r3
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	212c      	movs	r1, #44	; 0x2c
 8006334:	fb01 f303 	mul.w	r3, r1, r3
 8006338:	4413      	add	r3, r2
 800633a:	3355      	adds	r3, #85	; 0x55
 800633c:	4602      	mov	r2, r0
 800633e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	2b01      	cmp	r3, #1
 8006346:	f040 80e3 	bne.w	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	212c      	movs	r1, #44	; 0x2c
 8006350:	fb01 f303 	mul.w	r3, r1, r3
 8006354:	4413      	add	r3, r2
 8006356:	334c      	adds	r3, #76	; 0x4c
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80d8 	beq.w	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	212c      	movs	r1, #44	; 0x2c
 8006366:	fb01 f303 	mul.w	r3, r1, r3
 800636a:	4413      	add	r3, r2
 800636c:	334c      	adds	r3, #76	; 0x4c
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6879      	ldr	r1, [r7, #4]
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	202c      	movs	r0, #44	; 0x2c
 8006376:	fb00 f202 	mul.w	r2, r0, r2
 800637a:	440a      	add	r2, r1
 800637c:	3240      	adds	r2, #64	; 0x40
 800637e:	8812      	ldrh	r2, [r2, #0]
 8006380:	4413      	add	r3, r2
 8006382:	3b01      	subs	r3, #1
 8006384:	6879      	ldr	r1, [r7, #4]
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	202c      	movs	r0, #44	; 0x2c
 800638a:	fb00 f202 	mul.w	r2, r0, r2
 800638e:	440a      	add	r2, r1
 8006390:	3240      	adds	r2, #64	; 0x40
 8006392:	8812      	ldrh	r2, [r2, #0]
 8006394:	fbb3 f3f2 	udiv	r3, r3, r2
 8006398:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f003 0301 	and.w	r3, r3, #1
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80b5 	beq.w	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	212c      	movs	r1, #44	; 0x2c
 80063ac:	fb01 f303 	mul.w	r3, r1, r3
 80063b0:	4413      	add	r3, r2
 80063b2:	3355      	adds	r3, #85	; 0x55
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	f083 0301 	eor.w	r3, r3, #1
 80063ba:	b2d8      	uxtb	r0, r3
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	212c      	movs	r1, #44	; 0x2c
 80063c2:	fb01 f303 	mul.w	r3, r1, r3
 80063c6:	4413      	add	r3, r2
 80063c8:	3355      	adds	r3, #85	; 0x55
 80063ca:	4602      	mov	r2, r0
 80063cc:	701a      	strb	r2, [r3, #0]
 80063ce:	e09f      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	212c      	movs	r1, #44	; 0x2c
 80063d6:	fb01 f303 	mul.w	r3, r1, r3
 80063da:	4413      	add	r3, r2
 80063dc:	3361      	adds	r3, #97	; 0x61
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	2b03      	cmp	r3, #3
 80063e2:	d109      	bne.n	80063f8 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	212c      	movs	r1, #44	; 0x2c
 80063ea:	fb01 f303 	mul.w	r3, r1, r3
 80063ee:	4413      	add	r3, r2
 80063f0:	3360      	adds	r3, #96	; 0x60
 80063f2:	2202      	movs	r2, #2
 80063f4:	701a      	strb	r2, [r3, #0]
 80063f6:	e08b      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	212c      	movs	r1, #44	; 0x2c
 80063fe:	fb01 f303 	mul.w	r3, r1, r3
 8006402:	4413      	add	r3, r2
 8006404:	3361      	adds	r3, #97	; 0x61
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	2b04      	cmp	r3, #4
 800640a:	d109      	bne.n	8006420 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	212c      	movs	r1, #44	; 0x2c
 8006412:	fb01 f303 	mul.w	r3, r1, r3
 8006416:	4413      	add	r3, r2
 8006418:	3360      	adds	r3, #96	; 0x60
 800641a:	2202      	movs	r2, #2
 800641c:	701a      	strb	r2, [r3, #0]
 800641e:	e077      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	212c      	movs	r1, #44	; 0x2c
 8006426:	fb01 f303 	mul.w	r3, r1, r3
 800642a:	4413      	add	r3, r2
 800642c:	3361      	adds	r3, #97	; 0x61
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	2b05      	cmp	r3, #5
 8006432:	d109      	bne.n	8006448 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	212c      	movs	r1, #44	; 0x2c
 800643a:	fb01 f303 	mul.w	r3, r1, r3
 800643e:	4413      	add	r3, r2
 8006440:	3360      	adds	r3, #96	; 0x60
 8006442:	2205      	movs	r2, #5
 8006444:	701a      	strb	r2, [r3, #0]
 8006446:	e063      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	212c      	movs	r1, #44	; 0x2c
 800644e:	fb01 f303 	mul.w	r3, r1, r3
 8006452:	4413      	add	r3, r2
 8006454:	3361      	adds	r3, #97	; 0x61
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	2b06      	cmp	r3, #6
 800645a:	d009      	beq.n	8006470 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	212c      	movs	r1, #44	; 0x2c
 8006462:	fb01 f303 	mul.w	r3, r1, r3
 8006466:	4413      	add	r3, r2
 8006468:	3361      	adds	r3, #97	; 0x61
 800646a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800646c:	2b08      	cmp	r3, #8
 800646e:	d14f      	bne.n	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	212c      	movs	r1, #44	; 0x2c
 8006476:	fb01 f303 	mul.w	r3, r1, r3
 800647a:	4413      	add	r3, r2
 800647c:	335c      	adds	r3, #92	; 0x5c
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	1c5a      	adds	r2, r3, #1
 8006482:	6879      	ldr	r1, [r7, #4]
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	202c      	movs	r0, #44	; 0x2c
 8006488:	fb00 f303 	mul.w	r3, r0, r3
 800648c:	440b      	add	r3, r1
 800648e:	335c      	adds	r3, #92	; 0x5c
 8006490:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	212c      	movs	r1, #44	; 0x2c
 8006498:	fb01 f303 	mul.w	r3, r1, r3
 800649c:	4413      	add	r3, r2
 800649e:	335c      	adds	r3, #92	; 0x5c
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d912      	bls.n	80064cc <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	212c      	movs	r1, #44	; 0x2c
 80064ac:	fb01 f303 	mul.w	r3, r1, r3
 80064b0:	4413      	add	r3, r2
 80064b2:	335c      	adds	r3, #92	; 0x5c
 80064b4:	2200      	movs	r2, #0
 80064b6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	212c      	movs	r1, #44	; 0x2c
 80064be:	fb01 f303 	mul.w	r3, r1, r3
 80064c2:	4413      	add	r3, r2
 80064c4:	3360      	adds	r3, #96	; 0x60
 80064c6:	2204      	movs	r2, #4
 80064c8:	701a      	strb	r2, [r3, #0]
 80064ca:	e021      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	212c      	movs	r1, #44	; 0x2c
 80064d2:	fb01 f303 	mul.w	r3, r1, r3
 80064d6:	4413      	add	r3, r2
 80064d8:	3360      	adds	r3, #96	; 0x60
 80064da:	2202      	movs	r2, #2
 80064dc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	015a      	lsls	r2, r3, #5
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	4413      	add	r3, r2
 80064e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80064f4:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064fc:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	015a      	lsls	r2, r3, #5
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	4413      	add	r3, r2
 8006506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800650a:	461a      	mov	r2, r3
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	4413      	add	r3, r2
 8006518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800651c:	461a      	mov	r2, r3
 800651e:	2302      	movs	r3, #2
 8006520:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	b2d9      	uxtb	r1, r3
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	202c      	movs	r0, #44	; 0x2c
 800652c:	fb00 f303 	mul.w	r3, r0, r3
 8006530:	4413      	add	r3, r2
 8006532:	3360      	adds	r3, #96	; 0x60
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7fe ffd3 	bl	80054e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800653e:	bf00      	nop
 8006540:	3720      	adds	r7, #32
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b08a      	sub	sp, #40	; 0x28
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006556:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	f003 030f 	and.w	r3, r3, #15
 8006566:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	0c5b      	lsrs	r3, r3, #17
 800656c:	f003 030f 	and.w	r3, r3, #15
 8006570:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	091b      	lsrs	r3, r3, #4
 8006576:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800657a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2b02      	cmp	r3, #2
 8006580:	d004      	beq.n	800658c <HCD_RXQLVL_IRQHandler+0x46>
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	2b05      	cmp	r3, #5
 8006586:	f000 80a9 	beq.w	80066dc <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800658a:	e0aa      	b.n	80066e2 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	2b00      	cmp	r3, #0
 8006590:	f000 80a6 	beq.w	80066e0 <HCD_RXQLVL_IRQHandler+0x19a>
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	212c      	movs	r1, #44	; 0x2c
 800659a:	fb01 f303 	mul.w	r3, r1, r3
 800659e:	4413      	add	r3, r2
 80065a0:	3344      	adds	r3, #68	; 0x44
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 809b 	beq.w	80066e0 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	212c      	movs	r1, #44	; 0x2c
 80065b0:	fb01 f303 	mul.w	r3, r1, r3
 80065b4:	4413      	add	r3, r2
 80065b6:	3350      	adds	r3, #80	; 0x50
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	441a      	add	r2, r3
 80065be:	6879      	ldr	r1, [r7, #4]
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	202c      	movs	r0, #44	; 0x2c
 80065c4:	fb00 f303 	mul.w	r3, r0, r3
 80065c8:	440b      	add	r3, r1
 80065ca:	334c      	adds	r3, #76	; 0x4c
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d87a      	bhi.n	80066c8 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6818      	ldr	r0, [r3, #0]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	212c      	movs	r1, #44	; 0x2c
 80065dc:	fb01 f303 	mul.w	r3, r1, r3
 80065e0:	4413      	add	r3, r2
 80065e2:	3344      	adds	r3, #68	; 0x44
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	693a      	ldr	r2, [r7, #16]
 80065e8:	b292      	uxth	r2, r2
 80065ea:	4619      	mov	r1, r3
 80065ec:	f004 f8e4 	bl	800a7b8 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	212c      	movs	r1, #44	; 0x2c
 80065f6:	fb01 f303 	mul.w	r3, r1, r3
 80065fa:	4413      	add	r3, r2
 80065fc:	3344      	adds	r3, #68	; 0x44
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	441a      	add	r2, r3
 8006604:	6879      	ldr	r1, [r7, #4]
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	202c      	movs	r0, #44	; 0x2c
 800660a:	fb00 f303 	mul.w	r3, r0, r3
 800660e:	440b      	add	r3, r1
 8006610:	3344      	adds	r3, #68	; 0x44
 8006612:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	212c      	movs	r1, #44	; 0x2c
 800661a:	fb01 f303 	mul.w	r3, r1, r3
 800661e:	4413      	add	r3, r2
 8006620:	3350      	adds	r3, #80	; 0x50
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	441a      	add	r2, r3
 8006628:	6879      	ldr	r1, [r7, #4]
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	202c      	movs	r0, #44	; 0x2c
 800662e:	fb00 f303 	mul.w	r3, r0, r3
 8006632:	440b      	add	r3, r1
 8006634:	3350      	adds	r3, #80	; 0x50
 8006636:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	015a      	lsls	r2, r3, #5
 800663c:	6a3b      	ldr	r3, [r7, #32]
 800663e:	4413      	add	r3, r2
 8006640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	0cdb      	lsrs	r3, r3, #19
 8006648:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800664c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	212c      	movs	r1, #44	; 0x2c
 8006654:	fb01 f303 	mul.w	r3, r1, r3
 8006658:	4413      	add	r3, r2
 800665a:	3340      	adds	r3, #64	; 0x40
 800665c:	881b      	ldrh	r3, [r3, #0]
 800665e:	461a      	mov	r2, r3
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	4293      	cmp	r3, r2
 8006664:	d13c      	bne.n	80066e0 <HCD_RXQLVL_IRQHandler+0x19a>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d039      	beq.n	80066e0 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	4413      	add	r3, r2
 8006674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006682:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800668a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	6a3b      	ldr	r3, [r7, #32]
 8006692:	4413      	add	r3, r2
 8006694:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006698:	461a      	mov	r2, r3
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	212c      	movs	r1, #44	; 0x2c
 80066a4:	fb01 f303 	mul.w	r3, r1, r3
 80066a8:	4413      	add	r3, r2
 80066aa:	3354      	adds	r3, #84	; 0x54
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	f083 0301 	eor.w	r3, r3, #1
 80066b2:	b2d8      	uxtb	r0, r3
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	212c      	movs	r1, #44	; 0x2c
 80066ba:	fb01 f303 	mul.w	r3, r1, r3
 80066be:	4413      	add	r3, r2
 80066c0:	3354      	adds	r3, #84	; 0x54
 80066c2:	4602      	mov	r2, r0
 80066c4:	701a      	strb	r2, [r3, #0]
      break;
 80066c6:	e00b      	b.n	80066e0 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	212c      	movs	r1, #44	; 0x2c
 80066ce:	fb01 f303 	mul.w	r3, r1, r3
 80066d2:	4413      	add	r3, r2
 80066d4:	3360      	adds	r3, #96	; 0x60
 80066d6:	2204      	movs	r2, #4
 80066d8:	701a      	strb	r2, [r3, #0]
      break;
 80066da:	e001      	b.n	80066e0 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80066dc:	bf00      	nop
 80066de:	e000      	b.n	80066e2 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80066e0:	bf00      	nop
  }
}
 80066e2:	bf00      	nop
 80066e4:	3728      	adds	r7, #40	; 0x28
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b086      	sub	sp, #24
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006716:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f003 0302 	and.w	r3, r3, #2
 800671e:	2b02      	cmp	r3, #2
 8006720:	d10b      	bne.n	800673a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f003 0301 	and.w	r3, r3, #1
 8006728:	2b01      	cmp	r3, #1
 800672a:	d102      	bne.n	8006732 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7fe feb1 	bl	8005494 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	f043 0302 	orr.w	r3, r3, #2
 8006738:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f003 0308 	and.w	r3, r3, #8
 8006740:	2b08      	cmp	r3, #8
 8006742:	d132      	bne.n	80067aa <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	f043 0308 	orr.w	r3, r3, #8
 800674a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f003 0304 	and.w	r3, r3, #4
 8006752:	2b04      	cmp	r3, #4
 8006754:	d126      	bne.n	80067a4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	2b02      	cmp	r3, #2
 800675c:	d113      	bne.n	8006786 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006764:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006768:	d106      	bne.n	8006778 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2102      	movs	r1, #2
 8006770:	4618      	mov	r0, r3
 8006772:	f004 f981 	bl	800aa78 <USB_InitFSLSPClkSel>
 8006776:	e011      	b.n	800679c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2101      	movs	r1, #1
 800677e:	4618      	mov	r0, r3
 8006780:	f004 f97a 	bl	800aa78 <USB_InitFSLSPClkSel>
 8006784:	e00a      	b.n	800679c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	2b01      	cmp	r3, #1
 800678c:	d106      	bne.n	800679c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006794:	461a      	mov	r2, r3
 8006796:	f64e 2360 	movw	r3, #60000	; 0xea60
 800679a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7fe fe8d 	bl	80054bc <HAL_HCD_PortEnabled_Callback>
 80067a2:	e002      	b.n	80067aa <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f7fe fe93 	bl	80054d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f003 0320 	and.w	r3, r3, #32
 80067b0:	2b20      	cmp	r3, #32
 80067b2:	d103      	bne.n	80067bc <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	f043 0320 	orr.w	r3, r3, #32
 80067ba:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80067c2:	461a      	mov	r2, r3
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	6013      	str	r3, [r2, #0]
}
 80067c8:	bf00      	nop
 80067ca:	3718      	adds	r7, #24
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e12b      	b.n	8006a3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d106      	bne.n	80067fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7fc fcd2 	bl	80031a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2224      	movs	r2, #36	; 0x24
 8006800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 0201 	bic.w	r2, r2, #1
 8006812:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006822:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006832:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006834:	f001 f9fc 	bl	8007c30 <HAL_RCC_GetPCLK1Freq>
 8006838:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	4a81      	ldr	r2, [pc, #516]	; (8006a44 <HAL_I2C_Init+0x274>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d807      	bhi.n	8006854 <HAL_I2C_Init+0x84>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	4a80      	ldr	r2, [pc, #512]	; (8006a48 <HAL_I2C_Init+0x278>)
 8006848:	4293      	cmp	r3, r2
 800684a:	bf94      	ite	ls
 800684c:	2301      	movls	r3, #1
 800684e:	2300      	movhi	r3, #0
 8006850:	b2db      	uxtb	r3, r3
 8006852:	e006      	b.n	8006862 <HAL_I2C_Init+0x92>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	4a7d      	ldr	r2, [pc, #500]	; (8006a4c <HAL_I2C_Init+0x27c>)
 8006858:	4293      	cmp	r3, r2
 800685a:	bf94      	ite	ls
 800685c:	2301      	movls	r3, #1
 800685e:	2300      	movhi	r3, #0
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d001      	beq.n	800686a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e0e7      	b.n	8006a3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	4a78      	ldr	r2, [pc, #480]	; (8006a50 <HAL_I2C_Init+0x280>)
 800686e:	fba2 2303 	umull	r2, r3, r2, r3
 8006872:	0c9b      	lsrs	r3, r3, #18
 8006874:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	430a      	orrs	r2, r1
 8006888:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6a1b      	ldr	r3, [r3, #32]
 8006890:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	4a6a      	ldr	r2, [pc, #424]	; (8006a44 <HAL_I2C_Init+0x274>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d802      	bhi.n	80068a4 <HAL_I2C_Init+0xd4>
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	3301      	adds	r3, #1
 80068a2:	e009      	b.n	80068b8 <HAL_I2C_Init+0xe8>
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80068aa:	fb02 f303 	mul.w	r3, r2, r3
 80068ae:	4a69      	ldr	r2, [pc, #420]	; (8006a54 <HAL_I2C_Init+0x284>)
 80068b0:	fba2 2303 	umull	r2, r3, r2, r3
 80068b4:	099b      	lsrs	r3, r3, #6
 80068b6:	3301      	adds	r3, #1
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6812      	ldr	r2, [r2, #0]
 80068bc:	430b      	orrs	r3, r1
 80068be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	69db      	ldr	r3, [r3, #28]
 80068c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80068ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	495c      	ldr	r1, [pc, #368]	; (8006a44 <HAL_I2C_Init+0x274>)
 80068d4:	428b      	cmp	r3, r1
 80068d6:	d819      	bhi.n	800690c <HAL_I2C_Init+0x13c>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	1e59      	subs	r1, r3, #1
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	005b      	lsls	r3, r3, #1
 80068e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80068e6:	1c59      	adds	r1, r3, #1
 80068e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80068ec:	400b      	ands	r3, r1
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00a      	beq.n	8006908 <HAL_I2C_Init+0x138>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	1e59      	subs	r1, r3, #1
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	005b      	lsls	r3, r3, #1
 80068fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8006900:	3301      	adds	r3, #1
 8006902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006906:	e051      	b.n	80069ac <HAL_I2C_Init+0x1dc>
 8006908:	2304      	movs	r3, #4
 800690a:	e04f      	b.n	80069ac <HAL_I2C_Init+0x1dc>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d111      	bne.n	8006938 <HAL_I2C_Init+0x168>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	1e58      	subs	r0, r3, #1
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6859      	ldr	r1, [r3, #4]
 800691c:	460b      	mov	r3, r1
 800691e:	005b      	lsls	r3, r3, #1
 8006920:	440b      	add	r3, r1
 8006922:	fbb0 f3f3 	udiv	r3, r0, r3
 8006926:	3301      	adds	r3, #1
 8006928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800692c:	2b00      	cmp	r3, #0
 800692e:	bf0c      	ite	eq
 8006930:	2301      	moveq	r3, #1
 8006932:	2300      	movne	r3, #0
 8006934:	b2db      	uxtb	r3, r3
 8006936:	e012      	b.n	800695e <HAL_I2C_Init+0x18e>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	1e58      	subs	r0, r3, #1
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6859      	ldr	r1, [r3, #4]
 8006940:	460b      	mov	r3, r1
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	440b      	add	r3, r1
 8006946:	0099      	lsls	r1, r3, #2
 8006948:	440b      	add	r3, r1
 800694a:	fbb0 f3f3 	udiv	r3, r0, r3
 800694e:	3301      	adds	r3, #1
 8006950:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006954:	2b00      	cmp	r3, #0
 8006956:	bf0c      	ite	eq
 8006958:	2301      	moveq	r3, #1
 800695a:	2300      	movne	r3, #0
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <HAL_I2C_Init+0x196>
 8006962:	2301      	movs	r3, #1
 8006964:	e022      	b.n	80069ac <HAL_I2C_Init+0x1dc>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10e      	bne.n	800698c <HAL_I2C_Init+0x1bc>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	1e58      	subs	r0, r3, #1
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6859      	ldr	r1, [r3, #4]
 8006976:	460b      	mov	r3, r1
 8006978:	005b      	lsls	r3, r3, #1
 800697a:	440b      	add	r3, r1
 800697c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006980:	3301      	adds	r3, #1
 8006982:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006986:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800698a:	e00f      	b.n	80069ac <HAL_I2C_Init+0x1dc>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	1e58      	subs	r0, r3, #1
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6859      	ldr	r1, [r3, #4]
 8006994:	460b      	mov	r3, r1
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	440b      	add	r3, r1
 800699a:	0099      	lsls	r1, r3, #2
 800699c:	440b      	add	r3, r1
 800699e:	fbb0 f3f3 	udiv	r3, r0, r3
 80069a2:	3301      	adds	r3, #1
 80069a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80069ac:	6879      	ldr	r1, [r7, #4]
 80069ae:	6809      	ldr	r1, [r1, #0]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	69da      	ldr	r2, [r3, #28]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	431a      	orrs	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	430a      	orrs	r2, r1
 80069ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80069da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	6911      	ldr	r1, [r2, #16]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	68d2      	ldr	r2, [r2, #12]
 80069e6:	4311      	orrs	r1, r2
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	6812      	ldr	r2, [r2, #0]
 80069ec:	430b      	orrs	r3, r1
 80069ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	695a      	ldr	r2, [r3, #20]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	699b      	ldr	r3, [r3, #24]
 8006a02:	431a      	orrs	r2, r3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	430a      	orrs	r2, r1
 8006a0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f042 0201 	orr.w	r2, r2, #1
 8006a1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2220      	movs	r2, #32
 8006a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	000186a0 	.word	0x000186a0
 8006a48:	001e847f 	.word	0x001e847f
 8006a4c:	003d08ff 	.word	0x003d08ff
 8006a50:	431bde83 	.word	0x431bde83
 8006a54:	10624dd3 	.word	0x10624dd3

08006a58 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b088      	sub	sp, #32
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d101      	bne.n	8006a6a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e128      	b.n	8006cbc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d109      	bne.n	8006a8a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a90      	ldr	r2, [pc, #576]	; (8006cc4 <HAL_I2S_Init+0x26c>)
 8006a82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f7fc fbd3 	bl	8003230 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2202      	movs	r2, #2
 8006a8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6812      	ldr	r2, [r2, #0]
 8006a9c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006aa0:	f023 030f 	bic.w	r3, r3, #15
 8006aa4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2202      	movs	r2, #2
 8006aac:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d060      	beq.n	8006b78 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d102      	bne.n	8006ac4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006abe:	2310      	movs	r3, #16
 8006ac0:	617b      	str	r3, [r7, #20]
 8006ac2:	e001      	b.n	8006ac8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006ac4:	2320      	movs	r3, #32
 8006ac6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	2b20      	cmp	r3, #32
 8006ace:	d802      	bhi.n	8006ad6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	005b      	lsls	r3, r3, #1
 8006ad4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006ad6:	2001      	movs	r0, #1
 8006ad8:	f001 f9e6 	bl	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006adc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	691b      	ldr	r3, [r3, #16]
 8006ae2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ae6:	d125      	bne.n	8006b34 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d010      	beq.n	8006b12 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	fbb2 f2f3 	udiv	r2, r2, r3
 8006afa:	4613      	mov	r3, r2
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	4413      	add	r3, r2
 8006b00:	005b      	lsls	r3, r3, #1
 8006b02:	461a      	mov	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	695b      	ldr	r3, [r3, #20]
 8006b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b0c:	3305      	adds	r3, #5
 8006b0e:	613b      	str	r3, [r7, #16]
 8006b10:	e01f      	b.n	8006b52 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	00db      	lsls	r3, r3, #3
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4413      	add	r3, r2
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	461a      	mov	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	695b      	ldr	r3, [r3, #20]
 8006b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b2e:	3305      	adds	r3, #5
 8006b30:	613b      	str	r3, [r7, #16]
 8006b32:	e00e      	b.n	8006b52 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	4413      	add	r3, r2
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	461a      	mov	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b4e:	3305      	adds	r3, #5
 8006b50:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	4a5c      	ldr	r2, [pc, #368]	; (8006cc8 <HAL_I2S_Init+0x270>)
 8006b56:	fba2 2303 	umull	r2, r3, r2, r3
 8006b5a:	08db      	lsrs	r3, r3, #3
 8006b5c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	085b      	lsrs	r3, r3, #1
 8006b6e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	021b      	lsls	r3, r3, #8
 8006b74:	61bb      	str	r3, [r7, #24]
 8006b76:	e003      	b.n	8006b80 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006b78:	2302      	movs	r3, #2
 8006b7a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d902      	bls.n	8006b8c <HAL_I2S_Init+0x134>
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	2bff      	cmp	r3, #255	; 0xff
 8006b8a:	d907      	bls.n	8006b9c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b90:	f043 0210 	orr.w	r2, r3, #16
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e08f      	b.n	8006cbc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	691a      	ldr	r2, [r3, #16]
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	ea42 0103 	orr.w	r1, r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	69fa      	ldr	r2, [r7, #28]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	69db      	ldr	r3, [r3, #28]
 8006bb6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006bba:	f023 030f 	bic.w	r3, r3, #15
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	6851      	ldr	r1, [r2, #4]
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	6892      	ldr	r2, [r2, #8]
 8006bc6:	4311      	orrs	r1, r2
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	68d2      	ldr	r2, [r2, #12]
 8006bcc:	4311      	orrs	r1, r2
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	6992      	ldr	r2, [r2, #24]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	431a      	orrs	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bde:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d161      	bne.n	8006cac <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a38      	ldr	r2, [pc, #224]	; (8006ccc <HAL_I2S_Init+0x274>)
 8006bec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a37      	ldr	r2, [pc, #220]	; (8006cd0 <HAL_I2S_Init+0x278>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d101      	bne.n	8006bfc <HAL_I2S_Init+0x1a4>
 8006bf8:	4b36      	ldr	r3, [pc, #216]	; (8006cd4 <HAL_I2S_Init+0x27c>)
 8006bfa:	e001      	b.n	8006c00 <HAL_I2S_Init+0x1a8>
 8006bfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c00:	69db      	ldr	r3, [r3, #28]
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	6812      	ldr	r2, [r2, #0]
 8006c06:	4932      	ldr	r1, [pc, #200]	; (8006cd0 <HAL_I2S_Init+0x278>)
 8006c08:	428a      	cmp	r2, r1
 8006c0a:	d101      	bne.n	8006c10 <HAL_I2S_Init+0x1b8>
 8006c0c:	4a31      	ldr	r2, [pc, #196]	; (8006cd4 <HAL_I2S_Init+0x27c>)
 8006c0e:	e001      	b.n	8006c14 <HAL_I2S_Init+0x1bc>
 8006c10:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006c14:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006c18:	f023 030f 	bic.w	r3, r3, #15
 8006c1c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a2b      	ldr	r2, [pc, #172]	; (8006cd0 <HAL_I2S_Init+0x278>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d101      	bne.n	8006c2c <HAL_I2S_Init+0x1d4>
 8006c28:	4b2a      	ldr	r3, [pc, #168]	; (8006cd4 <HAL_I2S_Init+0x27c>)
 8006c2a:	e001      	b.n	8006c30 <HAL_I2S_Init+0x1d8>
 8006c2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c30:	2202      	movs	r2, #2
 8006c32:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a25      	ldr	r2, [pc, #148]	; (8006cd0 <HAL_I2S_Init+0x278>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d101      	bne.n	8006c42 <HAL_I2S_Init+0x1ea>
 8006c3e:	4b25      	ldr	r3, [pc, #148]	; (8006cd4 <HAL_I2S_Init+0x27c>)
 8006c40:	e001      	b.n	8006c46 <HAL_I2S_Init+0x1ee>
 8006c42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c46:	69db      	ldr	r3, [r3, #28]
 8006c48:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c52:	d003      	beq.n	8006c5c <HAL_I2S_Init+0x204>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d103      	bne.n	8006c64 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006c5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c60:	613b      	str	r3, [r7, #16]
 8006c62:	e001      	b.n	8006c68 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006c64:	2300      	movs	r3, #0
 8006c66:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006c72:	4313      	orrs	r3, r2
 8006c74:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006c86:	4313      	orrs	r3, r2
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	897b      	ldrh	r3, [r7, #10]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006c94:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a0d      	ldr	r2, [pc, #52]	; (8006cd0 <HAL_I2S_Init+0x278>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d101      	bne.n	8006ca4 <HAL_I2S_Init+0x24c>
 8006ca0:	4b0c      	ldr	r3, [pc, #48]	; (8006cd4 <HAL_I2S_Init+0x27c>)
 8006ca2:	e001      	b.n	8006ca8 <HAL_I2S_Init+0x250>
 8006ca4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ca8:	897a      	ldrh	r2, [r7, #10]
 8006caa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3720      	adds	r7, #32
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	08006dcf 	.word	0x08006dcf
 8006cc8:	cccccccd 	.word	0xcccccccd
 8006ccc:	08006ee5 	.word	0x08006ee5
 8006cd0:	40003800 	.word	0x40003800
 8006cd4:	40003400 	.word	0x40003400

08006cd8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d20:	881a      	ldrh	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2c:	1c9a      	adds	r2, r3, #2
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d10e      	bne.n	8006d68 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006d58:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7ff ffb8 	bl	8006cd8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006d68:	bf00      	nop
 8006d6a:	3708      	adds	r7, #8
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	68da      	ldr	r2, [r3, #12]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d82:	b292      	uxth	r2, r2
 8006d84:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d8a:	1c9a      	adds	r2, r3, #2
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	3b01      	subs	r3, #1
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d10e      	bne.n	8006dc6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006db6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f7ff ff93 	bl	8006cec <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006dc6:	bf00      	nop
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b086      	sub	sp, #24
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b04      	cmp	r3, #4
 8006de8:	d13a      	bne.n	8006e60 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f003 0301 	and.w	r3, r3, #1
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d109      	bne.n	8006e08 <I2S_IRQHandler+0x3a>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dfe:	2b40      	cmp	r3, #64	; 0x40
 8006e00:	d102      	bne.n	8006e08 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f7ff ffb4 	bl	8006d70 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e0e:	2b40      	cmp	r3, #64	; 0x40
 8006e10:	d126      	bne.n	8006e60 <I2S_IRQHandler+0x92>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	f003 0320 	and.w	r3, r3, #32
 8006e1c:	2b20      	cmp	r3, #32
 8006e1e:	d11f      	bne.n	8006e60 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006e2e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006e30:	2300      	movs	r3, #0
 8006e32:	613b      	str	r3, [r7, #16]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	68db      	ldr	r3, [r3, #12]
 8006e3a:	613b      	str	r3, [r7, #16]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	613b      	str	r3, [r7, #16]
 8006e44:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e52:	f043 0202 	orr.w	r2, r3, #2
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7ff ff50 	bl	8006d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	2b03      	cmp	r3, #3
 8006e6a:	d136      	bne.n	8006eda <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d109      	bne.n	8006e8a <I2S_IRQHandler+0xbc>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e80:	2b80      	cmp	r3, #128	; 0x80
 8006e82:	d102      	bne.n	8006e8a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7ff ff45 	bl	8006d14 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	f003 0308 	and.w	r3, r3, #8
 8006e90:	2b08      	cmp	r3, #8
 8006e92:	d122      	bne.n	8006eda <I2S_IRQHandler+0x10c>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f003 0320 	and.w	r3, r3, #32
 8006e9e:	2b20      	cmp	r3, #32
 8006ea0:	d11b      	bne.n	8006eda <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	685a      	ldr	r2, [r3, #4]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006eb0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	60fb      	str	r3, [r7, #12]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	60fb      	str	r3, [r7, #12]
 8006ebe:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ecc:	f043 0204 	orr.w	r2, r3, #4
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f7ff ff13 	bl	8006d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006eda:	bf00      	nop
 8006edc:	3718      	adds	r7, #24
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b088      	sub	sp, #32
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4aa2      	ldr	r2, [pc, #648]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d101      	bne.n	8006f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006efe:	4ba2      	ldr	r3, [pc, #648]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006f00:	e001      	b.n	8006f06 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006f02:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a9b      	ldr	r2, [pc, #620]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d101      	bne.n	8006f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006f1c:	4b9a      	ldr	r3, [pc, #616]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006f1e:	e001      	b.n	8006f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006f20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f30:	d004      	beq.n	8006f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f040 8099 	bne.w	800706e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d107      	bne.n	8006f56 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d002      	beq.n	8006f56 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f925 	bl	80071a0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	f003 0301 	and.w	r3, r3, #1
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d107      	bne.n	8006f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d002      	beq.n	8006f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 f9c8 	bl	8007300 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f76:	2b40      	cmp	r3, #64	; 0x40
 8006f78:	d13a      	bne.n	8006ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	f003 0320 	and.w	r3, r3, #32
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d035      	beq.n	8006ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a7e      	ldr	r2, [pc, #504]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d101      	bne.n	8006f92 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006f8e:	4b7e      	ldr	r3, [pc, #504]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006f90:	e001      	b.n	8006f96 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006f92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4979      	ldr	r1, [pc, #484]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006f9e:	428b      	cmp	r3, r1
 8006fa0:	d101      	bne.n	8006fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006fa2:	4b79      	ldr	r3, [pc, #484]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006fa4:	e001      	b.n	8006faa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006fa6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006faa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006fae:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006fbe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	60fb      	str	r3, [r7, #12]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	60fb      	str	r3, [r7, #12]
 8006fd4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe2:	f043 0202 	orr.w	r2, r3, #2
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7ff fe88 	bl	8006d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	f003 0308 	and.w	r3, r3, #8
 8006ff6:	2b08      	cmp	r3, #8
 8006ff8:	f040 80be 	bne.w	8007178 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	f003 0320 	and.w	r3, r3, #32
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 80b8 	beq.w	8007178 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007016:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a59      	ldr	r2, [pc, #356]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d101      	bne.n	8007026 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8007022:	4b59      	ldr	r3, [pc, #356]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007024:	e001      	b.n	800702a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007026:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800702a:	685a      	ldr	r2, [r3, #4]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4954      	ldr	r1, [pc, #336]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007032:	428b      	cmp	r3, r1
 8007034:	d101      	bne.n	800703a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007036:	4b54      	ldr	r3, [pc, #336]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007038:	e001      	b.n	800703e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800703a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800703e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007042:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007044:	2300      	movs	r3, #0
 8007046:	60bb      	str	r3, [r7, #8]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	60bb      	str	r3, [r7, #8]
 8007050:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800705e:	f043 0204 	orr.w	r2, r3, #4
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f7ff fe4a 	bl	8006d00 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800706c:	e084      	b.n	8007178 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	f003 0302 	and.w	r3, r3, #2
 8007074:	2b02      	cmp	r3, #2
 8007076:	d107      	bne.n	8007088 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800707e:	2b00      	cmp	r3, #0
 8007080:	d002      	beq.n	8007088 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 f8be 	bl	8007204 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b01      	cmp	r3, #1
 8007090:	d107      	bne.n	80070a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007098:	2b00      	cmp	r3, #0
 800709a:	d002      	beq.n	80070a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 f8fd 	bl	800729c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070a8:	2b40      	cmp	r3, #64	; 0x40
 80070aa:	d12f      	bne.n	800710c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	f003 0320 	and.w	r3, r3, #32
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d02a      	beq.n	800710c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	685a      	ldr	r2, [r3, #4]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80070c4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a2e      	ldr	r2, [pc, #184]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d101      	bne.n	80070d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80070d0:	4b2d      	ldr	r3, [pc, #180]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80070d2:	e001      	b.n	80070d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80070d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80070d8:	685a      	ldr	r2, [r3, #4]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4929      	ldr	r1, [pc, #164]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80070e0:	428b      	cmp	r3, r1
 80070e2:	d101      	bne.n	80070e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80070e4:	4b28      	ldr	r3, [pc, #160]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80070e6:	e001      	b.n	80070ec <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80070e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80070ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80070f0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070fe:	f043 0202 	orr.w	r2, r3, #2
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f7ff fdfa 	bl	8006d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	f003 0308 	and.w	r3, r3, #8
 8007112:	2b08      	cmp	r3, #8
 8007114:	d131      	bne.n	800717a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	f003 0320 	and.w	r3, r3, #32
 800711c:	2b00      	cmp	r3, #0
 800711e:	d02c      	beq.n	800717a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a17      	ldr	r2, [pc, #92]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d101      	bne.n	800712e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800712a:	4b17      	ldr	r3, [pc, #92]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800712c:	e001      	b.n	8007132 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800712e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4912      	ldr	r1, [pc, #72]	; (8007184 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800713a:	428b      	cmp	r3, r1
 800713c:	d101      	bne.n	8007142 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800713e:	4b12      	ldr	r3, [pc, #72]	; (8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007140:	e001      	b.n	8007146 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8007142:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007146:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800714a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685a      	ldr	r2, [r3, #4]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800715a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007168:	f043 0204 	orr.w	r2, r3, #4
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f7ff fdc5 	bl	8006d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007176:	e000      	b.n	800717a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007178:	bf00      	nop
}
 800717a:	bf00      	nop
 800717c:	3720      	adds	r7, #32
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	40003800 	.word	0x40003800
 8007188:	40003400 	.word	0x40003400

0800718c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ac:	1c99      	adds	r1, r3, #2
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	6251      	str	r1, [r2, #36]	; 0x24
 80071b2:	881a      	ldrh	r2, [r3, #0]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071be:	b29b      	uxth	r3, r3
 80071c0:	3b01      	subs	r3, #1
 80071c2:	b29a      	uxth	r2, r3
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d113      	bne.n	80071fa <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	685a      	ldr	r2, [r3, #4]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80071e0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d106      	bne.n	80071fa <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f7ff ffc9 	bl	800718c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80071fa:	bf00      	nop
 80071fc:	3708      	adds	r7, #8
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
	...

08007204 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007210:	1c99      	adds	r1, r3, #2
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	6251      	str	r1, [r2, #36]	; 0x24
 8007216:	8819      	ldrh	r1, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a1d      	ldr	r2, [pc, #116]	; (8007294 <I2SEx_TxISR_I2SExt+0x90>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d101      	bne.n	8007226 <I2SEx_TxISR_I2SExt+0x22>
 8007222:	4b1d      	ldr	r3, [pc, #116]	; (8007298 <I2SEx_TxISR_I2SExt+0x94>)
 8007224:	e001      	b.n	800722a <I2SEx_TxISR_I2SExt+0x26>
 8007226:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800722a:	460a      	mov	r2, r1
 800722c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007232:	b29b      	uxth	r3, r3
 8007234:	3b01      	subs	r3, #1
 8007236:	b29a      	uxth	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007240:	b29b      	uxth	r3, r3
 8007242:	2b00      	cmp	r3, #0
 8007244:	d121      	bne.n	800728a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a12      	ldr	r2, [pc, #72]	; (8007294 <I2SEx_TxISR_I2SExt+0x90>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d101      	bne.n	8007254 <I2SEx_TxISR_I2SExt+0x50>
 8007250:	4b11      	ldr	r3, [pc, #68]	; (8007298 <I2SEx_TxISR_I2SExt+0x94>)
 8007252:	e001      	b.n	8007258 <I2SEx_TxISR_I2SExt+0x54>
 8007254:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	490d      	ldr	r1, [pc, #52]	; (8007294 <I2SEx_TxISR_I2SExt+0x90>)
 8007260:	428b      	cmp	r3, r1
 8007262:	d101      	bne.n	8007268 <I2SEx_TxISR_I2SExt+0x64>
 8007264:	4b0c      	ldr	r3, [pc, #48]	; (8007298 <I2SEx_TxISR_I2SExt+0x94>)
 8007266:	e001      	b.n	800726c <I2SEx_TxISR_I2SExt+0x68>
 8007268:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800726c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007270:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007276:	b29b      	uxth	r3, r3
 8007278:	2b00      	cmp	r3, #0
 800727a:	d106      	bne.n	800728a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f7ff ff81 	bl	800718c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800728a:	bf00      	nop
 800728c:	3708      	adds	r7, #8
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	40003800 	.word	0x40003800
 8007298:	40003400 	.word	0x40003400

0800729c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b082      	sub	sp, #8
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	68d8      	ldr	r0, [r3, #12]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ae:	1c99      	adds	r1, r3, #2
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80072b4:	b282      	uxth	r2, r0
 80072b6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80072bc:	b29b      	uxth	r3, r3
 80072be:	3b01      	subs	r3, #1
 80072c0:	b29a      	uxth	r2, r3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d113      	bne.n	80072f8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	685a      	ldr	r2, [r3, #4]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80072de:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d106      	bne.n	80072f8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7ff ff4a 	bl	800718c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80072f8:	bf00      	nop
 80072fa:	3708      	adds	r7, #8
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a20      	ldr	r2, [pc, #128]	; (8007390 <I2SEx_RxISR_I2SExt+0x90>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d101      	bne.n	8007316 <I2SEx_RxISR_I2SExt+0x16>
 8007312:	4b20      	ldr	r3, [pc, #128]	; (8007394 <I2SEx_RxISR_I2SExt+0x94>)
 8007314:	e001      	b.n	800731a <I2SEx_RxISR_I2SExt+0x1a>
 8007316:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800731a:	68d8      	ldr	r0, [r3, #12]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007320:	1c99      	adds	r1, r3, #2
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007326:	b282      	uxth	r2, r0
 8007328:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800732e:	b29b      	uxth	r3, r3
 8007330:	3b01      	subs	r3, #1
 8007332:	b29a      	uxth	r2, r3
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800733c:	b29b      	uxth	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d121      	bne.n	8007386 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a12      	ldr	r2, [pc, #72]	; (8007390 <I2SEx_RxISR_I2SExt+0x90>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d101      	bne.n	8007350 <I2SEx_RxISR_I2SExt+0x50>
 800734c:	4b11      	ldr	r3, [pc, #68]	; (8007394 <I2SEx_RxISR_I2SExt+0x94>)
 800734e:	e001      	b.n	8007354 <I2SEx_RxISR_I2SExt+0x54>
 8007350:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	490d      	ldr	r1, [pc, #52]	; (8007390 <I2SEx_RxISR_I2SExt+0x90>)
 800735c:	428b      	cmp	r3, r1
 800735e:	d101      	bne.n	8007364 <I2SEx_RxISR_I2SExt+0x64>
 8007360:	4b0c      	ldr	r3, [pc, #48]	; (8007394 <I2SEx_RxISR_I2SExt+0x94>)
 8007362:	e001      	b.n	8007368 <I2SEx_RxISR_I2SExt+0x68>
 8007364:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007368:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800736c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007372:	b29b      	uxth	r3, r3
 8007374:	2b00      	cmp	r3, #0
 8007376:	d106      	bne.n	8007386 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7ff ff03 	bl	800718c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007386:	bf00      	nop
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	40003800 	.word	0x40003800
 8007394:	40003400 	.word	0x40003400

08007398 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e264      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d075      	beq.n	80074a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80073b6:	4ba3      	ldr	r3, [pc, #652]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	f003 030c 	and.w	r3, r3, #12
 80073be:	2b04      	cmp	r3, #4
 80073c0:	d00c      	beq.n	80073dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073c2:	4ba0      	ldr	r3, [pc, #640]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80073ca:	2b08      	cmp	r3, #8
 80073cc:	d112      	bne.n	80073f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073ce:	4b9d      	ldr	r3, [pc, #628]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073da:	d10b      	bne.n	80073f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073dc:	4b99      	ldr	r3, [pc, #612]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d05b      	beq.n	80074a0 <HAL_RCC_OscConfig+0x108>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d157      	bne.n	80074a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e23f      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073fc:	d106      	bne.n	800740c <HAL_RCC_OscConfig+0x74>
 80073fe:	4b91      	ldr	r3, [pc, #580]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a90      	ldr	r2, [pc, #576]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007408:	6013      	str	r3, [r2, #0]
 800740a:	e01d      	b.n	8007448 <HAL_RCC_OscConfig+0xb0>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007414:	d10c      	bne.n	8007430 <HAL_RCC_OscConfig+0x98>
 8007416:	4b8b      	ldr	r3, [pc, #556]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a8a      	ldr	r2, [pc, #552]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 800741c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007420:	6013      	str	r3, [r2, #0]
 8007422:	4b88      	ldr	r3, [pc, #544]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a87      	ldr	r2, [pc, #540]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007428:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800742c:	6013      	str	r3, [r2, #0]
 800742e:	e00b      	b.n	8007448 <HAL_RCC_OscConfig+0xb0>
 8007430:	4b84      	ldr	r3, [pc, #528]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a83      	ldr	r2, [pc, #524]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800743a:	6013      	str	r3, [r2, #0]
 800743c:	4b81      	ldr	r3, [pc, #516]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a80      	ldr	r2, [pc, #512]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d013      	beq.n	8007478 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007450:	f7fc fb92 	bl	8003b78 <HAL_GetTick>
 8007454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007456:	e008      	b.n	800746a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007458:	f7fc fb8e 	bl	8003b78 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b64      	cmp	r3, #100	; 0x64
 8007464:	d901      	bls.n	800746a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e204      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800746a:	4b76      	ldr	r3, [pc, #472]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007472:	2b00      	cmp	r3, #0
 8007474:	d0f0      	beq.n	8007458 <HAL_RCC_OscConfig+0xc0>
 8007476:	e014      	b.n	80074a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007478:	f7fc fb7e 	bl	8003b78 <HAL_GetTick>
 800747c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800747e:	e008      	b.n	8007492 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007480:	f7fc fb7a 	bl	8003b78 <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	2b64      	cmp	r3, #100	; 0x64
 800748c:	d901      	bls.n	8007492 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e1f0      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007492:	4b6c      	ldr	r3, [pc, #432]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f0      	bne.n	8007480 <HAL_RCC_OscConfig+0xe8>
 800749e:	e000      	b.n	80074a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d063      	beq.n	8007576 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80074ae:	4b65      	ldr	r3, [pc, #404]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	f003 030c 	and.w	r3, r3, #12
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00b      	beq.n	80074d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074ba:	4b62      	ldr	r3, [pc, #392]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80074c2:	2b08      	cmp	r3, #8
 80074c4:	d11c      	bne.n	8007500 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074c6:	4b5f      	ldr	r3, [pc, #380]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d116      	bne.n	8007500 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074d2:	4b5c      	ldr	r3, [pc, #368]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d005      	beq.n	80074ea <HAL_RCC_OscConfig+0x152>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d001      	beq.n	80074ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e1c4      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074ea:	4b56      	ldr	r3, [pc, #344]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	00db      	lsls	r3, r3, #3
 80074f8:	4952      	ldr	r1, [pc, #328]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074fe:	e03a      	b.n	8007576 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d020      	beq.n	800754a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007508:	4b4f      	ldr	r3, [pc, #316]	; (8007648 <HAL_RCC_OscConfig+0x2b0>)
 800750a:	2201      	movs	r2, #1
 800750c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800750e:	f7fc fb33 	bl	8003b78 <HAL_GetTick>
 8007512:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007514:	e008      	b.n	8007528 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007516:	f7fc fb2f 	bl	8003b78 <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	2b02      	cmp	r3, #2
 8007522:	d901      	bls.n	8007528 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e1a5      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007528:	4b46      	ldr	r3, [pc, #280]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 0302 	and.w	r3, r3, #2
 8007530:	2b00      	cmp	r3, #0
 8007532:	d0f0      	beq.n	8007516 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007534:	4b43      	ldr	r3, [pc, #268]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	4940      	ldr	r1, [pc, #256]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007544:	4313      	orrs	r3, r2
 8007546:	600b      	str	r3, [r1, #0]
 8007548:	e015      	b.n	8007576 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800754a:	4b3f      	ldr	r3, [pc, #252]	; (8007648 <HAL_RCC_OscConfig+0x2b0>)
 800754c:	2200      	movs	r2, #0
 800754e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007550:	f7fc fb12 	bl	8003b78 <HAL_GetTick>
 8007554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007558:	f7fc fb0e 	bl	8003b78 <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b02      	cmp	r3, #2
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e184      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800756a:	4b36      	ldr	r3, [pc, #216]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0302 	and.w	r3, r3, #2
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1f0      	bne.n	8007558 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0308 	and.w	r3, r3, #8
 800757e:	2b00      	cmp	r3, #0
 8007580:	d030      	beq.n	80075e4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d016      	beq.n	80075b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800758a:	4b30      	ldr	r3, [pc, #192]	; (800764c <HAL_RCC_OscConfig+0x2b4>)
 800758c:	2201      	movs	r2, #1
 800758e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007590:	f7fc faf2 	bl	8003b78 <HAL_GetTick>
 8007594:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007596:	e008      	b.n	80075aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007598:	f7fc faee 	bl	8003b78 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e164      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075aa:	4b26      	ldr	r3, [pc, #152]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80075ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ae:	f003 0302 	and.w	r3, r3, #2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d0f0      	beq.n	8007598 <HAL_RCC_OscConfig+0x200>
 80075b6:	e015      	b.n	80075e4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075b8:	4b24      	ldr	r3, [pc, #144]	; (800764c <HAL_RCC_OscConfig+0x2b4>)
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075be:	f7fc fadb 	bl	8003b78 <HAL_GetTick>
 80075c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075c4:	e008      	b.n	80075d8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075c6:	f7fc fad7 	bl	8003b78 <HAL_GetTick>
 80075ca:	4602      	mov	r2, r0
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d901      	bls.n	80075d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e14d      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075d8:	4b1a      	ldr	r3, [pc, #104]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80075da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1f0      	bne.n	80075c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 0304 	and.w	r3, r3, #4
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f000 80a0 	beq.w	8007732 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075f2:	2300      	movs	r3, #0
 80075f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075f6:	4b13      	ldr	r3, [pc, #76]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 80075f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d10f      	bne.n	8007622 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007602:	2300      	movs	r3, #0
 8007604:	60bb      	str	r3, [r7, #8]
 8007606:	4b0f      	ldr	r3, [pc, #60]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760a:	4a0e      	ldr	r2, [pc, #56]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 800760c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007610:	6413      	str	r3, [r2, #64]	; 0x40
 8007612:	4b0c      	ldr	r3, [pc, #48]	; (8007644 <HAL_RCC_OscConfig+0x2ac>)
 8007614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800761a:	60bb      	str	r3, [r7, #8]
 800761c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800761e:	2301      	movs	r3, #1
 8007620:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007622:	4b0b      	ldr	r3, [pc, #44]	; (8007650 <HAL_RCC_OscConfig+0x2b8>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800762a:	2b00      	cmp	r3, #0
 800762c:	d121      	bne.n	8007672 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800762e:	4b08      	ldr	r3, [pc, #32]	; (8007650 <HAL_RCC_OscConfig+0x2b8>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a07      	ldr	r2, [pc, #28]	; (8007650 <HAL_RCC_OscConfig+0x2b8>)
 8007634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007638:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800763a:	f7fc fa9d 	bl	8003b78 <HAL_GetTick>
 800763e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007640:	e011      	b.n	8007666 <HAL_RCC_OscConfig+0x2ce>
 8007642:	bf00      	nop
 8007644:	40023800 	.word	0x40023800
 8007648:	42470000 	.word	0x42470000
 800764c:	42470e80 	.word	0x42470e80
 8007650:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007654:	f7fc fa90 	bl	8003b78 <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	2b02      	cmp	r3, #2
 8007660:	d901      	bls.n	8007666 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e106      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007666:	4b85      	ldr	r3, [pc, #532]	; (800787c <HAL_RCC_OscConfig+0x4e4>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800766e:	2b00      	cmp	r3, #0
 8007670:	d0f0      	beq.n	8007654 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	2b01      	cmp	r3, #1
 8007678:	d106      	bne.n	8007688 <HAL_RCC_OscConfig+0x2f0>
 800767a:	4b81      	ldr	r3, [pc, #516]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 800767c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767e:	4a80      	ldr	r2, [pc, #512]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 8007680:	f043 0301 	orr.w	r3, r3, #1
 8007684:	6713      	str	r3, [r2, #112]	; 0x70
 8007686:	e01c      	b.n	80076c2 <HAL_RCC_OscConfig+0x32a>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	2b05      	cmp	r3, #5
 800768e:	d10c      	bne.n	80076aa <HAL_RCC_OscConfig+0x312>
 8007690:	4b7b      	ldr	r3, [pc, #492]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 8007692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007694:	4a7a      	ldr	r2, [pc, #488]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 8007696:	f043 0304 	orr.w	r3, r3, #4
 800769a:	6713      	str	r3, [r2, #112]	; 0x70
 800769c:	4b78      	ldr	r3, [pc, #480]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 800769e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076a0:	4a77      	ldr	r2, [pc, #476]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80076a2:	f043 0301 	orr.w	r3, r3, #1
 80076a6:	6713      	str	r3, [r2, #112]	; 0x70
 80076a8:	e00b      	b.n	80076c2 <HAL_RCC_OscConfig+0x32a>
 80076aa:	4b75      	ldr	r3, [pc, #468]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80076ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ae:	4a74      	ldr	r2, [pc, #464]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80076b0:	f023 0301 	bic.w	r3, r3, #1
 80076b4:	6713      	str	r3, [r2, #112]	; 0x70
 80076b6:	4b72      	ldr	r3, [pc, #456]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80076b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ba:	4a71      	ldr	r2, [pc, #452]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80076bc:	f023 0304 	bic.w	r3, r3, #4
 80076c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d015      	beq.n	80076f6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076ca:	f7fc fa55 	bl	8003b78 <HAL_GetTick>
 80076ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076d0:	e00a      	b.n	80076e8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076d2:	f7fc fa51 	bl	8003b78 <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d901      	bls.n	80076e8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80076e4:	2303      	movs	r3, #3
 80076e6:	e0c5      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076e8:	4b65      	ldr	r3, [pc, #404]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80076ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d0ee      	beq.n	80076d2 <HAL_RCC_OscConfig+0x33a>
 80076f4:	e014      	b.n	8007720 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076f6:	f7fc fa3f 	bl	8003b78 <HAL_GetTick>
 80076fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076fc:	e00a      	b.n	8007714 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076fe:	f7fc fa3b 	bl	8003b78 <HAL_GetTick>
 8007702:	4602      	mov	r2, r0
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	1ad3      	subs	r3, r2, r3
 8007708:	f241 3288 	movw	r2, #5000	; 0x1388
 800770c:	4293      	cmp	r3, r2
 800770e:	d901      	bls.n	8007714 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	e0af      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007714:	4b5a      	ldr	r3, [pc, #360]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 8007716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1ee      	bne.n	80076fe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007720:	7dfb      	ldrb	r3, [r7, #23]
 8007722:	2b01      	cmp	r3, #1
 8007724:	d105      	bne.n	8007732 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007726:	4b56      	ldr	r3, [pc, #344]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 8007728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800772a:	4a55      	ldr	r2, [pc, #340]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 800772c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007730:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	699b      	ldr	r3, [r3, #24]
 8007736:	2b00      	cmp	r3, #0
 8007738:	f000 809b 	beq.w	8007872 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800773c:	4b50      	ldr	r3, [pc, #320]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f003 030c 	and.w	r3, r3, #12
 8007744:	2b08      	cmp	r3, #8
 8007746:	d05c      	beq.n	8007802 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	2b02      	cmp	r3, #2
 800774e:	d141      	bne.n	80077d4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007750:	4b4c      	ldr	r3, [pc, #304]	; (8007884 <HAL_RCC_OscConfig+0x4ec>)
 8007752:	2200      	movs	r2, #0
 8007754:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007756:	f7fc fa0f 	bl	8003b78 <HAL_GetTick>
 800775a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800775c:	e008      	b.n	8007770 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800775e:	f7fc fa0b 	bl	8003b78 <HAL_GetTick>
 8007762:	4602      	mov	r2, r0
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	1ad3      	subs	r3, r2, r3
 8007768:	2b02      	cmp	r3, #2
 800776a:	d901      	bls.n	8007770 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800776c:	2303      	movs	r3, #3
 800776e:	e081      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007770:	4b43      	ldr	r3, [pc, #268]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1f0      	bne.n	800775e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	69da      	ldr	r2, [r3, #28]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6a1b      	ldr	r3, [r3, #32]
 8007784:	431a      	orrs	r2, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778a:	019b      	lsls	r3, r3, #6
 800778c:	431a      	orrs	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007792:	085b      	lsrs	r3, r3, #1
 8007794:	3b01      	subs	r3, #1
 8007796:	041b      	lsls	r3, r3, #16
 8007798:	431a      	orrs	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779e:	061b      	lsls	r3, r3, #24
 80077a0:	4937      	ldr	r1, [pc, #220]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80077a2:	4313      	orrs	r3, r2
 80077a4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80077a6:	4b37      	ldr	r3, [pc, #220]	; (8007884 <HAL_RCC_OscConfig+0x4ec>)
 80077a8:	2201      	movs	r2, #1
 80077aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077ac:	f7fc f9e4 	bl	8003b78 <HAL_GetTick>
 80077b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077b2:	e008      	b.n	80077c6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077b4:	f7fc f9e0 	bl	8003b78 <HAL_GetTick>
 80077b8:	4602      	mov	r2, r0
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	2b02      	cmp	r3, #2
 80077c0:	d901      	bls.n	80077c6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80077c2:	2303      	movs	r3, #3
 80077c4:	e056      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077c6:	4b2e      	ldr	r3, [pc, #184]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d0f0      	beq.n	80077b4 <HAL_RCC_OscConfig+0x41c>
 80077d2:	e04e      	b.n	8007872 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077d4:	4b2b      	ldr	r3, [pc, #172]	; (8007884 <HAL_RCC_OscConfig+0x4ec>)
 80077d6:	2200      	movs	r2, #0
 80077d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077da:	f7fc f9cd 	bl	8003b78 <HAL_GetTick>
 80077de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077e0:	e008      	b.n	80077f4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077e2:	f7fc f9c9 	bl	8003b78 <HAL_GetTick>
 80077e6:	4602      	mov	r2, r0
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	1ad3      	subs	r3, r2, r3
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	d901      	bls.n	80077f4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e03f      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077f4:	4b22      	ldr	r3, [pc, #136]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1f0      	bne.n	80077e2 <HAL_RCC_OscConfig+0x44a>
 8007800:	e037      	b.n	8007872 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	2b01      	cmp	r3, #1
 8007808:	d101      	bne.n	800780e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e032      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800780e:	4b1c      	ldr	r3, [pc, #112]	; (8007880 <HAL_RCC_OscConfig+0x4e8>)
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	699b      	ldr	r3, [r3, #24]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d028      	beq.n	800786e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007826:	429a      	cmp	r2, r3
 8007828:	d121      	bne.n	800786e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007834:	429a      	cmp	r2, r3
 8007836:	d11a      	bne.n	800786e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800783e:	4013      	ands	r3, r2
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007844:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007846:	4293      	cmp	r3, r2
 8007848:	d111      	bne.n	800786e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007854:	085b      	lsrs	r3, r3, #1
 8007856:	3b01      	subs	r3, #1
 8007858:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800785a:	429a      	cmp	r2, r3
 800785c:	d107      	bne.n	800786e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007868:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800786a:	429a      	cmp	r2, r3
 800786c:	d001      	beq.n	8007872 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e000      	b.n	8007874 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007872:	2300      	movs	r3, #0
}
 8007874:	4618      	mov	r0, r3
 8007876:	3718      	adds	r7, #24
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	40007000 	.word	0x40007000
 8007880:	40023800 	.word	0x40023800
 8007884:	42470060 	.word	0x42470060

08007888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e0cc      	b.n	8007a36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800789c:	4b68      	ldr	r3, [pc, #416]	; (8007a40 <HAL_RCC_ClockConfig+0x1b8>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 0307 	and.w	r3, r3, #7
 80078a4:	683a      	ldr	r2, [r7, #0]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d90c      	bls.n	80078c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078aa:	4b65      	ldr	r3, [pc, #404]	; (8007a40 <HAL_RCC_ClockConfig+0x1b8>)
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	b2d2      	uxtb	r2, r2
 80078b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078b2:	4b63      	ldr	r3, [pc, #396]	; (8007a40 <HAL_RCC_ClockConfig+0x1b8>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 0307 	and.w	r3, r3, #7
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	429a      	cmp	r2, r3
 80078be:	d001      	beq.n	80078c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e0b8      	b.n	8007a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 0302 	and.w	r3, r3, #2
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d020      	beq.n	8007912 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0304 	and.w	r3, r3, #4
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d005      	beq.n	80078e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078dc:	4b59      	ldr	r3, [pc, #356]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	4a58      	ldr	r2, [pc, #352]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 80078e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80078e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0308 	and.w	r3, r3, #8
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d005      	beq.n	8007900 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078f4:	4b53      	ldr	r3, [pc, #332]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	4a52      	ldr	r2, [pc, #328]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 80078fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80078fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007900:	4b50      	ldr	r3, [pc, #320]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	494d      	ldr	r1, [pc, #308]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 800790e:	4313      	orrs	r3, r2
 8007910:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b00      	cmp	r3, #0
 800791c:	d044      	beq.n	80079a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d107      	bne.n	8007936 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007926:	4b47      	ldr	r3, [pc, #284]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d119      	bne.n	8007966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e07f      	b.n	8007a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	2b02      	cmp	r3, #2
 800793c:	d003      	beq.n	8007946 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007942:	2b03      	cmp	r3, #3
 8007944:	d107      	bne.n	8007956 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007946:	4b3f      	ldr	r3, [pc, #252]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d109      	bne.n	8007966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e06f      	b.n	8007a36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007956:	4b3b      	ldr	r3, [pc, #236]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d101      	bne.n	8007966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e067      	b.n	8007a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007966:	4b37      	ldr	r3, [pc, #220]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f023 0203 	bic.w	r2, r3, #3
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	4934      	ldr	r1, [pc, #208]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007974:	4313      	orrs	r3, r2
 8007976:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007978:	f7fc f8fe 	bl	8003b78 <HAL_GetTick>
 800797c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800797e:	e00a      	b.n	8007996 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007980:	f7fc f8fa 	bl	8003b78 <HAL_GetTick>
 8007984:	4602      	mov	r2, r0
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	f241 3288 	movw	r2, #5000	; 0x1388
 800798e:	4293      	cmp	r3, r2
 8007990:	d901      	bls.n	8007996 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007992:	2303      	movs	r3, #3
 8007994:	e04f      	b.n	8007a36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007996:	4b2b      	ldr	r3, [pc, #172]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f003 020c 	and.w	r2, r3, #12
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d1eb      	bne.n	8007980 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80079a8:	4b25      	ldr	r3, [pc, #148]	; (8007a40 <HAL_RCC_ClockConfig+0x1b8>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0307 	and.w	r3, r3, #7
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d20c      	bcs.n	80079d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079b6:	4b22      	ldr	r3, [pc, #136]	; (8007a40 <HAL_RCC_ClockConfig+0x1b8>)
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	b2d2      	uxtb	r2, r2
 80079bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079be:	4b20      	ldr	r3, [pc, #128]	; (8007a40 <HAL_RCC_ClockConfig+0x1b8>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 0307 	and.w	r3, r3, #7
 80079c6:	683a      	ldr	r2, [r7, #0]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d001      	beq.n	80079d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e032      	b.n	8007a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0304 	and.w	r3, r3, #4
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d008      	beq.n	80079ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079dc:	4b19      	ldr	r3, [pc, #100]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	4916      	ldr	r1, [pc, #88]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 80079ea:	4313      	orrs	r3, r2
 80079ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0308 	and.w	r3, r3, #8
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d009      	beq.n	8007a0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079fa:	4b12      	ldr	r3, [pc, #72]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	00db      	lsls	r3, r3, #3
 8007a08:	490e      	ldr	r1, [pc, #56]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007a0e:	f000 f821 	bl	8007a54 <HAL_RCC_GetSysClockFreq>
 8007a12:	4602      	mov	r2, r0
 8007a14:	4b0b      	ldr	r3, [pc, #44]	; (8007a44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	091b      	lsrs	r3, r3, #4
 8007a1a:	f003 030f 	and.w	r3, r3, #15
 8007a1e:	490a      	ldr	r1, [pc, #40]	; (8007a48 <HAL_RCC_ClockConfig+0x1c0>)
 8007a20:	5ccb      	ldrb	r3, [r1, r3]
 8007a22:	fa22 f303 	lsr.w	r3, r2, r3
 8007a26:	4a09      	ldr	r2, [pc, #36]	; (8007a4c <HAL_RCC_ClockConfig+0x1c4>)
 8007a28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007a2a:	4b09      	ldr	r3, [pc, #36]	; (8007a50 <HAL_RCC_ClockConfig+0x1c8>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f7fb fea2 	bl	8003778 <HAL_InitTick>

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	40023c00 	.word	0x40023c00
 8007a44:	40023800 	.word	0x40023800
 8007a48:	0801ea70 	.word	0x0801ea70
 8007a4c:	20000008 	.word	0x20000008
 8007a50:	2000000c 	.word	0x2000000c

08007a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a54:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007a58:	b084      	sub	sp, #16
 8007a5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	607b      	str	r3, [r7, #4]
 8007a60:	2300      	movs	r3, #0
 8007a62:	60fb      	str	r3, [r7, #12]
 8007a64:	2300      	movs	r3, #0
 8007a66:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a6c:	4b67      	ldr	r3, [pc, #412]	; (8007c0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f003 030c 	and.w	r3, r3, #12
 8007a74:	2b08      	cmp	r3, #8
 8007a76:	d00d      	beq.n	8007a94 <HAL_RCC_GetSysClockFreq+0x40>
 8007a78:	2b08      	cmp	r3, #8
 8007a7a:	f200 80bd 	bhi.w	8007bf8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <HAL_RCC_GetSysClockFreq+0x34>
 8007a82:	2b04      	cmp	r3, #4
 8007a84:	d003      	beq.n	8007a8e <HAL_RCC_GetSysClockFreq+0x3a>
 8007a86:	e0b7      	b.n	8007bf8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a88:	4b61      	ldr	r3, [pc, #388]	; (8007c10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007a8a:	60bb      	str	r3, [r7, #8]
       break;
 8007a8c:	e0b7      	b.n	8007bfe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007a8e:	4b61      	ldr	r3, [pc, #388]	; (8007c14 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007a90:	60bb      	str	r3, [r7, #8]
      break;
 8007a92:	e0b4      	b.n	8007bfe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a94:	4b5d      	ldr	r3, [pc, #372]	; (8007c0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a9c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a9e:	4b5b      	ldr	r3, [pc, #364]	; (8007c0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d04d      	beq.n	8007b46 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007aaa:	4b58      	ldr	r3, [pc, #352]	; (8007c0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	099b      	lsrs	r3, r3, #6
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	f04f 0300 	mov.w	r3, #0
 8007ab6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007aba:	f04f 0100 	mov.w	r1, #0
 8007abe:	ea02 0800 	and.w	r8, r2, r0
 8007ac2:	ea03 0901 	and.w	r9, r3, r1
 8007ac6:	4640      	mov	r0, r8
 8007ac8:	4649      	mov	r1, r9
 8007aca:	f04f 0200 	mov.w	r2, #0
 8007ace:	f04f 0300 	mov.w	r3, #0
 8007ad2:	014b      	lsls	r3, r1, #5
 8007ad4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007ad8:	0142      	lsls	r2, r0, #5
 8007ada:	4610      	mov	r0, r2
 8007adc:	4619      	mov	r1, r3
 8007ade:	ebb0 0008 	subs.w	r0, r0, r8
 8007ae2:	eb61 0109 	sbc.w	r1, r1, r9
 8007ae6:	f04f 0200 	mov.w	r2, #0
 8007aea:	f04f 0300 	mov.w	r3, #0
 8007aee:	018b      	lsls	r3, r1, #6
 8007af0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007af4:	0182      	lsls	r2, r0, #6
 8007af6:	1a12      	subs	r2, r2, r0
 8007af8:	eb63 0301 	sbc.w	r3, r3, r1
 8007afc:	f04f 0000 	mov.w	r0, #0
 8007b00:	f04f 0100 	mov.w	r1, #0
 8007b04:	00d9      	lsls	r1, r3, #3
 8007b06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007b0a:	00d0      	lsls	r0, r2, #3
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	eb12 0208 	adds.w	r2, r2, r8
 8007b14:	eb43 0309 	adc.w	r3, r3, r9
 8007b18:	f04f 0000 	mov.w	r0, #0
 8007b1c:	f04f 0100 	mov.w	r1, #0
 8007b20:	0259      	lsls	r1, r3, #9
 8007b22:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007b26:	0250      	lsls	r0, r2, #9
 8007b28:	4602      	mov	r2, r0
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	4610      	mov	r0, r2
 8007b2e:	4619      	mov	r1, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	461a      	mov	r2, r3
 8007b34:	f04f 0300 	mov.w	r3, #0
 8007b38:	f7f9 f906 	bl	8000d48 <__aeabi_uldivmod>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	460b      	mov	r3, r1
 8007b40:	4613      	mov	r3, r2
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	e04a      	b.n	8007bdc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b46:	4b31      	ldr	r3, [pc, #196]	; (8007c0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	099b      	lsrs	r3, r3, #6
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	f04f 0300 	mov.w	r3, #0
 8007b52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007b56:	f04f 0100 	mov.w	r1, #0
 8007b5a:	ea02 0400 	and.w	r4, r2, r0
 8007b5e:	ea03 0501 	and.w	r5, r3, r1
 8007b62:	4620      	mov	r0, r4
 8007b64:	4629      	mov	r1, r5
 8007b66:	f04f 0200 	mov.w	r2, #0
 8007b6a:	f04f 0300 	mov.w	r3, #0
 8007b6e:	014b      	lsls	r3, r1, #5
 8007b70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007b74:	0142      	lsls	r2, r0, #5
 8007b76:	4610      	mov	r0, r2
 8007b78:	4619      	mov	r1, r3
 8007b7a:	1b00      	subs	r0, r0, r4
 8007b7c:	eb61 0105 	sbc.w	r1, r1, r5
 8007b80:	f04f 0200 	mov.w	r2, #0
 8007b84:	f04f 0300 	mov.w	r3, #0
 8007b88:	018b      	lsls	r3, r1, #6
 8007b8a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007b8e:	0182      	lsls	r2, r0, #6
 8007b90:	1a12      	subs	r2, r2, r0
 8007b92:	eb63 0301 	sbc.w	r3, r3, r1
 8007b96:	f04f 0000 	mov.w	r0, #0
 8007b9a:	f04f 0100 	mov.w	r1, #0
 8007b9e:	00d9      	lsls	r1, r3, #3
 8007ba0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007ba4:	00d0      	lsls	r0, r2, #3
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	460b      	mov	r3, r1
 8007baa:	1912      	adds	r2, r2, r4
 8007bac:	eb45 0303 	adc.w	r3, r5, r3
 8007bb0:	f04f 0000 	mov.w	r0, #0
 8007bb4:	f04f 0100 	mov.w	r1, #0
 8007bb8:	0299      	lsls	r1, r3, #10
 8007bba:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007bbe:	0290      	lsls	r0, r2, #10
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	4610      	mov	r0, r2
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	461a      	mov	r2, r3
 8007bcc:	f04f 0300 	mov.w	r3, #0
 8007bd0:	f7f9 f8ba 	bl	8000d48 <__aeabi_uldivmod>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	4613      	mov	r3, r2
 8007bda:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007bdc:	4b0b      	ldr	r3, [pc, #44]	; (8007c0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	0c1b      	lsrs	r3, r3, #16
 8007be2:	f003 0303 	and.w	r3, r3, #3
 8007be6:	3301      	adds	r3, #1
 8007be8:	005b      	lsls	r3, r3, #1
 8007bea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bf4:	60bb      	str	r3, [r7, #8]
      break;
 8007bf6:	e002      	b.n	8007bfe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007bf8:	4b05      	ldr	r3, [pc, #20]	; (8007c10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007bfa:	60bb      	str	r3, [r7, #8]
      break;
 8007bfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bfe:	68bb      	ldr	r3, [r7, #8]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3710      	adds	r7, #16
 8007c04:	46bd      	mov	sp, r7
 8007c06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007c0a:	bf00      	nop
 8007c0c:	40023800 	.word	0x40023800
 8007c10:	00f42400 	.word	0x00f42400
 8007c14:	007a1200 	.word	0x007a1200

08007c18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c1c:	4b03      	ldr	r3, [pc, #12]	; (8007c2c <HAL_RCC_GetHCLKFreq+0x14>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	20000008 	.word	0x20000008

08007c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007c34:	f7ff fff0 	bl	8007c18 <HAL_RCC_GetHCLKFreq>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	4b05      	ldr	r3, [pc, #20]	; (8007c50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	0a9b      	lsrs	r3, r3, #10
 8007c40:	f003 0307 	and.w	r3, r3, #7
 8007c44:	4903      	ldr	r1, [pc, #12]	; (8007c54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c46:	5ccb      	ldrb	r3, [r1, r3]
 8007c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	40023800 	.word	0x40023800
 8007c54:	0801ea80 	.word	0x0801ea80

08007c58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c5c:	f7ff ffdc 	bl	8007c18 <HAL_RCC_GetHCLKFreq>
 8007c60:	4602      	mov	r2, r0
 8007c62:	4b05      	ldr	r3, [pc, #20]	; (8007c78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	0b5b      	lsrs	r3, r3, #13
 8007c68:	f003 0307 	and.w	r3, r3, #7
 8007c6c:	4903      	ldr	r1, [pc, #12]	; (8007c7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c6e:	5ccb      	ldrb	r3, [r1, r3]
 8007c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	40023800 	.word	0x40023800
 8007c7c:	0801ea80 	.word	0x0801ea80

08007c80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	220f      	movs	r2, #15
 8007c8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c90:	4b12      	ldr	r3, [pc, #72]	; (8007cdc <HAL_RCC_GetClockConfig+0x5c>)
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f003 0203 	and.w	r2, r3, #3
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007c9c:	4b0f      	ldr	r3, [pc, #60]	; (8007cdc <HAL_RCC_GetClockConfig+0x5c>)
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007ca8:	4b0c      	ldr	r3, [pc, #48]	; (8007cdc <HAL_RCC_GetClockConfig+0x5c>)
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007cb4:	4b09      	ldr	r3, [pc, #36]	; (8007cdc <HAL_RCC_GetClockConfig+0x5c>)
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	08db      	lsrs	r3, r3, #3
 8007cba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007cc2:	4b07      	ldr	r3, [pc, #28]	; (8007ce0 <HAL_RCC_GetClockConfig+0x60>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0207 	and.w	r2, r3, #7
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	601a      	str	r2, [r3, #0]
}
 8007cce:	bf00      	nop
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	40023800 	.word	0x40023800
 8007ce0:	40023c00 	.word	0x40023c00

08007ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b086      	sub	sp, #24
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007cec:	2300      	movs	r3, #0
 8007cee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f003 0301 	and.w	r3, r3, #1
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d105      	bne.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d035      	beq.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007d0c:	4b62      	ldr	r3, [pc, #392]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007d0e:	2200      	movs	r2, #0
 8007d10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d12:	f7fb ff31 	bl	8003b78 <HAL_GetTick>
 8007d16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d18:	e008      	b.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007d1a:	f7fb ff2d 	bl	8003b78 <HAL_GetTick>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d901      	bls.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	e0b0      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d2c:	4b5b      	ldr	r3, [pc, #364]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d1f0      	bne.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	019a      	lsls	r2, r3, #6
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	071b      	lsls	r3, r3, #28
 8007d44:	4955      	ldr	r1, [pc, #340]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007d4c:	4b52      	ldr	r3, [pc, #328]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007d4e:	2201      	movs	r2, #1
 8007d50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d52:	f7fb ff11 	bl	8003b78 <HAL_GetTick>
 8007d56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d58:	e008      	b.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007d5a:	f7fb ff0d 	bl	8003b78 <HAL_GetTick>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	1ad3      	subs	r3, r2, r3
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d901      	bls.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	e090      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d6c:	4b4b      	ldr	r3, [pc, #300]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d0f0      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 0302 	and.w	r3, r3, #2
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f000 8083 	beq.w	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007d86:	2300      	movs	r3, #0
 8007d88:	60fb      	str	r3, [r7, #12]
 8007d8a:	4b44      	ldr	r3, [pc, #272]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8e:	4a43      	ldr	r2, [pc, #268]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d94:	6413      	str	r3, [r2, #64]	; 0x40
 8007d96:	4b41      	ldr	r3, [pc, #260]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d9e:	60fb      	str	r3, [r7, #12]
 8007da0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007da2:	4b3f      	ldr	r3, [pc, #252]	; (8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a3e      	ldr	r2, [pc, #248]	; (8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007dac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007dae:	f7fb fee3 	bl	8003b78 <HAL_GetTick>
 8007db2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007db4:	e008      	b.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007db6:	f7fb fedf 	bl	8003b78 <HAL_GetTick>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	1ad3      	subs	r3, r2, r3
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d901      	bls.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	e062      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007dc8:	4b35      	ldr	r3, [pc, #212]	; (8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d0f0      	beq.n	8007db6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007dd4:	4b31      	ldr	r3, [pc, #196]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ddc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d02f      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d028      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007df2:	4b2a      	ldr	r3, [pc, #168]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dfa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007dfc:	4b29      	ldr	r3, [pc, #164]	; (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007dfe:	2201      	movs	r2, #1
 8007e00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007e02:	4b28      	ldr	r3, [pc, #160]	; (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007e04:	2200      	movs	r2, #0
 8007e06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007e08:	4a24      	ldr	r2, [pc, #144]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007e0e:	4b23      	ldr	r3, [pc, #140]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e12:	f003 0301 	and.w	r3, r3, #1
 8007e16:	2b01      	cmp	r3, #1
 8007e18:	d114      	bne.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007e1a:	f7fb fead 	bl	8003b78 <HAL_GetTick>
 8007e1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e20:	e00a      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e22:	f7fb fea9 	bl	8003b78 <HAL_GetTick>
 8007e26:	4602      	mov	r2, r0
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	1ad3      	subs	r3, r2, r3
 8007e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d901      	bls.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e02a      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e38:	4b18      	ldr	r3, [pc, #96]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e3c:	f003 0302 	and.w	r3, r3, #2
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d0ee      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e50:	d10d      	bne.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007e52:	4b12      	ldr	r3, [pc, #72]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007e62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e66:	490d      	ldr	r1, [pc, #52]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	608b      	str	r3, [r1, #8]
 8007e6c:	e005      	b.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007e6e:	4b0b      	ldr	r3, [pc, #44]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	4a0a      	ldr	r2, [pc, #40]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e74:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007e78:	6093      	str	r3, [r2, #8]
 8007e7a:	4b08      	ldr	r3, [pc, #32]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e86:	4905      	ldr	r1, [pc, #20]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3718      	adds	r7, #24
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	42470068 	.word	0x42470068
 8007e9c:	40023800 	.word	0x40023800
 8007ea0:	40007000 	.word	0x40007000
 8007ea4:	42470e40 	.word	0x42470e40

08007ea8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d13e      	bne.n	8007f44 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007ec6:	4b23      	ldr	r3, [pc, #140]	; (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ece:	60fb      	str	r3, [r7, #12]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d005      	beq.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d12f      	bne.n	8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007edc:	4b1e      	ldr	r3, [pc, #120]	; (8007f58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007ede:	617b      	str	r3, [r7, #20]
          break;
 8007ee0:	e02f      	b.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007ee2:	4b1c      	ldr	r3, [pc, #112]	; (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007eea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007eee:	d108      	bne.n	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007ef0:	4b18      	ldr	r3, [pc, #96]	; (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ef8:	4a18      	ldr	r2, [pc, #96]	; (8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007efe:	613b      	str	r3, [r7, #16]
 8007f00:	e007      	b.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007f02:	4b14      	ldr	r3, [pc, #80]	; (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f0a:	4a15      	ldr	r2, [pc, #84]	; (8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f10:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007f12:	4b10      	ldr	r3, [pc, #64]	; (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007f14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f18:	099b      	lsrs	r3, r3, #6
 8007f1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	fb02 f303 	mul.w	r3, r2, r3
 8007f24:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007f26:	4b0b      	ldr	r3, [pc, #44]	; (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f2c:	0f1b      	lsrs	r3, r3, #28
 8007f2e:	f003 0307 	and.w	r3, r3, #7
 8007f32:	68ba      	ldr	r2, [r7, #8]
 8007f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f38:	617b      	str	r3, [r7, #20]
          break;
 8007f3a:	e002      	b.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	617b      	str	r3, [r7, #20]
          break;
 8007f40:	bf00      	nop
        }
      }
      break;
 8007f42:	bf00      	nop
    }
  }
  return frequency;
 8007f44:	697b      	ldr	r3, [r7, #20]
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	371c      	adds	r7, #28
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	40023800 	.word	0x40023800
 8007f58:	00bb8000 	.word	0x00bb8000
 8007f5c:	007a1200 	.word	0x007a1200
 8007f60:	00f42400 	.word	0x00f42400

08007f64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e07b      	b.n	800806e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d108      	bne.n	8007f90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f86:	d009      	beq.n	8007f9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	61da      	str	r2, [r3, #28]
 8007f8e:	e005      	b.n	8007f9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d106      	bne.n	8007fbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f7fb f9ba 	bl	8003330 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007fe4:	431a      	orrs	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007fee:	431a      	orrs	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	431a      	orrs	r2, r3
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	431a      	orrs	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800800c:	431a      	orrs	r2, r3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	69db      	ldr	r3, [r3, #28]
 8008012:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008016:	431a      	orrs	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008020:	ea42 0103 	orr.w	r1, r2, r3
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008028:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	430a      	orrs	r2, r1
 8008032:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	699b      	ldr	r3, [r3, #24]
 8008038:	0c1b      	lsrs	r3, r3, #16
 800803a:	f003 0104 	and.w	r1, r3, #4
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008042:	f003 0210 	and.w	r2, r3, #16
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	430a      	orrs	r2, r1
 800804c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	69da      	ldr	r2, [r3, #28]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800805c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800806c:	2300      	movs	r3, #0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d101      	bne.n	8008088 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008084:	2301      	movs	r3, #1
 8008086:	e041      	b.n	800810c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b00      	cmp	r3, #0
 8008092:	d106      	bne.n	80080a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7fb f98f 	bl	80033c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2202      	movs	r2, #2
 80080a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	3304      	adds	r3, #4
 80080b2:	4619      	mov	r1, r3
 80080b4:	4610      	mov	r0, r2
 80080b6:	f000 fcbd 	bl	8008a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2201      	movs	r2, #1
 80080be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2201      	movs	r2, #1
 80080c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2201      	movs	r2, #1
 80080ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2201      	movs	r2, #1
 80080d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2201      	movs	r2, #1
 80080de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2201      	movs	r2, #1
 80080ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2201      	movs	r2, #1
 80080fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2201      	movs	r2, #1
 8008106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3708      	adds	r7, #8
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008114:	b480      	push	{r7}
 8008116:	b085      	sub	sp, #20
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008122:	b2db      	uxtb	r3, r3
 8008124:	2b01      	cmp	r3, #1
 8008126:	d001      	beq.n	800812c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	e04e      	b.n	80081ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2202      	movs	r2, #2
 8008130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68da      	ldr	r2, [r3, #12]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f042 0201 	orr.w	r2, r2, #1
 8008142:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a23      	ldr	r2, [pc, #140]	; (80081d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d022      	beq.n	8008194 <HAL_TIM_Base_Start_IT+0x80>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008156:	d01d      	beq.n	8008194 <HAL_TIM_Base_Start_IT+0x80>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a1f      	ldr	r2, [pc, #124]	; (80081dc <HAL_TIM_Base_Start_IT+0xc8>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d018      	beq.n	8008194 <HAL_TIM_Base_Start_IT+0x80>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a1e      	ldr	r2, [pc, #120]	; (80081e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d013      	beq.n	8008194 <HAL_TIM_Base_Start_IT+0x80>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a1c      	ldr	r2, [pc, #112]	; (80081e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d00e      	beq.n	8008194 <HAL_TIM_Base_Start_IT+0x80>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a1b      	ldr	r2, [pc, #108]	; (80081e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d009      	beq.n	8008194 <HAL_TIM_Base_Start_IT+0x80>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a19      	ldr	r2, [pc, #100]	; (80081ec <HAL_TIM_Base_Start_IT+0xd8>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d004      	beq.n	8008194 <HAL_TIM_Base_Start_IT+0x80>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a18      	ldr	r2, [pc, #96]	; (80081f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d111      	bne.n	80081b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	f003 0307 	and.w	r3, r3, #7
 800819e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2b06      	cmp	r3, #6
 80081a4:	d010      	beq.n	80081c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f042 0201 	orr.w	r2, r2, #1
 80081b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081b6:	e007      	b.n	80081c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f042 0201 	orr.w	r2, r2, #1
 80081c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3714      	adds	r7, #20
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop
 80081d8:	40010000 	.word	0x40010000
 80081dc:	40000400 	.word	0x40000400
 80081e0:	40000800 	.word	0x40000800
 80081e4:	40000c00 	.word	0x40000c00
 80081e8:	40010400 	.word	0x40010400
 80081ec:	40014000 	.word	0x40014000
 80081f0:	40001800 	.word	0x40001800

080081f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d101      	bne.n	8008206 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e041      	b.n	800828a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800820c:	b2db      	uxtb	r3, r3
 800820e:	2b00      	cmp	r3, #0
 8008210:	d106      	bne.n	8008220 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f839 	bl	8008292 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2202      	movs	r2, #2
 8008224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	3304      	adds	r3, #4
 8008230:	4619      	mov	r1, r3
 8008232:	4610      	mov	r0, r2
 8008234:	f000 fbfe 	bl	8008a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800829a:	bf00      	nop
 800829c:	370c      	adds	r7, #12
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr
	...

080082a8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d109      	bne.n	80082d0 <HAL_TIM_PWM_Start_IT+0x28>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	bf14      	ite	ne
 80082c8:	2301      	movne	r3, #1
 80082ca:	2300      	moveq	r3, #0
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	e022      	b.n	8008316 <HAL_TIM_PWM_Start_IT+0x6e>
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	2b04      	cmp	r3, #4
 80082d4:	d109      	bne.n	80082ea <HAL_TIM_PWM_Start_IT+0x42>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	2b01      	cmp	r3, #1
 80082e0:	bf14      	ite	ne
 80082e2:	2301      	movne	r3, #1
 80082e4:	2300      	moveq	r3, #0
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	e015      	b.n	8008316 <HAL_TIM_PWM_Start_IT+0x6e>
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	2b08      	cmp	r3, #8
 80082ee:	d109      	bne.n	8008304 <HAL_TIM_PWM_Start_IT+0x5c>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	bf14      	ite	ne
 80082fc:	2301      	movne	r3, #1
 80082fe:	2300      	moveq	r3, #0
 8008300:	b2db      	uxtb	r3, r3
 8008302:	e008      	b.n	8008316 <HAL_TIM_PWM_Start_IT+0x6e>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800830a:	b2db      	uxtb	r3, r3
 800830c:	2b01      	cmp	r3, #1
 800830e:	bf14      	ite	ne
 8008310:	2301      	movne	r3, #1
 8008312:	2300      	moveq	r3, #0
 8008314:	b2db      	uxtb	r3, r3
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e0c7      	b.n	80084ae <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d104      	bne.n	800832e <HAL_TIM_PWM_Start_IT+0x86>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2202      	movs	r2, #2
 8008328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800832c:	e013      	b.n	8008356 <HAL_TIM_PWM_Start_IT+0xae>
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	2b04      	cmp	r3, #4
 8008332:	d104      	bne.n	800833e <HAL_TIM_PWM_Start_IT+0x96>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2202      	movs	r2, #2
 8008338:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800833c:	e00b      	b.n	8008356 <HAL_TIM_PWM_Start_IT+0xae>
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	2b08      	cmp	r3, #8
 8008342:	d104      	bne.n	800834e <HAL_TIM_PWM_Start_IT+0xa6>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2202      	movs	r2, #2
 8008348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800834c:	e003      	b.n	8008356 <HAL_TIM_PWM_Start_IT+0xae>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2202      	movs	r2, #2
 8008352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	2b0c      	cmp	r3, #12
 800835a:	d841      	bhi.n	80083e0 <HAL_TIM_PWM_Start_IT+0x138>
 800835c:	a201      	add	r2, pc, #4	; (adr r2, 8008364 <HAL_TIM_PWM_Start_IT+0xbc>)
 800835e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008362:	bf00      	nop
 8008364:	08008399 	.word	0x08008399
 8008368:	080083e1 	.word	0x080083e1
 800836c:	080083e1 	.word	0x080083e1
 8008370:	080083e1 	.word	0x080083e1
 8008374:	080083ab 	.word	0x080083ab
 8008378:	080083e1 	.word	0x080083e1
 800837c:	080083e1 	.word	0x080083e1
 8008380:	080083e1 	.word	0x080083e1
 8008384:	080083bd 	.word	0x080083bd
 8008388:	080083e1 	.word	0x080083e1
 800838c:	080083e1 	.word	0x080083e1
 8008390:	080083e1 	.word	0x080083e1
 8008394:	080083cf 	.word	0x080083cf
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	68da      	ldr	r2, [r3, #12]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f042 0202 	orr.w	r2, r2, #2
 80083a6:	60da      	str	r2, [r3, #12]
      break;
 80083a8:	e01d      	b.n	80083e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68da      	ldr	r2, [r3, #12]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f042 0204 	orr.w	r2, r2, #4
 80083b8:	60da      	str	r2, [r3, #12]
      break;
 80083ba:	e014      	b.n	80083e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	68da      	ldr	r2, [r3, #12]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f042 0208 	orr.w	r2, r2, #8
 80083ca:	60da      	str	r2, [r3, #12]
      break;
 80083cc:	e00b      	b.n	80083e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	68da      	ldr	r2, [r3, #12]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f042 0210 	orr.w	r2, r2, #16
 80083dc:	60da      	str	r2, [r3, #12]
      break;
 80083de:	e002      	b.n	80083e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80083e0:	2301      	movs	r3, #1
 80083e2:	73fb      	strb	r3, [r7, #15]
      break;
 80083e4:	bf00      	nop
  }

  if (status == HAL_OK)
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d15f      	bne.n	80084ac <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2201      	movs	r2, #1
 80083f2:	6839      	ldr	r1, [r7, #0]
 80083f4:	4618      	mov	r0, r3
 80083f6:	f000 fe07 	bl	8009008 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a2e      	ldr	r2, [pc, #184]	; (80084b8 <HAL_TIM_PWM_Start_IT+0x210>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d004      	beq.n	800840e <HAL_TIM_PWM_Start_IT+0x166>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a2c      	ldr	r2, [pc, #176]	; (80084bc <HAL_TIM_PWM_Start_IT+0x214>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d101      	bne.n	8008412 <HAL_TIM_PWM_Start_IT+0x16a>
 800840e:	2301      	movs	r3, #1
 8008410:	e000      	b.n	8008414 <HAL_TIM_PWM_Start_IT+0x16c>
 8008412:	2300      	movs	r3, #0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d007      	beq.n	8008428 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008426:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a22      	ldr	r2, [pc, #136]	; (80084b8 <HAL_TIM_PWM_Start_IT+0x210>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d022      	beq.n	8008478 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800843a:	d01d      	beq.n	8008478 <HAL_TIM_PWM_Start_IT+0x1d0>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a1f      	ldr	r2, [pc, #124]	; (80084c0 <HAL_TIM_PWM_Start_IT+0x218>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d018      	beq.n	8008478 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a1e      	ldr	r2, [pc, #120]	; (80084c4 <HAL_TIM_PWM_Start_IT+0x21c>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d013      	beq.n	8008478 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a1c      	ldr	r2, [pc, #112]	; (80084c8 <HAL_TIM_PWM_Start_IT+0x220>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d00e      	beq.n	8008478 <HAL_TIM_PWM_Start_IT+0x1d0>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a17      	ldr	r2, [pc, #92]	; (80084bc <HAL_TIM_PWM_Start_IT+0x214>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d009      	beq.n	8008478 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a18      	ldr	r2, [pc, #96]	; (80084cc <HAL_TIM_PWM_Start_IT+0x224>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d004      	beq.n	8008478 <HAL_TIM_PWM_Start_IT+0x1d0>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a17      	ldr	r2, [pc, #92]	; (80084d0 <HAL_TIM_PWM_Start_IT+0x228>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d111      	bne.n	800849c <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f003 0307 	and.w	r3, r3, #7
 8008482:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	2b06      	cmp	r3, #6
 8008488:	d010      	beq.n	80084ac <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f042 0201 	orr.w	r2, r2, #1
 8008498:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800849a:	e007      	b.n	80084ac <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f042 0201 	orr.w	r2, r2, #1
 80084aa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80084ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	40010000 	.word	0x40010000
 80084bc:	40010400 	.word	0x40010400
 80084c0:	40000400 	.word	0x40000400
 80084c4:	40000800 	.word	0x40000800
 80084c8:	40000c00 	.word	0x40000c00
 80084cc:	40014000 	.word	0x40014000
 80084d0:	40001800 	.word	0x40001800

080084d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b082      	sub	sp, #8
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	f003 0302 	and.w	r3, r3, #2
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d122      	bne.n	8008530 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	f003 0302 	and.w	r3, r3, #2
 80084f4:	2b02      	cmp	r3, #2
 80084f6:	d11b      	bne.n	8008530 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f06f 0202 	mvn.w	r2, #2
 8008500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2201      	movs	r2, #1
 8008506:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	f003 0303 	and.w	r3, r3, #3
 8008512:	2b00      	cmp	r3, #0
 8008514:	d003      	beq.n	800851e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 fa77 	bl	8008a0a <HAL_TIM_IC_CaptureCallback>
 800851c:	e005      	b.n	800852a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 fa69 	bl	80089f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f7f9 fe59 	bl	80021dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	f003 0304 	and.w	r3, r3, #4
 800853a:	2b04      	cmp	r3, #4
 800853c:	d122      	bne.n	8008584 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	68db      	ldr	r3, [r3, #12]
 8008544:	f003 0304 	and.w	r3, r3, #4
 8008548:	2b04      	cmp	r3, #4
 800854a:	d11b      	bne.n	8008584 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f06f 0204 	mvn.w	r2, #4
 8008554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2202      	movs	r2, #2
 800855a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008566:	2b00      	cmp	r3, #0
 8008568:	d003      	beq.n	8008572 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f000 fa4d 	bl	8008a0a <HAL_TIM_IC_CaptureCallback>
 8008570:	e005      	b.n	800857e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 fa3f 	bl	80089f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f7f9 fe2f 	bl	80021dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	f003 0308 	and.w	r3, r3, #8
 800858e:	2b08      	cmp	r3, #8
 8008590:	d122      	bne.n	80085d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	f003 0308 	and.w	r3, r3, #8
 800859c:	2b08      	cmp	r3, #8
 800859e:	d11b      	bne.n	80085d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f06f 0208 	mvn.w	r2, #8
 80085a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2204      	movs	r2, #4
 80085ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	69db      	ldr	r3, [r3, #28]
 80085b6:	f003 0303 	and.w	r3, r3, #3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d003      	beq.n	80085c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 fa23 	bl	8008a0a <HAL_TIM_IC_CaptureCallback>
 80085c4:	e005      	b.n	80085d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 fa15 	bl	80089f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f7f9 fe05 	bl	80021dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	f003 0310 	and.w	r3, r3, #16
 80085e2:	2b10      	cmp	r3, #16
 80085e4:	d122      	bne.n	800862c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68db      	ldr	r3, [r3, #12]
 80085ec:	f003 0310 	and.w	r3, r3, #16
 80085f0:	2b10      	cmp	r3, #16
 80085f2:	d11b      	bne.n	800862c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f06f 0210 	mvn.w	r2, #16
 80085fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2208      	movs	r2, #8
 8008602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	69db      	ldr	r3, [r3, #28]
 800860a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800860e:	2b00      	cmp	r3, #0
 8008610:	d003      	beq.n	800861a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 f9f9 	bl	8008a0a <HAL_TIM_IC_CaptureCallback>
 8008618:	e005      	b.n	8008626 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f9eb 	bl	80089f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f7f9 fddb 	bl	80021dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	691b      	ldr	r3, [r3, #16]
 8008632:	f003 0301 	and.w	r3, r3, #1
 8008636:	2b01      	cmp	r3, #1
 8008638:	d10e      	bne.n	8008658 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	f003 0301 	and.w	r3, r3, #1
 8008644:	2b01      	cmp	r3, #1
 8008646:	d107      	bne.n	8008658 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f06f 0201 	mvn.w	r2, #1
 8008650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f7fa f8ce 	bl	80027f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008662:	2b80      	cmp	r3, #128	; 0x80
 8008664:	d10e      	bne.n	8008684 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008670:	2b80      	cmp	r3, #128	; 0x80
 8008672:	d107      	bne.n	8008684 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800867c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 fd6e 	bl	8009160 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800868e:	2b40      	cmp	r3, #64	; 0x40
 8008690:	d10e      	bne.n	80086b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800869c:	2b40      	cmp	r3, #64	; 0x40
 800869e:	d107      	bne.n	80086b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f9b7 	bl	8008a1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	691b      	ldr	r3, [r3, #16]
 80086b6:	f003 0320 	and.w	r3, r3, #32
 80086ba:	2b20      	cmp	r3, #32
 80086bc:	d10e      	bne.n	80086dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	f003 0320 	and.w	r3, r3, #32
 80086c8:	2b20      	cmp	r3, #32
 80086ca:	d107      	bne.n	80086dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f06f 0220 	mvn.w	r2, #32
 80086d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fd38 	bl	800914c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80086dc:	bf00      	nop
 80086de:	3708      	adds	r7, #8
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b086      	sub	sp, #24
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086f0:	2300      	movs	r3, #0
 80086f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d101      	bne.n	8008702 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80086fe:	2302      	movs	r3, #2
 8008700:	e0ae      	b.n	8008860 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2201      	movs	r2, #1
 8008706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b0c      	cmp	r3, #12
 800870e:	f200 809f 	bhi.w	8008850 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008712:	a201      	add	r2, pc, #4	; (adr r2, 8008718 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008718:	0800874d 	.word	0x0800874d
 800871c:	08008851 	.word	0x08008851
 8008720:	08008851 	.word	0x08008851
 8008724:	08008851 	.word	0x08008851
 8008728:	0800878d 	.word	0x0800878d
 800872c:	08008851 	.word	0x08008851
 8008730:	08008851 	.word	0x08008851
 8008734:	08008851 	.word	0x08008851
 8008738:	080087cf 	.word	0x080087cf
 800873c:	08008851 	.word	0x08008851
 8008740:	08008851 	.word	0x08008851
 8008744:	08008851 	.word	0x08008851
 8008748:	0800880f 	.word	0x0800880f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68b9      	ldr	r1, [r7, #8]
 8008752:	4618      	mov	r0, r3
 8008754:	f000 fa0e 	bl	8008b74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	699a      	ldr	r2, [r3, #24]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f042 0208 	orr.w	r2, r2, #8
 8008766:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	699a      	ldr	r2, [r3, #24]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f022 0204 	bic.w	r2, r2, #4
 8008776:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	6999      	ldr	r1, [r3, #24]
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	691a      	ldr	r2, [r3, #16]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	430a      	orrs	r2, r1
 8008788:	619a      	str	r2, [r3, #24]
      break;
 800878a:	e064      	b.n	8008856 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	68b9      	ldr	r1, [r7, #8]
 8008792:	4618      	mov	r0, r3
 8008794:	f000 fa5e 	bl	8008c54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	699a      	ldr	r2, [r3, #24]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80087a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	699a      	ldr	r2, [r3, #24]
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	6999      	ldr	r1, [r3, #24]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	021a      	lsls	r2, r3, #8
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	430a      	orrs	r2, r1
 80087ca:	619a      	str	r2, [r3, #24]
      break;
 80087cc:	e043      	b.n	8008856 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	68b9      	ldr	r1, [r7, #8]
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 fab3 	bl	8008d40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	69da      	ldr	r2, [r3, #28]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f042 0208 	orr.w	r2, r2, #8
 80087e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	69da      	ldr	r2, [r3, #28]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f022 0204 	bic.w	r2, r2, #4
 80087f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	69d9      	ldr	r1, [r3, #28]
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	691a      	ldr	r2, [r3, #16]
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	430a      	orrs	r2, r1
 800880a:	61da      	str	r2, [r3, #28]
      break;
 800880c:	e023      	b.n	8008856 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	68b9      	ldr	r1, [r7, #8]
 8008814:	4618      	mov	r0, r3
 8008816:	f000 fb07 	bl	8008e28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	69da      	ldr	r2, [r3, #28]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008828:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	69da      	ldr	r2, [r3, #28]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008838:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	69d9      	ldr	r1, [r3, #28]
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	691b      	ldr	r3, [r3, #16]
 8008844:	021a      	lsls	r2, r3, #8
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	430a      	orrs	r2, r1
 800884c:	61da      	str	r2, [r3, #28]
      break;
 800884e:	e002      	b.n	8008856 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	75fb      	strb	r3, [r7, #23]
      break;
 8008854:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2200      	movs	r2, #0
 800885a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800885e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3718      	adds	r7, #24
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}

08008868 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008872:	2300      	movs	r3, #0
 8008874:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800887c:	2b01      	cmp	r3, #1
 800887e:	d101      	bne.n	8008884 <HAL_TIM_ConfigClockSource+0x1c>
 8008880:	2302      	movs	r3, #2
 8008882:	e0b4      	b.n	80089ee <HAL_TIM_ConfigClockSource+0x186>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2202      	movs	r2, #2
 8008890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80088a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	68ba      	ldr	r2, [r7, #8]
 80088b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088bc:	d03e      	beq.n	800893c <HAL_TIM_ConfigClockSource+0xd4>
 80088be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088c2:	f200 8087 	bhi.w	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 80088c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088ca:	f000 8086 	beq.w	80089da <HAL_TIM_ConfigClockSource+0x172>
 80088ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088d2:	d87f      	bhi.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 80088d4:	2b70      	cmp	r3, #112	; 0x70
 80088d6:	d01a      	beq.n	800890e <HAL_TIM_ConfigClockSource+0xa6>
 80088d8:	2b70      	cmp	r3, #112	; 0x70
 80088da:	d87b      	bhi.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 80088dc:	2b60      	cmp	r3, #96	; 0x60
 80088de:	d050      	beq.n	8008982 <HAL_TIM_ConfigClockSource+0x11a>
 80088e0:	2b60      	cmp	r3, #96	; 0x60
 80088e2:	d877      	bhi.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 80088e4:	2b50      	cmp	r3, #80	; 0x50
 80088e6:	d03c      	beq.n	8008962 <HAL_TIM_ConfigClockSource+0xfa>
 80088e8:	2b50      	cmp	r3, #80	; 0x50
 80088ea:	d873      	bhi.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 80088ec:	2b40      	cmp	r3, #64	; 0x40
 80088ee:	d058      	beq.n	80089a2 <HAL_TIM_ConfigClockSource+0x13a>
 80088f0:	2b40      	cmp	r3, #64	; 0x40
 80088f2:	d86f      	bhi.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 80088f4:	2b30      	cmp	r3, #48	; 0x30
 80088f6:	d064      	beq.n	80089c2 <HAL_TIM_ConfigClockSource+0x15a>
 80088f8:	2b30      	cmp	r3, #48	; 0x30
 80088fa:	d86b      	bhi.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 80088fc:	2b20      	cmp	r3, #32
 80088fe:	d060      	beq.n	80089c2 <HAL_TIM_ConfigClockSource+0x15a>
 8008900:	2b20      	cmp	r3, #32
 8008902:	d867      	bhi.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
 8008904:	2b00      	cmp	r3, #0
 8008906:	d05c      	beq.n	80089c2 <HAL_TIM_ConfigClockSource+0x15a>
 8008908:	2b10      	cmp	r3, #16
 800890a:	d05a      	beq.n	80089c2 <HAL_TIM_ConfigClockSource+0x15a>
 800890c:	e062      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6818      	ldr	r0, [r3, #0]
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	6899      	ldr	r1, [r3, #8]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	685a      	ldr	r2, [r3, #4]
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	f000 fb53 	bl	8008fc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008930:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	68ba      	ldr	r2, [r7, #8]
 8008938:	609a      	str	r2, [r3, #8]
      break;
 800893a:	e04f      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6818      	ldr	r0, [r3, #0]
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	6899      	ldr	r1, [r3, #8]
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	f000 fb3c 	bl	8008fc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	689a      	ldr	r2, [r3, #8]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800895e:	609a      	str	r2, [r3, #8]
      break;
 8008960:	e03c      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6818      	ldr	r0, [r3, #0]
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	6859      	ldr	r1, [r3, #4]
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	461a      	mov	r2, r3
 8008970:	f000 fab0 	bl	8008ed4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2150      	movs	r1, #80	; 0x50
 800897a:	4618      	mov	r0, r3
 800897c:	f000 fb09 	bl	8008f92 <TIM_ITRx_SetConfig>
      break;
 8008980:	e02c      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6818      	ldr	r0, [r3, #0]
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	6859      	ldr	r1, [r3, #4]
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	461a      	mov	r2, r3
 8008990:	f000 facf 	bl	8008f32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2160      	movs	r1, #96	; 0x60
 800899a:	4618      	mov	r0, r3
 800899c:	f000 faf9 	bl	8008f92 <TIM_ITRx_SetConfig>
      break;
 80089a0:	e01c      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6818      	ldr	r0, [r3, #0]
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	6859      	ldr	r1, [r3, #4]
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	461a      	mov	r2, r3
 80089b0:	f000 fa90 	bl	8008ed4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2140      	movs	r1, #64	; 0x40
 80089ba:	4618      	mov	r0, r3
 80089bc:	f000 fae9 	bl	8008f92 <TIM_ITRx_SetConfig>
      break;
 80089c0:	e00c      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4619      	mov	r1, r3
 80089cc:	4610      	mov	r0, r2
 80089ce:	f000 fae0 	bl	8008f92 <TIM_ITRx_SetConfig>
      break;
 80089d2:	e003      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	73fb      	strb	r3, [r7, #15]
      break;
 80089d8:	e000      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80089da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3710      	adds	r7, #16
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b083      	sub	sp, #12
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089fe:	bf00      	nop
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr

08008a0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008a0a:	b480      	push	{r7}
 8008a0c:	b083      	sub	sp, #12
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a12:	bf00      	nop
 8008a14:	370c      	adds	r7, #12
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr

08008a1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a1e:	b480      	push	{r7}
 8008a20:	b083      	sub	sp, #12
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a26:	bf00      	nop
 8008a28:	370c      	adds	r7, #12
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr
	...

08008a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	4a40      	ldr	r2, [pc, #256]	; (8008b48 <TIM_Base_SetConfig+0x114>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d013      	beq.n	8008a74 <TIM_Base_SetConfig+0x40>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a52:	d00f      	beq.n	8008a74 <TIM_Base_SetConfig+0x40>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4a3d      	ldr	r2, [pc, #244]	; (8008b4c <TIM_Base_SetConfig+0x118>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d00b      	beq.n	8008a74 <TIM_Base_SetConfig+0x40>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	4a3c      	ldr	r2, [pc, #240]	; (8008b50 <TIM_Base_SetConfig+0x11c>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d007      	beq.n	8008a74 <TIM_Base_SetConfig+0x40>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	4a3b      	ldr	r2, [pc, #236]	; (8008b54 <TIM_Base_SetConfig+0x120>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d003      	beq.n	8008a74 <TIM_Base_SetConfig+0x40>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4a3a      	ldr	r2, [pc, #232]	; (8008b58 <TIM_Base_SetConfig+0x124>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d108      	bne.n	8008a86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a2f      	ldr	r2, [pc, #188]	; (8008b48 <TIM_Base_SetConfig+0x114>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d02b      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a94:	d027      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	4a2c      	ldr	r2, [pc, #176]	; (8008b4c <TIM_Base_SetConfig+0x118>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d023      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	4a2b      	ldr	r2, [pc, #172]	; (8008b50 <TIM_Base_SetConfig+0x11c>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d01f      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a2a      	ldr	r2, [pc, #168]	; (8008b54 <TIM_Base_SetConfig+0x120>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d01b      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a29      	ldr	r2, [pc, #164]	; (8008b58 <TIM_Base_SetConfig+0x124>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d017      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	4a28      	ldr	r2, [pc, #160]	; (8008b5c <TIM_Base_SetConfig+0x128>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d013      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	4a27      	ldr	r2, [pc, #156]	; (8008b60 <TIM_Base_SetConfig+0x12c>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d00f      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a26      	ldr	r2, [pc, #152]	; (8008b64 <TIM_Base_SetConfig+0x130>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d00b      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a25      	ldr	r2, [pc, #148]	; (8008b68 <TIM_Base_SetConfig+0x134>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d007      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a24      	ldr	r2, [pc, #144]	; (8008b6c <TIM_Base_SetConfig+0x138>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d003      	beq.n	8008ae6 <TIM_Base_SetConfig+0xb2>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a23      	ldr	r2, [pc, #140]	; (8008b70 <TIM_Base_SetConfig+0x13c>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d108      	bne.n	8008af8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	68fa      	ldr	r2, [r7, #12]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	695b      	ldr	r3, [r3, #20]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	689a      	ldr	r2, [r3, #8]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4a0a      	ldr	r2, [pc, #40]	; (8008b48 <TIM_Base_SetConfig+0x114>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d003      	beq.n	8008b2c <TIM_Base_SetConfig+0xf8>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a0c      	ldr	r2, [pc, #48]	; (8008b58 <TIM_Base_SetConfig+0x124>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d103      	bne.n	8008b34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	691a      	ldr	r2, [r3, #16]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2201      	movs	r2, #1
 8008b38:	615a      	str	r2, [r3, #20]
}
 8008b3a:	bf00      	nop
 8008b3c:	3714      	adds	r7, #20
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	40010000 	.word	0x40010000
 8008b4c:	40000400 	.word	0x40000400
 8008b50:	40000800 	.word	0x40000800
 8008b54:	40000c00 	.word	0x40000c00
 8008b58:	40010400 	.word	0x40010400
 8008b5c:	40014000 	.word	0x40014000
 8008b60:	40014400 	.word	0x40014400
 8008b64:	40014800 	.word	0x40014800
 8008b68:	40001800 	.word	0x40001800
 8008b6c:	40001c00 	.word	0x40001c00
 8008b70:	40002000 	.word	0x40002000

08008b74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b087      	sub	sp, #28
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a1b      	ldr	r3, [r3, #32]
 8008b82:	f023 0201 	bic.w	r2, r3, #1
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a1b      	ldr	r3, [r3, #32]
 8008b8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	699b      	ldr	r3, [r3, #24]
 8008b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f023 0303 	bic.w	r3, r3, #3
 8008baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	68fa      	ldr	r2, [r7, #12]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	f023 0302 	bic.w	r3, r3, #2
 8008bbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a20      	ldr	r2, [pc, #128]	; (8008c4c <TIM_OC1_SetConfig+0xd8>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d003      	beq.n	8008bd8 <TIM_OC1_SetConfig+0x64>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a1f      	ldr	r2, [pc, #124]	; (8008c50 <TIM_OC1_SetConfig+0xdc>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d10c      	bne.n	8008bf2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	f023 0308 	bic.w	r3, r3, #8
 8008bde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	697a      	ldr	r2, [r7, #20]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	f023 0304 	bic.w	r3, r3, #4
 8008bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a15      	ldr	r2, [pc, #84]	; (8008c4c <TIM_OC1_SetConfig+0xd8>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d003      	beq.n	8008c02 <TIM_OC1_SetConfig+0x8e>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a14      	ldr	r2, [pc, #80]	; (8008c50 <TIM_OC1_SetConfig+0xdc>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d111      	bne.n	8008c26 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	695b      	ldr	r3, [r3, #20]
 8008c16:	693a      	ldr	r2, [r7, #16]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	699b      	ldr	r3, [r3, #24]
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	693a      	ldr	r2, [r7, #16]
 8008c2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	68fa      	ldr	r2, [r7, #12]
 8008c30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	685a      	ldr	r2, [r3, #4]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	621a      	str	r2, [r3, #32]
}
 8008c40:	bf00      	nop
 8008c42:	371c      	adds	r7, #28
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr
 8008c4c:	40010000 	.word	0x40010000
 8008c50:	40010400 	.word	0x40010400

08008c54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b087      	sub	sp, #28
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6a1b      	ldr	r3, [r3, #32]
 8008c62:	f023 0210 	bic.w	r2, r3, #16
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a1b      	ldr	r3, [r3, #32]
 8008c6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	699b      	ldr	r3, [r3, #24]
 8008c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	021b      	lsls	r3, r3, #8
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	f023 0320 	bic.w	r3, r3, #32
 8008c9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	697a      	ldr	r2, [r7, #20]
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a22      	ldr	r2, [pc, #136]	; (8008d38 <TIM_OC2_SetConfig+0xe4>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d003      	beq.n	8008cbc <TIM_OC2_SetConfig+0x68>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	4a21      	ldr	r2, [pc, #132]	; (8008d3c <TIM_OC2_SetConfig+0xe8>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d10d      	bne.n	8008cd8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	011b      	lsls	r3, r3, #4
 8008cca:	697a      	ldr	r2, [r7, #20]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cd6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a17      	ldr	r2, [pc, #92]	; (8008d38 <TIM_OC2_SetConfig+0xe4>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d003      	beq.n	8008ce8 <TIM_OC2_SetConfig+0x94>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a16      	ldr	r2, [pc, #88]	; (8008d3c <TIM_OC2_SetConfig+0xe8>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d113      	bne.n	8008d10 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008cee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	695b      	ldr	r3, [r3, #20]
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	693a      	ldr	r2, [r7, #16]
 8008d00:	4313      	orrs	r3, r2
 8008d02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	699b      	ldr	r3, [r3, #24]
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	693a      	ldr	r2, [r7, #16]
 8008d14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	697a      	ldr	r2, [r7, #20]
 8008d28:	621a      	str	r2, [r3, #32]
}
 8008d2a:	bf00      	nop
 8008d2c:	371c      	adds	r7, #28
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr
 8008d36:	bf00      	nop
 8008d38:	40010000 	.word	0x40010000
 8008d3c:	40010400 	.word	0x40010400

08008d40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b087      	sub	sp, #28
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a1b      	ldr	r3, [r3, #32]
 8008d4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6a1b      	ldr	r3, [r3, #32]
 8008d5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	69db      	ldr	r3, [r3, #28]
 8008d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f023 0303 	bic.w	r3, r3, #3
 8008d76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	021b      	lsls	r3, r3, #8
 8008d90:	697a      	ldr	r2, [r7, #20]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a21      	ldr	r2, [pc, #132]	; (8008e20 <TIM_OC3_SetConfig+0xe0>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d003      	beq.n	8008da6 <TIM_OC3_SetConfig+0x66>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a20      	ldr	r2, [pc, #128]	; (8008e24 <TIM_OC3_SetConfig+0xe4>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d10d      	bne.n	8008dc2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008dac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	021b      	lsls	r3, r3, #8
 8008db4:	697a      	ldr	r2, [r7, #20]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a16      	ldr	r2, [pc, #88]	; (8008e20 <TIM_OC3_SetConfig+0xe0>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d003      	beq.n	8008dd2 <TIM_OC3_SetConfig+0x92>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a15      	ldr	r2, [pc, #84]	; (8008e24 <TIM_OC3_SetConfig+0xe4>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d113      	bne.n	8008dfa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	695b      	ldr	r3, [r3, #20]
 8008de6:	011b      	lsls	r3, r3, #4
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	699b      	ldr	r3, [r3, #24]
 8008df2:	011b      	lsls	r3, r3, #4
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	68fa      	ldr	r2, [r7, #12]
 8008e04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	685a      	ldr	r2, [r3, #4]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	621a      	str	r2, [r3, #32]
}
 8008e14:	bf00      	nop
 8008e16:	371c      	adds	r7, #28
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr
 8008e20:	40010000 	.word	0x40010000
 8008e24:	40010400 	.word	0x40010400

08008e28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b087      	sub	sp, #28
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6a1b      	ldr	r3, [r3, #32]
 8008e36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6a1b      	ldr	r3, [r3, #32]
 8008e42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	69db      	ldr	r3, [r3, #28]
 8008e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	021b      	lsls	r3, r3, #8
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	031b      	lsls	r3, r3, #12
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	4a12      	ldr	r2, [pc, #72]	; (8008ecc <TIM_OC4_SetConfig+0xa4>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d003      	beq.n	8008e90 <TIM_OC4_SetConfig+0x68>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	4a11      	ldr	r2, [pc, #68]	; (8008ed0 <TIM_OC4_SetConfig+0xa8>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d109      	bne.n	8008ea4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	695b      	ldr	r3, [r3, #20]
 8008e9c:	019b      	lsls	r3, r3, #6
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	697a      	ldr	r2, [r7, #20]
 8008ea8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	68fa      	ldr	r2, [r7, #12]
 8008eae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	685a      	ldr	r2, [r3, #4]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	693a      	ldr	r2, [r7, #16]
 8008ebc:	621a      	str	r2, [r3, #32]
}
 8008ebe:	bf00      	nop
 8008ec0:	371c      	adds	r7, #28
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr
 8008eca:	bf00      	nop
 8008ecc:	40010000 	.word	0x40010000
 8008ed0:	40010400 	.word	0x40010400

08008ed4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b087      	sub	sp, #28
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6a1b      	ldr	r3, [r3, #32]
 8008ee4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6a1b      	ldr	r3, [r3, #32]
 8008eea:	f023 0201 	bic.w	r2, r3, #1
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	699b      	ldr	r3, [r3, #24]
 8008ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008efe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	f023 030a 	bic.w	r3, r3, #10
 8008f10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f12:	697a      	ldr	r2, [r7, #20]
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	693a      	ldr	r2, [r7, #16]
 8008f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	621a      	str	r2, [r3, #32]
}
 8008f26:	bf00      	nop
 8008f28:	371c      	adds	r7, #28
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr

08008f32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f32:	b480      	push	{r7}
 8008f34:	b087      	sub	sp, #28
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	60f8      	str	r0, [r7, #12]
 8008f3a:	60b9      	str	r1, [r7, #8]
 8008f3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	f023 0210 	bic.w	r2, r3, #16
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6a1b      	ldr	r3, [r3, #32]
 8008f54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008f5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	031b      	lsls	r3, r3, #12
 8008f62:	697a      	ldr	r2, [r7, #20]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008f6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	011b      	lsls	r3, r3, #4
 8008f74:	693a      	ldr	r2, [r7, #16]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	697a      	ldr	r2, [r7, #20]
 8008f7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	693a      	ldr	r2, [r7, #16]
 8008f84:	621a      	str	r2, [r3, #32]
}
 8008f86:	bf00      	nop
 8008f88:	371c      	adds	r7, #28
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr

08008f92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f92:	b480      	push	{r7}
 8008f94:	b085      	sub	sp, #20
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
 8008f9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008faa:	683a      	ldr	r2, [r7, #0]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	f043 0307 	orr.w	r3, r3, #7
 8008fb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	68fa      	ldr	r2, [r7, #12]
 8008fba:	609a      	str	r2, [r3, #8]
}
 8008fbc:	bf00      	nop
 8008fbe:	3714      	adds	r7, #20
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b087      	sub	sp, #28
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	607a      	str	r2, [r7, #4]
 8008fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008fe2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	021a      	lsls	r2, r3, #8
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	431a      	orrs	r2, r3
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	697a      	ldr	r2, [r7, #20]
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	697a      	ldr	r2, [r7, #20]
 8008ffa:	609a      	str	r2, [r3, #8]
}
 8008ffc:	bf00      	nop
 8008ffe:	371c      	adds	r7, #28
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	f003 031f 	and.w	r3, r3, #31
 800901a:	2201      	movs	r2, #1
 800901c:	fa02 f303 	lsl.w	r3, r2, r3
 8009020:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6a1a      	ldr	r2, [r3, #32]
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	43db      	mvns	r3, r3
 800902a:	401a      	ands	r2, r3
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6a1a      	ldr	r2, [r3, #32]
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	f003 031f 	and.w	r3, r3, #31
 800903a:	6879      	ldr	r1, [r7, #4]
 800903c:	fa01 f303 	lsl.w	r3, r1, r3
 8009040:	431a      	orrs	r2, r3
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	621a      	str	r2, [r3, #32]
}
 8009046:	bf00      	nop
 8009048:	371c      	adds	r7, #28
 800904a:	46bd      	mov	sp, r7
 800904c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009050:	4770      	bx	lr
	...

08009054 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009068:	2302      	movs	r3, #2
 800906a:	e05a      	b.n	8009122 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2201      	movs	r2, #1
 8009070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2202      	movs	r2, #2
 8009078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	689b      	ldr	r3, [r3, #8]
 800908a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009092:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	4313      	orrs	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a21      	ldr	r2, [pc, #132]	; (8009130 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d022      	beq.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090b8:	d01d      	beq.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a1d      	ldr	r2, [pc, #116]	; (8009134 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d018      	beq.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a1b      	ldr	r2, [pc, #108]	; (8009138 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d013      	beq.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a1a      	ldr	r2, [pc, #104]	; (800913c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d00e      	beq.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a18      	ldr	r2, [pc, #96]	; (8009140 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d009      	beq.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a17      	ldr	r2, [pc, #92]	; (8009144 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d004      	beq.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a15      	ldr	r2, [pc, #84]	; (8009148 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d10c      	bne.n	8009110 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	4313      	orrs	r3, r2
 8009106:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	68ba      	ldr	r2, [r7, #8]
 800910e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2201      	movs	r2, #1
 8009114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	3714      	adds	r7, #20
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	40010000 	.word	0x40010000
 8009134:	40000400 	.word	0x40000400
 8009138:	40000800 	.word	0x40000800
 800913c:	40000c00 	.word	0x40000c00
 8009140:	40010400 	.word	0x40010400
 8009144:	40014000 	.word	0x40014000
 8009148:	40001800 	.word	0x40001800

0800914c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009154:	bf00      	nop
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009168:	bf00      	nop
 800916a:	370c      	adds	r7, #12
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b082      	sub	sp, #8
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d101      	bne.n	8009186 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009182:	2301      	movs	r3, #1
 8009184:	e03f      	b.n	8009206 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800918c:	b2db      	uxtb	r3, r3
 800918e:	2b00      	cmp	r3, #0
 8009190:	d106      	bne.n	80091a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f7fa f972 	bl	8003484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2224      	movs	r2, #36	; 0x24
 80091a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68da      	ldr	r2, [r3, #12]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80091b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f001 f833 	bl	800a224 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	691a      	ldr	r2, [r3, #16]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80091cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	695a      	ldr	r2, [r3, #20]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80091dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68da      	ldr	r2, [r3, #12]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80091ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2220      	movs	r2, #32
 80091f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2220      	movs	r2, #32
 8009200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009204:	2300      	movs	r3, #0
}
 8009206:	4618      	mov	r0, r3
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b084      	sub	sp, #16
 8009212:	af00      	add	r7, sp, #0
 8009214:	60f8      	str	r0, [r7, #12]
 8009216:	60b9      	str	r1, [r7, #8]
 8009218:	4613      	mov	r3, r2
 800921a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009222:	b2db      	uxtb	r3, r3
 8009224:	2b20      	cmp	r3, #32
 8009226:	d11d      	bne.n	8009264 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d002      	beq.n	8009234 <HAL_UART_Receive_IT+0x26>
 800922e:	88fb      	ldrh	r3, [r7, #6]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d101      	bne.n	8009238 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009234:	2301      	movs	r3, #1
 8009236:	e016      	b.n	8009266 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800923e:	2b01      	cmp	r3, #1
 8009240:	d101      	bne.n	8009246 <HAL_UART_Receive_IT+0x38>
 8009242:	2302      	movs	r3, #2
 8009244:	e00f      	b.n	8009266 <HAL_UART_Receive_IT+0x58>
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2201      	movs	r2, #1
 800924a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2200      	movs	r2, #0
 8009252:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009254:	88fb      	ldrh	r3, [r7, #6]
 8009256:	461a      	mov	r2, r3
 8009258:	68b9      	ldr	r1, [r7, #8]
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	f000 fd4b 	bl	8009cf6 <UART_Start_Receive_IT>
 8009260:	4603      	mov	r3, r0
 8009262:	e000      	b.n	8009266 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009264:	2302      	movs	r3, #2
  }
}
 8009266:	4618      	mov	r0, r3
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
	...

08009270 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b08c      	sub	sp, #48	; 0x30
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	4613      	mov	r3, r2
 800927c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009284:	b2db      	uxtb	r3, r3
 8009286:	2b20      	cmp	r3, #32
 8009288:	d165      	bne.n	8009356 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d002      	beq.n	8009296 <HAL_UART_Transmit_DMA+0x26>
 8009290:	88fb      	ldrh	r3, [r7, #6]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d101      	bne.n	800929a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	e05e      	b.n	8009358 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d101      	bne.n	80092a8 <HAL_UART_Transmit_DMA+0x38>
 80092a4:	2302      	movs	r3, #2
 80092a6:	e057      	b.n	8009358 <HAL_UART_Transmit_DMA+0xe8>
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80092b0:	68ba      	ldr	r2, [r7, #8]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	88fa      	ldrh	r2, [r7, #6]
 80092ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	88fa      	ldrh	r2, [r7, #6]
 80092c0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2200      	movs	r2, #0
 80092c6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2221      	movs	r2, #33	; 0x21
 80092cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092d4:	4a22      	ldr	r2, [pc, #136]	; (8009360 <HAL_UART_Transmit_DMA+0xf0>)
 80092d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092dc:	4a21      	ldr	r2, [pc, #132]	; (8009364 <HAL_UART_Transmit_DMA+0xf4>)
 80092de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092e4:	4a20      	ldr	r2, [pc, #128]	; (8009368 <HAL_UART_Transmit_DMA+0xf8>)
 80092e6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092ec:	2200      	movs	r2, #0
 80092ee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80092f0:	f107 0308 	add.w	r3, r7, #8
 80092f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80092fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092fc:	6819      	ldr	r1, [r3, #0]
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	3304      	adds	r3, #4
 8009304:	461a      	mov	r2, r3
 8009306:	88fb      	ldrh	r3, [r7, #6]
 8009308:	f7fb fa08 	bl	800471c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009314:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2200      	movs	r2, #0
 800931a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	3314      	adds	r3, #20
 8009324:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	e853 3f00 	ldrex	r3, [r3]
 800932c:	617b      	str	r3, [r7, #20]
   return(result);
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009334:	62bb      	str	r3, [r7, #40]	; 0x28
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	3314      	adds	r3, #20
 800933c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800933e:	627a      	str	r2, [r7, #36]	; 0x24
 8009340:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009342:	6a39      	ldr	r1, [r7, #32]
 8009344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009346:	e841 2300 	strex	r3, r2, [r1]
 800934a:	61fb      	str	r3, [r7, #28]
   return(result);
 800934c:	69fb      	ldr	r3, [r7, #28]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1e5      	bne.n	800931e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009352:	2300      	movs	r3, #0
 8009354:	e000      	b.n	8009358 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009356:	2302      	movs	r3, #2
  }
}
 8009358:	4618      	mov	r0, r3
 800935a:	3730      	adds	r7, #48	; 0x30
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}
 8009360:	08009a51 	.word	0x08009a51
 8009364:	08009aeb 	.word	0x08009aeb
 8009368:	08009c63 	.word	0x08009c63

0800936c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b084      	sub	sp, #16
 8009370:	af00      	add	r7, sp, #0
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	4613      	mov	r3, r2
 8009378:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009380:	b2db      	uxtb	r3, r3
 8009382:	2b20      	cmp	r3, #32
 8009384:	d11d      	bne.n	80093c2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d002      	beq.n	8009392 <HAL_UART_Receive_DMA+0x26>
 800938c:	88fb      	ldrh	r3, [r7, #6]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d101      	bne.n	8009396 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e016      	b.n	80093c4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800939c:	2b01      	cmp	r3, #1
 800939e:	d101      	bne.n	80093a4 <HAL_UART_Receive_DMA+0x38>
 80093a0:	2302      	movs	r3, #2
 80093a2:	e00f      	b.n	80093c4 <HAL_UART_Receive_DMA+0x58>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2201      	movs	r2, #1
 80093a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2200      	movs	r2, #0
 80093b0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80093b2:	88fb      	ldrh	r3, [r7, #6]
 80093b4:	461a      	mov	r2, r3
 80093b6:	68b9      	ldr	r1, [r7, #8]
 80093b8:	68f8      	ldr	r0, [r7, #12]
 80093ba:	f000 fcd7 	bl	8009d6c <UART_Start_Receive_DMA>
 80093be:	4603      	mov	r3, r0
 80093c0:	e000      	b.n	80093c4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80093c2:	2302      	movs	r3, #2
  }
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3710      	adds	r7, #16
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b090      	sub	sp, #64	; 0x40
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80093d4:	2300      	movs	r3, #0
 80093d6:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	695b      	ldr	r3, [r3, #20]
 80093de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093e2:	2b80      	cmp	r3, #128	; 0x80
 80093e4:	bf0c      	ite	eq
 80093e6:	2301      	moveq	r3, #1
 80093e8:	2300      	movne	r3, #0
 80093ea:	b2db      	uxtb	r3, r3
 80093ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	2b21      	cmp	r3, #33	; 0x21
 80093f8:	d128      	bne.n	800944c <HAL_UART_DMAStop+0x80>
 80093fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d025      	beq.n	800944c <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	3314      	adds	r3, #20
 8009406:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	623b      	str	r3, [r7, #32]
   return(result);
 8009410:	6a3b      	ldr	r3, [r7, #32]
 8009412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009416:	63bb      	str	r3, [r7, #56]	; 0x38
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	3314      	adds	r3, #20
 800941e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009420:	633a      	str	r2, [r7, #48]	; 0x30
 8009422:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009426:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800942e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e5      	bne.n	8009400 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009438:	2b00      	cmp	r3, #0
 800943a:	d004      	beq.n	8009446 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009440:	4618      	mov	r0, r3
 8009442:	f7fb f9c3 	bl	80047cc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 fd2a 	bl	8009ea0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	695b      	ldr	r3, [r3, #20]
 8009452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009456:	2b40      	cmp	r3, #64	; 0x40
 8009458:	bf0c      	ite	eq
 800945a:	2301      	moveq	r3, #1
 800945c:	2300      	movne	r3, #0
 800945e:	b2db      	uxtb	r3, r3
 8009460:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009468:	b2db      	uxtb	r3, r3
 800946a:	2b22      	cmp	r3, #34	; 0x22
 800946c:	d128      	bne.n	80094c0 <HAL_UART_DMAStop+0xf4>
 800946e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009470:	2b00      	cmp	r3, #0
 8009472:	d025      	beq.n	80094c0 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	3314      	adds	r3, #20
 800947a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	e853 3f00 	ldrex	r3, [r3]
 8009482:	60fb      	str	r3, [r7, #12]
   return(result);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800948a:	637b      	str	r3, [r7, #52]	; 0x34
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	3314      	adds	r3, #20
 8009492:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009494:	61fa      	str	r2, [r7, #28]
 8009496:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009498:	69b9      	ldr	r1, [r7, #24]
 800949a:	69fa      	ldr	r2, [r7, #28]
 800949c:	e841 2300 	strex	r3, r2, [r1]
 80094a0:	617b      	str	r3, [r7, #20]
   return(result);
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d1e5      	bne.n	8009474 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d004      	beq.n	80094ba <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7fb f989 	bl	80047cc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 fd18 	bl	8009ef0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3740      	adds	r7, #64	; 0x40
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
	...

080094cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b0ba      	sub	sp, #232	; 0xe8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	68db      	ldr	r3, [r3, #12]
 80094e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80094f2:	2300      	movs	r3, #0
 80094f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80094f8:	2300      	movs	r3, #0
 80094fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80094fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009502:	f003 030f 	and.w	r3, r3, #15
 8009506:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800950a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800950e:	2b00      	cmp	r3, #0
 8009510:	d10f      	bne.n	8009532 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009516:	f003 0320 	and.w	r3, r3, #32
 800951a:	2b00      	cmp	r3, #0
 800951c:	d009      	beq.n	8009532 <HAL_UART_IRQHandler+0x66>
 800951e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009522:	f003 0320 	and.w	r3, r3, #32
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 fdbf 	bl	800a0ae <UART_Receive_IT>
      return;
 8009530:	e256      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009532:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009536:	2b00      	cmp	r3, #0
 8009538:	f000 80de 	beq.w	80096f8 <HAL_UART_IRQHandler+0x22c>
 800953c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009540:	f003 0301 	and.w	r3, r3, #1
 8009544:	2b00      	cmp	r3, #0
 8009546:	d106      	bne.n	8009556 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800954c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009550:	2b00      	cmp	r3, #0
 8009552:	f000 80d1 	beq.w	80096f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00b      	beq.n	800957a <HAL_UART_IRQHandler+0xae>
 8009562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800956a:	2b00      	cmp	r3, #0
 800956c:	d005      	beq.n	800957a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009572:	f043 0201 	orr.w	r2, r3, #1
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800957a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800957e:	f003 0304 	and.w	r3, r3, #4
 8009582:	2b00      	cmp	r3, #0
 8009584:	d00b      	beq.n	800959e <HAL_UART_IRQHandler+0xd2>
 8009586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800958a:	f003 0301 	and.w	r3, r3, #1
 800958e:	2b00      	cmp	r3, #0
 8009590:	d005      	beq.n	800959e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009596:	f043 0202 	orr.w	r2, r3, #2
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800959e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095a2:	f003 0302 	and.w	r3, r3, #2
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d00b      	beq.n	80095c2 <HAL_UART_IRQHandler+0xf6>
 80095aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d005      	beq.n	80095c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ba:	f043 0204 	orr.w	r2, r3, #4
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80095c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095c6:	f003 0308 	and.w	r3, r3, #8
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d011      	beq.n	80095f2 <HAL_UART_IRQHandler+0x126>
 80095ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095d2:	f003 0320 	and.w	r3, r3, #32
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d105      	bne.n	80095e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80095da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095de:	f003 0301 	and.w	r3, r3, #1
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d005      	beq.n	80095f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ea:	f043 0208 	orr.w	r2, r3, #8
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f000 81ed 	beq.w	80099d6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009600:	f003 0320 	and.w	r3, r3, #32
 8009604:	2b00      	cmp	r3, #0
 8009606:	d008      	beq.n	800961a <HAL_UART_IRQHandler+0x14e>
 8009608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800960c:	f003 0320 	and.w	r3, r3, #32
 8009610:	2b00      	cmp	r3, #0
 8009612:	d002      	beq.n	800961a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f000 fd4a 	bl	800a0ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	695b      	ldr	r3, [r3, #20]
 8009620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009624:	2b40      	cmp	r3, #64	; 0x40
 8009626:	bf0c      	ite	eq
 8009628:	2301      	moveq	r3, #1
 800962a:	2300      	movne	r3, #0
 800962c:	b2db      	uxtb	r3, r3
 800962e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009636:	f003 0308 	and.w	r3, r3, #8
 800963a:	2b00      	cmp	r3, #0
 800963c:	d103      	bne.n	8009646 <HAL_UART_IRQHandler+0x17a>
 800963e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009642:	2b00      	cmp	r3, #0
 8009644:	d04f      	beq.n	80096e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fc52 	bl	8009ef0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009656:	2b40      	cmp	r3, #64	; 0x40
 8009658:	d141      	bne.n	80096de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3314      	adds	r3, #20
 8009660:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009664:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009668:	e853 3f00 	ldrex	r3, [r3]
 800966c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009670:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009674:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009678:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	3314      	adds	r3, #20
 8009682:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009686:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800968a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009692:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009696:	e841 2300 	strex	r3, r2, [r1]
 800969a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800969e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1d9      	bne.n	800965a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d013      	beq.n	80096d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b2:	4a7d      	ldr	r2, [pc, #500]	; (80098a8 <HAL_UART_IRQHandler+0x3dc>)
 80096b4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7fb f8f6 	bl	80048ac <HAL_DMA_Abort_IT>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d016      	beq.n	80096f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80096d0:	4610      	mov	r0, r2
 80096d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096d4:	e00e      	b.n	80096f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 f9a4 	bl	8009a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096dc:	e00a      	b.n	80096f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 f9a0 	bl	8009a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096e4:	e006      	b.n	80096f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f99c 	bl	8009a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80096f2:	e170      	b.n	80099d6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096f4:	bf00      	nop
    return;
 80096f6:	e16e      	b.n	80099d6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	f040 814a 	bne.w	8009996 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009706:	f003 0310 	and.w	r3, r3, #16
 800970a:	2b00      	cmp	r3, #0
 800970c:	f000 8143 	beq.w	8009996 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009714:	f003 0310 	and.w	r3, r3, #16
 8009718:	2b00      	cmp	r3, #0
 800971a:	f000 813c 	beq.w	8009996 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800971e:	2300      	movs	r3, #0
 8009720:	60bb      	str	r3, [r7, #8]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	60bb      	str	r3, [r7, #8]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	60bb      	str	r3, [r7, #8]
 8009732:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	695b      	ldr	r3, [r3, #20]
 800973a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800973e:	2b40      	cmp	r3, #64	; 0x40
 8009740:	f040 80b4 	bne.w	80098ac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009750:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 8140 	beq.w	80099da <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800975e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009762:	429a      	cmp	r2, r3
 8009764:	f080 8139 	bcs.w	80099da <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800976e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009774:	69db      	ldr	r3, [r3, #28]
 8009776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800977a:	f000 8088 	beq.w	800988e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	330c      	adds	r3, #12
 8009784:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009788:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800978c:	e853 3f00 	ldrex	r3, [r3]
 8009790:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009794:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800979c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	330c      	adds	r3, #12
 80097a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80097aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80097ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80097b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80097ba:	e841 2300 	strex	r3, r2, [r1]
 80097be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80097c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d1d9      	bne.n	800977e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	3314      	adds	r3, #20
 80097d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097d4:	e853 3f00 	ldrex	r3, [r3]
 80097d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80097da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80097dc:	f023 0301 	bic.w	r3, r3, #1
 80097e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	3314      	adds	r3, #20
 80097ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80097ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80097f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80097f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80097fa:	e841 2300 	strex	r3, r2, [r1]
 80097fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009800:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1e1      	bne.n	80097ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3314      	adds	r3, #20
 800980c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009810:	e853 3f00 	ldrex	r3, [r3]
 8009814:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009816:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009818:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800981c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	3314      	adds	r3, #20
 8009826:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800982a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800982c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009830:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009832:	e841 2300 	strex	r3, r2, [r1]
 8009836:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1e3      	bne.n	8009806 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2220      	movs	r2, #32
 8009842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	330c      	adds	r3, #12
 8009852:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009856:	e853 3f00 	ldrex	r3, [r3]
 800985a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800985c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800985e:	f023 0310 	bic.w	r3, r3, #16
 8009862:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	330c      	adds	r3, #12
 800986c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009870:	65ba      	str	r2, [r7, #88]	; 0x58
 8009872:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009874:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009876:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009878:	e841 2300 	strex	r3, r2, [r1]
 800987c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800987e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1e3      	bne.n	800984c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009888:	4618      	mov	r0, r3
 800988a:	f7fa ff9f 	bl	80047cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009896:	b29b      	uxth	r3, r3
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	b29b      	uxth	r3, r3
 800989c:	4619      	mov	r1, r3
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 f8ca 	bl	8009a38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80098a4:	e099      	b.n	80099da <HAL_UART_IRQHandler+0x50e>
 80098a6:	bf00      	nop
 80098a8:	08009fb7 	.word	0x08009fb7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	1ad3      	subs	r3, r2, r3
 80098b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f000 808b 	beq.w	80099de <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80098c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f000 8086 	beq.w	80099de <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	330c      	adds	r3, #12
 80098d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098dc:	e853 3f00 	ldrex	r3, [r3]
 80098e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80098e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80098e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	330c      	adds	r3, #12
 80098f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80098f6:	647a      	str	r2, [r7, #68]	; 0x44
 80098f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80098fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e3      	bne.n	80098d2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	3314      	adds	r3, #20
 8009910:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	623b      	str	r3, [r7, #32]
   return(result);
 800991a:	6a3b      	ldr	r3, [r7, #32]
 800991c:	f023 0301 	bic.w	r3, r3, #1
 8009920:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	3314      	adds	r3, #20
 800992a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800992e:	633a      	str	r2, [r7, #48]	; 0x30
 8009930:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009932:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009934:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009936:	e841 2300 	strex	r3, r2, [r1]
 800993a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800993c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800993e:	2b00      	cmp	r3, #0
 8009940:	d1e3      	bne.n	800990a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2220      	movs	r2, #32
 8009946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	330c      	adds	r3, #12
 8009956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	e853 3f00 	ldrex	r3, [r3]
 800995e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f023 0310 	bic.w	r3, r3, #16
 8009966:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	330c      	adds	r3, #12
 8009970:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009974:	61fa      	str	r2, [r7, #28]
 8009976:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009978:	69b9      	ldr	r1, [r7, #24]
 800997a:	69fa      	ldr	r2, [r7, #28]
 800997c:	e841 2300 	strex	r3, r2, [r1]
 8009980:	617b      	str	r3, [r7, #20]
   return(result);
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d1e3      	bne.n	8009950 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009988:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800998c:	4619      	mov	r1, r3
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f000 f852 	bl	8009a38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009994:	e023      	b.n	80099de <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800999a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d009      	beq.n	80099b6 <HAL_UART_IRQHandler+0x4ea>
 80099a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d003      	beq.n	80099b6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 fb15 	bl	8009fde <UART_Transmit_IT>
    return;
 80099b4:	e014      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80099b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d00e      	beq.n	80099e0 <HAL_UART_IRQHandler+0x514>
 80099c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d008      	beq.n	80099e0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fb55 	bl	800a07e <UART_EndTransmit_IT>
    return;
 80099d4:	e004      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
    return;
 80099d6:	bf00      	nop
 80099d8:	e002      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
      return;
 80099da:	bf00      	nop
 80099dc:	e000      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
      return;
 80099de:	bf00      	nop
  }
}
 80099e0:	37e8      	adds	r7, #232	; 0xe8
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop

080099e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80099f0:	bf00      	nop
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b083      	sub	sp, #12
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009a04:	bf00      	nop
 8009a06:	370c      	adds	r7, #12
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b083      	sub	sp, #12
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009a18:	bf00      	nop
 8009a1a:	370c      	adds	r7, #12
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a22:	4770      	bx	lr

08009a24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009a2c:	bf00      	nop
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b083      	sub	sp, #12
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	460b      	mov	r3, r1
 8009a42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009a44:	bf00      	nop
 8009a46:	370c      	adds	r7, #12
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr

08009a50 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b090      	sub	sp, #64	; 0x40
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d137      	bne.n	8009adc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a6e:	2200      	movs	r2, #0
 8009a70:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009a72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	3314      	adds	r3, #20
 8009a78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7c:	e853 3f00 	ldrex	r3, [r3]
 8009a80:	623b      	str	r3, [r7, #32]
   return(result);
 8009a82:	6a3b      	ldr	r3, [r7, #32]
 8009a84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a88:	63bb      	str	r3, [r7, #56]	; 0x38
 8009a8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	3314      	adds	r3, #20
 8009a90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a92:	633a      	str	r2, [r7, #48]	; 0x30
 8009a94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a9a:	e841 2300 	strex	r3, r2, [r1]
 8009a9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d1e5      	bne.n	8009a72 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	330c      	adds	r3, #12
 8009aac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	e853 3f00 	ldrex	r3, [r3]
 8009ab4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009abc:	637b      	str	r3, [r7, #52]	; 0x34
 8009abe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	330c      	adds	r3, #12
 8009ac4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ac6:	61fa      	str	r2, [r7, #28]
 8009ac8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aca:	69b9      	ldr	r1, [r7, #24]
 8009acc:	69fa      	ldr	r2, [r7, #28]
 8009ace:	e841 2300 	strex	r3, r2, [r1]
 8009ad2:	617b      	str	r3, [r7, #20]
   return(result);
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d1e5      	bne.n	8009aa6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009ada:	e002      	b.n	8009ae2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009adc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009ade:	f7ff ff83 	bl	80099e8 <HAL_UART_TxCpltCallback>
}
 8009ae2:	bf00      	nop
 8009ae4:	3740      	adds	r7, #64	; 0x40
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009aea:	b580      	push	{r7, lr}
 8009aec:	b084      	sub	sp, #16
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009af6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009af8:	68f8      	ldr	r0, [r7, #12]
 8009afa:	f7ff ff7f 	bl	80099fc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009afe:	bf00      	nop
 8009b00:	3710      	adds	r7, #16
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b09c      	sub	sp, #112	; 0x70
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b12:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d172      	bne.n	8009c08 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009b22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b24:	2200      	movs	r2, #0
 8009b26:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	330c      	adds	r3, #12
 8009b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b32:	e853 3f00 	ldrex	r3, [r3]
 8009b36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b3e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	330c      	adds	r3, #12
 8009b46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009b48:	65ba      	str	r2, [r7, #88]	; 0x58
 8009b4a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b50:	e841 2300 	strex	r3, r2, [r1]
 8009b54:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009b56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d1e5      	bne.n	8009b28 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	3314      	adds	r3, #20
 8009b62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b66:	e853 3f00 	ldrex	r3, [r3]
 8009b6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b6e:	f023 0301 	bic.w	r3, r3, #1
 8009b72:	667b      	str	r3, [r7, #100]	; 0x64
 8009b74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	3314      	adds	r3, #20
 8009b7a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009b7c:	647a      	str	r2, [r7, #68]	; 0x44
 8009b7e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009b82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009b84:	e841 2300 	strex	r3, r2, [r1]
 8009b88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009b8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d1e5      	bne.n	8009b5c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	3314      	adds	r3, #20
 8009b96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b9a:	e853 3f00 	ldrex	r3, [r3]
 8009b9e:	623b      	str	r3, [r7, #32]
   return(result);
 8009ba0:	6a3b      	ldr	r3, [r7, #32]
 8009ba2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ba6:	663b      	str	r3, [r7, #96]	; 0x60
 8009ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	3314      	adds	r3, #20
 8009bae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009bb0:	633a      	str	r2, [r7, #48]	; 0x30
 8009bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009bb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bb8:	e841 2300 	strex	r3, r2, [r1]
 8009bbc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1e5      	bne.n	8009b90 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009bc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bc6:	2220      	movs	r2, #32
 8009bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d119      	bne.n	8009c08 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	330c      	adds	r3, #12
 8009bda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	e853 3f00 	ldrex	r3, [r3]
 8009be2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f023 0310 	bic.w	r3, r3, #16
 8009bea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009bec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	330c      	adds	r3, #12
 8009bf2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009bf4:	61fa      	str	r2, [r7, #28]
 8009bf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf8:	69b9      	ldr	r1, [r7, #24]
 8009bfa:	69fa      	ldr	r2, [r7, #28]
 8009bfc:	e841 2300 	strex	r3, r2, [r1]
 8009c00:	617b      	str	r3, [r7, #20]
   return(result);
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1e5      	bne.n	8009bd4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d106      	bne.n	8009c1e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009c14:	4619      	mov	r1, r3
 8009c16:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009c18:	f7ff ff0e 	bl	8009a38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c1c:	e002      	b.n	8009c24 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009c1e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009c20:	f7f8 faa2 	bl	8002168 <HAL_UART_RxCpltCallback>
}
 8009c24:	bf00      	nop
 8009c26:	3770      	adds	r7, #112	; 0x70
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}

08009c2c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b084      	sub	sp, #16
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c38:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d108      	bne.n	8009c54 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009c46:	085b      	lsrs	r3, r3, #1
 8009c48:	b29b      	uxth	r3, r3
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	68f8      	ldr	r0, [r7, #12]
 8009c4e:	f7ff fef3 	bl	8009a38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c52:	e002      	b.n	8009c5a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009c54:	68f8      	ldr	r0, [r7, #12]
 8009c56:	f7ff fedb 	bl	8009a10 <HAL_UART_RxHalfCpltCallback>
}
 8009c5a:	bf00      	nop
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b084      	sub	sp, #16
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c72:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	695b      	ldr	r3, [r3, #20]
 8009c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c7e:	2b80      	cmp	r3, #128	; 0x80
 8009c80:	bf0c      	ite	eq
 8009c82:	2301      	moveq	r3, #1
 8009c84:	2300      	movne	r3, #0
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b21      	cmp	r3, #33	; 0x21
 8009c94:	d108      	bne.n	8009ca8 <UART_DMAError+0x46>
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d005      	beq.n	8009ca8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009ca2:	68b8      	ldr	r0, [r7, #8]
 8009ca4:	f000 f8fc 	bl	8009ea0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	695b      	ldr	r3, [r3, #20]
 8009cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cb2:	2b40      	cmp	r3, #64	; 0x40
 8009cb4:	bf0c      	ite	eq
 8009cb6:	2301      	moveq	r3, #1
 8009cb8:	2300      	movne	r3, #0
 8009cba:	b2db      	uxtb	r3, r3
 8009cbc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009cc4:	b2db      	uxtb	r3, r3
 8009cc6:	2b22      	cmp	r3, #34	; 0x22
 8009cc8:	d108      	bne.n	8009cdc <UART_DMAError+0x7a>
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d005      	beq.n	8009cdc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009cd6:	68b8      	ldr	r0, [r7, #8]
 8009cd8:	f000 f90a 	bl	8009ef0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce0:	f043 0210 	orr.w	r2, r3, #16
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ce8:	68b8      	ldr	r0, [r7, #8]
 8009cea:	f7ff fe9b 	bl	8009a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cee:	bf00      	nop
 8009cf0:	3710      	adds	r7, #16
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}

08009cf6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009cf6:	b480      	push	{r7}
 8009cf8:	b085      	sub	sp, #20
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	60f8      	str	r0, [r7, #12]
 8009cfe:	60b9      	str	r1, [r7, #8]
 8009d00:	4613      	mov	r3, r2
 8009d02:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	68ba      	ldr	r2, [r7, #8]
 8009d08:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	88fa      	ldrh	r2, [r7, #6]
 8009d0e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	88fa      	ldrh	r2, [r7, #6]
 8009d14:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2222      	movs	r2, #34	; 0x22
 8009d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2200      	movs	r2, #0
 8009d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	68da      	ldr	r2, [r3, #12]
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d3a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	695a      	ldr	r2, [r3, #20]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f042 0201 	orr.w	r2, r2, #1
 8009d4a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	68da      	ldr	r2, [r3, #12]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f042 0220 	orr.w	r2, r2, #32
 8009d5a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3714      	adds	r7, #20
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr
	...

08009d6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b098      	sub	sp, #96	; 0x60
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	4613      	mov	r3, r2
 8009d78:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009d7a:	68ba      	ldr	r2, [r7, #8]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	88fa      	ldrh	r2, [r7, #6]
 8009d84:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2222      	movs	r2, #34	; 0x22
 8009d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d98:	4a3e      	ldr	r2, [pc, #248]	; (8009e94 <UART_Start_Receive_DMA+0x128>)
 8009d9a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da0:	4a3d      	ldr	r2, [pc, #244]	; (8009e98 <UART_Start_Receive_DMA+0x12c>)
 8009da2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da8:	4a3c      	ldr	r2, [pc, #240]	; (8009e9c <UART_Start_Receive_DMA+0x130>)
 8009daa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009db0:	2200      	movs	r2, #0
 8009db2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009db4:	f107 0308 	add.w	r3, r7, #8
 8009db8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	4619      	mov	r1, r3
 8009dc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dc8:	681a      	ldr	r2, [r3, #0]
 8009dca:	88fb      	ldrh	r3, [r7, #6]
 8009dcc:	f7fa fca6 	bl	800471c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	613b      	str	r3, [r7, #16]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	613b      	str	r3, [r7, #16]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	613b      	str	r3, [r7, #16]
 8009de4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	330c      	adds	r3, #12
 8009df4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009df8:	e853 3f00 	ldrex	r3, [r3]
 8009dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009dfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e04:	65bb      	str	r3, [r7, #88]	; 0x58
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	330c      	adds	r3, #12
 8009e0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e0e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009e10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e12:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009e14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009e16:	e841 2300 	strex	r3, r2, [r1]
 8009e1a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009e1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d1e5      	bne.n	8009dee <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	3314      	adds	r3, #20
 8009e28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e2c:	e853 3f00 	ldrex	r3, [r3]
 8009e30:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e34:	f043 0301 	orr.w	r3, r3, #1
 8009e38:	657b      	str	r3, [r7, #84]	; 0x54
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	3314      	adds	r3, #20
 8009e40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009e42:	63ba      	str	r2, [r7, #56]	; 0x38
 8009e44:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e46:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009e48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e4a:	e841 2300 	strex	r3, r2, [r1]
 8009e4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1e5      	bne.n	8009e22 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	3314      	adds	r3, #20
 8009e5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e5e:	69bb      	ldr	r3, [r7, #24]
 8009e60:	e853 3f00 	ldrex	r3, [r3]
 8009e64:	617b      	str	r3, [r7, #20]
   return(result);
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e6c:	653b      	str	r3, [r7, #80]	; 0x50
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	3314      	adds	r3, #20
 8009e74:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009e76:	627a      	str	r2, [r7, #36]	; 0x24
 8009e78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7a:	6a39      	ldr	r1, [r7, #32]
 8009e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e7e:	e841 2300 	strex	r3, r2, [r1]
 8009e82:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d1e5      	bne.n	8009e56 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009e8a:	2300      	movs	r3, #0
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3760      	adds	r7, #96	; 0x60
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}
 8009e94:	08009b07 	.word	0x08009b07
 8009e98:	08009c2d 	.word	0x08009c2d
 8009e9c:	08009c63 	.word	0x08009c63

08009ea0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b089      	sub	sp, #36	; 0x24
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	330c      	adds	r3, #12
 8009eae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	e853 3f00 	ldrex	r3, [r3]
 8009eb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009ebe:	61fb      	str	r3, [r7, #28]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	330c      	adds	r3, #12
 8009ec6:	69fa      	ldr	r2, [r7, #28]
 8009ec8:	61ba      	str	r2, [r7, #24]
 8009eca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ecc:	6979      	ldr	r1, [r7, #20]
 8009ece:	69ba      	ldr	r2, [r7, #24]
 8009ed0:	e841 2300 	strex	r3, r2, [r1]
 8009ed4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d1e5      	bne.n	8009ea8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2220      	movs	r2, #32
 8009ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009ee4:	bf00      	nop
 8009ee6:	3724      	adds	r7, #36	; 0x24
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr

08009ef0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b095      	sub	sp, #84	; 0x54
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	330c      	adds	r3, #12
 8009efe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f02:	e853 3f00 	ldrex	r3, [r3]
 8009f06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	330c      	adds	r3, #12
 8009f16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009f18:	643a      	str	r2, [r7, #64]	; 0x40
 8009f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009f1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009f20:	e841 2300 	strex	r3, r2, [r1]
 8009f24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d1e5      	bne.n	8009ef8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	3314      	adds	r3, #20
 8009f32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f34:	6a3b      	ldr	r3, [r7, #32]
 8009f36:	e853 3f00 	ldrex	r3, [r3]
 8009f3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	f023 0301 	bic.w	r3, r3, #1
 8009f42:	64bb      	str	r3, [r7, #72]	; 0x48
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	3314      	adds	r3, #20
 8009f4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009f4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009f4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f54:	e841 2300 	strex	r3, r2, [r1]
 8009f58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d1e5      	bne.n	8009f2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d119      	bne.n	8009f9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	330c      	adds	r3, #12
 8009f6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	e853 3f00 	ldrex	r3, [r3]
 8009f76:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	f023 0310 	bic.w	r3, r3, #16
 8009f7e:	647b      	str	r3, [r7, #68]	; 0x44
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	330c      	adds	r3, #12
 8009f86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f88:	61ba      	str	r2, [r7, #24]
 8009f8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f8c:	6979      	ldr	r1, [r7, #20]
 8009f8e:	69ba      	ldr	r2, [r7, #24]
 8009f90:	e841 2300 	strex	r3, r2, [r1]
 8009f94:	613b      	str	r3, [r7, #16]
   return(result);
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d1e5      	bne.n	8009f68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2220      	movs	r2, #32
 8009fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009faa:	bf00      	nop
 8009fac:	3754      	adds	r7, #84	; 0x54
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr

08009fb6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b084      	sub	sp, #16
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fd0:	68f8      	ldr	r0, [r7, #12]
 8009fd2:	f7ff fd27 	bl	8009a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fd6:	bf00      	nop
 8009fd8:	3710      	adds	r7, #16
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009fde:	b480      	push	{r7}
 8009fe0:	b085      	sub	sp, #20
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	2b21      	cmp	r3, #33	; 0x21
 8009ff0:	d13e      	bne.n	800a070 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ffa:	d114      	bne.n	800a026 <UART_Transmit_IT+0x48>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	691b      	ldr	r3, [r3, #16]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d110      	bne.n	800a026 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6a1b      	ldr	r3, [r3, #32]
 800a008:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	881b      	ldrh	r3, [r3, #0]
 800a00e:	461a      	mov	r2, r3
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a018:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6a1b      	ldr	r3, [r3, #32]
 800a01e:	1c9a      	adds	r2, r3, #2
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	621a      	str	r2, [r3, #32]
 800a024:	e008      	b.n	800a038 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6a1b      	ldr	r3, [r3, #32]
 800a02a:	1c59      	adds	r1, r3, #1
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	6211      	str	r1, [r2, #32]
 800a030:	781a      	ldrb	r2, [r3, #0]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	3b01      	subs	r3, #1
 800a040:	b29b      	uxth	r3, r3
 800a042:	687a      	ldr	r2, [r7, #4]
 800a044:	4619      	mov	r1, r3
 800a046:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d10f      	bne.n	800a06c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	68da      	ldr	r2, [r3, #12]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a05a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	68da      	ldr	r2, [r3, #12]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a06a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a06c:	2300      	movs	r3, #0
 800a06e:	e000      	b.n	800a072 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a070:	2302      	movs	r3, #2
  }
}
 800a072:	4618      	mov	r0, r3
 800a074:	3714      	adds	r7, #20
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr

0800a07e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b082      	sub	sp, #8
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	68da      	ldr	r2, [r3, #12]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a094:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2220      	movs	r2, #32
 800a09a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f7ff fca2 	bl	80099e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b08c      	sub	sp, #48	; 0x30
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	2b22      	cmp	r3, #34	; 0x22
 800a0c0:	f040 80ab 	bne.w	800a21a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0cc:	d117      	bne.n	800a0fe <UART_Receive_IT+0x50>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	691b      	ldr	r3, [r3, #16]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d113      	bne.n	800a0fe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0de:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	b29b      	uxth	r3, r3
 800a0e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0ec:	b29a      	uxth	r2, r3
 800a0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f6:	1c9a      	adds	r2, r3, #2
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	629a      	str	r2, [r3, #40]	; 0x28
 800a0fc:	e026      	b.n	800a14c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a102:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a104:	2300      	movs	r3, #0
 800a106:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a110:	d007      	beq.n	800a122 <UART_Receive_IT+0x74>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d10a      	bne.n	800a130 <UART_Receive_IT+0x82>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	691b      	ldr	r3, [r3, #16]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d106      	bne.n	800a130 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	b2da      	uxtb	r2, r3
 800a12a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a12c:	701a      	strb	r2, [r3, #0]
 800a12e:	e008      	b.n	800a142 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	b2db      	uxtb	r3, r3
 800a138:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a13c:	b2da      	uxtb	r2, r3
 800a13e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a140:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a146:	1c5a      	adds	r2, r3, #1
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a150:	b29b      	uxth	r3, r3
 800a152:	3b01      	subs	r3, #1
 800a154:	b29b      	uxth	r3, r3
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	4619      	mov	r1, r3
 800a15a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d15a      	bne.n	800a216 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	68da      	ldr	r2, [r3, #12]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f022 0220 	bic.w	r2, r2, #32
 800a16e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	68da      	ldr	r2, [r3, #12]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a17e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	695a      	ldr	r2, [r3, #20]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f022 0201 	bic.w	r2, r2, #1
 800a18e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2220      	movs	r2, #32
 800a194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d135      	bne.n	800a20c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	330c      	adds	r3, #12
 800a1ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	613b      	str	r3, [r7, #16]
   return(result);
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	f023 0310 	bic.w	r3, r3, #16
 800a1bc:	627b      	str	r3, [r7, #36]	; 0x24
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	330c      	adds	r3, #12
 800a1c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c6:	623a      	str	r2, [r7, #32]
 800a1c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ca:	69f9      	ldr	r1, [r7, #28]
 800a1cc:	6a3a      	ldr	r2, [r7, #32]
 800a1ce:	e841 2300 	strex	r3, r2, [r1]
 800a1d2:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1e5      	bne.n	800a1a6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f003 0310 	and.w	r3, r3, #16
 800a1e4:	2b10      	cmp	r3, #16
 800a1e6:	d10a      	bne.n	800a1fe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	60fb      	str	r3, [r7, #12]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	60fb      	str	r3, [r7, #12]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	685b      	ldr	r3, [r3, #4]
 800a1fa:	60fb      	str	r3, [r7, #12]
 800a1fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a202:	4619      	mov	r1, r3
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7ff fc17 	bl	8009a38 <HAL_UARTEx_RxEventCallback>
 800a20a:	e002      	b.n	800a212 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f7f7 ffab 	bl	8002168 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a212:	2300      	movs	r3, #0
 800a214:	e002      	b.n	800a21c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a216:	2300      	movs	r3, #0
 800a218:	e000      	b.n	800a21c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a21a:	2302      	movs	r3, #2
  }
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3730      	adds	r7, #48	; 0x30
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a228:	b09f      	sub	sp, #124	; 0x7c
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a22e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	691b      	ldr	r3, [r3, #16]
 800a234:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a23a:	68d9      	ldr	r1, [r3, #12]
 800a23c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	ea40 0301 	orr.w	r3, r0, r1
 800a244:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a248:	689a      	ldr	r2, [r3, #8]
 800a24a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a24c:	691b      	ldr	r3, [r3, #16]
 800a24e:	431a      	orrs	r2, r3
 800a250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a252:	695b      	ldr	r3, [r3, #20]
 800a254:	431a      	orrs	r2, r3
 800a256:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a258:	69db      	ldr	r3, [r3, #28]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a25e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a268:	f021 010c 	bic.w	r1, r1, #12
 800a26c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a272:	430b      	orrs	r3, r1
 800a274:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	695b      	ldr	r3, [r3, #20]
 800a27c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a280:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a282:	6999      	ldr	r1, [r3, #24]
 800a284:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	ea40 0301 	orr.w	r3, r0, r1
 800a28c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a28e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	4bc5      	ldr	r3, [pc, #788]	; (800a5a8 <UART_SetConfig+0x384>)
 800a294:	429a      	cmp	r2, r3
 800a296:	d004      	beq.n	800a2a2 <UART_SetConfig+0x7e>
 800a298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	4bc3      	ldr	r3, [pc, #780]	; (800a5ac <UART_SetConfig+0x388>)
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d103      	bne.n	800a2aa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a2a2:	f7fd fcd9 	bl	8007c58 <HAL_RCC_GetPCLK2Freq>
 800a2a6:	6778      	str	r0, [r7, #116]	; 0x74
 800a2a8:	e002      	b.n	800a2b0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a2aa:	f7fd fcc1 	bl	8007c30 <HAL_RCC_GetPCLK1Freq>
 800a2ae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2b2:	69db      	ldr	r3, [r3, #28]
 800a2b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2b8:	f040 80b6 	bne.w	800a428 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a2bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2be:	461c      	mov	r4, r3
 800a2c0:	f04f 0500 	mov.w	r5, #0
 800a2c4:	4622      	mov	r2, r4
 800a2c6:	462b      	mov	r3, r5
 800a2c8:	1891      	adds	r1, r2, r2
 800a2ca:	6439      	str	r1, [r7, #64]	; 0x40
 800a2cc:	415b      	adcs	r3, r3
 800a2ce:	647b      	str	r3, [r7, #68]	; 0x44
 800a2d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a2d4:	1912      	adds	r2, r2, r4
 800a2d6:	eb45 0303 	adc.w	r3, r5, r3
 800a2da:	f04f 0000 	mov.w	r0, #0
 800a2de:	f04f 0100 	mov.w	r1, #0
 800a2e2:	00d9      	lsls	r1, r3, #3
 800a2e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a2e8:	00d0      	lsls	r0, r2, #3
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	460b      	mov	r3, r1
 800a2ee:	1911      	adds	r1, r2, r4
 800a2f0:	6639      	str	r1, [r7, #96]	; 0x60
 800a2f2:	416b      	adcs	r3, r5
 800a2f4:	667b      	str	r3, [r7, #100]	; 0x64
 800a2f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f04f 0300 	mov.w	r3, #0
 800a300:	1891      	adds	r1, r2, r2
 800a302:	63b9      	str	r1, [r7, #56]	; 0x38
 800a304:	415b      	adcs	r3, r3
 800a306:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a308:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a30c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a310:	f7f6 fd1a 	bl	8000d48 <__aeabi_uldivmod>
 800a314:	4602      	mov	r2, r0
 800a316:	460b      	mov	r3, r1
 800a318:	4ba5      	ldr	r3, [pc, #660]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a31a:	fba3 2302 	umull	r2, r3, r3, r2
 800a31e:	095b      	lsrs	r3, r3, #5
 800a320:	011e      	lsls	r6, r3, #4
 800a322:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a324:	461c      	mov	r4, r3
 800a326:	f04f 0500 	mov.w	r5, #0
 800a32a:	4622      	mov	r2, r4
 800a32c:	462b      	mov	r3, r5
 800a32e:	1891      	adds	r1, r2, r2
 800a330:	6339      	str	r1, [r7, #48]	; 0x30
 800a332:	415b      	adcs	r3, r3
 800a334:	637b      	str	r3, [r7, #52]	; 0x34
 800a336:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a33a:	1912      	adds	r2, r2, r4
 800a33c:	eb45 0303 	adc.w	r3, r5, r3
 800a340:	f04f 0000 	mov.w	r0, #0
 800a344:	f04f 0100 	mov.w	r1, #0
 800a348:	00d9      	lsls	r1, r3, #3
 800a34a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a34e:	00d0      	lsls	r0, r2, #3
 800a350:	4602      	mov	r2, r0
 800a352:	460b      	mov	r3, r1
 800a354:	1911      	adds	r1, r2, r4
 800a356:	65b9      	str	r1, [r7, #88]	; 0x58
 800a358:	416b      	adcs	r3, r5
 800a35a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a35c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	461a      	mov	r2, r3
 800a362:	f04f 0300 	mov.w	r3, #0
 800a366:	1891      	adds	r1, r2, r2
 800a368:	62b9      	str	r1, [r7, #40]	; 0x28
 800a36a:	415b      	adcs	r3, r3
 800a36c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a36e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a372:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a376:	f7f6 fce7 	bl	8000d48 <__aeabi_uldivmod>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	4b8c      	ldr	r3, [pc, #560]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a380:	fba3 1302 	umull	r1, r3, r3, r2
 800a384:	095b      	lsrs	r3, r3, #5
 800a386:	2164      	movs	r1, #100	; 0x64
 800a388:	fb01 f303 	mul.w	r3, r1, r3
 800a38c:	1ad3      	subs	r3, r2, r3
 800a38e:	00db      	lsls	r3, r3, #3
 800a390:	3332      	adds	r3, #50	; 0x32
 800a392:	4a87      	ldr	r2, [pc, #540]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a394:	fba2 2303 	umull	r2, r3, r2, r3
 800a398:	095b      	lsrs	r3, r3, #5
 800a39a:	005b      	lsls	r3, r3, #1
 800a39c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a3a0:	441e      	add	r6, r3
 800a3a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f04f 0100 	mov.w	r1, #0
 800a3aa:	4602      	mov	r2, r0
 800a3ac:	460b      	mov	r3, r1
 800a3ae:	1894      	adds	r4, r2, r2
 800a3b0:	623c      	str	r4, [r7, #32]
 800a3b2:	415b      	adcs	r3, r3
 800a3b4:	627b      	str	r3, [r7, #36]	; 0x24
 800a3b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a3ba:	1812      	adds	r2, r2, r0
 800a3bc:	eb41 0303 	adc.w	r3, r1, r3
 800a3c0:	f04f 0400 	mov.w	r4, #0
 800a3c4:	f04f 0500 	mov.w	r5, #0
 800a3c8:	00dd      	lsls	r5, r3, #3
 800a3ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a3ce:	00d4      	lsls	r4, r2, #3
 800a3d0:	4622      	mov	r2, r4
 800a3d2:	462b      	mov	r3, r5
 800a3d4:	1814      	adds	r4, r2, r0
 800a3d6:	653c      	str	r4, [r7, #80]	; 0x50
 800a3d8:	414b      	adcs	r3, r1
 800a3da:	657b      	str	r3, [r7, #84]	; 0x54
 800a3dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	f04f 0300 	mov.w	r3, #0
 800a3e6:	1891      	adds	r1, r2, r2
 800a3e8:	61b9      	str	r1, [r7, #24]
 800a3ea:	415b      	adcs	r3, r3
 800a3ec:	61fb      	str	r3, [r7, #28]
 800a3ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a3f2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a3f6:	f7f6 fca7 	bl	8000d48 <__aeabi_uldivmod>
 800a3fa:	4602      	mov	r2, r0
 800a3fc:	460b      	mov	r3, r1
 800a3fe:	4b6c      	ldr	r3, [pc, #432]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a400:	fba3 1302 	umull	r1, r3, r3, r2
 800a404:	095b      	lsrs	r3, r3, #5
 800a406:	2164      	movs	r1, #100	; 0x64
 800a408:	fb01 f303 	mul.w	r3, r1, r3
 800a40c:	1ad3      	subs	r3, r2, r3
 800a40e:	00db      	lsls	r3, r3, #3
 800a410:	3332      	adds	r3, #50	; 0x32
 800a412:	4a67      	ldr	r2, [pc, #412]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a414:	fba2 2303 	umull	r2, r3, r2, r3
 800a418:	095b      	lsrs	r3, r3, #5
 800a41a:	f003 0207 	and.w	r2, r3, #7
 800a41e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4432      	add	r2, r6
 800a424:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a426:	e0b9      	b.n	800a59c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a428:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a42a:	461c      	mov	r4, r3
 800a42c:	f04f 0500 	mov.w	r5, #0
 800a430:	4622      	mov	r2, r4
 800a432:	462b      	mov	r3, r5
 800a434:	1891      	adds	r1, r2, r2
 800a436:	6139      	str	r1, [r7, #16]
 800a438:	415b      	adcs	r3, r3
 800a43a:	617b      	str	r3, [r7, #20]
 800a43c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a440:	1912      	adds	r2, r2, r4
 800a442:	eb45 0303 	adc.w	r3, r5, r3
 800a446:	f04f 0000 	mov.w	r0, #0
 800a44a:	f04f 0100 	mov.w	r1, #0
 800a44e:	00d9      	lsls	r1, r3, #3
 800a450:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a454:	00d0      	lsls	r0, r2, #3
 800a456:	4602      	mov	r2, r0
 800a458:	460b      	mov	r3, r1
 800a45a:	eb12 0804 	adds.w	r8, r2, r4
 800a45e:	eb43 0905 	adc.w	r9, r3, r5
 800a462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	4618      	mov	r0, r3
 800a468:	f04f 0100 	mov.w	r1, #0
 800a46c:	f04f 0200 	mov.w	r2, #0
 800a470:	f04f 0300 	mov.w	r3, #0
 800a474:	008b      	lsls	r3, r1, #2
 800a476:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a47a:	0082      	lsls	r2, r0, #2
 800a47c:	4640      	mov	r0, r8
 800a47e:	4649      	mov	r1, r9
 800a480:	f7f6 fc62 	bl	8000d48 <__aeabi_uldivmod>
 800a484:	4602      	mov	r2, r0
 800a486:	460b      	mov	r3, r1
 800a488:	4b49      	ldr	r3, [pc, #292]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a48a:	fba3 2302 	umull	r2, r3, r3, r2
 800a48e:	095b      	lsrs	r3, r3, #5
 800a490:	011e      	lsls	r6, r3, #4
 800a492:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a494:	4618      	mov	r0, r3
 800a496:	f04f 0100 	mov.w	r1, #0
 800a49a:	4602      	mov	r2, r0
 800a49c:	460b      	mov	r3, r1
 800a49e:	1894      	adds	r4, r2, r2
 800a4a0:	60bc      	str	r4, [r7, #8]
 800a4a2:	415b      	adcs	r3, r3
 800a4a4:	60fb      	str	r3, [r7, #12]
 800a4a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a4aa:	1812      	adds	r2, r2, r0
 800a4ac:	eb41 0303 	adc.w	r3, r1, r3
 800a4b0:	f04f 0400 	mov.w	r4, #0
 800a4b4:	f04f 0500 	mov.w	r5, #0
 800a4b8:	00dd      	lsls	r5, r3, #3
 800a4ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a4be:	00d4      	lsls	r4, r2, #3
 800a4c0:	4622      	mov	r2, r4
 800a4c2:	462b      	mov	r3, r5
 800a4c4:	1814      	adds	r4, r2, r0
 800a4c6:	64bc      	str	r4, [r7, #72]	; 0x48
 800a4c8:	414b      	adcs	r3, r1
 800a4ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a4cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f04f 0100 	mov.w	r1, #0
 800a4d6:	f04f 0200 	mov.w	r2, #0
 800a4da:	f04f 0300 	mov.w	r3, #0
 800a4de:	008b      	lsls	r3, r1, #2
 800a4e0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a4e4:	0082      	lsls	r2, r0, #2
 800a4e6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a4ea:	f7f6 fc2d 	bl	8000d48 <__aeabi_uldivmod>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	4b2f      	ldr	r3, [pc, #188]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a4f4:	fba3 1302 	umull	r1, r3, r3, r2
 800a4f8:	095b      	lsrs	r3, r3, #5
 800a4fa:	2164      	movs	r1, #100	; 0x64
 800a4fc:	fb01 f303 	mul.w	r3, r1, r3
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	011b      	lsls	r3, r3, #4
 800a504:	3332      	adds	r3, #50	; 0x32
 800a506:	4a2a      	ldr	r2, [pc, #168]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a508:	fba2 2303 	umull	r2, r3, r2, r3
 800a50c:	095b      	lsrs	r3, r3, #5
 800a50e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a512:	441e      	add	r6, r3
 800a514:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a516:	4618      	mov	r0, r3
 800a518:	f04f 0100 	mov.w	r1, #0
 800a51c:	4602      	mov	r2, r0
 800a51e:	460b      	mov	r3, r1
 800a520:	1894      	adds	r4, r2, r2
 800a522:	603c      	str	r4, [r7, #0]
 800a524:	415b      	adcs	r3, r3
 800a526:	607b      	str	r3, [r7, #4]
 800a528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a52c:	1812      	adds	r2, r2, r0
 800a52e:	eb41 0303 	adc.w	r3, r1, r3
 800a532:	f04f 0400 	mov.w	r4, #0
 800a536:	f04f 0500 	mov.w	r5, #0
 800a53a:	00dd      	lsls	r5, r3, #3
 800a53c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a540:	00d4      	lsls	r4, r2, #3
 800a542:	4622      	mov	r2, r4
 800a544:	462b      	mov	r3, r5
 800a546:	eb12 0a00 	adds.w	sl, r2, r0
 800a54a:	eb43 0b01 	adc.w	fp, r3, r1
 800a54e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	4618      	mov	r0, r3
 800a554:	f04f 0100 	mov.w	r1, #0
 800a558:	f04f 0200 	mov.w	r2, #0
 800a55c:	f04f 0300 	mov.w	r3, #0
 800a560:	008b      	lsls	r3, r1, #2
 800a562:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a566:	0082      	lsls	r2, r0, #2
 800a568:	4650      	mov	r0, sl
 800a56a:	4659      	mov	r1, fp
 800a56c:	f7f6 fbec 	bl	8000d48 <__aeabi_uldivmod>
 800a570:	4602      	mov	r2, r0
 800a572:	460b      	mov	r3, r1
 800a574:	4b0e      	ldr	r3, [pc, #56]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a576:	fba3 1302 	umull	r1, r3, r3, r2
 800a57a:	095b      	lsrs	r3, r3, #5
 800a57c:	2164      	movs	r1, #100	; 0x64
 800a57e:	fb01 f303 	mul.w	r3, r1, r3
 800a582:	1ad3      	subs	r3, r2, r3
 800a584:	011b      	lsls	r3, r3, #4
 800a586:	3332      	adds	r3, #50	; 0x32
 800a588:	4a09      	ldr	r2, [pc, #36]	; (800a5b0 <UART_SetConfig+0x38c>)
 800a58a:	fba2 2303 	umull	r2, r3, r2, r3
 800a58e:	095b      	lsrs	r3, r3, #5
 800a590:	f003 020f 	and.w	r2, r3, #15
 800a594:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	4432      	add	r2, r6
 800a59a:	609a      	str	r2, [r3, #8]
}
 800a59c:	bf00      	nop
 800a59e:	377c      	adds	r7, #124	; 0x7c
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a6:	bf00      	nop
 800a5a8:	40011000 	.word	0x40011000
 800a5ac:	40011400 	.word	0x40011400
 800a5b0:	51eb851f 	.word	0x51eb851f

0800a5b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a5b4:	b084      	sub	sp, #16
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b084      	sub	sp, #16
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	6078      	str	r0, [r7, #4]
 800a5be:	f107 001c 	add.w	r0, r7, #28
 800a5c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d122      	bne.n	800a612 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a5e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	68db      	ldr	r3, [r3, #12]
 800a5ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a5f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d105      	bne.n	800a606 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 f950 	bl	800a8ac <USB_CoreReset>
 800a60c:	4603      	mov	r3, r0
 800a60e:	73fb      	strb	r3, [r7, #15]
 800a610:	e01a      	b.n	800a648 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	68db      	ldr	r3, [r3, #12]
 800a616:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 f944 	bl	800a8ac <USB_CoreReset>
 800a624:	4603      	mov	r3, r0
 800a626:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d106      	bne.n	800a63c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a632:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	639a      	str	r2, [r3, #56]	; 0x38
 800a63a:	e005      	b.n	800a648 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a640:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a64a:	2b01      	cmp	r3, #1
 800a64c:	d10b      	bne.n	800a666 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	689b      	ldr	r3, [r3, #8]
 800a652:	f043 0206 	orr.w	r2, r3, #6
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	689b      	ldr	r3, [r3, #8]
 800a65e:	f043 0220 	orr.w	r2, r3, #32
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a666:	7bfb      	ldrb	r3, [r7, #15]
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3710      	adds	r7, #16
 800a66c:	46bd      	mov	sp, r7
 800a66e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a672:	b004      	add	sp, #16
 800a674:	4770      	bx	lr

0800a676 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a676:	b480      	push	{r7}
 800a678:	b083      	sub	sp, #12
 800a67a:	af00      	add	r7, sp, #0
 800a67c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	f023 0201 	bic.w	r2, r3, #1
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	370c      	adds	r7, #12
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr

0800a698 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b084      	sub	sp, #16
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	68db      	ldr	r3, [r3, #12]
 800a6ac:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a6b4:	78fb      	ldrb	r3, [r7, #3]
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	d115      	bne.n	800a6e6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	68db      	ldr	r3, [r3, #12]
 800a6be:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a6c6:	2001      	movs	r0, #1
 800a6c8:	f7f9 fa62 	bl	8003b90 <HAL_Delay>
      ms++;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f000 f8db 	bl	800a88e <USB_GetMode>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d01e      	beq.n	800a71c <USB_SetCurrentMode+0x84>
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	2b31      	cmp	r3, #49	; 0x31
 800a6e2:	d9f0      	bls.n	800a6c6 <USB_SetCurrentMode+0x2e>
 800a6e4:	e01a      	b.n	800a71c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a6e6:	78fb      	ldrb	r3, [r7, #3]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d115      	bne.n	800a718 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	68db      	ldr	r3, [r3, #12]
 800a6f0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a6f8:	2001      	movs	r0, #1
 800a6fa:	f7f9 fa49 	bl	8003b90 <HAL_Delay>
      ms++;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	3301      	adds	r3, #1
 800a702:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 f8c2 	bl	800a88e <USB_GetMode>
 800a70a:	4603      	mov	r3, r0
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d005      	beq.n	800a71c <USB_SetCurrentMode+0x84>
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2b31      	cmp	r3, #49	; 0x31
 800a714:	d9f0      	bls.n	800a6f8 <USB_SetCurrentMode+0x60>
 800a716:	e001      	b.n	800a71c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a718:	2301      	movs	r3, #1
 800a71a:	e005      	b.n	800a728 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2b32      	cmp	r3, #50	; 0x32
 800a720:	d101      	bne.n	800a726 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	e000      	b.n	800a728 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a726:	2300      	movs	r3, #0
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a73a:	2300      	movs	r3, #0
 800a73c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	019b      	lsls	r3, r3, #6
 800a742:	f043 0220 	orr.w	r2, r3, #32
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	3301      	adds	r3, #1
 800a74e:	60fb      	str	r3, [r7, #12]
 800a750:	4a08      	ldr	r2, [pc, #32]	; (800a774 <USB_FlushTxFifo+0x44>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d901      	bls.n	800a75a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800a756:	2303      	movs	r3, #3
 800a758:	e006      	b.n	800a768 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	691b      	ldr	r3, [r3, #16]
 800a75e:	f003 0320 	and.w	r3, r3, #32
 800a762:	2b20      	cmp	r3, #32
 800a764:	d0f1      	beq.n	800a74a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a766:	2300      	movs	r3, #0
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3714      	adds	r7, #20
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr
 800a774:	00030d40 	.word	0x00030d40

0800a778 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a780:	2300      	movs	r3, #0
 800a782:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2210      	movs	r2, #16
 800a788:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	3301      	adds	r3, #1
 800a78e:	60fb      	str	r3, [r7, #12]
 800a790:	4a08      	ldr	r2, [pc, #32]	; (800a7b4 <USB_FlushRxFifo+0x3c>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d901      	bls.n	800a79a <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e006      	b.n	800a7a8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	691b      	ldr	r3, [r3, #16]
 800a79e:	f003 0310 	and.w	r3, r3, #16
 800a7a2:	2b10      	cmp	r3, #16
 800a7a4:	d0f1      	beq.n	800a78a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a7a6:	2300      	movs	r3, #0
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3714      	adds	r7, #20
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr
 800a7b4:	00030d40 	.word	0x00030d40

0800a7b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b08b      	sub	sp, #44	; 0x2c
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	60f8      	str	r0, [r7, #12]
 800a7c0:	60b9      	str	r1, [r7, #8]
 800a7c2:	4613      	mov	r3, r2
 800a7c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a7ce:	88fb      	ldrh	r3, [r7, #6]
 800a7d0:	089b      	lsrs	r3, r3, #2
 800a7d2:	b29b      	uxth	r3, r3
 800a7d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a7d6:	88fb      	ldrh	r3, [r7, #6]
 800a7d8:	f003 0303 	and.w	r3, r3, #3
 800a7dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a7de:	2300      	movs	r3, #0
 800a7e0:	623b      	str	r3, [r7, #32]
 800a7e2:	e014      	b.n	800a80e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ee:	601a      	str	r2, [r3, #0]
    pDest++;
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a7f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f8:	3301      	adds	r3, #1
 800a7fa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a7fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7fe:	3301      	adds	r3, #1
 800a800:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a804:	3301      	adds	r3, #1
 800a806:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a808:	6a3b      	ldr	r3, [r7, #32]
 800a80a:	3301      	adds	r3, #1
 800a80c:	623b      	str	r3, [r7, #32]
 800a80e:	6a3a      	ldr	r2, [r7, #32]
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	429a      	cmp	r2, r3
 800a814:	d3e6      	bcc.n	800a7e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a816:	8bfb      	ldrh	r3, [r7, #30]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d01e      	beq.n	800a85a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a81c:	2300      	movs	r3, #0
 800a81e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a826:	461a      	mov	r2, r3
 800a828:	f107 0310 	add.w	r3, r7, #16
 800a82c:	6812      	ldr	r2, [r2, #0]
 800a82e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a830:	693a      	ldr	r2, [r7, #16]
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	b2db      	uxtb	r3, r3
 800a836:	00db      	lsls	r3, r3, #3
 800a838:	fa22 f303 	lsr.w	r3, r2, r3
 800a83c:	b2da      	uxtb	r2, r3
 800a83e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a840:	701a      	strb	r2, [r3, #0]
      i++;
 800a842:	6a3b      	ldr	r3, [r7, #32]
 800a844:	3301      	adds	r3, #1
 800a846:	623b      	str	r3, [r7, #32]
      pDest++;
 800a848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84a:	3301      	adds	r3, #1
 800a84c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a84e:	8bfb      	ldrh	r3, [r7, #30]
 800a850:	3b01      	subs	r3, #1
 800a852:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a854:	8bfb      	ldrh	r3, [r7, #30]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d1ea      	bne.n	800a830 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a85a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	372c      	adds	r7, #44	; 0x2c
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr

0800a868 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a868:	b480      	push	{r7}
 800a86a:	b085      	sub	sp, #20
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	695b      	ldr	r3, [r3, #20]
 800a874:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	699b      	ldr	r3, [r3, #24]
 800a87a:	68fa      	ldr	r2, [r7, #12]
 800a87c:	4013      	ands	r3, r2
 800a87e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a880:	68fb      	ldr	r3, [r7, #12]
}
 800a882:	4618      	mov	r0, r3
 800a884:	3714      	adds	r7, #20
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr

0800a88e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a88e:	b480      	push	{r7}
 800a890:	b083      	sub	sp, #12
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	695b      	ldr	r3, [r3, #20]
 800a89a:	f003 0301 	and.w	r3, r3, #1
}
 800a89e:	4618      	mov	r0, r3
 800a8a0:	370c      	adds	r7, #12
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a8:	4770      	bx	lr
	...

0800a8ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	60fb      	str	r3, [r7, #12]
 800a8be:	4a13      	ldr	r2, [pc, #76]	; (800a90c <USB_CoreReset+0x60>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d901      	bls.n	800a8c8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800a8c4:	2303      	movs	r3, #3
 800a8c6:	e01a      	b.n	800a8fe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	691b      	ldr	r3, [r3, #16]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	daf3      	bge.n	800a8b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	f043 0201 	orr.w	r2, r3, #1
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	60fb      	str	r3, [r7, #12]
 800a8e6:	4a09      	ldr	r2, [pc, #36]	; (800a90c <USB_CoreReset+0x60>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d901      	bls.n	800a8f0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800a8ec:	2303      	movs	r3, #3
 800a8ee:	e006      	b.n	800a8fe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	691b      	ldr	r3, [r3, #16]
 800a8f4:	f003 0301 	and.w	r3, r3, #1
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d0f1      	beq.n	800a8e0 <USB_CoreReset+0x34>

  return HAL_OK;
 800a8fc:	2300      	movs	r3, #0
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3714      	adds	r7, #20
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr
 800a90a:	bf00      	nop
 800a90c:	00030d40 	.word	0x00030d40

0800a910 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a910:	b084      	sub	sp, #16
 800a912:	b580      	push	{r7, lr}
 800a914:	b084      	sub	sp, #16
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
 800a91a:	f107 001c 	add.w	r0, r7, #28
 800a91e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a92c:	461a      	mov	r2, r3
 800a92e:	2300      	movs	r3, #0
 800a930:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a936:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a942:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a94e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a95a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d018      	beq.n	800a994 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a964:	2b01      	cmp	r3, #1
 800a966:	d10a      	bne.n	800a97e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a976:	f043 0304 	orr.w	r3, r3, #4
 800a97a:	6013      	str	r3, [r2, #0]
 800a97c:	e014      	b.n	800a9a8 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	68ba      	ldr	r2, [r7, #8]
 800a988:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a98c:	f023 0304 	bic.w	r3, r3, #4
 800a990:	6013      	str	r3, [r2, #0]
 800a992:	e009      	b.n	800a9a8 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	68ba      	ldr	r2, [r7, #8]
 800a99e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a9a2:	f023 0304 	bic.w	r3, r3, #4
 800a9a6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a9a8:	2110      	movs	r1, #16
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f7ff fec0 	bl	800a730 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f7ff fee1 	bl	800a778 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	60fb      	str	r3, [r7, #12]
 800a9ba:	e015      	b.n	800a9e8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	015a      	lsls	r2, r3, #5
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	4413      	add	r3, r2
 800a9c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a9ce:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	015a      	lsls	r2, r3, #5
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9dc:	461a      	mov	r2, r3
 800a9de:	2300      	movs	r3, #0
 800a9e0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	3301      	adds	r3, #1
 800a9e6:	60fb      	str	r3, [r7, #12]
 800a9e8:	6a3b      	ldr	r3, [r7, #32]
 800a9ea:	68fa      	ldr	r2, [r7, #12]
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	d3e5      	bcc.n	800a9bc <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a9fc:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00b      	beq.n	800aa22 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa10:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	4a13      	ldr	r2, [pc, #76]	; (800aa64 <USB_HostInit+0x154>)
 800aa16:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	4a13      	ldr	r2, [pc, #76]	; (800aa68 <USB_HostInit+0x158>)
 800aa1c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800aa20:	e009      	b.n	800aa36 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2280      	movs	r2, #128	; 0x80
 800aa26:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	4a10      	ldr	r2, [pc, #64]	; (800aa6c <USB_HostInit+0x15c>)
 800aa2c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4a0f      	ldr	r2, [pc, #60]	; (800aa70 <USB_HostInit+0x160>)
 800aa32:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800aa36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d105      	bne.n	800aa48 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	699b      	ldr	r3, [r3, #24]
 800aa40:	f043 0210 	orr.w	r2, r3, #16
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	699a      	ldr	r2, [r3, #24]
 800aa4c:	4b09      	ldr	r3, [pc, #36]	; (800aa74 <USB_HostInit+0x164>)
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800aa54:	2300      	movs	r3, #0
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa60:	b004      	add	sp, #16
 800aa62:	4770      	bx	lr
 800aa64:	01000200 	.word	0x01000200
 800aa68:	00e00300 	.word	0x00e00300
 800aa6c:	00600080 	.word	0x00600080
 800aa70:	004000e0 	.word	0x004000e0
 800aa74:	a3200008 	.word	0xa3200008

0800aa78 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	460b      	mov	r3, r1
 800aa82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	68fa      	ldr	r2, [r7, #12]
 800aa92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa96:	f023 0303 	bic.w	r3, r3, #3
 800aa9a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	78fb      	ldrb	r3, [r7, #3]
 800aaa6:	f003 0303 	and.w	r3, r3, #3
 800aaaa:	68f9      	ldr	r1, [r7, #12]
 800aaac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800aab0:	4313      	orrs	r3, r2
 800aab2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800aab4:	78fb      	ldrb	r3, [r7, #3]
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d107      	bne.n	800aaca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aac0:	461a      	mov	r2, r3
 800aac2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800aac6:	6053      	str	r3, [r2, #4]
 800aac8:	e009      	b.n	800aade <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800aaca:	78fb      	ldrb	r3, [r7, #3]
 800aacc:	2b02      	cmp	r3, #2
 800aace:	d106      	bne.n	800aade <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aad6:	461a      	mov	r2, r3
 800aad8:	f241 7370 	movw	r3, #6000	; 0x1770
 800aadc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800aade:	2300      	movs	r3, #0
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3714      	adds	r7, #20
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr

0800aaec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b085      	sub	sp, #20
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aafe:	695b      	ldr	r3, [r3, #20]
 800ab00:	b29b      	uxth	r3, r3
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3714      	adds	r7, #20
 800ab06:	46bd      	mov	sp, r7
 800ab08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0c:	4770      	bx	lr

0800ab0e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ab0e:	b480      	push	{r7}
 800ab10:	b089      	sub	sp, #36	; 0x24
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
 800ab16:	460b      	mov	r3, r1
 800ab18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800ab1e:	78fb      	ldrb	r3, [r7, #3]
 800ab20:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800ab22:	2300      	movs	r3, #0
 800ab24:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	015a      	lsls	r2, r3, #5
 800ab2a:	69bb      	ldr	r3, [r7, #24]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	0c9b      	lsrs	r3, r3, #18
 800ab36:	f003 0303 	and.w	r3, r3, #3
 800ab3a:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	015a      	lsls	r2, r3, #5
 800ab40:	69bb      	ldr	r3, [r7, #24]
 800ab42:	4413      	add	r3, r2
 800ab44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	0fdb      	lsrs	r3, r3, #31
 800ab4c:	f003 0301 	and.w	r3, r3, #1
 800ab50:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	689b      	ldr	r3, [r3, #8]
 800ab56:	f003 0320 	and.w	r3, r3, #32
 800ab5a:	2b20      	cmp	r3, #32
 800ab5c:	d104      	bne.n	800ab68 <USB_HC_Halt+0x5a>
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d101      	bne.n	800ab68 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800ab64:	2300      	movs	r3, #0
 800ab66:	e0e8      	b.n	800ad3a <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d002      	beq.n	800ab74 <USB_HC_Halt+0x66>
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	2b02      	cmp	r3, #2
 800ab72:	d173      	bne.n	800ac5c <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	015a      	lsls	r2, r3, #5
 800ab78:	69bb      	ldr	r3, [r7, #24]
 800ab7a:	4413      	add	r3, r2
 800ab7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	697a      	ldr	r2, [r7, #20]
 800ab84:	0151      	lsls	r1, r2, #5
 800ab86:	69ba      	ldr	r2, [r7, #24]
 800ab88:	440a      	add	r2, r1
 800ab8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab92:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	f003 0320 	and.w	r3, r3, #32
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f040 80cb 	bne.w	800ad38 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d143      	bne.n	800ac36 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	015a      	lsls	r2, r3, #5
 800abb2:	69bb      	ldr	r3, [r7, #24]
 800abb4:	4413      	add	r3, r2
 800abb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	697a      	ldr	r2, [r7, #20]
 800abbe:	0151      	lsls	r1, r2, #5
 800abc0:	69ba      	ldr	r2, [r7, #24]
 800abc2:	440a      	add	r2, r1
 800abc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800abc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800abcc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800abce:	697b      	ldr	r3, [r7, #20]
 800abd0:	015a      	lsls	r2, r3, #5
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	4413      	add	r3, r2
 800abd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	697a      	ldr	r2, [r7, #20]
 800abde:	0151      	lsls	r1, r2, #5
 800abe0:	69ba      	ldr	r2, [r7, #24]
 800abe2:	440a      	add	r2, r1
 800abe4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800abe8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abec:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	015a      	lsls	r2, r3, #5
 800abf2:	69bb      	ldr	r3, [r7, #24]
 800abf4:	4413      	add	r3, r2
 800abf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	697a      	ldr	r2, [r7, #20]
 800abfe:	0151      	lsls	r1, r2, #5
 800ac00:	69ba      	ldr	r2, [r7, #24]
 800ac02:	440a      	add	r2, r1
 800ac04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac08:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac0c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	3301      	adds	r3, #1
 800ac12:	61fb      	str	r3, [r7, #28]
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac1a:	d81d      	bhi.n	800ac58 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	015a      	lsls	r2, r3, #5
 800ac20:	69bb      	ldr	r3, [r7, #24]
 800ac22:	4413      	add	r3, r2
 800ac24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac32:	d0ec      	beq.n	800ac0e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac34:	e080      	b.n	800ad38 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	015a      	lsls	r2, r3, #5
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	697a      	ldr	r2, [r7, #20]
 800ac46:	0151      	lsls	r1, r2, #5
 800ac48:	69ba      	ldr	r2, [r7, #24]
 800ac4a:	440a      	add	r2, r1
 800ac4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac54:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac56:	e06f      	b.n	800ad38 <USB_HC_Halt+0x22a>
            break;
 800ac58:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac5a:	e06d      	b.n	800ad38 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	015a      	lsls	r2, r3, #5
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	4413      	add	r3, r2
 800ac64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	697a      	ldr	r2, [r7, #20]
 800ac6c:	0151      	lsls	r1, r2, #5
 800ac6e:	69ba      	ldr	r2, [r7, #24]
 800ac70:	440a      	add	r2, r1
 800ac72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac7a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ac7c:	69bb      	ldr	r3, [r7, #24]
 800ac7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d143      	bne.n	800ad14 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	015a      	lsls	r2, r3, #5
 800ac90:	69bb      	ldr	r3, [r7, #24]
 800ac92:	4413      	add	r3, r2
 800ac94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	697a      	ldr	r2, [r7, #20]
 800ac9c:	0151      	lsls	r1, r2, #5
 800ac9e:	69ba      	ldr	r2, [r7, #24]
 800aca0:	440a      	add	r2, r1
 800aca2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aca6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800acaa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	015a      	lsls	r2, r3, #5
 800acb0:	69bb      	ldr	r3, [r7, #24]
 800acb2:	4413      	add	r3, r2
 800acb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	697a      	ldr	r2, [r7, #20]
 800acbc:	0151      	lsls	r1, r2, #5
 800acbe:	69ba      	ldr	r2, [r7, #24]
 800acc0:	440a      	add	r2, r1
 800acc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800acca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	015a      	lsls	r2, r3, #5
 800acd0:	69bb      	ldr	r3, [r7, #24]
 800acd2:	4413      	add	r3, r2
 800acd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	697a      	ldr	r2, [r7, #20]
 800acdc:	0151      	lsls	r1, r2, #5
 800acde:	69ba      	ldr	r2, [r7, #24]
 800ace0:	440a      	add	r2, r1
 800ace2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ace6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800acea:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800acec:	69fb      	ldr	r3, [r7, #28]
 800acee:	3301      	adds	r3, #1
 800acf0:	61fb      	str	r3, [r7, #28]
 800acf2:	69fb      	ldr	r3, [r7, #28]
 800acf4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800acf8:	d81d      	bhi.n	800ad36 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	015a      	lsls	r2, r3, #5
 800acfe:	69bb      	ldr	r3, [r7, #24]
 800ad00:	4413      	add	r3, r2
 800ad02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad10:	d0ec      	beq.n	800acec <USB_HC_Halt+0x1de>
 800ad12:	e011      	b.n	800ad38 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	69bb      	ldr	r3, [r7, #24]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	697a      	ldr	r2, [r7, #20]
 800ad24:	0151      	lsls	r1, r2, #5
 800ad26:	69ba      	ldr	r2, [r7, #24]
 800ad28:	440a      	add	r2, r1
 800ad2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad32:	6013      	str	r3, [r2, #0]
 800ad34:	e000      	b.n	800ad38 <USB_HC_Halt+0x22a>
          break;
 800ad36:	bf00      	nop
    }
  }

  return HAL_OK;
 800ad38:	2300      	movs	r3, #0
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3724      	adds	r7, #36	; 0x24
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad44:	4770      	bx	lr
	...

0800ad48 <__NVIC_SetPriority>:
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	4603      	mov	r3, r0
 800ad50:	6039      	str	r1, [r7, #0]
 800ad52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ad54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	db0a      	blt.n	800ad72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	b2da      	uxtb	r2, r3
 800ad60:	490c      	ldr	r1, [pc, #48]	; (800ad94 <__NVIC_SetPriority+0x4c>)
 800ad62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad66:	0112      	lsls	r2, r2, #4
 800ad68:	b2d2      	uxtb	r2, r2
 800ad6a:	440b      	add	r3, r1
 800ad6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ad70:	e00a      	b.n	800ad88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	b2da      	uxtb	r2, r3
 800ad76:	4908      	ldr	r1, [pc, #32]	; (800ad98 <__NVIC_SetPriority+0x50>)
 800ad78:	79fb      	ldrb	r3, [r7, #7]
 800ad7a:	f003 030f 	and.w	r3, r3, #15
 800ad7e:	3b04      	subs	r3, #4
 800ad80:	0112      	lsls	r2, r2, #4
 800ad82:	b2d2      	uxtb	r2, r2
 800ad84:	440b      	add	r3, r1
 800ad86:	761a      	strb	r2, [r3, #24]
}
 800ad88:	bf00      	nop
 800ad8a:	370c      	adds	r7, #12
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad92:	4770      	bx	lr
 800ad94:	e000e100 	.word	0xe000e100
 800ad98:	e000ed00 	.word	0xe000ed00

0800ad9c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ada0:	4b05      	ldr	r3, [pc, #20]	; (800adb8 <SysTick_Handler+0x1c>)
 800ada2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ada4:	f001 fdf2 	bl	800c98c <xTaskGetSchedulerState>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d001      	beq.n	800adb2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800adae:	f002 fdcb 	bl	800d948 <xPortSysTickHandler>
  }
}
 800adb2:	bf00      	nop
 800adb4:	bd80      	pop	{r7, pc}
 800adb6:	bf00      	nop
 800adb8:	e000e010 	.word	0xe000e010

0800adbc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800adbc:	b580      	push	{r7, lr}
 800adbe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800adc0:	2100      	movs	r1, #0
 800adc2:	f06f 0004 	mvn.w	r0, #4
 800adc6:	f7ff ffbf 	bl	800ad48 <__NVIC_SetPriority>
#endif
}
 800adca:	bf00      	nop
 800adcc:	bd80      	pop	{r7, pc}
	...

0800add0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800add0:	b480      	push	{r7}
 800add2:	b083      	sub	sp, #12
 800add4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800add6:	f3ef 8305 	mrs	r3, IPSR
 800adda:	603b      	str	r3, [r7, #0]
  return(result);
 800addc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d003      	beq.n	800adea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ade2:	f06f 0305 	mvn.w	r3, #5
 800ade6:	607b      	str	r3, [r7, #4]
 800ade8:	e00c      	b.n	800ae04 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800adea:	4b0a      	ldr	r3, [pc, #40]	; (800ae14 <osKernelInitialize+0x44>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d105      	bne.n	800adfe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800adf2:	4b08      	ldr	r3, [pc, #32]	; (800ae14 <osKernelInitialize+0x44>)
 800adf4:	2201      	movs	r2, #1
 800adf6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800adf8:	2300      	movs	r3, #0
 800adfa:	607b      	str	r3, [r7, #4]
 800adfc:	e002      	b.n	800ae04 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800adfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae04:	687b      	ldr	r3, [r7, #4]
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	370c      	adds	r7, #12
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	20008108 	.word	0x20008108

0800ae18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b082      	sub	sp, #8
 800ae1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae1e:	f3ef 8305 	mrs	r3, IPSR
 800ae22:	603b      	str	r3, [r7, #0]
  return(result);
 800ae24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d003      	beq.n	800ae32 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ae2a:	f06f 0305 	mvn.w	r3, #5
 800ae2e:	607b      	str	r3, [r7, #4]
 800ae30:	e010      	b.n	800ae54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae32:	4b0b      	ldr	r3, [pc, #44]	; (800ae60 <osKernelStart+0x48>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b01      	cmp	r3, #1
 800ae38:	d109      	bne.n	800ae4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ae3a:	f7ff ffbf 	bl	800adbc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae3e:	4b08      	ldr	r3, [pc, #32]	; (800ae60 <osKernelStart+0x48>)
 800ae40:	2202      	movs	r2, #2
 800ae42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae44:	f001 f934 	bl	800c0b0 <vTaskStartScheduler>
      stat = osOK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	607b      	str	r3, [r7, #4]
 800ae4c:	e002      	b.n	800ae54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ae4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae54:	687b      	ldr	r3, [r7, #4]
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	20008108 	.word	0x20008108

0800ae64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b08e      	sub	sp, #56	; 0x38
 800ae68:	af04      	add	r7, sp, #16
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ae70:	2300      	movs	r3, #0
 800ae72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae74:	f3ef 8305 	mrs	r3, IPSR
 800ae78:	617b      	str	r3, [r7, #20]
  return(result);
 800ae7a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d17e      	bne.n	800af7e <osThreadNew+0x11a>
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d07b      	beq.n	800af7e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ae86:	2380      	movs	r3, #128	; 0x80
 800ae88:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ae8a:	2318      	movs	r3, #24
 800ae8c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ae92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae96:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d045      	beq.n	800af2a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d002      	beq.n	800aeac <osThreadNew+0x48>
        name = attr->name;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d002      	beq.n	800aeba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	699b      	ldr	r3, [r3, #24]
 800aeb8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d008      	beq.n	800aed2 <osThreadNew+0x6e>
 800aec0:	69fb      	ldr	r3, [r7, #28]
 800aec2:	2b38      	cmp	r3, #56	; 0x38
 800aec4:	d805      	bhi.n	800aed2 <osThreadNew+0x6e>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	685b      	ldr	r3, [r3, #4]
 800aeca:	f003 0301 	and.w	r3, r3, #1
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d001      	beq.n	800aed6 <osThreadNew+0x72>
        return (NULL);
 800aed2:	2300      	movs	r3, #0
 800aed4:	e054      	b.n	800af80 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	695b      	ldr	r3, [r3, #20]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d003      	beq.n	800aee6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	695b      	ldr	r3, [r3, #20]
 800aee2:	089b      	lsrs	r3, r3, #2
 800aee4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	689b      	ldr	r3, [r3, #8]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d00e      	beq.n	800af0c <osThreadNew+0xa8>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	68db      	ldr	r3, [r3, #12]
 800aef2:	2b5b      	cmp	r3, #91	; 0x5b
 800aef4:	d90a      	bls.n	800af0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d006      	beq.n	800af0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	695b      	ldr	r3, [r3, #20]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d002      	beq.n	800af0c <osThreadNew+0xa8>
        mem = 1;
 800af06:	2301      	movs	r3, #1
 800af08:	61bb      	str	r3, [r7, #24]
 800af0a:	e010      	b.n	800af2e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d10c      	bne.n	800af2e <osThreadNew+0xca>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	68db      	ldr	r3, [r3, #12]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d108      	bne.n	800af2e <osThreadNew+0xca>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	691b      	ldr	r3, [r3, #16]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d104      	bne.n	800af2e <osThreadNew+0xca>
          mem = 0;
 800af24:	2300      	movs	r3, #0
 800af26:	61bb      	str	r3, [r7, #24]
 800af28:	e001      	b.n	800af2e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800af2a:	2300      	movs	r3, #0
 800af2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800af2e:	69bb      	ldr	r3, [r7, #24]
 800af30:	2b01      	cmp	r3, #1
 800af32:	d110      	bne.n	800af56 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af3c:	9202      	str	r2, [sp, #8]
 800af3e:	9301      	str	r3, [sp, #4]
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	6a3a      	ldr	r2, [r7, #32]
 800af48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800af4a:	68f8      	ldr	r0, [r7, #12]
 800af4c:	f000 feda 	bl	800bd04 <xTaskCreateStatic>
 800af50:	4603      	mov	r3, r0
 800af52:	613b      	str	r3, [r7, #16]
 800af54:	e013      	b.n	800af7e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d110      	bne.n	800af7e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800af5c:	6a3b      	ldr	r3, [r7, #32]
 800af5e:	b29a      	uxth	r2, r3
 800af60:	f107 0310 	add.w	r3, r7, #16
 800af64:	9301      	str	r3, [sp, #4]
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	9300      	str	r3, [sp, #0]
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f000 ff25 	bl	800bdbe <xTaskCreate>
 800af74:	4603      	mov	r3, r0
 800af76:	2b01      	cmp	r3, #1
 800af78:	d001      	beq.n	800af7e <osThreadNew+0x11a>
            hTask = NULL;
 800af7a:	2300      	movs	r3, #0
 800af7c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800af7e:	693b      	ldr	r3, [r7, #16]
}
 800af80:	4618      	mov	r0, r3
 800af82:	3728      	adds	r7, #40	; 0x28
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800af88:	b580      	push	{r7, lr}
 800af8a:	b088      	sub	sp, #32
 800af8c:	af02      	add	r7, sp, #8
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d002      	beq.n	800afa2 <osThreadFlagsSet+0x1a>
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	da03      	bge.n	800afaa <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800afa2:	f06f 0303 	mvn.w	r3, #3
 800afa6:	60fb      	str	r3, [r7, #12]
 800afa8:	e035      	b.n	800b016 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800afaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800afae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afb0:	f3ef 8305 	mrs	r3, IPSR
 800afb4:	613b      	str	r3, [r7, #16]
  return(result);
 800afb6:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d01f      	beq.n	800affc <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800afbc:	2300      	movs	r3, #0
 800afbe:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800afc0:	f107 0308 	add.w	r3, r7, #8
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	2300      	movs	r3, #0
 800afc8:	2201      	movs	r2, #1
 800afca:	6839      	ldr	r1, [r7, #0]
 800afcc:	6978      	ldr	r0, [r7, #20]
 800afce:	f001 fe7b 	bl	800ccc8 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800afd2:	f107 030c 	add.w	r3, r7, #12
 800afd6:	2200      	movs	r2, #0
 800afd8:	9200      	str	r2, [sp, #0]
 800afda:	2200      	movs	r2, #0
 800afdc:	2100      	movs	r1, #0
 800afde:	6978      	ldr	r0, [r7, #20]
 800afe0:	f001 fe72 	bl	800ccc8 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d015      	beq.n	800b016 <osThreadFlagsSet+0x8e>
 800afea:	4b0d      	ldr	r3, [pc, #52]	; (800b020 <osThreadFlagsSet+0x98>)
 800afec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aff0:	601a      	str	r2, [r3, #0]
 800aff2:	f3bf 8f4f 	dsb	sy
 800aff6:	f3bf 8f6f 	isb	sy
 800affa:	e00c      	b.n	800b016 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800affc:	2300      	movs	r3, #0
 800affe:	2201      	movs	r2, #1
 800b000:	6839      	ldr	r1, [r7, #0]
 800b002:	6978      	ldr	r0, [r7, #20]
 800b004:	f001 fda8 	bl	800cb58 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800b008:	f107 030c 	add.w	r3, r7, #12
 800b00c:	2200      	movs	r2, #0
 800b00e:	2100      	movs	r1, #0
 800b010:	6978      	ldr	r0, [r7, #20]
 800b012:	f001 fda1 	bl	800cb58 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800b016:	68fb      	ldr	r3, [r7, #12]
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3718      	adds	r7, #24
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}
 800b020:	e000ed04 	.word	0xe000ed04

0800b024 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800b024:	b580      	push	{r7, lr}
 800b026:	b08c      	sub	sp, #48	; 0x30
 800b028:	af00      	add	r7, sp, #0
 800b02a:	60f8      	str	r0, [r7, #12]
 800b02c:	60b9      	str	r1, [r7, #8]
 800b02e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b030:	f3ef 8305 	mrs	r3, IPSR
 800b034:	617b      	str	r3, [r7, #20]
  return(result);
 800b036:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d003      	beq.n	800b044 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800b03c:	f06f 0305 	mvn.w	r3, #5
 800b040:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b042:	e06b      	b.n	800b11c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2b00      	cmp	r3, #0
 800b048:	da03      	bge.n	800b052 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800b04a:	f06f 0303 	mvn.w	r3, #3
 800b04e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b050:	e064      	b.n	800b11c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	f003 0302 	and.w	r3, r3, #2
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d002      	beq.n	800b062 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800b05c:	2300      	movs	r3, #0
 800b05e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b060:	e001      	b.n	800b066 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800b066:	2300      	movs	r3, #0
 800b068:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800b06e:	f001 f931 	bl	800c2d4 <xTaskGetTickCount>
 800b072:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800b074:	f107 0210 	add.w	r2, r7, #16
 800b078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b07a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b07c:	2000      	movs	r0, #0
 800b07e:	f001 fd11 	bl	800caa4 <xTaskNotifyWait>
 800b082:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800b084:	69fb      	ldr	r3, [r7, #28]
 800b086:	2b01      	cmp	r3, #1
 800b088:	d137      	bne.n	800b0fa <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800b08a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	4013      	ands	r3, r2
 800b090:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b096:	4313      	orrs	r3, r2
 800b098:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	f003 0301 	and.w	r3, r3, #1
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d00c      	beq.n	800b0be <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800b0a4:	68fa      	ldr	r2, [r7, #12]
 800b0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0a8:	4013      	ands	r3, r2
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d032      	beq.n	800b116 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d10f      	bne.n	800b0d6 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800b0b6:	f06f 0302 	mvn.w	r3, #2
 800b0ba:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800b0bc:	e02e      	b.n	800b11c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800b0be:	68fa      	ldr	r2, [r7, #12]
 800b0c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0c2:	4013      	ands	r3, r2
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d128      	bne.n	800b11a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d103      	bne.n	800b0d6 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800b0ce:	f06f 0302 	mvn.w	r3, #2
 800b0d2:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800b0d4:	e022      	b.n	800b11c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800b0d6:	f001 f8fd 	bl	800c2d4 <xTaskGetTickCount>
 800b0da:	4602      	mov	r2, r0
 800b0dc:	6a3b      	ldr	r3, [r7, #32]
 800b0de:	1ad3      	subs	r3, r2, r3
 800b0e0:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800b0e2:	69ba      	ldr	r2, [r7, #24]
 800b0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	d902      	bls.n	800b0f0 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	627b      	str	r3, [r7, #36]	; 0x24
 800b0ee:	e00e      	b.n	800b10e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800b0f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0f2:	69bb      	ldr	r3, [r7, #24]
 800b0f4:	1ad3      	subs	r3, r2, r3
 800b0f6:	627b      	str	r3, [r7, #36]	; 0x24
 800b0f8:	e009      	b.n	800b10e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d103      	bne.n	800b108 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800b100:	f06f 0302 	mvn.w	r3, #2
 800b104:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b106:	e002      	b.n	800b10e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800b108:	f06f 0301 	mvn.w	r3, #1
 800b10c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800b10e:	69fb      	ldr	r3, [r7, #28]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d1af      	bne.n	800b074 <osThreadFlagsWait+0x50>
 800b114:	e002      	b.n	800b11c <osThreadFlagsWait+0xf8>
            break;
 800b116:	bf00      	nop
 800b118:	e000      	b.n	800b11c <osThreadFlagsWait+0xf8>
            break;
 800b11a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800b11c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800b11e:	4618      	mov	r0, r3
 800b120:	3730      	adds	r7, #48	; 0x30
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}

0800b126 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b126:	b580      	push	{r7, lr}
 800b128:	b084      	sub	sp, #16
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b12e:	f3ef 8305 	mrs	r3, IPSR
 800b132:	60bb      	str	r3, [r7, #8]
  return(result);
 800b134:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b136:	2b00      	cmp	r3, #0
 800b138:	d003      	beq.n	800b142 <osDelay+0x1c>
    stat = osErrorISR;
 800b13a:	f06f 0305 	mvn.w	r3, #5
 800b13e:	60fb      	str	r3, [r7, #12]
 800b140:	e007      	b.n	800b152 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b142:	2300      	movs	r3, #0
 800b144:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d002      	beq.n	800b152 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 ff7b 	bl	800c048 <vTaskDelay>
    }
  }

  return (stat);
 800b152:	68fb      	ldr	r3, [r7, #12]
}
 800b154:	4618      	mov	r0, r3
 800b156:	3710      	adds	r7, #16
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}

0800b15c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b15c:	b480      	push	{r7}
 800b15e:	b085      	sub	sp, #20
 800b160:	af00      	add	r7, sp, #0
 800b162:	60f8      	str	r0, [r7, #12]
 800b164:	60b9      	str	r1, [r7, #8]
 800b166:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	4a07      	ldr	r2, [pc, #28]	; (800b188 <vApplicationGetIdleTaskMemory+0x2c>)
 800b16c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	4a06      	ldr	r2, [pc, #24]	; (800b18c <vApplicationGetIdleTaskMemory+0x30>)
 800b172:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2280      	movs	r2, #128	; 0x80
 800b178:	601a      	str	r2, [r3, #0]
}
 800b17a:	bf00      	nop
 800b17c:	3714      	adds	r7, #20
 800b17e:	46bd      	mov	sp, r7
 800b180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b184:	4770      	bx	lr
 800b186:	bf00      	nop
 800b188:	2000810c 	.word	0x2000810c
 800b18c:	20008168 	.word	0x20008168

0800b190 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b190:	b480      	push	{r7}
 800b192:	b085      	sub	sp, #20
 800b194:	af00      	add	r7, sp, #0
 800b196:	60f8      	str	r0, [r7, #12]
 800b198:	60b9      	str	r1, [r7, #8]
 800b19a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	4a07      	ldr	r2, [pc, #28]	; (800b1bc <vApplicationGetTimerTaskMemory+0x2c>)
 800b1a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	4a06      	ldr	r2, [pc, #24]	; (800b1c0 <vApplicationGetTimerTaskMemory+0x30>)
 800b1a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b1ae:	601a      	str	r2, [r3, #0]
}
 800b1b0:	bf00      	nop
 800b1b2:	3714      	adds	r7, #20
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr
 800b1bc:	20008368 	.word	0x20008368
 800b1c0:	200083c4 	.word	0x200083c4

0800b1c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b083      	sub	sp, #12
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f103 0208 	add.w	r2, r3, #8
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f103 0208 	add.w	r2, r3, #8
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f103 0208 	add.w	r2, r3, #8
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b1f8:	bf00      	nop
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr

0800b204 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b204:	b480      	push	{r7}
 800b206:	b083      	sub	sp, #12
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b212:	bf00      	nop
 800b214:	370c      	adds	r7, #12
 800b216:	46bd      	mov	sp, r7
 800b218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21c:	4770      	bx	lr

0800b21e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b21e:	b480      	push	{r7}
 800b220:	b085      	sub	sp, #20
 800b222:	af00      	add	r7, sp, #0
 800b224:	6078      	str	r0, [r7, #4]
 800b226:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	685b      	ldr	r3, [r3, #4]
 800b22c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	689a      	ldr	r2, [r3, #8]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	689b      	ldr	r3, [r3, #8]
 800b240:	683a      	ldr	r2, [r7, #0]
 800b242:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	683a      	ldr	r2, [r7, #0]
 800b248:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	1c5a      	adds	r2, r3, #1
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	601a      	str	r2, [r3, #0]
}
 800b25a:	bf00      	nop
 800b25c:	3714      	adds	r7, #20
 800b25e:	46bd      	mov	sp, r7
 800b260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b264:	4770      	bx	lr

0800b266 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b266:	b480      	push	{r7}
 800b268:	b085      	sub	sp, #20
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
 800b26e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b27c:	d103      	bne.n	800b286 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	691b      	ldr	r3, [r3, #16]
 800b282:	60fb      	str	r3, [r7, #12]
 800b284:	e00c      	b.n	800b2a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	3308      	adds	r3, #8
 800b28a:	60fb      	str	r3, [r7, #12]
 800b28c:	e002      	b.n	800b294 <vListInsert+0x2e>
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	685b      	ldr	r3, [r3, #4]
 800b292:	60fb      	str	r3, [r7, #12]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	68ba      	ldr	r2, [r7, #8]
 800b29c:	429a      	cmp	r2, r3
 800b29e:	d2f6      	bcs.n	800b28e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	685a      	ldr	r2, [r3, #4]
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	683a      	ldr	r2, [r7, #0]
 800b2ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	68fa      	ldr	r2, [r7, #12]
 800b2b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	683a      	ldr	r2, [r7, #0]
 800b2ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	687a      	ldr	r2, [r7, #4]
 800b2c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	1c5a      	adds	r2, r3, #1
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	601a      	str	r2, [r3, #0]
}
 800b2cc:	bf00      	nop
 800b2ce:	3714      	adds	r7, #20
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b085      	sub	sp, #20
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	691b      	ldr	r3, [r3, #16]
 800b2e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	685b      	ldr	r3, [r3, #4]
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	6892      	ldr	r2, [r2, #8]
 800b2ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	689b      	ldr	r3, [r3, #8]
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	6852      	ldr	r2, [r2, #4]
 800b2f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	687a      	ldr	r2, [r7, #4]
 800b300:	429a      	cmp	r2, r3
 800b302:	d103      	bne.n	800b30c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	689a      	ldr	r2, [r3, #8]
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2200      	movs	r2, #0
 800b310:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	1e5a      	subs	r2, r3, #1
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
}
 800b320:	4618      	mov	r0, r3
 800b322:	3714      	adds	r7, #20
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d10a      	bne.n	800b356 <xQueueGenericReset+0x2a>
	__asm volatile
 800b340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b344:	f383 8811 	msr	BASEPRI, r3
 800b348:	f3bf 8f6f 	isb	sy
 800b34c:	f3bf 8f4f 	dsb	sy
 800b350:	60bb      	str	r3, [r7, #8]
}
 800b352:	bf00      	nop
 800b354:	e7fe      	b.n	800b354 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b356:	f002 fa65 	bl	800d824 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	681a      	ldr	r2, [r3, #0]
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b362:	68f9      	ldr	r1, [r7, #12]
 800b364:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b366:	fb01 f303 	mul.w	r3, r1, r3
 800b36a:	441a      	add	r2, r3
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	2200      	movs	r2, #0
 800b374:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681a      	ldr	r2, [r3, #0]
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	681a      	ldr	r2, [r3, #0]
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b386:	3b01      	subs	r3, #1
 800b388:	68f9      	ldr	r1, [r7, #12]
 800b38a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b38c:	fb01 f303 	mul.w	r3, r1, r3
 800b390:	441a      	add	r2, r3
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	22ff      	movs	r2, #255	; 0xff
 800b39a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	22ff      	movs	r2, #255	; 0xff
 800b3a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d114      	bne.n	800b3d6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	691b      	ldr	r3, [r3, #16]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d01a      	beq.n	800b3ea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	3310      	adds	r3, #16
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f001 f903 	bl	800c5c4 <xTaskRemoveFromEventList>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d012      	beq.n	800b3ea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b3c4:	4b0c      	ldr	r3, [pc, #48]	; (800b3f8 <xQueueGenericReset+0xcc>)
 800b3c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3ca:	601a      	str	r2, [r3, #0]
 800b3cc:	f3bf 8f4f 	dsb	sy
 800b3d0:	f3bf 8f6f 	isb	sy
 800b3d4:	e009      	b.n	800b3ea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	3310      	adds	r3, #16
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7ff fef2 	bl	800b1c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	3324      	adds	r3, #36	; 0x24
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f7ff feed 	bl	800b1c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b3ea:	f002 fa4b 	bl	800d884 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b3ee:	2301      	movs	r3, #1
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3710      	adds	r7, #16
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}
 800b3f8:	e000ed04 	.word	0xe000ed04

0800b3fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b08e      	sub	sp, #56	; 0x38
 800b400:	af02      	add	r7, sp, #8
 800b402:	60f8      	str	r0, [r7, #12]
 800b404:	60b9      	str	r1, [r7, #8]
 800b406:	607a      	str	r2, [r7, #4]
 800b408:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10a      	bne.n	800b426 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b414:	f383 8811 	msr	BASEPRI, r3
 800b418:	f3bf 8f6f 	isb	sy
 800b41c:	f3bf 8f4f 	dsb	sy
 800b420:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b422:	bf00      	nop
 800b424:	e7fe      	b.n	800b424 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d10a      	bne.n	800b442 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b42c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b430:	f383 8811 	msr	BASEPRI, r3
 800b434:	f3bf 8f6f 	isb	sy
 800b438:	f3bf 8f4f 	dsb	sy
 800b43c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b43e:	bf00      	nop
 800b440:	e7fe      	b.n	800b440 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d002      	beq.n	800b44e <xQueueGenericCreateStatic+0x52>
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d001      	beq.n	800b452 <xQueueGenericCreateStatic+0x56>
 800b44e:	2301      	movs	r3, #1
 800b450:	e000      	b.n	800b454 <xQueueGenericCreateStatic+0x58>
 800b452:	2300      	movs	r3, #0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d10a      	bne.n	800b46e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b45c:	f383 8811 	msr	BASEPRI, r3
 800b460:	f3bf 8f6f 	isb	sy
 800b464:	f3bf 8f4f 	dsb	sy
 800b468:	623b      	str	r3, [r7, #32]
}
 800b46a:	bf00      	nop
 800b46c:	e7fe      	b.n	800b46c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d102      	bne.n	800b47a <xQueueGenericCreateStatic+0x7e>
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d101      	bne.n	800b47e <xQueueGenericCreateStatic+0x82>
 800b47a:	2301      	movs	r3, #1
 800b47c:	e000      	b.n	800b480 <xQueueGenericCreateStatic+0x84>
 800b47e:	2300      	movs	r3, #0
 800b480:	2b00      	cmp	r3, #0
 800b482:	d10a      	bne.n	800b49a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b488:	f383 8811 	msr	BASEPRI, r3
 800b48c:	f3bf 8f6f 	isb	sy
 800b490:	f3bf 8f4f 	dsb	sy
 800b494:	61fb      	str	r3, [r7, #28]
}
 800b496:	bf00      	nop
 800b498:	e7fe      	b.n	800b498 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b49a:	2350      	movs	r3, #80	; 0x50
 800b49c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b49e:	697b      	ldr	r3, [r7, #20]
 800b4a0:	2b50      	cmp	r3, #80	; 0x50
 800b4a2:	d00a      	beq.n	800b4ba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b4a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4a8:	f383 8811 	msr	BASEPRI, r3
 800b4ac:	f3bf 8f6f 	isb	sy
 800b4b0:	f3bf 8f4f 	dsb	sy
 800b4b4:	61bb      	str	r3, [r7, #24]
}
 800b4b6:	bf00      	nop
 800b4b8:	e7fe      	b.n	800b4b8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b4ba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00d      	beq.n	800b4e2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b4c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b4ce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b4d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4d4:	9300      	str	r3, [sp, #0]
 800b4d6:	4613      	mov	r3, r2
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	68b9      	ldr	r1, [r7, #8]
 800b4dc:	68f8      	ldr	r0, [r7, #12]
 800b4de:	f000 f805 	bl	800b4ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b4e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	3730      	adds	r7, #48	; 0x30
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	bd80      	pop	{r7, pc}

0800b4ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b084      	sub	sp, #16
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	60f8      	str	r0, [r7, #12]
 800b4f4:	60b9      	str	r1, [r7, #8]
 800b4f6:	607a      	str	r2, [r7, #4]
 800b4f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d103      	bne.n	800b508 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b500:	69bb      	ldr	r3, [r7, #24]
 800b502:	69ba      	ldr	r2, [r7, #24]
 800b504:	601a      	str	r2, [r3, #0]
 800b506:	e002      	b.n	800b50e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b508:	69bb      	ldr	r3, [r7, #24]
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b50e:	69bb      	ldr	r3, [r7, #24]
 800b510:	68fa      	ldr	r2, [r7, #12]
 800b512:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b514:	69bb      	ldr	r3, [r7, #24]
 800b516:	68ba      	ldr	r2, [r7, #8]
 800b518:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b51a:	2101      	movs	r1, #1
 800b51c:	69b8      	ldr	r0, [r7, #24]
 800b51e:	f7ff ff05 	bl	800b32c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b522:	69bb      	ldr	r3, [r7, #24]
 800b524:	78fa      	ldrb	r2, [r7, #3]
 800b526:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b52a:	bf00      	nop
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
	...

0800b534 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b08e      	sub	sp, #56	; 0x38
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	607a      	str	r2, [r7, #4]
 800b540:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b542:	2300      	movs	r3, #0
 800b544:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d10a      	bne.n	800b566 <xQueueGenericSend+0x32>
	__asm volatile
 800b550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b554:	f383 8811 	msr	BASEPRI, r3
 800b558:	f3bf 8f6f 	isb	sy
 800b55c:	f3bf 8f4f 	dsb	sy
 800b560:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b562:	bf00      	nop
 800b564:	e7fe      	b.n	800b564 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d103      	bne.n	800b574 <xQueueGenericSend+0x40>
 800b56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b56e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b570:	2b00      	cmp	r3, #0
 800b572:	d101      	bne.n	800b578 <xQueueGenericSend+0x44>
 800b574:	2301      	movs	r3, #1
 800b576:	e000      	b.n	800b57a <xQueueGenericSend+0x46>
 800b578:	2300      	movs	r3, #0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d10a      	bne.n	800b594 <xQueueGenericSend+0x60>
	__asm volatile
 800b57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b582:	f383 8811 	msr	BASEPRI, r3
 800b586:	f3bf 8f6f 	isb	sy
 800b58a:	f3bf 8f4f 	dsb	sy
 800b58e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b590:	bf00      	nop
 800b592:	e7fe      	b.n	800b592 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	2b02      	cmp	r3, #2
 800b598:	d103      	bne.n	800b5a2 <xQueueGenericSend+0x6e>
 800b59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d101      	bne.n	800b5a6 <xQueueGenericSend+0x72>
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	e000      	b.n	800b5a8 <xQueueGenericSend+0x74>
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d10a      	bne.n	800b5c2 <xQueueGenericSend+0x8e>
	__asm volatile
 800b5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b0:	f383 8811 	msr	BASEPRI, r3
 800b5b4:	f3bf 8f6f 	isb	sy
 800b5b8:	f3bf 8f4f 	dsb	sy
 800b5bc:	623b      	str	r3, [r7, #32]
}
 800b5be:	bf00      	nop
 800b5c0:	e7fe      	b.n	800b5c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b5c2:	f001 f9e3 	bl	800c98c <xTaskGetSchedulerState>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d102      	bne.n	800b5d2 <xQueueGenericSend+0x9e>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d101      	bne.n	800b5d6 <xQueueGenericSend+0xa2>
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	e000      	b.n	800b5d8 <xQueueGenericSend+0xa4>
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d10a      	bne.n	800b5f2 <xQueueGenericSend+0xbe>
	__asm volatile
 800b5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e0:	f383 8811 	msr	BASEPRI, r3
 800b5e4:	f3bf 8f6f 	isb	sy
 800b5e8:	f3bf 8f4f 	dsb	sy
 800b5ec:	61fb      	str	r3, [r7, #28]
}
 800b5ee:	bf00      	nop
 800b5f0:	e7fe      	b.n	800b5f0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b5f2:	f002 f917 	bl	800d824 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5fe:	429a      	cmp	r2, r3
 800b600:	d302      	bcc.n	800b608 <xQueueGenericSend+0xd4>
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	2b02      	cmp	r3, #2
 800b606:	d129      	bne.n	800b65c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b608:	683a      	ldr	r2, [r7, #0]
 800b60a:	68b9      	ldr	r1, [r7, #8]
 800b60c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b60e:	f000 fa0b 	bl	800ba28 <prvCopyDataToQueue>
 800b612:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d010      	beq.n	800b63e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61e:	3324      	adds	r3, #36	; 0x24
 800b620:	4618      	mov	r0, r3
 800b622:	f000 ffcf 	bl	800c5c4 <xTaskRemoveFromEventList>
 800b626:	4603      	mov	r3, r0
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d013      	beq.n	800b654 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b62c:	4b3f      	ldr	r3, [pc, #252]	; (800b72c <xQueueGenericSend+0x1f8>)
 800b62e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b632:	601a      	str	r2, [r3, #0]
 800b634:	f3bf 8f4f 	dsb	sy
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	e00a      	b.n	800b654 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b63e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b640:	2b00      	cmp	r3, #0
 800b642:	d007      	beq.n	800b654 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b644:	4b39      	ldr	r3, [pc, #228]	; (800b72c <xQueueGenericSend+0x1f8>)
 800b646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b64a:	601a      	str	r2, [r3, #0]
 800b64c:	f3bf 8f4f 	dsb	sy
 800b650:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b654:	f002 f916 	bl	800d884 <vPortExitCritical>
				return pdPASS;
 800b658:	2301      	movs	r3, #1
 800b65a:	e063      	b.n	800b724 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d103      	bne.n	800b66a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b662:	f002 f90f 	bl	800d884 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b666:	2300      	movs	r3, #0
 800b668:	e05c      	b.n	800b724 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b66a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d106      	bne.n	800b67e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b670:	f107 0314 	add.w	r3, r7, #20
 800b674:	4618      	mov	r0, r3
 800b676:	f001 f82f 	bl	800c6d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b67a:	2301      	movs	r3, #1
 800b67c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b67e:	f002 f901 	bl	800d884 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b682:	f000 fd7b 	bl	800c17c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b686:	f002 f8cd 	bl	800d824 <vPortEnterCritical>
 800b68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b68c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b690:	b25b      	sxtb	r3, r3
 800b692:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b696:	d103      	bne.n	800b6a0 <xQueueGenericSend+0x16c>
 800b698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69a:	2200      	movs	r2, #0
 800b69c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6a6:	b25b      	sxtb	r3, r3
 800b6a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6ac:	d103      	bne.n	800b6b6 <xQueueGenericSend+0x182>
 800b6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b6b6:	f002 f8e5 	bl	800d884 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b6ba:	1d3a      	adds	r2, r7, #4
 800b6bc:	f107 0314 	add.w	r3, r7, #20
 800b6c0:	4611      	mov	r1, r2
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f001 f81e 	bl	800c704 <xTaskCheckForTimeOut>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d124      	bne.n	800b718 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b6ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b6d0:	f000 faa2 	bl	800bc18 <prvIsQueueFull>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d018      	beq.n	800b70c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6dc:	3310      	adds	r3, #16
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	4611      	mov	r1, r2
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f000 ff1e 	bl	800c524 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b6e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b6ea:	f000 fa2d 	bl	800bb48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b6ee:	f000 fd53 	bl	800c198 <xTaskResumeAll>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	f47f af7c 	bne.w	800b5f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b6fa:	4b0c      	ldr	r3, [pc, #48]	; (800b72c <xQueueGenericSend+0x1f8>)
 800b6fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b700:	601a      	str	r2, [r3, #0]
 800b702:	f3bf 8f4f 	dsb	sy
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	e772      	b.n	800b5f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b70c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b70e:	f000 fa1b 	bl	800bb48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b712:	f000 fd41 	bl	800c198 <xTaskResumeAll>
 800b716:	e76c      	b.n	800b5f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b718:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b71a:	f000 fa15 	bl	800bb48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b71e:	f000 fd3b 	bl	800c198 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b722:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b724:	4618      	mov	r0, r3
 800b726:	3738      	adds	r7, #56	; 0x38
 800b728:	46bd      	mov	sp, r7
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	e000ed04 	.word	0xe000ed04

0800b730 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b090      	sub	sp, #64	; 0x40
 800b734:	af00      	add	r7, sp, #0
 800b736:	60f8      	str	r0, [r7, #12]
 800b738:	60b9      	str	r1, [r7, #8]
 800b73a:	607a      	str	r2, [r7, #4]
 800b73c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b744:	2b00      	cmp	r3, #0
 800b746:	d10a      	bne.n	800b75e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74c:	f383 8811 	msr	BASEPRI, r3
 800b750:	f3bf 8f6f 	isb	sy
 800b754:	f3bf 8f4f 	dsb	sy
 800b758:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b75a:	bf00      	nop
 800b75c:	e7fe      	b.n	800b75c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d103      	bne.n	800b76c <xQueueGenericSendFromISR+0x3c>
 800b764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d101      	bne.n	800b770 <xQueueGenericSendFromISR+0x40>
 800b76c:	2301      	movs	r3, #1
 800b76e:	e000      	b.n	800b772 <xQueueGenericSendFromISR+0x42>
 800b770:	2300      	movs	r3, #0
 800b772:	2b00      	cmp	r3, #0
 800b774:	d10a      	bne.n	800b78c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b77a:	f383 8811 	msr	BASEPRI, r3
 800b77e:	f3bf 8f6f 	isb	sy
 800b782:	f3bf 8f4f 	dsb	sy
 800b786:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b788:	bf00      	nop
 800b78a:	e7fe      	b.n	800b78a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	2b02      	cmp	r3, #2
 800b790:	d103      	bne.n	800b79a <xQueueGenericSendFromISR+0x6a>
 800b792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b796:	2b01      	cmp	r3, #1
 800b798:	d101      	bne.n	800b79e <xQueueGenericSendFromISR+0x6e>
 800b79a:	2301      	movs	r3, #1
 800b79c:	e000      	b.n	800b7a0 <xQueueGenericSendFromISR+0x70>
 800b79e:	2300      	movs	r3, #0
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d10a      	bne.n	800b7ba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b7a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a8:	f383 8811 	msr	BASEPRI, r3
 800b7ac:	f3bf 8f6f 	isb	sy
 800b7b0:	f3bf 8f4f 	dsb	sy
 800b7b4:	623b      	str	r3, [r7, #32]
}
 800b7b6:	bf00      	nop
 800b7b8:	e7fe      	b.n	800b7b8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b7ba:	f002 f915 	bl	800d9e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b7be:	f3ef 8211 	mrs	r2, BASEPRI
 800b7c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c6:	f383 8811 	msr	BASEPRI, r3
 800b7ca:	f3bf 8f6f 	isb	sy
 800b7ce:	f3bf 8f4f 	dsb	sy
 800b7d2:	61fa      	str	r2, [r7, #28]
 800b7d4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b7d6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b7d8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b7da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d302      	bcc.n	800b7ec <xQueueGenericSendFromISR+0xbc>
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	2b02      	cmp	r3, #2
 800b7ea:	d12f      	bne.n	800b84c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b7ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b7f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b7fc:	683a      	ldr	r2, [r7, #0]
 800b7fe:	68b9      	ldr	r1, [r7, #8]
 800b800:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b802:	f000 f911 	bl	800ba28 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b806:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b80a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b80e:	d112      	bne.n	800b836 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b814:	2b00      	cmp	r3, #0
 800b816:	d016      	beq.n	800b846 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b81a:	3324      	adds	r3, #36	; 0x24
 800b81c:	4618      	mov	r0, r3
 800b81e:	f000 fed1 	bl	800c5c4 <xTaskRemoveFromEventList>
 800b822:	4603      	mov	r3, r0
 800b824:	2b00      	cmp	r3, #0
 800b826:	d00e      	beq.n	800b846 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d00b      	beq.n	800b846 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2201      	movs	r2, #1
 800b832:	601a      	str	r2, [r3, #0]
 800b834:	e007      	b.n	800b846 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b836:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b83a:	3301      	adds	r3, #1
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	b25a      	sxtb	r2, r3
 800b840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b842:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b846:	2301      	movs	r3, #1
 800b848:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b84a:	e001      	b.n	800b850 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b84c:	2300      	movs	r3, #0
 800b84e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b852:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b85a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b85c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3740      	adds	r7, #64	; 0x40
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
	...

0800b868 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b08c      	sub	sp, #48	; 0x30
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	60f8      	str	r0, [r7, #12]
 800b870:	60b9      	str	r1, [r7, #8]
 800b872:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b874:	2300      	movs	r3, #0
 800b876:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b87c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d10a      	bne.n	800b898 <xQueueReceive+0x30>
	__asm volatile
 800b882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b886:	f383 8811 	msr	BASEPRI, r3
 800b88a:	f3bf 8f6f 	isb	sy
 800b88e:	f3bf 8f4f 	dsb	sy
 800b892:	623b      	str	r3, [r7, #32]
}
 800b894:	bf00      	nop
 800b896:	e7fe      	b.n	800b896 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d103      	bne.n	800b8a6 <xQueueReceive+0x3e>
 800b89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d101      	bne.n	800b8aa <xQueueReceive+0x42>
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	e000      	b.n	800b8ac <xQueueReceive+0x44>
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d10a      	bne.n	800b8c6 <xQueueReceive+0x5e>
	__asm volatile
 800b8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b4:	f383 8811 	msr	BASEPRI, r3
 800b8b8:	f3bf 8f6f 	isb	sy
 800b8bc:	f3bf 8f4f 	dsb	sy
 800b8c0:	61fb      	str	r3, [r7, #28]
}
 800b8c2:	bf00      	nop
 800b8c4:	e7fe      	b.n	800b8c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b8c6:	f001 f861 	bl	800c98c <xTaskGetSchedulerState>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d102      	bne.n	800b8d6 <xQueueReceive+0x6e>
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d101      	bne.n	800b8da <xQueueReceive+0x72>
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e000      	b.n	800b8dc <xQueueReceive+0x74>
 800b8da:	2300      	movs	r3, #0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d10a      	bne.n	800b8f6 <xQueueReceive+0x8e>
	__asm volatile
 800b8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e4:	f383 8811 	msr	BASEPRI, r3
 800b8e8:	f3bf 8f6f 	isb	sy
 800b8ec:	f3bf 8f4f 	dsb	sy
 800b8f0:	61bb      	str	r3, [r7, #24]
}
 800b8f2:	bf00      	nop
 800b8f4:	e7fe      	b.n	800b8f4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b8f6:	f001 ff95 	bl	800d824 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b902:	2b00      	cmp	r3, #0
 800b904:	d01f      	beq.n	800b946 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b906:	68b9      	ldr	r1, [r7, #8]
 800b908:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b90a:	f000 f8f7 	bl	800bafc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b90e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b910:	1e5a      	subs	r2, r3, #1
 800b912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b914:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b918:	691b      	ldr	r3, [r3, #16]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d00f      	beq.n	800b93e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b920:	3310      	adds	r3, #16
 800b922:	4618      	mov	r0, r3
 800b924:	f000 fe4e 	bl	800c5c4 <xTaskRemoveFromEventList>
 800b928:	4603      	mov	r3, r0
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d007      	beq.n	800b93e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b92e:	4b3d      	ldr	r3, [pc, #244]	; (800ba24 <xQueueReceive+0x1bc>)
 800b930:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b934:	601a      	str	r2, [r3, #0]
 800b936:	f3bf 8f4f 	dsb	sy
 800b93a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b93e:	f001 ffa1 	bl	800d884 <vPortExitCritical>
				return pdPASS;
 800b942:	2301      	movs	r3, #1
 800b944:	e069      	b.n	800ba1a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d103      	bne.n	800b954 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b94c:	f001 ff9a 	bl	800d884 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b950:	2300      	movs	r3, #0
 800b952:	e062      	b.n	800ba1a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b956:	2b00      	cmp	r3, #0
 800b958:	d106      	bne.n	800b968 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b95a:	f107 0310 	add.w	r3, r7, #16
 800b95e:	4618      	mov	r0, r3
 800b960:	f000 feba 	bl	800c6d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b964:	2301      	movs	r3, #1
 800b966:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b968:	f001 ff8c 	bl	800d884 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b96c:	f000 fc06 	bl	800c17c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b970:	f001 ff58 	bl	800d824 <vPortEnterCritical>
 800b974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b976:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b97a:	b25b      	sxtb	r3, r3
 800b97c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b980:	d103      	bne.n	800b98a <xQueueReceive+0x122>
 800b982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b984:	2200      	movs	r2, #0
 800b986:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b98c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b990:	b25b      	sxtb	r3, r3
 800b992:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b996:	d103      	bne.n	800b9a0 <xQueueReceive+0x138>
 800b998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b99a:	2200      	movs	r2, #0
 800b99c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b9a0:	f001 ff70 	bl	800d884 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b9a4:	1d3a      	adds	r2, r7, #4
 800b9a6:	f107 0310 	add.w	r3, r7, #16
 800b9aa:	4611      	mov	r1, r2
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f000 fea9 	bl	800c704 <xTaskCheckForTimeOut>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d123      	bne.n	800ba00 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b9b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9ba:	f000 f917 	bl	800bbec <prvIsQueueEmpty>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d017      	beq.n	800b9f4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b9c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9c6:	3324      	adds	r3, #36	; 0x24
 800b9c8:	687a      	ldr	r2, [r7, #4]
 800b9ca:	4611      	mov	r1, r2
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f000 fda9 	bl	800c524 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b9d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9d4:	f000 f8b8 	bl	800bb48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b9d8:	f000 fbde 	bl	800c198 <xTaskResumeAll>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d189      	bne.n	800b8f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b9e2:	4b10      	ldr	r3, [pc, #64]	; (800ba24 <xQueueReceive+0x1bc>)
 800b9e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9e8:	601a      	str	r2, [r3, #0]
 800b9ea:	f3bf 8f4f 	dsb	sy
 800b9ee:	f3bf 8f6f 	isb	sy
 800b9f2:	e780      	b.n	800b8f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b9f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9f6:	f000 f8a7 	bl	800bb48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b9fa:	f000 fbcd 	bl	800c198 <xTaskResumeAll>
 800b9fe:	e77a      	b.n	800b8f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ba00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba02:	f000 f8a1 	bl	800bb48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba06:	f000 fbc7 	bl	800c198 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba0c:	f000 f8ee 	bl	800bbec <prvIsQueueEmpty>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	f43f af6f 	beq.w	800b8f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ba18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3730      	adds	r7, #48	; 0x30
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	e000ed04 	.word	0xe000ed04

0800ba28 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b086      	sub	sp, #24
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	60f8      	str	r0, [r7, #12]
 800ba30:	60b9      	str	r1, [r7, #8]
 800ba32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ba34:	2300      	movs	r3, #0
 800ba36:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba3c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d10d      	bne.n	800ba62 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d14d      	bne.n	800baea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	689b      	ldr	r3, [r3, #8]
 800ba52:	4618      	mov	r0, r3
 800ba54:	f000 ffb8 	bl	800c9c8 <xTaskPriorityDisinherit>
 800ba58:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	609a      	str	r2, [r3, #8]
 800ba60:	e043      	b.n	800baea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d119      	bne.n	800ba9c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	6858      	ldr	r0, [r3, #4]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba70:	461a      	mov	r2, r3
 800ba72:	68b9      	ldr	r1, [r7, #8]
 800ba74:	f00d fdde 	bl	8019634 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	685a      	ldr	r2, [r3, #4]
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba80:	441a      	add	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	685a      	ldr	r2, [r3, #4]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d32b      	bcc.n	800baea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681a      	ldr	r2, [r3, #0]
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	605a      	str	r2, [r3, #4]
 800ba9a:	e026      	b.n	800baea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	68d8      	ldr	r0, [r3, #12]
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baa4:	461a      	mov	r2, r3
 800baa6:	68b9      	ldr	r1, [r7, #8]
 800baa8:	f00d fdc4 	bl	8019634 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	68da      	ldr	r2, [r3, #12]
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bab4:	425b      	negs	r3, r3
 800bab6:	441a      	add	r2, r3
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	68da      	ldr	r2, [r3, #12]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d207      	bcs.n	800bad8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	689a      	ldr	r2, [r3, #8]
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad0:	425b      	negs	r3, r3
 800bad2:	441a      	add	r2, r3
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2b02      	cmp	r3, #2
 800badc:	d105      	bne.n	800baea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bade:	693b      	ldr	r3, [r7, #16]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d002      	beq.n	800baea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	3b01      	subs	r3, #1
 800bae8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	1c5a      	adds	r2, r3, #1
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800baf2:	697b      	ldr	r3, [r7, #20]
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3718      	adds	r7, #24
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b082      	sub	sp, #8
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
 800bb04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d018      	beq.n	800bb40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	68da      	ldr	r2, [r3, #12]
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb16:	441a      	add	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	68da      	ldr	r2, [r3, #12]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	689b      	ldr	r3, [r3, #8]
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d303      	bcc.n	800bb30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681a      	ldr	r2, [r3, #0]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	68d9      	ldr	r1, [r3, #12]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb38:	461a      	mov	r2, r3
 800bb3a:	6838      	ldr	r0, [r7, #0]
 800bb3c:	f00d fd7a 	bl	8019634 <memcpy>
	}
}
 800bb40:	bf00      	nop
 800bb42:	3708      	adds	r7, #8
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bb50:	f001 fe68 	bl	800d824 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bb5c:	e011      	b.n	800bb82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d012      	beq.n	800bb8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	3324      	adds	r3, #36	; 0x24
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f000 fd2a 	bl	800c5c4 <xTaskRemoveFromEventList>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d001      	beq.n	800bb7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bb76:	f000 fe27 	bl	800c7c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bb7a:	7bfb      	ldrb	r3, [r7, #15]
 800bb7c:	3b01      	subs	r3, #1
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bb82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	dce9      	bgt.n	800bb5e <prvUnlockQueue+0x16>
 800bb8a:	e000      	b.n	800bb8e <prvUnlockQueue+0x46>
					break;
 800bb8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	22ff      	movs	r2, #255	; 0xff
 800bb92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bb96:	f001 fe75 	bl	800d884 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bb9a:	f001 fe43 	bl	800d824 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bba4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bba6:	e011      	b.n	800bbcc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	691b      	ldr	r3, [r3, #16]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d012      	beq.n	800bbd6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	3310      	adds	r3, #16
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f000 fd05 	bl	800c5c4 <xTaskRemoveFromEventList>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d001      	beq.n	800bbc4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bbc0:	f000 fe02 	bl	800c7c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bbc4:	7bbb      	ldrb	r3, [r7, #14]
 800bbc6:	3b01      	subs	r3, #1
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bbcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	dce9      	bgt.n	800bba8 <prvUnlockQueue+0x60>
 800bbd4:	e000      	b.n	800bbd8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bbd6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	22ff      	movs	r2, #255	; 0xff
 800bbdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bbe0:	f001 fe50 	bl	800d884 <vPortExitCritical>
}
 800bbe4:	bf00      	nop
 800bbe6:	3710      	adds	r7, #16
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bd80      	pop	{r7, pc}

0800bbec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b084      	sub	sp, #16
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bbf4:	f001 fe16 	bl	800d824 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d102      	bne.n	800bc06 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bc00:	2301      	movs	r3, #1
 800bc02:	60fb      	str	r3, [r7, #12]
 800bc04:	e001      	b.n	800bc0a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bc06:	2300      	movs	r3, #0
 800bc08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc0a:	f001 fe3b 	bl	800d884 <vPortExitCritical>

	return xReturn;
 800bc0e:	68fb      	ldr	r3, [r7, #12]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3710      	adds	r7, #16
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc20:	f001 fe00 	bl	800d824 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d102      	bne.n	800bc36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bc30:	2301      	movs	r3, #1
 800bc32:	60fb      	str	r3, [r7, #12]
 800bc34:	e001      	b.n	800bc3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bc36:	2300      	movs	r3, #0
 800bc38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc3a:	f001 fe23 	bl	800d884 <vPortExitCritical>

	return xReturn;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3710      	adds	r7, #16
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bc48:	b480      	push	{r7}
 800bc4a:	b085      	sub	sp, #20
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
 800bc50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bc52:	2300      	movs	r3, #0
 800bc54:	60fb      	str	r3, [r7, #12]
 800bc56:	e014      	b.n	800bc82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bc58:	4a0f      	ldr	r2, [pc, #60]	; (800bc98 <vQueueAddToRegistry+0x50>)
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d10b      	bne.n	800bc7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bc64:	490c      	ldr	r1, [pc, #48]	; (800bc98 <vQueueAddToRegistry+0x50>)
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	683a      	ldr	r2, [r7, #0]
 800bc6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bc6e:	4a0a      	ldr	r2, [pc, #40]	; (800bc98 <vQueueAddToRegistry+0x50>)
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	00db      	lsls	r3, r3, #3
 800bc74:	4413      	add	r3, r2
 800bc76:	687a      	ldr	r2, [r7, #4]
 800bc78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bc7a:	e006      	b.n	800bc8a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	3301      	adds	r3, #1
 800bc80:	60fb      	str	r3, [r7, #12]
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	2b07      	cmp	r3, #7
 800bc86:	d9e7      	bls.n	800bc58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bc88:	bf00      	nop
 800bc8a:	bf00      	nop
 800bc8c:	3714      	adds	r7, #20
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc94:	4770      	bx	lr
 800bc96:	bf00      	nop
 800bc98:	20010e48 	.word	0x20010e48

0800bc9c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b086      	sub	sp, #24
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	60f8      	str	r0, [r7, #12]
 800bca4:	60b9      	str	r1, [r7, #8]
 800bca6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bcac:	f001 fdba 	bl	800d824 <vPortEnterCritical>
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bcb6:	b25b      	sxtb	r3, r3
 800bcb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bcbc:	d103      	bne.n	800bcc6 <vQueueWaitForMessageRestricted+0x2a>
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcc6:	697b      	ldr	r3, [r7, #20]
 800bcc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bccc:	b25b      	sxtb	r3, r3
 800bcce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bcd2:	d103      	bne.n	800bcdc <vQueueWaitForMessageRestricted+0x40>
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bcdc:	f001 fdd2 	bl	800d884 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bce0:	697b      	ldr	r3, [r7, #20]
 800bce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d106      	bne.n	800bcf6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bce8:	697b      	ldr	r3, [r7, #20]
 800bcea:	3324      	adds	r3, #36	; 0x24
 800bcec:	687a      	ldr	r2, [r7, #4]
 800bcee:	68b9      	ldr	r1, [r7, #8]
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f000 fc3b 	bl	800c56c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bcf6:	6978      	ldr	r0, [r7, #20]
 800bcf8:	f7ff ff26 	bl	800bb48 <prvUnlockQueue>
	}
 800bcfc:	bf00      	nop
 800bcfe:	3718      	adds	r7, #24
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}

0800bd04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b08e      	sub	sp, #56	; 0x38
 800bd08:	af04      	add	r7, sp, #16
 800bd0a:	60f8      	str	r0, [r7, #12]
 800bd0c:	60b9      	str	r1, [r7, #8]
 800bd0e:	607a      	str	r2, [r7, #4]
 800bd10:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bd12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d10a      	bne.n	800bd2e <xTaskCreateStatic+0x2a>
	__asm volatile
 800bd18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd1c:	f383 8811 	msr	BASEPRI, r3
 800bd20:	f3bf 8f6f 	isb	sy
 800bd24:	f3bf 8f4f 	dsb	sy
 800bd28:	623b      	str	r3, [r7, #32]
}
 800bd2a:	bf00      	nop
 800bd2c:	e7fe      	b.n	800bd2c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bd2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d10a      	bne.n	800bd4a <xTaskCreateStatic+0x46>
	__asm volatile
 800bd34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd38:	f383 8811 	msr	BASEPRI, r3
 800bd3c:	f3bf 8f6f 	isb	sy
 800bd40:	f3bf 8f4f 	dsb	sy
 800bd44:	61fb      	str	r3, [r7, #28]
}
 800bd46:	bf00      	nop
 800bd48:	e7fe      	b.n	800bd48 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bd4a:	235c      	movs	r3, #92	; 0x5c
 800bd4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	2b5c      	cmp	r3, #92	; 0x5c
 800bd52:	d00a      	beq.n	800bd6a <xTaskCreateStatic+0x66>
	__asm volatile
 800bd54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd58:	f383 8811 	msr	BASEPRI, r3
 800bd5c:	f3bf 8f6f 	isb	sy
 800bd60:	f3bf 8f4f 	dsb	sy
 800bd64:	61bb      	str	r3, [r7, #24]
}
 800bd66:	bf00      	nop
 800bd68:	e7fe      	b.n	800bd68 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bd6a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bd6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d01e      	beq.n	800bdb0 <xTaskCreateStatic+0xac>
 800bd72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d01b      	beq.n	800bdb0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd7a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bd80:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bd82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd84:	2202      	movs	r2, #2
 800bd86:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	9303      	str	r3, [sp, #12]
 800bd8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd90:	9302      	str	r3, [sp, #8]
 800bd92:	f107 0314 	add.w	r3, r7, #20
 800bd96:	9301      	str	r3, [sp, #4]
 800bd98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd9a:	9300      	str	r3, [sp, #0]
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	687a      	ldr	r2, [r7, #4]
 800bda0:	68b9      	ldr	r1, [r7, #8]
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	f000 f850 	bl	800be48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bda8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bdaa:	f000 f8dd 	bl	800bf68 <prvAddNewTaskToReadyList>
 800bdae:	e001      	b.n	800bdb4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bdb4:	697b      	ldr	r3, [r7, #20]
	}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3728      	adds	r7, #40	; 0x28
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b08c      	sub	sp, #48	; 0x30
 800bdc2:	af04      	add	r7, sp, #16
 800bdc4:	60f8      	str	r0, [r7, #12]
 800bdc6:	60b9      	str	r1, [r7, #8]
 800bdc8:	603b      	str	r3, [r7, #0]
 800bdca:	4613      	mov	r3, r2
 800bdcc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bdce:	88fb      	ldrh	r3, [r7, #6]
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f001 fe48 	bl	800da68 <pvPortMalloc>
 800bdd8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d00e      	beq.n	800bdfe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bde0:	205c      	movs	r0, #92	; 0x5c
 800bde2:	f001 fe41 	bl	800da68 <pvPortMalloc>
 800bde6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bde8:	69fb      	ldr	r3, [r7, #28]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d003      	beq.n	800bdf6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bdee:	69fb      	ldr	r3, [r7, #28]
 800bdf0:	697a      	ldr	r2, [r7, #20]
 800bdf2:	631a      	str	r2, [r3, #48]	; 0x30
 800bdf4:	e005      	b.n	800be02 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bdf6:	6978      	ldr	r0, [r7, #20]
 800bdf8:	f001 ff02 	bl	800dc00 <vPortFree>
 800bdfc:	e001      	b.n	800be02 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bdfe:	2300      	movs	r3, #0
 800be00:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d017      	beq.n	800be38 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800be08:	69fb      	ldr	r3, [r7, #28]
 800be0a:	2200      	movs	r2, #0
 800be0c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800be10:	88fa      	ldrh	r2, [r7, #6]
 800be12:	2300      	movs	r3, #0
 800be14:	9303      	str	r3, [sp, #12]
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	9302      	str	r3, [sp, #8]
 800be1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be1c:	9301      	str	r3, [sp, #4]
 800be1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be20:	9300      	str	r3, [sp, #0]
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	68b9      	ldr	r1, [r7, #8]
 800be26:	68f8      	ldr	r0, [r7, #12]
 800be28:	f000 f80e 	bl	800be48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be2c:	69f8      	ldr	r0, [r7, #28]
 800be2e:	f000 f89b 	bl	800bf68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800be32:	2301      	movs	r3, #1
 800be34:	61bb      	str	r3, [r7, #24]
 800be36:	e002      	b.n	800be3e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800be38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800be3c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800be3e:	69bb      	ldr	r3, [r7, #24]
	}
 800be40:	4618      	mov	r0, r3
 800be42:	3720      	adds	r7, #32
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b088      	sub	sp, #32
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	60f8      	str	r0, [r7, #12]
 800be50:	60b9      	str	r1, [r7, #8]
 800be52:	607a      	str	r2, [r7, #4]
 800be54:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800be56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be58:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	009b      	lsls	r3, r3, #2
 800be5e:	461a      	mov	r2, r3
 800be60:	21a5      	movs	r1, #165	; 0xa5
 800be62:	f00d fc0f 	bl	8019684 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800be66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800be70:	3b01      	subs	r3, #1
 800be72:	009b      	lsls	r3, r3, #2
 800be74:	4413      	add	r3, r2
 800be76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800be78:	69bb      	ldr	r3, [r7, #24]
 800be7a:	f023 0307 	bic.w	r3, r3, #7
 800be7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800be80:	69bb      	ldr	r3, [r7, #24]
 800be82:	f003 0307 	and.w	r3, r3, #7
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00a      	beq.n	800bea0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800be8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be8e:	f383 8811 	msr	BASEPRI, r3
 800be92:	f3bf 8f6f 	isb	sy
 800be96:	f3bf 8f4f 	dsb	sy
 800be9a:	617b      	str	r3, [r7, #20]
}
 800be9c:	bf00      	nop
 800be9e:	e7fe      	b.n	800be9e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d01f      	beq.n	800bee6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bea6:	2300      	movs	r3, #0
 800bea8:	61fb      	str	r3, [r7, #28]
 800beaa:	e012      	b.n	800bed2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800beac:	68ba      	ldr	r2, [r7, #8]
 800beae:	69fb      	ldr	r3, [r7, #28]
 800beb0:	4413      	add	r3, r2
 800beb2:	7819      	ldrb	r1, [r3, #0]
 800beb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800beb6:	69fb      	ldr	r3, [r7, #28]
 800beb8:	4413      	add	r3, r2
 800beba:	3334      	adds	r3, #52	; 0x34
 800bebc:	460a      	mov	r2, r1
 800bebe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bec0:	68ba      	ldr	r2, [r7, #8]
 800bec2:	69fb      	ldr	r3, [r7, #28]
 800bec4:	4413      	add	r3, r2
 800bec6:	781b      	ldrb	r3, [r3, #0]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d006      	beq.n	800beda <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800becc:	69fb      	ldr	r3, [r7, #28]
 800bece:	3301      	adds	r3, #1
 800bed0:	61fb      	str	r3, [r7, #28]
 800bed2:	69fb      	ldr	r3, [r7, #28]
 800bed4:	2b0f      	cmp	r3, #15
 800bed6:	d9e9      	bls.n	800beac <prvInitialiseNewTask+0x64>
 800bed8:	e000      	b.n	800bedc <prvInitialiseNewTask+0x94>
			{
				break;
 800beda:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bedc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bede:	2200      	movs	r2, #0
 800bee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bee4:	e003      	b.n	800beee <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bee8:	2200      	movs	r2, #0
 800beea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800beee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bef0:	2b37      	cmp	r3, #55	; 0x37
 800bef2:	d901      	bls.n	800bef8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bef4:	2337      	movs	r3, #55	; 0x37
 800bef6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800befa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800befc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800befe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf02:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bf04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf06:	2200      	movs	r2, #0
 800bf08:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bf0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0c:	3304      	adds	r3, #4
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7ff f978 	bl	800b204 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bf14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf16:	3318      	adds	r3, #24
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7ff f973 	bl	800b204 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bf1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf22:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf26:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bf2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf2c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bf2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf32:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bf34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf36:	2200      	movs	r2, #0
 800bf38:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bf3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bf42:	683a      	ldr	r2, [r7, #0]
 800bf44:	68f9      	ldr	r1, [r7, #12]
 800bf46:	69b8      	ldr	r0, [r7, #24]
 800bf48:	f001 fb3c 	bl	800d5c4 <pxPortInitialiseStack>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf50:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bf52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d002      	beq.n	800bf5e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bf58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf5e:	bf00      	nop
 800bf60:	3720      	adds	r7, #32
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
	...

0800bf68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b082      	sub	sp, #8
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bf70:	f001 fc58 	bl	800d824 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bf74:	4b2d      	ldr	r3, [pc, #180]	; (800c02c <prvAddNewTaskToReadyList+0xc4>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	4a2c      	ldr	r2, [pc, #176]	; (800c02c <prvAddNewTaskToReadyList+0xc4>)
 800bf7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bf7e:	4b2c      	ldr	r3, [pc, #176]	; (800c030 <prvAddNewTaskToReadyList+0xc8>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d109      	bne.n	800bf9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bf86:	4a2a      	ldr	r2, [pc, #168]	; (800c030 <prvAddNewTaskToReadyList+0xc8>)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bf8c:	4b27      	ldr	r3, [pc, #156]	; (800c02c <prvAddNewTaskToReadyList+0xc4>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	2b01      	cmp	r3, #1
 800bf92:	d110      	bne.n	800bfb6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bf94:	f000 fc3c 	bl	800c810 <prvInitialiseTaskLists>
 800bf98:	e00d      	b.n	800bfb6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bf9a:	4b26      	ldr	r3, [pc, #152]	; (800c034 <prvAddNewTaskToReadyList+0xcc>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d109      	bne.n	800bfb6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bfa2:	4b23      	ldr	r3, [pc, #140]	; (800c030 <prvAddNewTaskToReadyList+0xc8>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfac:	429a      	cmp	r2, r3
 800bfae:	d802      	bhi.n	800bfb6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bfb0:	4a1f      	ldr	r2, [pc, #124]	; (800c030 <prvAddNewTaskToReadyList+0xc8>)
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bfb6:	4b20      	ldr	r3, [pc, #128]	; (800c038 <prvAddNewTaskToReadyList+0xd0>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	3301      	adds	r3, #1
 800bfbc:	4a1e      	ldr	r2, [pc, #120]	; (800c038 <prvAddNewTaskToReadyList+0xd0>)
 800bfbe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bfc0:	4b1d      	ldr	r3, [pc, #116]	; (800c038 <prvAddNewTaskToReadyList+0xd0>)
 800bfc2:	681a      	ldr	r2, [r3, #0]
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfcc:	4b1b      	ldr	r3, [pc, #108]	; (800c03c <prvAddNewTaskToReadyList+0xd4>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d903      	bls.n	800bfdc <prvAddNewTaskToReadyList+0x74>
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfd8:	4a18      	ldr	r2, [pc, #96]	; (800c03c <prvAddNewTaskToReadyList+0xd4>)
 800bfda:	6013      	str	r3, [r2, #0]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfe0:	4613      	mov	r3, r2
 800bfe2:	009b      	lsls	r3, r3, #2
 800bfe4:	4413      	add	r3, r2
 800bfe6:	009b      	lsls	r3, r3, #2
 800bfe8:	4a15      	ldr	r2, [pc, #84]	; (800c040 <prvAddNewTaskToReadyList+0xd8>)
 800bfea:	441a      	add	r2, r3
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	3304      	adds	r3, #4
 800bff0:	4619      	mov	r1, r3
 800bff2:	4610      	mov	r0, r2
 800bff4:	f7ff f913 	bl	800b21e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bff8:	f001 fc44 	bl	800d884 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bffc:	4b0d      	ldr	r3, [pc, #52]	; (800c034 <prvAddNewTaskToReadyList+0xcc>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d00e      	beq.n	800c022 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c004:	4b0a      	ldr	r3, [pc, #40]	; (800c030 <prvAddNewTaskToReadyList+0xc8>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c00e:	429a      	cmp	r2, r3
 800c010:	d207      	bcs.n	800c022 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c012:	4b0c      	ldr	r3, [pc, #48]	; (800c044 <prvAddNewTaskToReadyList+0xdc>)
 800c014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c018:	601a      	str	r2, [r3, #0]
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c022:	bf00      	nop
 800c024:	3708      	adds	r7, #8
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}
 800c02a:	bf00      	nop
 800c02c:	20008c98 	.word	0x20008c98
 800c030:	200087c4 	.word	0x200087c4
 800c034:	20008ca4 	.word	0x20008ca4
 800c038:	20008cb4 	.word	0x20008cb4
 800c03c:	20008ca0 	.word	0x20008ca0
 800c040:	200087c8 	.word	0x200087c8
 800c044:	e000ed04 	.word	0xe000ed04

0800c048 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c050:	2300      	movs	r3, #0
 800c052:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d017      	beq.n	800c08a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c05a:	4b13      	ldr	r3, [pc, #76]	; (800c0a8 <vTaskDelay+0x60>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d00a      	beq.n	800c078 <vTaskDelay+0x30>
	__asm volatile
 800c062:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c066:	f383 8811 	msr	BASEPRI, r3
 800c06a:	f3bf 8f6f 	isb	sy
 800c06e:	f3bf 8f4f 	dsb	sy
 800c072:	60bb      	str	r3, [r7, #8]
}
 800c074:	bf00      	nop
 800c076:	e7fe      	b.n	800c076 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c078:	f000 f880 	bl	800c17c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c07c:	2100      	movs	r1, #0
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f000 fefe 	bl	800ce80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c084:	f000 f888 	bl	800c198 <xTaskResumeAll>
 800c088:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d107      	bne.n	800c0a0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c090:	4b06      	ldr	r3, [pc, #24]	; (800c0ac <vTaskDelay+0x64>)
 800c092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c096:	601a      	str	r2, [r3, #0]
 800c098:	f3bf 8f4f 	dsb	sy
 800c09c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c0a0:	bf00      	nop
 800c0a2:	3710      	adds	r7, #16
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd80      	pop	{r7, pc}
 800c0a8:	20008cc0 	.word	0x20008cc0
 800c0ac:	e000ed04 	.word	0xe000ed04

0800c0b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b08a      	sub	sp, #40	; 0x28
 800c0b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c0be:	463a      	mov	r2, r7
 800c0c0:	1d39      	adds	r1, r7, #4
 800c0c2:	f107 0308 	add.w	r3, r7, #8
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f7ff f848 	bl	800b15c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c0cc:	6839      	ldr	r1, [r7, #0]
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	68ba      	ldr	r2, [r7, #8]
 800c0d2:	9202      	str	r2, [sp, #8]
 800c0d4:	9301      	str	r3, [sp, #4]
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	9300      	str	r3, [sp, #0]
 800c0da:	2300      	movs	r3, #0
 800c0dc:	460a      	mov	r2, r1
 800c0de:	4921      	ldr	r1, [pc, #132]	; (800c164 <vTaskStartScheduler+0xb4>)
 800c0e0:	4821      	ldr	r0, [pc, #132]	; (800c168 <vTaskStartScheduler+0xb8>)
 800c0e2:	f7ff fe0f 	bl	800bd04 <xTaskCreateStatic>
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	4a20      	ldr	r2, [pc, #128]	; (800c16c <vTaskStartScheduler+0xbc>)
 800c0ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c0ec:	4b1f      	ldr	r3, [pc, #124]	; (800c16c <vTaskStartScheduler+0xbc>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d002      	beq.n	800c0fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	617b      	str	r3, [r7, #20]
 800c0f8:	e001      	b.n	800c0fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c0fe:	697b      	ldr	r3, [r7, #20]
 800c100:	2b01      	cmp	r3, #1
 800c102:	d102      	bne.n	800c10a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c104:	f000 ff10 	bl	800cf28 <xTimerCreateTimerTask>
 800c108:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	d116      	bne.n	800c13e <vTaskStartScheduler+0x8e>
	__asm volatile
 800c110:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c114:	f383 8811 	msr	BASEPRI, r3
 800c118:	f3bf 8f6f 	isb	sy
 800c11c:	f3bf 8f4f 	dsb	sy
 800c120:	613b      	str	r3, [r7, #16]
}
 800c122:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c124:	4b12      	ldr	r3, [pc, #72]	; (800c170 <vTaskStartScheduler+0xc0>)
 800c126:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c12a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c12c:	4b11      	ldr	r3, [pc, #68]	; (800c174 <vTaskStartScheduler+0xc4>)
 800c12e:	2201      	movs	r2, #1
 800c130:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c132:	4b11      	ldr	r3, [pc, #68]	; (800c178 <vTaskStartScheduler+0xc8>)
 800c134:	2200      	movs	r2, #0
 800c136:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c138:	f001 fad2 	bl	800d6e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c13c:	e00e      	b.n	800c15c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c13e:	697b      	ldr	r3, [r7, #20]
 800c140:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c144:	d10a      	bne.n	800c15c <vTaskStartScheduler+0xac>
	__asm volatile
 800c146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c14a:	f383 8811 	msr	BASEPRI, r3
 800c14e:	f3bf 8f6f 	isb	sy
 800c152:	f3bf 8f4f 	dsb	sy
 800c156:	60fb      	str	r3, [r7, #12]
}
 800c158:	bf00      	nop
 800c15a:	e7fe      	b.n	800c15a <vTaskStartScheduler+0xaa>
}
 800c15c:	bf00      	nop
 800c15e:	3718      	adds	r7, #24
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}
 800c164:	0801dcec 	.word	0x0801dcec
 800c168:	0800c7e1 	.word	0x0800c7e1
 800c16c:	20008cbc 	.word	0x20008cbc
 800c170:	20008cb8 	.word	0x20008cb8
 800c174:	20008ca4 	.word	0x20008ca4
 800c178:	20008c9c 	.word	0x20008c9c

0800c17c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c17c:	b480      	push	{r7}
 800c17e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c180:	4b04      	ldr	r3, [pc, #16]	; (800c194 <vTaskSuspendAll+0x18>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	3301      	adds	r3, #1
 800c186:	4a03      	ldr	r2, [pc, #12]	; (800c194 <vTaskSuspendAll+0x18>)
 800c188:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c18a:	bf00      	nop
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr
 800c194:	20008cc0 	.word	0x20008cc0

0800c198 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b084      	sub	sp, #16
 800c19c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c19e:	2300      	movs	r3, #0
 800c1a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c1a6:	4b42      	ldr	r3, [pc, #264]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d10a      	bne.n	800c1c4 <xTaskResumeAll+0x2c>
	__asm volatile
 800c1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b2:	f383 8811 	msr	BASEPRI, r3
 800c1b6:	f3bf 8f6f 	isb	sy
 800c1ba:	f3bf 8f4f 	dsb	sy
 800c1be:	603b      	str	r3, [r7, #0]
}
 800c1c0:	bf00      	nop
 800c1c2:	e7fe      	b.n	800c1c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c1c4:	f001 fb2e 	bl	800d824 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c1c8:	4b39      	ldr	r3, [pc, #228]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	3b01      	subs	r3, #1
 800c1ce:	4a38      	ldr	r2, [pc, #224]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1d0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1d2:	4b37      	ldr	r3, [pc, #220]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d162      	bne.n	800c2a0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c1da:	4b36      	ldr	r3, [pc, #216]	; (800c2b4 <xTaskResumeAll+0x11c>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d05e      	beq.n	800c2a0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c1e2:	e02f      	b.n	800c244 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1e4:	4b34      	ldr	r3, [pc, #208]	; (800c2b8 <xTaskResumeAll+0x120>)
 800c1e6:	68db      	ldr	r3, [r3, #12]
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	3318      	adds	r3, #24
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	f7ff f871 	bl	800b2d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	3304      	adds	r3, #4
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f7ff f86c 	bl	800b2d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c204:	4b2d      	ldr	r3, [pc, #180]	; (800c2bc <xTaskResumeAll+0x124>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	429a      	cmp	r2, r3
 800c20a:	d903      	bls.n	800c214 <xTaskResumeAll+0x7c>
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c210:	4a2a      	ldr	r2, [pc, #168]	; (800c2bc <xTaskResumeAll+0x124>)
 800c212:	6013      	str	r3, [r2, #0]
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c218:	4613      	mov	r3, r2
 800c21a:	009b      	lsls	r3, r3, #2
 800c21c:	4413      	add	r3, r2
 800c21e:	009b      	lsls	r3, r3, #2
 800c220:	4a27      	ldr	r2, [pc, #156]	; (800c2c0 <xTaskResumeAll+0x128>)
 800c222:	441a      	add	r2, r3
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	3304      	adds	r3, #4
 800c228:	4619      	mov	r1, r3
 800c22a:	4610      	mov	r0, r2
 800c22c:	f7fe fff7 	bl	800b21e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c234:	4b23      	ldr	r3, [pc, #140]	; (800c2c4 <xTaskResumeAll+0x12c>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c23a:	429a      	cmp	r2, r3
 800c23c:	d302      	bcc.n	800c244 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c23e:	4b22      	ldr	r3, [pc, #136]	; (800c2c8 <xTaskResumeAll+0x130>)
 800c240:	2201      	movs	r2, #1
 800c242:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c244:	4b1c      	ldr	r3, [pc, #112]	; (800c2b8 <xTaskResumeAll+0x120>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d1cb      	bne.n	800c1e4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d001      	beq.n	800c256 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c252:	f000 fb7b 	bl	800c94c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c256:	4b1d      	ldr	r3, [pc, #116]	; (800c2cc <xTaskResumeAll+0x134>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d010      	beq.n	800c284 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c262:	f000 f847 	bl	800c2f4 <xTaskIncrementTick>
 800c266:	4603      	mov	r3, r0
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d002      	beq.n	800c272 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c26c:	4b16      	ldr	r3, [pc, #88]	; (800c2c8 <xTaskResumeAll+0x130>)
 800c26e:	2201      	movs	r2, #1
 800c270:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	3b01      	subs	r3, #1
 800c276:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1f1      	bne.n	800c262 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c27e:	4b13      	ldr	r3, [pc, #76]	; (800c2cc <xTaskResumeAll+0x134>)
 800c280:	2200      	movs	r2, #0
 800c282:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c284:	4b10      	ldr	r3, [pc, #64]	; (800c2c8 <xTaskResumeAll+0x130>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d009      	beq.n	800c2a0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c28c:	2301      	movs	r3, #1
 800c28e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c290:	4b0f      	ldr	r3, [pc, #60]	; (800c2d0 <xTaskResumeAll+0x138>)
 800c292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c296:	601a      	str	r2, [r3, #0]
 800c298:	f3bf 8f4f 	dsb	sy
 800c29c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c2a0:	f001 faf0 	bl	800d884 <vPortExitCritical>

	return xAlreadyYielded;
 800c2a4:	68bb      	ldr	r3, [r7, #8]
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3710      	adds	r7, #16
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	20008cc0 	.word	0x20008cc0
 800c2b4:	20008c98 	.word	0x20008c98
 800c2b8:	20008c58 	.word	0x20008c58
 800c2bc:	20008ca0 	.word	0x20008ca0
 800c2c0:	200087c8 	.word	0x200087c8
 800c2c4:	200087c4 	.word	0x200087c4
 800c2c8:	20008cac 	.word	0x20008cac
 800c2cc:	20008ca8 	.word	0x20008ca8
 800c2d0:	e000ed04 	.word	0xe000ed04

0800c2d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b083      	sub	sp, #12
 800c2d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c2da:	4b05      	ldr	r3, [pc, #20]	; (800c2f0 <xTaskGetTickCount+0x1c>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c2e0:	687b      	ldr	r3, [r7, #4]
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	370c      	adds	r7, #12
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ec:	4770      	bx	lr
 800c2ee:	bf00      	nop
 800c2f0:	20008c9c 	.word	0x20008c9c

0800c2f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b086      	sub	sp, #24
 800c2f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c2fe:	4b4f      	ldr	r3, [pc, #316]	; (800c43c <xTaskIncrementTick+0x148>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	2b00      	cmp	r3, #0
 800c304:	f040 808f 	bne.w	800c426 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c308:	4b4d      	ldr	r3, [pc, #308]	; (800c440 <xTaskIncrementTick+0x14c>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	3301      	adds	r3, #1
 800c30e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c310:	4a4b      	ldr	r2, [pc, #300]	; (800c440 <xTaskIncrementTick+0x14c>)
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c316:	693b      	ldr	r3, [r7, #16]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d120      	bne.n	800c35e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c31c:	4b49      	ldr	r3, [pc, #292]	; (800c444 <xTaskIncrementTick+0x150>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d00a      	beq.n	800c33c <xTaskIncrementTick+0x48>
	__asm volatile
 800c326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c32a:	f383 8811 	msr	BASEPRI, r3
 800c32e:	f3bf 8f6f 	isb	sy
 800c332:	f3bf 8f4f 	dsb	sy
 800c336:	603b      	str	r3, [r7, #0]
}
 800c338:	bf00      	nop
 800c33a:	e7fe      	b.n	800c33a <xTaskIncrementTick+0x46>
 800c33c:	4b41      	ldr	r3, [pc, #260]	; (800c444 <xTaskIncrementTick+0x150>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	60fb      	str	r3, [r7, #12]
 800c342:	4b41      	ldr	r3, [pc, #260]	; (800c448 <xTaskIncrementTick+0x154>)
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	4a3f      	ldr	r2, [pc, #252]	; (800c444 <xTaskIncrementTick+0x150>)
 800c348:	6013      	str	r3, [r2, #0]
 800c34a:	4a3f      	ldr	r2, [pc, #252]	; (800c448 <xTaskIncrementTick+0x154>)
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	6013      	str	r3, [r2, #0]
 800c350:	4b3e      	ldr	r3, [pc, #248]	; (800c44c <xTaskIncrementTick+0x158>)
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	3301      	adds	r3, #1
 800c356:	4a3d      	ldr	r2, [pc, #244]	; (800c44c <xTaskIncrementTick+0x158>)
 800c358:	6013      	str	r3, [r2, #0]
 800c35a:	f000 faf7 	bl	800c94c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c35e:	4b3c      	ldr	r3, [pc, #240]	; (800c450 <xTaskIncrementTick+0x15c>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	693a      	ldr	r2, [r7, #16]
 800c364:	429a      	cmp	r2, r3
 800c366:	d349      	bcc.n	800c3fc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c368:	4b36      	ldr	r3, [pc, #216]	; (800c444 <xTaskIncrementTick+0x150>)
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d104      	bne.n	800c37c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c372:	4b37      	ldr	r3, [pc, #220]	; (800c450 <xTaskIncrementTick+0x15c>)
 800c374:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c378:	601a      	str	r2, [r3, #0]
					break;
 800c37a:	e03f      	b.n	800c3fc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c37c:	4b31      	ldr	r3, [pc, #196]	; (800c444 <xTaskIncrementTick+0x150>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	68db      	ldr	r3, [r3, #12]
 800c384:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	685b      	ldr	r3, [r3, #4]
 800c38a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c38c:	693a      	ldr	r2, [r7, #16]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	429a      	cmp	r2, r3
 800c392:	d203      	bcs.n	800c39c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c394:	4a2e      	ldr	r2, [pc, #184]	; (800c450 <xTaskIncrementTick+0x15c>)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c39a:	e02f      	b.n	800c3fc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	3304      	adds	r3, #4
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	f7fe ff99 	bl	800b2d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d004      	beq.n	800c3b8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	3318      	adds	r3, #24
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	f7fe ff90 	bl	800b2d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3bc:	4b25      	ldr	r3, [pc, #148]	; (800c454 <xTaskIncrementTick+0x160>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d903      	bls.n	800c3cc <xTaskIncrementTick+0xd8>
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3c8:	4a22      	ldr	r2, [pc, #136]	; (800c454 <xTaskIncrementTick+0x160>)
 800c3ca:	6013      	str	r3, [r2, #0]
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3d0:	4613      	mov	r3, r2
 800c3d2:	009b      	lsls	r3, r3, #2
 800c3d4:	4413      	add	r3, r2
 800c3d6:	009b      	lsls	r3, r3, #2
 800c3d8:	4a1f      	ldr	r2, [pc, #124]	; (800c458 <xTaskIncrementTick+0x164>)
 800c3da:	441a      	add	r2, r3
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	3304      	adds	r3, #4
 800c3e0:	4619      	mov	r1, r3
 800c3e2:	4610      	mov	r0, r2
 800c3e4:	f7fe ff1b 	bl	800b21e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ec:	4b1b      	ldr	r3, [pc, #108]	; (800c45c <xTaskIncrementTick+0x168>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d3b8      	bcc.n	800c368 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3fa:	e7b5      	b.n	800c368 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c3fc:	4b17      	ldr	r3, [pc, #92]	; (800c45c <xTaskIncrementTick+0x168>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c402:	4915      	ldr	r1, [pc, #84]	; (800c458 <xTaskIncrementTick+0x164>)
 800c404:	4613      	mov	r3, r2
 800c406:	009b      	lsls	r3, r3, #2
 800c408:	4413      	add	r3, r2
 800c40a:	009b      	lsls	r3, r3, #2
 800c40c:	440b      	add	r3, r1
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	2b01      	cmp	r3, #1
 800c412:	d901      	bls.n	800c418 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c414:	2301      	movs	r3, #1
 800c416:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c418:	4b11      	ldr	r3, [pc, #68]	; (800c460 <xTaskIncrementTick+0x16c>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d007      	beq.n	800c430 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c420:	2301      	movs	r3, #1
 800c422:	617b      	str	r3, [r7, #20]
 800c424:	e004      	b.n	800c430 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c426:	4b0f      	ldr	r3, [pc, #60]	; (800c464 <xTaskIncrementTick+0x170>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	3301      	adds	r3, #1
 800c42c:	4a0d      	ldr	r2, [pc, #52]	; (800c464 <xTaskIncrementTick+0x170>)
 800c42e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c430:	697b      	ldr	r3, [r7, #20]
}
 800c432:	4618      	mov	r0, r3
 800c434:	3718      	adds	r7, #24
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}
 800c43a:	bf00      	nop
 800c43c:	20008cc0 	.word	0x20008cc0
 800c440:	20008c9c 	.word	0x20008c9c
 800c444:	20008c50 	.word	0x20008c50
 800c448:	20008c54 	.word	0x20008c54
 800c44c:	20008cb0 	.word	0x20008cb0
 800c450:	20008cb8 	.word	0x20008cb8
 800c454:	20008ca0 	.word	0x20008ca0
 800c458:	200087c8 	.word	0x200087c8
 800c45c:	200087c4 	.word	0x200087c4
 800c460:	20008cac 	.word	0x20008cac
 800c464:	20008ca8 	.word	0x20008ca8

0800c468 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c468:	b480      	push	{r7}
 800c46a:	b085      	sub	sp, #20
 800c46c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c46e:	4b28      	ldr	r3, [pc, #160]	; (800c510 <vTaskSwitchContext+0xa8>)
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d003      	beq.n	800c47e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c476:	4b27      	ldr	r3, [pc, #156]	; (800c514 <vTaskSwitchContext+0xac>)
 800c478:	2201      	movs	r2, #1
 800c47a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c47c:	e041      	b.n	800c502 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800c47e:	4b25      	ldr	r3, [pc, #148]	; (800c514 <vTaskSwitchContext+0xac>)
 800c480:	2200      	movs	r2, #0
 800c482:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c484:	4b24      	ldr	r3, [pc, #144]	; (800c518 <vTaskSwitchContext+0xb0>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	60fb      	str	r3, [r7, #12]
 800c48a:	e010      	b.n	800c4ae <vTaskSwitchContext+0x46>
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d10a      	bne.n	800c4a8 <vTaskSwitchContext+0x40>
	__asm volatile
 800c492:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c496:	f383 8811 	msr	BASEPRI, r3
 800c49a:	f3bf 8f6f 	isb	sy
 800c49e:	f3bf 8f4f 	dsb	sy
 800c4a2:	607b      	str	r3, [r7, #4]
}
 800c4a4:	bf00      	nop
 800c4a6:	e7fe      	b.n	800c4a6 <vTaskSwitchContext+0x3e>
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	60fb      	str	r3, [r7, #12]
 800c4ae:	491b      	ldr	r1, [pc, #108]	; (800c51c <vTaskSwitchContext+0xb4>)
 800c4b0:	68fa      	ldr	r2, [r7, #12]
 800c4b2:	4613      	mov	r3, r2
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	4413      	add	r3, r2
 800c4b8:	009b      	lsls	r3, r3, #2
 800c4ba:	440b      	add	r3, r1
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d0e4      	beq.n	800c48c <vTaskSwitchContext+0x24>
 800c4c2:	68fa      	ldr	r2, [r7, #12]
 800c4c4:	4613      	mov	r3, r2
 800c4c6:	009b      	lsls	r3, r3, #2
 800c4c8:	4413      	add	r3, r2
 800c4ca:	009b      	lsls	r3, r3, #2
 800c4cc:	4a13      	ldr	r2, [pc, #76]	; (800c51c <vTaskSwitchContext+0xb4>)
 800c4ce:	4413      	add	r3, r2
 800c4d0:	60bb      	str	r3, [r7, #8]
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	685b      	ldr	r3, [r3, #4]
 800c4d6:	685a      	ldr	r2, [r3, #4]
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	605a      	str	r2, [r3, #4]
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	685a      	ldr	r2, [r3, #4]
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	3308      	adds	r3, #8
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d104      	bne.n	800c4f2 <vTaskSwitchContext+0x8a>
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	685b      	ldr	r3, [r3, #4]
 800c4ec:	685a      	ldr	r2, [r3, #4]
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	605a      	str	r2, [r3, #4]
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	685b      	ldr	r3, [r3, #4]
 800c4f6:	68db      	ldr	r3, [r3, #12]
 800c4f8:	4a09      	ldr	r2, [pc, #36]	; (800c520 <vTaskSwitchContext+0xb8>)
 800c4fa:	6013      	str	r3, [r2, #0]
 800c4fc:	4a06      	ldr	r2, [pc, #24]	; (800c518 <vTaskSwitchContext+0xb0>)
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	6013      	str	r3, [r2, #0]
}
 800c502:	bf00      	nop
 800c504:	3714      	adds	r7, #20
 800c506:	46bd      	mov	sp, r7
 800c508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50c:	4770      	bx	lr
 800c50e:	bf00      	nop
 800c510:	20008cc0 	.word	0x20008cc0
 800c514:	20008cac 	.word	0x20008cac
 800c518:	20008ca0 	.word	0x20008ca0
 800c51c:	200087c8 	.word	0x200087c8
 800c520:	200087c4 	.word	0x200087c4

0800c524 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b084      	sub	sp, #16
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
 800c52c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d10a      	bne.n	800c54a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c538:	f383 8811 	msr	BASEPRI, r3
 800c53c:	f3bf 8f6f 	isb	sy
 800c540:	f3bf 8f4f 	dsb	sy
 800c544:	60fb      	str	r3, [r7, #12]
}
 800c546:	bf00      	nop
 800c548:	e7fe      	b.n	800c548 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c54a:	4b07      	ldr	r3, [pc, #28]	; (800c568 <vTaskPlaceOnEventList+0x44>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	3318      	adds	r3, #24
 800c550:	4619      	mov	r1, r3
 800c552:	6878      	ldr	r0, [r7, #4]
 800c554:	f7fe fe87 	bl	800b266 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c558:	2101      	movs	r1, #1
 800c55a:	6838      	ldr	r0, [r7, #0]
 800c55c:	f000 fc90 	bl	800ce80 <prvAddCurrentTaskToDelayedList>
}
 800c560:	bf00      	nop
 800c562:	3710      	adds	r7, #16
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}
 800c568:	200087c4 	.word	0x200087c4

0800c56c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b086      	sub	sp, #24
 800c570:	af00      	add	r7, sp, #0
 800c572:	60f8      	str	r0, [r7, #12]
 800c574:	60b9      	str	r1, [r7, #8]
 800c576:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d10a      	bne.n	800c594 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c582:	f383 8811 	msr	BASEPRI, r3
 800c586:	f3bf 8f6f 	isb	sy
 800c58a:	f3bf 8f4f 	dsb	sy
 800c58e:	617b      	str	r3, [r7, #20]
}
 800c590:	bf00      	nop
 800c592:	e7fe      	b.n	800c592 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c594:	4b0a      	ldr	r3, [pc, #40]	; (800c5c0 <vTaskPlaceOnEventListRestricted+0x54>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	3318      	adds	r3, #24
 800c59a:	4619      	mov	r1, r3
 800c59c:	68f8      	ldr	r0, [r7, #12]
 800c59e:	f7fe fe3e 	bl	800b21e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d002      	beq.n	800c5ae <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c5a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c5ac:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c5ae:	6879      	ldr	r1, [r7, #4]
 800c5b0:	68b8      	ldr	r0, [r7, #8]
 800c5b2:	f000 fc65 	bl	800ce80 <prvAddCurrentTaskToDelayedList>
	}
 800c5b6:	bf00      	nop
 800c5b8:	3718      	adds	r7, #24
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	200087c4 	.word	0x200087c4

0800c5c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b086      	sub	sp, #24
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	68db      	ldr	r3, [r3, #12]
 800c5d0:	68db      	ldr	r3, [r3, #12]
 800c5d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d10a      	bne.n	800c5f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c5da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5de:	f383 8811 	msr	BASEPRI, r3
 800c5e2:	f3bf 8f6f 	isb	sy
 800c5e6:	f3bf 8f4f 	dsb	sy
 800c5ea:	60fb      	str	r3, [r7, #12]
}
 800c5ec:	bf00      	nop
 800c5ee:	e7fe      	b.n	800c5ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c5f0:	693b      	ldr	r3, [r7, #16]
 800c5f2:	3318      	adds	r3, #24
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	f7fe fe6f 	bl	800b2d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5fa:	4b1e      	ldr	r3, [pc, #120]	; (800c674 <xTaskRemoveFromEventList+0xb0>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d11d      	bne.n	800c63e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	3304      	adds	r3, #4
 800c606:	4618      	mov	r0, r3
 800c608:	f7fe fe66 	bl	800b2d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c610:	4b19      	ldr	r3, [pc, #100]	; (800c678 <xTaskRemoveFromEventList+0xb4>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	429a      	cmp	r2, r3
 800c616:	d903      	bls.n	800c620 <xTaskRemoveFromEventList+0x5c>
 800c618:	693b      	ldr	r3, [r7, #16]
 800c61a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c61c:	4a16      	ldr	r2, [pc, #88]	; (800c678 <xTaskRemoveFromEventList+0xb4>)
 800c61e:	6013      	str	r3, [r2, #0]
 800c620:	693b      	ldr	r3, [r7, #16]
 800c622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c624:	4613      	mov	r3, r2
 800c626:	009b      	lsls	r3, r3, #2
 800c628:	4413      	add	r3, r2
 800c62a:	009b      	lsls	r3, r3, #2
 800c62c:	4a13      	ldr	r2, [pc, #76]	; (800c67c <xTaskRemoveFromEventList+0xb8>)
 800c62e:	441a      	add	r2, r3
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	3304      	adds	r3, #4
 800c634:	4619      	mov	r1, r3
 800c636:	4610      	mov	r0, r2
 800c638:	f7fe fdf1 	bl	800b21e <vListInsertEnd>
 800c63c:	e005      	b.n	800c64a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	3318      	adds	r3, #24
 800c642:	4619      	mov	r1, r3
 800c644:	480e      	ldr	r0, [pc, #56]	; (800c680 <xTaskRemoveFromEventList+0xbc>)
 800c646:	f7fe fdea 	bl	800b21e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c64a:	693b      	ldr	r3, [r7, #16]
 800c64c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c64e:	4b0d      	ldr	r3, [pc, #52]	; (800c684 <xTaskRemoveFromEventList+0xc0>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c654:	429a      	cmp	r2, r3
 800c656:	d905      	bls.n	800c664 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c658:	2301      	movs	r3, #1
 800c65a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c65c:	4b0a      	ldr	r3, [pc, #40]	; (800c688 <xTaskRemoveFromEventList+0xc4>)
 800c65e:	2201      	movs	r2, #1
 800c660:	601a      	str	r2, [r3, #0]
 800c662:	e001      	b.n	800c668 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c664:	2300      	movs	r3, #0
 800c666:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c668:	697b      	ldr	r3, [r7, #20]
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3718      	adds	r7, #24
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}
 800c672:	bf00      	nop
 800c674:	20008cc0 	.word	0x20008cc0
 800c678:	20008ca0 	.word	0x20008ca0
 800c67c:	200087c8 	.word	0x200087c8
 800c680:	20008c58 	.word	0x20008c58
 800c684:	200087c4 	.word	0x200087c4
 800c688:	20008cac 	.word	0x20008cac

0800c68c <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d10a      	bne.n	800c6b0 <vTaskSetTimeOutState+0x24>
	__asm volatile
 800c69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c69e:	f383 8811 	msr	BASEPRI, r3
 800c6a2:	f3bf 8f6f 	isb	sy
 800c6a6:	f3bf 8f4f 	dsb	sy
 800c6aa:	60fb      	str	r3, [r7, #12]
}
 800c6ac:	bf00      	nop
 800c6ae:	e7fe      	b.n	800c6ae <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800c6b0:	f001 f8b8 	bl	800d824 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c6b4:	4b06      	ldr	r3, [pc, #24]	; (800c6d0 <vTaskSetTimeOutState+0x44>)
 800c6b6:	681a      	ldr	r2, [r3, #0]
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800c6bc:	4b05      	ldr	r3, [pc, #20]	; (800c6d4 <vTaskSetTimeOutState+0x48>)
 800c6be:	681a      	ldr	r2, [r3, #0]
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800c6c4:	f001 f8de 	bl	800d884 <vPortExitCritical>
}
 800c6c8:	bf00      	nop
 800c6ca:	3710      	adds	r7, #16
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}
 800c6d0:	20008cb0 	.word	0x20008cb0
 800c6d4:	20008c9c 	.word	0x20008c9c

0800c6d8 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c6d8:	b480      	push	{r7}
 800c6da:	b083      	sub	sp, #12
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c6e0:	4b06      	ldr	r3, [pc, #24]	; (800c6fc <vTaskInternalSetTimeOutState+0x24>)
 800c6e2:	681a      	ldr	r2, [r3, #0]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c6e8:	4b05      	ldr	r3, [pc, #20]	; (800c700 <vTaskInternalSetTimeOutState+0x28>)
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	605a      	str	r2, [r3, #4]
}
 800c6f0:	bf00      	nop
 800c6f2:	370c      	adds	r7, #12
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr
 800c6fc:	20008cb0 	.word	0x20008cb0
 800c700:	20008c9c 	.word	0x20008c9c

0800c704 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b088      	sub	sp, #32
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
 800c70c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d10a      	bne.n	800c72a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c718:	f383 8811 	msr	BASEPRI, r3
 800c71c:	f3bf 8f6f 	isb	sy
 800c720:	f3bf 8f4f 	dsb	sy
 800c724:	613b      	str	r3, [r7, #16]
}
 800c726:	bf00      	nop
 800c728:	e7fe      	b.n	800c728 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10a      	bne.n	800c746 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c734:	f383 8811 	msr	BASEPRI, r3
 800c738:	f3bf 8f6f 	isb	sy
 800c73c:	f3bf 8f4f 	dsb	sy
 800c740:	60fb      	str	r3, [r7, #12]
}
 800c742:	bf00      	nop
 800c744:	e7fe      	b.n	800c744 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c746:	f001 f86d 	bl	800d824 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c74a:	4b1d      	ldr	r3, [pc, #116]	; (800c7c0 <xTaskCheckForTimeOut+0xbc>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	69ba      	ldr	r2, [r7, #24]
 800c756:	1ad3      	subs	r3, r2, r3
 800c758:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c762:	d102      	bne.n	800c76a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c764:	2300      	movs	r3, #0
 800c766:	61fb      	str	r3, [r7, #28]
 800c768:	e023      	b.n	800c7b2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681a      	ldr	r2, [r3, #0]
 800c76e:	4b15      	ldr	r3, [pc, #84]	; (800c7c4 <xTaskCheckForTimeOut+0xc0>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	429a      	cmp	r2, r3
 800c774:	d007      	beq.n	800c786 <xTaskCheckForTimeOut+0x82>
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	685b      	ldr	r3, [r3, #4]
 800c77a:	69ba      	ldr	r2, [r7, #24]
 800c77c:	429a      	cmp	r2, r3
 800c77e:	d302      	bcc.n	800c786 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c780:	2301      	movs	r3, #1
 800c782:	61fb      	str	r3, [r7, #28]
 800c784:	e015      	b.n	800c7b2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	697a      	ldr	r2, [r7, #20]
 800c78c:	429a      	cmp	r2, r3
 800c78e:	d20b      	bcs.n	800c7a8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	681a      	ldr	r2, [r3, #0]
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	1ad2      	subs	r2, r2, r3
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f7ff ff9b 	bl	800c6d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	61fb      	str	r3, [r7, #28]
 800c7a6:	e004      	b.n	800c7b2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c7b2:	f001 f867 	bl	800d884 <vPortExitCritical>

	return xReturn;
 800c7b6:	69fb      	ldr	r3, [r7, #28]
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3720      	adds	r7, #32
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}
 800c7c0:	20008c9c 	.word	0x20008c9c
 800c7c4:	20008cb0 	.word	0x20008cb0

0800c7c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c7c8:	b480      	push	{r7}
 800c7ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c7cc:	4b03      	ldr	r3, [pc, #12]	; (800c7dc <vTaskMissedYield+0x14>)
 800c7ce:	2201      	movs	r2, #1
 800c7d0:	601a      	str	r2, [r3, #0]
}
 800c7d2:	bf00      	nop
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr
 800c7dc:	20008cac 	.word	0x20008cac

0800c7e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b082      	sub	sp, #8
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c7e8:	f000 f852 	bl	800c890 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c7ec:	4b06      	ldr	r3, [pc, #24]	; (800c808 <prvIdleTask+0x28>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	2b01      	cmp	r3, #1
 800c7f2:	d9f9      	bls.n	800c7e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c7f4:	4b05      	ldr	r3, [pc, #20]	; (800c80c <prvIdleTask+0x2c>)
 800c7f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7fa:	601a      	str	r2, [r3, #0]
 800c7fc:	f3bf 8f4f 	dsb	sy
 800c800:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c804:	e7f0      	b.n	800c7e8 <prvIdleTask+0x8>
 800c806:	bf00      	nop
 800c808:	200087c8 	.word	0x200087c8
 800c80c:	e000ed04 	.word	0xe000ed04

0800c810 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b082      	sub	sp, #8
 800c814:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c816:	2300      	movs	r3, #0
 800c818:	607b      	str	r3, [r7, #4]
 800c81a:	e00c      	b.n	800c836 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c81c:	687a      	ldr	r2, [r7, #4]
 800c81e:	4613      	mov	r3, r2
 800c820:	009b      	lsls	r3, r3, #2
 800c822:	4413      	add	r3, r2
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	4a12      	ldr	r2, [pc, #72]	; (800c870 <prvInitialiseTaskLists+0x60>)
 800c828:	4413      	add	r3, r2
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7fe fcca 	bl	800b1c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	3301      	adds	r3, #1
 800c834:	607b      	str	r3, [r7, #4]
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2b37      	cmp	r3, #55	; 0x37
 800c83a:	d9ef      	bls.n	800c81c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c83c:	480d      	ldr	r0, [pc, #52]	; (800c874 <prvInitialiseTaskLists+0x64>)
 800c83e:	f7fe fcc1 	bl	800b1c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c842:	480d      	ldr	r0, [pc, #52]	; (800c878 <prvInitialiseTaskLists+0x68>)
 800c844:	f7fe fcbe 	bl	800b1c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c848:	480c      	ldr	r0, [pc, #48]	; (800c87c <prvInitialiseTaskLists+0x6c>)
 800c84a:	f7fe fcbb 	bl	800b1c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c84e:	480c      	ldr	r0, [pc, #48]	; (800c880 <prvInitialiseTaskLists+0x70>)
 800c850:	f7fe fcb8 	bl	800b1c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c854:	480b      	ldr	r0, [pc, #44]	; (800c884 <prvInitialiseTaskLists+0x74>)
 800c856:	f7fe fcb5 	bl	800b1c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c85a:	4b0b      	ldr	r3, [pc, #44]	; (800c888 <prvInitialiseTaskLists+0x78>)
 800c85c:	4a05      	ldr	r2, [pc, #20]	; (800c874 <prvInitialiseTaskLists+0x64>)
 800c85e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c860:	4b0a      	ldr	r3, [pc, #40]	; (800c88c <prvInitialiseTaskLists+0x7c>)
 800c862:	4a05      	ldr	r2, [pc, #20]	; (800c878 <prvInitialiseTaskLists+0x68>)
 800c864:	601a      	str	r2, [r3, #0]
}
 800c866:	bf00      	nop
 800c868:	3708      	adds	r7, #8
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
 800c86e:	bf00      	nop
 800c870:	200087c8 	.word	0x200087c8
 800c874:	20008c28 	.word	0x20008c28
 800c878:	20008c3c 	.word	0x20008c3c
 800c87c:	20008c58 	.word	0x20008c58
 800c880:	20008c6c 	.word	0x20008c6c
 800c884:	20008c84 	.word	0x20008c84
 800c888:	20008c50 	.word	0x20008c50
 800c88c:	20008c54 	.word	0x20008c54

0800c890 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b082      	sub	sp, #8
 800c894:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c896:	e019      	b.n	800c8cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c898:	f000 ffc4 	bl	800d824 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c89c:	4b10      	ldr	r3, [pc, #64]	; (800c8e0 <prvCheckTasksWaitingTermination+0x50>)
 800c89e:	68db      	ldr	r3, [r3, #12]
 800c8a0:	68db      	ldr	r3, [r3, #12]
 800c8a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	3304      	adds	r3, #4
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	f7fe fd15 	bl	800b2d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c8ae:	4b0d      	ldr	r3, [pc, #52]	; (800c8e4 <prvCheckTasksWaitingTermination+0x54>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	3b01      	subs	r3, #1
 800c8b4:	4a0b      	ldr	r2, [pc, #44]	; (800c8e4 <prvCheckTasksWaitingTermination+0x54>)
 800c8b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c8b8:	4b0b      	ldr	r3, [pc, #44]	; (800c8e8 <prvCheckTasksWaitingTermination+0x58>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	3b01      	subs	r3, #1
 800c8be:	4a0a      	ldr	r2, [pc, #40]	; (800c8e8 <prvCheckTasksWaitingTermination+0x58>)
 800c8c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c8c2:	f000 ffdf 	bl	800d884 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f000 f810 	bl	800c8ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c8cc:	4b06      	ldr	r3, [pc, #24]	; (800c8e8 <prvCheckTasksWaitingTermination+0x58>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d1e1      	bne.n	800c898 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c8d4:	bf00      	nop
 800c8d6:	bf00      	nop
 800c8d8:	3708      	adds	r7, #8
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}
 800c8de:	bf00      	nop
 800c8e0:	20008c6c 	.word	0x20008c6c
 800c8e4:	20008c98 	.word	0x20008c98
 800c8e8:	20008c80 	.word	0x20008c80

0800c8ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b084      	sub	sp, #16
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d108      	bne.n	800c910 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c902:	4618      	mov	r0, r3
 800c904:	f001 f97c 	bl	800dc00 <vPortFree>
				vPortFree( pxTCB );
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f001 f979 	bl	800dc00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c90e:	e018      	b.n	800c942 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c916:	2b01      	cmp	r3, #1
 800c918:	d103      	bne.n	800c922 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f001 f970 	bl	800dc00 <vPortFree>
	}
 800c920:	e00f      	b.n	800c942 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c928:	2b02      	cmp	r3, #2
 800c92a:	d00a      	beq.n	800c942 <prvDeleteTCB+0x56>
	__asm volatile
 800c92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c930:	f383 8811 	msr	BASEPRI, r3
 800c934:	f3bf 8f6f 	isb	sy
 800c938:	f3bf 8f4f 	dsb	sy
 800c93c:	60fb      	str	r3, [r7, #12]
}
 800c93e:	bf00      	nop
 800c940:	e7fe      	b.n	800c940 <prvDeleteTCB+0x54>
	}
 800c942:	bf00      	nop
 800c944:	3710      	adds	r7, #16
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}
	...

0800c94c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c94c:	b480      	push	{r7}
 800c94e:	b083      	sub	sp, #12
 800c950:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c952:	4b0c      	ldr	r3, [pc, #48]	; (800c984 <prvResetNextTaskUnblockTime+0x38>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d104      	bne.n	800c966 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c95c:	4b0a      	ldr	r3, [pc, #40]	; (800c988 <prvResetNextTaskUnblockTime+0x3c>)
 800c95e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c962:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c964:	e008      	b.n	800c978 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c966:	4b07      	ldr	r3, [pc, #28]	; (800c984 <prvResetNextTaskUnblockTime+0x38>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	68db      	ldr	r3, [r3, #12]
 800c96e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	685b      	ldr	r3, [r3, #4]
 800c974:	4a04      	ldr	r2, [pc, #16]	; (800c988 <prvResetNextTaskUnblockTime+0x3c>)
 800c976:	6013      	str	r3, [r2, #0]
}
 800c978:	bf00      	nop
 800c97a:	370c      	adds	r7, #12
 800c97c:	46bd      	mov	sp, r7
 800c97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c982:	4770      	bx	lr
 800c984:	20008c50 	.word	0x20008c50
 800c988:	20008cb8 	.word	0x20008cb8

0800c98c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c98c:	b480      	push	{r7}
 800c98e:	b083      	sub	sp, #12
 800c990:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c992:	4b0b      	ldr	r3, [pc, #44]	; (800c9c0 <xTaskGetSchedulerState+0x34>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d102      	bne.n	800c9a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c99a:	2301      	movs	r3, #1
 800c99c:	607b      	str	r3, [r7, #4]
 800c99e:	e008      	b.n	800c9b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9a0:	4b08      	ldr	r3, [pc, #32]	; (800c9c4 <xTaskGetSchedulerState+0x38>)
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d102      	bne.n	800c9ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c9a8:	2302      	movs	r3, #2
 800c9aa:	607b      	str	r3, [r7, #4]
 800c9ac:	e001      	b.n	800c9b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c9b2:	687b      	ldr	r3, [r7, #4]
	}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	370c      	adds	r7, #12
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr
 800c9c0:	20008ca4 	.word	0x20008ca4
 800c9c4:	20008cc0 	.word	0x20008cc0

0800c9c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b086      	sub	sp, #24
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d056      	beq.n	800ca8c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c9de:	4b2e      	ldr	r3, [pc, #184]	; (800ca98 <xTaskPriorityDisinherit+0xd0>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	693a      	ldr	r2, [r7, #16]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d00a      	beq.n	800c9fe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c9e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9ec:	f383 8811 	msr	BASEPRI, r3
 800c9f0:	f3bf 8f6f 	isb	sy
 800c9f4:	f3bf 8f4f 	dsb	sy
 800c9f8:	60fb      	str	r3, [r7, #12]
}
 800c9fa:	bf00      	nop
 800c9fc:	e7fe      	b.n	800c9fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d10a      	bne.n	800ca1c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ca06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca0a:	f383 8811 	msr	BASEPRI, r3
 800ca0e:	f3bf 8f6f 	isb	sy
 800ca12:	f3bf 8f4f 	dsb	sy
 800ca16:	60bb      	str	r3, [r7, #8]
}
 800ca18:	bf00      	nop
 800ca1a:	e7fe      	b.n	800ca1a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca20:	1e5a      	subs	r2, r3, #1
 800ca22:	693b      	ldr	r3, [r7, #16]
 800ca24:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca2e:	429a      	cmp	r2, r3
 800ca30:	d02c      	beq.n	800ca8c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d128      	bne.n	800ca8c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	3304      	adds	r3, #4
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f7fe fc4a 	bl	800b2d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ca44:	693b      	ldr	r3, [r7, #16]
 800ca46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca4c:	693b      	ldr	r3, [r7, #16]
 800ca4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca50:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca5c:	4b0f      	ldr	r3, [pc, #60]	; (800ca9c <xTaskPriorityDisinherit+0xd4>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	d903      	bls.n	800ca6c <xTaskPriorityDisinherit+0xa4>
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca68:	4a0c      	ldr	r2, [pc, #48]	; (800ca9c <xTaskPriorityDisinherit+0xd4>)
 800ca6a:	6013      	str	r3, [r2, #0]
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca70:	4613      	mov	r3, r2
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	4413      	add	r3, r2
 800ca76:	009b      	lsls	r3, r3, #2
 800ca78:	4a09      	ldr	r2, [pc, #36]	; (800caa0 <xTaskPriorityDisinherit+0xd8>)
 800ca7a:	441a      	add	r2, r3
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	3304      	adds	r3, #4
 800ca80:	4619      	mov	r1, r3
 800ca82:	4610      	mov	r0, r2
 800ca84:	f7fe fbcb 	bl	800b21e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ca88:	2301      	movs	r3, #1
 800ca8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ca8c:	697b      	ldr	r3, [r7, #20]
	}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3718      	adds	r7, #24
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	200087c4 	.word	0x200087c4
 800ca9c:	20008ca0 	.word	0x20008ca0
 800caa0:	200087c8 	.word	0x200087c8

0800caa4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b086      	sub	sp, #24
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	60f8      	str	r0, [r7, #12]
 800caac:	60b9      	str	r1, [r7, #8]
 800caae:	607a      	str	r2, [r7, #4]
 800cab0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800cab2:	f000 feb7 	bl	800d824 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800cab6:	4b26      	ldr	r3, [pc, #152]	; (800cb50 <xTaskNotifyWait+0xac>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cabe:	b2db      	uxtb	r3, r3
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d01a      	beq.n	800cafa <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800cac4:	4b22      	ldr	r3, [pc, #136]	; (800cb50 <xTaskNotifyWait+0xac>)
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800caca:	68fa      	ldr	r2, [r7, #12]
 800cacc:	43d2      	mvns	r2, r2
 800cace:	400a      	ands	r2, r1
 800cad0:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800cad2:	4b1f      	ldr	r3, [pc, #124]	; (800cb50 <xTaskNotifyWait+0xac>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	2201      	movs	r2, #1
 800cad8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d00b      	beq.n	800cafa <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cae2:	2101      	movs	r1, #1
 800cae4:	6838      	ldr	r0, [r7, #0]
 800cae6:	f000 f9cb 	bl	800ce80 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800caea:	4b1a      	ldr	r3, [pc, #104]	; (800cb54 <xTaskNotifyWait+0xb0>)
 800caec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800caf0:	601a      	str	r2, [r3, #0]
 800caf2:	f3bf 8f4f 	dsb	sy
 800caf6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800cafa:	f000 fec3 	bl	800d884 <vPortExitCritical>

		taskENTER_CRITICAL();
 800cafe:	f000 fe91 	bl	800d824 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d004      	beq.n	800cb12 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800cb08:	4b11      	ldr	r3, [pc, #68]	; (800cb50 <xTaskNotifyWait+0xac>)
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800cb12:	4b0f      	ldr	r3, [pc, #60]	; (800cb50 <xTaskNotifyWait+0xac>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	2b02      	cmp	r3, #2
 800cb1e:	d002      	beq.n	800cb26 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800cb20:	2300      	movs	r3, #0
 800cb22:	617b      	str	r3, [r7, #20]
 800cb24:	e008      	b.n	800cb38 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800cb26:	4b0a      	ldr	r3, [pc, #40]	; (800cb50 <xTaskNotifyWait+0xac>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cb2c:	68ba      	ldr	r2, [r7, #8]
 800cb2e:	43d2      	mvns	r2, r2
 800cb30:	400a      	ands	r2, r1
 800cb32:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 800cb34:	2301      	movs	r3, #1
 800cb36:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cb38:	4b05      	ldr	r3, [pc, #20]	; (800cb50 <xTaskNotifyWait+0xac>)
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800cb42:	f000 fe9f 	bl	800d884 <vPortExitCritical>

		return xReturn;
 800cb46:	697b      	ldr	r3, [r7, #20]
	}
 800cb48:	4618      	mov	r0, r3
 800cb4a:	3718      	adds	r7, #24
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	bd80      	pop	{r7, pc}
 800cb50:	200087c4 	.word	0x200087c4
 800cb54:	e000ed04 	.word	0xe000ed04

0800cb58 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b08a      	sub	sp, #40	; 0x28
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	60f8      	str	r0, [r7, #12]
 800cb60:	60b9      	str	r1, [r7, #8]
 800cb62:	603b      	str	r3, [r7, #0]
 800cb64:	4613      	mov	r3, r2
 800cb66:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d10a      	bne.n	800cb88 <xTaskGenericNotify+0x30>
	__asm volatile
 800cb72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb76:	f383 8811 	msr	BASEPRI, r3
 800cb7a:	f3bf 8f6f 	isb	sy
 800cb7e:	f3bf 8f4f 	dsb	sy
 800cb82:	61bb      	str	r3, [r7, #24]
}
 800cb84:	bf00      	nop
 800cb86:	e7fe      	b.n	800cb86 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800cb8c:	f000 fe4a 	bl	800d824 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d003      	beq.n	800cb9e <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800cb96:	6a3b      	ldr	r3, [r7, #32]
 800cb98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800cb9e:	6a3b      	ldr	r3, [r7, #32]
 800cba0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cba4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800cba6:	6a3b      	ldr	r3, [r7, #32]
 800cba8:	2202      	movs	r2, #2
 800cbaa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800cbae:	79fb      	ldrb	r3, [r7, #7]
 800cbb0:	2b04      	cmp	r3, #4
 800cbb2:	d828      	bhi.n	800cc06 <xTaskGenericNotify+0xae>
 800cbb4:	a201      	add	r2, pc, #4	; (adr r2, 800cbbc <xTaskGenericNotify+0x64>)
 800cbb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbba:	bf00      	nop
 800cbbc:	0800cc27 	.word	0x0800cc27
 800cbc0:	0800cbd1 	.word	0x0800cbd1
 800cbc4:	0800cbdf 	.word	0x0800cbdf
 800cbc8:	0800cbeb 	.word	0x0800cbeb
 800cbcc:	0800cbf3 	.word	0x0800cbf3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800cbd0:	6a3b      	ldr	r3, [r7, #32]
 800cbd2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	431a      	orrs	r2, r3
 800cbd8:	6a3b      	ldr	r3, [r7, #32]
 800cbda:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800cbdc:	e026      	b.n	800cc2c <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800cbde:	6a3b      	ldr	r3, [r7, #32]
 800cbe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbe2:	1c5a      	adds	r2, r3, #1
 800cbe4:	6a3b      	ldr	r3, [r7, #32]
 800cbe6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800cbe8:	e020      	b.n	800cc2c <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800cbea:	6a3b      	ldr	r3, [r7, #32]
 800cbec:	68ba      	ldr	r2, [r7, #8]
 800cbee:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800cbf0:	e01c      	b.n	800cc2c <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800cbf2:	7ffb      	ldrb	r3, [r7, #31]
 800cbf4:	2b02      	cmp	r3, #2
 800cbf6:	d003      	beq.n	800cc00 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800cbf8:	6a3b      	ldr	r3, [r7, #32]
 800cbfa:	68ba      	ldr	r2, [r7, #8]
 800cbfc:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800cbfe:	e015      	b.n	800cc2c <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 800cc00:	2300      	movs	r3, #0
 800cc02:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800cc04:	e012      	b.n	800cc2c <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800cc06:	6a3b      	ldr	r3, [r7, #32]
 800cc08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc0e:	d00c      	beq.n	800cc2a <xTaskGenericNotify+0xd2>
	__asm volatile
 800cc10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc14:	f383 8811 	msr	BASEPRI, r3
 800cc18:	f3bf 8f6f 	isb	sy
 800cc1c:	f3bf 8f4f 	dsb	sy
 800cc20:	617b      	str	r3, [r7, #20]
}
 800cc22:	bf00      	nop
 800cc24:	e7fe      	b.n	800cc24 <xTaskGenericNotify+0xcc>
					break;
 800cc26:	bf00      	nop
 800cc28:	e000      	b.n	800cc2c <xTaskGenericNotify+0xd4>

					break;
 800cc2a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800cc2c:	7ffb      	ldrb	r3, [r7, #31]
 800cc2e:	2b01      	cmp	r3, #1
 800cc30:	d13a      	bne.n	800cca8 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc32:	6a3b      	ldr	r3, [r7, #32]
 800cc34:	3304      	adds	r3, #4
 800cc36:	4618      	mov	r0, r3
 800cc38:	f7fe fb4e 	bl	800b2d8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800cc3c:	6a3b      	ldr	r3, [r7, #32]
 800cc3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc40:	4b1d      	ldr	r3, [pc, #116]	; (800ccb8 <xTaskGenericNotify+0x160>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d903      	bls.n	800cc50 <xTaskGenericNotify+0xf8>
 800cc48:	6a3b      	ldr	r3, [r7, #32]
 800cc4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc4c:	4a1a      	ldr	r2, [pc, #104]	; (800ccb8 <xTaskGenericNotify+0x160>)
 800cc4e:	6013      	str	r3, [r2, #0]
 800cc50:	6a3b      	ldr	r3, [r7, #32]
 800cc52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc54:	4613      	mov	r3, r2
 800cc56:	009b      	lsls	r3, r3, #2
 800cc58:	4413      	add	r3, r2
 800cc5a:	009b      	lsls	r3, r3, #2
 800cc5c:	4a17      	ldr	r2, [pc, #92]	; (800ccbc <xTaskGenericNotify+0x164>)
 800cc5e:	441a      	add	r2, r3
 800cc60:	6a3b      	ldr	r3, [r7, #32]
 800cc62:	3304      	adds	r3, #4
 800cc64:	4619      	mov	r1, r3
 800cc66:	4610      	mov	r0, r2
 800cc68:	f7fe fad9 	bl	800b21e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800cc6c:	6a3b      	ldr	r3, [r7, #32]
 800cc6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d00a      	beq.n	800cc8a <xTaskGenericNotify+0x132>
	__asm volatile
 800cc74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc78:	f383 8811 	msr	BASEPRI, r3
 800cc7c:	f3bf 8f6f 	isb	sy
 800cc80:	f3bf 8f4f 	dsb	sy
 800cc84:	613b      	str	r3, [r7, #16]
}
 800cc86:	bf00      	nop
 800cc88:	e7fe      	b.n	800cc88 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cc8a:	6a3b      	ldr	r3, [r7, #32]
 800cc8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc8e:	4b0c      	ldr	r3, [pc, #48]	; (800ccc0 <xTaskGenericNotify+0x168>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc94:	429a      	cmp	r2, r3
 800cc96:	d907      	bls.n	800cca8 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800cc98:	4b0a      	ldr	r3, [pc, #40]	; (800ccc4 <xTaskGenericNotify+0x16c>)
 800cc9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc9e:	601a      	str	r2, [r3, #0]
 800cca0:	f3bf 8f4f 	dsb	sy
 800cca4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800cca8:	f000 fdec 	bl	800d884 <vPortExitCritical>

		return xReturn;
 800ccac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	3728      	adds	r7, #40	; 0x28
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	20008ca0 	.word	0x20008ca0
 800ccbc:	200087c8 	.word	0x200087c8
 800ccc0:	200087c4 	.word	0x200087c4
 800ccc4:	e000ed04 	.word	0xe000ed04

0800ccc8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b08e      	sub	sp, #56	; 0x38
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	60f8      	str	r0, [r7, #12]
 800ccd0:	60b9      	str	r1, [r7, #8]
 800ccd2:	603b      	str	r3, [r7, #0]
 800ccd4:	4613      	mov	r3, r2
 800ccd6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800ccd8:	2301      	movs	r3, #1
 800ccda:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d10a      	bne.n	800ccf8 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800cce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce6:	f383 8811 	msr	BASEPRI, r3
 800ccea:	f3bf 8f6f 	isb	sy
 800ccee:	f3bf 8f4f 	dsb	sy
 800ccf2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ccf4:	bf00      	nop
 800ccf6:	e7fe      	b.n	800ccf6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ccf8:	f000 fe76 	bl	800d9e8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800cd00:	f3ef 8211 	mrs	r2, BASEPRI
 800cd04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd08:	f383 8811 	msr	BASEPRI, r3
 800cd0c:	f3bf 8f6f 	isb	sy
 800cd10:	f3bf 8f4f 	dsb	sy
 800cd14:	623a      	str	r2, [r7, #32]
 800cd16:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800cd18:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cd1a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d003      	beq.n	800cd2a <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800cd22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cd26:	683b      	ldr	r3, [r7, #0]
 800cd28:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800cd2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd2c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cd30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800cd34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd36:	2202      	movs	r2, #2
 800cd38:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800cd3c:	79fb      	ldrb	r3, [r7, #7]
 800cd3e:	2b04      	cmp	r3, #4
 800cd40:	d828      	bhi.n	800cd94 <xTaskGenericNotifyFromISR+0xcc>
 800cd42:	a201      	add	r2, pc, #4	; (adr r2, 800cd48 <xTaskGenericNotifyFromISR+0x80>)
 800cd44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd48:	0800cdb5 	.word	0x0800cdb5
 800cd4c:	0800cd5d 	.word	0x0800cd5d
 800cd50:	0800cd6b 	.word	0x0800cd6b
 800cd54:	0800cd77 	.word	0x0800cd77
 800cd58:	0800cd7f 	.word	0x0800cd7f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800cd5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	431a      	orrs	r2, r3
 800cd64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd66:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800cd68:	e027      	b.n	800cdba <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800cd6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd6e:	1c5a      	adds	r2, r3, #1
 800cd70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd72:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800cd74:	e021      	b.n	800cdba <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800cd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd78:	68ba      	ldr	r2, [r7, #8]
 800cd7a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800cd7c:	e01d      	b.n	800cdba <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800cd7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cd82:	2b02      	cmp	r3, #2
 800cd84:	d003      	beq.n	800cd8e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800cd86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd88:	68ba      	ldr	r2, [r7, #8]
 800cd8a:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800cd8c:	e015      	b.n	800cdba <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 800cd8e:	2300      	movs	r3, #0
 800cd90:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800cd92:	e012      	b.n	800cdba <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800cd94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cd9c:	d00c      	beq.n	800cdb8 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 800cd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda2:	f383 8811 	msr	BASEPRI, r3
 800cda6:	f3bf 8f6f 	isb	sy
 800cdaa:	f3bf 8f4f 	dsb	sy
 800cdae:	61bb      	str	r3, [r7, #24]
}
 800cdb0:	bf00      	nop
 800cdb2:	e7fe      	b.n	800cdb2 <xTaskGenericNotifyFromISR+0xea>
					break;
 800cdb4:	bf00      	nop
 800cdb6:	e000      	b.n	800cdba <xTaskGenericNotifyFromISR+0xf2>
					break;
 800cdb8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800cdba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cdbe:	2b01      	cmp	r3, #1
 800cdc0:	d146      	bne.n	800ce50 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800cdc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d00a      	beq.n	800cde0 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800cdca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdce:	f383 8811 	msr	BASEPRI, r3
 800cdd2:	f3bf 8f6f 	isb	sy
 800cdd6:	f3bf 8f4f 	dsb	sy
 800cdda:	617b      	str	r3, [r7, #20]
}
 800cddc:	bf00      	nop
 800cdde:	e7fe      	b.n	800cdde <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cde0:	4b21      	ldr	r3, [pc, #132]	; (800ce68 <xTaskGenericNotifyFromISR+0x1a0>)
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d11d      	bne.n	800ce24 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cde8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdea:	3304      	adds	r3, #4
 800cdec:	4618      	mov	r0, r3
 800cdee:	f7fe fa73 	bl	800b2d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cdf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdf6:	4b1d      	ldr	r3, [pc, #116]	; (800ce6c <xTaskGenericNotifyFromISR+0x1a4>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	429a      	cmp	r2, r3
 800cdfc:	d903      	bls.n	800ce06 <xTaskGenericNotifyFromISR+0x13e>
 800cdfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce02:	4a1a      	ldr	r2, [pc, #104]	; (800ce6c <xTaskGenericNotifyFromISR+0x1a4>)
 800ce04:	6013      	str	r3, [r2, #0]
 800ce06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce0a:	4613      	mov	r3, r2
 800ce0c:	009b      	lsls	r3, r3, #2
 800ce0e:	4413      	add	r3, r2
 800ce10:	009b      	lsls	r3, r3, #2
 800ce12:	4a17      	ldr	r2, [pc, #92]	; (800ce70 <xTaskGenericNotifyFromISR+0x1a8>)
 800ce14:	441a      	add	r2, r3
 800ce16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce18:	3304      	adds	r3, #4
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	4610      	mov	r0, r2
 800ce1e:	f7fe f9fe 	bl	800b21e <vListInsertEnd>
 800ce22:	e005      	b.n	800ce30 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800ce24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce26:	3318      	adds	r3, #24
 800ce28:	4619      	mov	r1, r3
 800ce2a:	4812      	ldr	r0, [pc, #72]	; (800ce74 <xTaskGenericNotifyFromISR+0x1ac>)
 800ce2c:	f7fe f9f7 	bl	800b21e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ce30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce34:	4b10      	ldr	r3, [pc, #64]	; (800ce78 <xTaskGenericNotifyFromISR+0x1b0>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d908      	bls.n	800ce50 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800ce3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d002      	beq.n	800ce4a <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800ce44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce46:	2201      	movs	r2, #1
 800ce48:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800ce4a:	4b0c      	ldr	r3, [pc, #48]	; (800ce7c <xTaskGenericNotifyFromISR+0x1b4>)
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	601a      	str	r2, [r3, #0]
 800ce50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce52:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	f383 8811 	msr	BASEPRI, r3
}
 800ce5a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800ce5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3738      	adds	r7, #56	; 0x38
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}
 800ce66:	bf00      	nop
 800ce68:	20008cc0 	.word	0x20008cc0
 800ce6c:	20008ca0 	.word	0x20008ca0
 800ce70:	200087c8 	.word	0x200087c8
 800ce74:	20008c58 	.word	0x20008c58
 800ce78:	200087c4 	.word	0x200087c4
 800ce7c:	20008cac 	.word	0x20008cac

0800ce80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b084      	sub	sp, #16
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
 800ce88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ce8a:	4b21      	ldr	r3, [pc, #132]	; (800cf10 <prvAddCurrentTaskToDelayedList+0x90>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce90:	4b20      	ldr	r3, [pc, #128]	; (800cf14 <prvAddCurrentTaskToDelayedList+0x94>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	3304      	adds	r3, #4
 800ce96:	4618      	mov	r0, r3
 800ce98:	f7fe fa1e 	bl	800b2d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cea2:	d10a      	bne.n	800ceba <prvAddCurrentTaskToDelayedList+0x3a>
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d007      	beq.n	800ceba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ceaa:	4b1a      	ldr	r3, [pc, #104]	; (800cf14 <prvAddCurrentTaskToDelayedList+0x94>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	3304      	adds	r3, #4
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	4819      	ldr	r0, [pc, #100]	; (800cf18 <prvAddCurrentTaskToDelayedList+0x98>)
 800ceb4:	f7fe f9b3 	bl	800b21e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ceb8:	e026      	b.n	800cf08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ceba:	68fa      	ldr	r2, [r7, #12]
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	4413      	add	r3, r2
 800cec0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cec2:	4b14      	ldr	r3, [pc, #80]	; (800cf14 <prvAddCurrentTaskToDelayedList+0x94>)
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	68ba      	ldr	r2, [r7, #8]
 800cec8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ceca:	68ba      	ldr	r2, [r7, #8]
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	429a      	cmp	r2, r3
 800ced0:	d209      	bcs.n	800cee6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ced2:	4b12      	ldr	r3, [pc, #72]	; (800cf1c <prvAddCurrentTaskToDelayedList+0x9c>)
 800ced4:	681a      	ldr	r2, [r3, #0]
 800ced6:	4b0f      	ldr	r3, [pc, #60]	; (800cf14 <prvAddCurrentTaskToDelayedList+0x94>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	3304      	adds	r3, #4
 800cedc:	4619      	mov	r1, r3
 800cede:	4610      	mov	r0, r2
 800cee0:	f7fe f9c1 	bl	800b266 <vListInsert>
}
 800cee4:	e010      	b.n	800cf08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cee6:	4b0e      	ldr	r3, [pc, #56]	; (800cf20 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cee8:	681a      	ldr	r2, [r3, #0]
 800ceea:	4b0a      	ldr	r3, [pc, #40]	; (800cf14 <prvAddCurrentTaskToDelayedList+0x94>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	3304      	adds	r3, #4
 800cef0:	4619      	mov	r1, r3
 800cef2:	4610      	mov	r0, r2
 800cef4:	f7fe f9b7 	bl	800b266 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cef8:	4b0a      	ldr	r3, [pc, #40]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	68ba      	ldr	r2, [r7, #8]
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d202      	bcs.n	800cf08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cf02:	4a08      	ldr	r2, [pc, #32]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	6013      	str	r3, [r2, #0]
}
 800cf08:	bf00      	nop
 800cf0a:	3710      	adds	r7, #16
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}
 800cf10:	20008c9c 	.word	0x20008c9c
 800cf14:	200087c4 	.word	0x200087c4
 800cf18:	20008c84 	.word	0x20008c84
 800cf1c:	20008c54 	.word	0x20008c54
 800cf20:	20008c50 	.word	0x20008c50
 800cf24:	20008cb8 	.word	0x20008cb8

0800cf28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b08a      	sub	sp, #40	; 0x28
 800cf2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cf32:	f000 fb07 	bl	800d544 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cf36:	4b1c      	ldr	r3, [pc, #112]	; (800cfa8 <xTimerCreateTimerTask+0x80>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d021      	beq.n	800cf82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cf3e:	2300      	movs	r3, #0
 800cf40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cf42:	2300      	movs	r3, #0
 800cf44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cf46:	1d3a      	adds	r2, r7, #4
 800cf48:	f107 0108 	add.w	r1, r7, #8
 800cf4c:	f107 030c 	add.w	r3, r7, #12
 800cf50:	4618      	mov	r0, r3
 800cf52:	f7fe f91d 	bl	800b190 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cf56:	6879      	ldr	r1, [r7, #4]
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	68fa      	ldr	r2, [r7, #12]
 800cf5c:	9202      	str	r2, [sp, #8]
 800cf5e:	9301      	str	r3, [sp, #4]
 800cf60:	2302      	movs	r3, #2
 800cf62:	9300      	str	r3, [sp, #0]
 800cf64:	2300      	movs	r3, #0
 800cf66:	460a      	mov	r2, r1
 800cf68:	4910      	ldr	r1, [pc, #64]	; (800cfac <xTimerCreateTimerTask+0x84>)
 800cf6a:	4811      	ldr	r0, [pc, #68]	; (800cfb0 <xTimerCreateTimerTask+0x88>)
 800cf6c:	f7fe feca 	bl	800bd04 <xTaskCreateStatic>
 800cf70:	4603      	mov	r3, r0
 800cf72:	4a10      	ldr	r2, [pc, #64]	; (800cfb4 <xTimerCreateTimerTask+0x8c>)
 800cf74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cf76:	4b0f      	ldr	r3, [pc, #60]	; (800cfb4 <xTimerCreateTimerTask+0x8c>)
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d001      	beq.n	800cf82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cf7e:	2301      	movs	r3, #1
 800cf80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cf82:	697b      	ldr	r3, [r7, #20]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d10a      	bne.n	800cf9e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cf88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf8c:	f383 8811 	msr	BASEPRI, r3
 800cf90:	f3bf 8f6f 	isb	sy
 800cf94:	f3bf 8f4f 	dsb	sy
 800cf98:	613b      	str	r3, [r7, #16]
}
 800cf9a:	bf00      	nop
 800cf9c:	e7fe      	b.n	800cf9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cf9e:	697b      	ldr	r3, [r7, #20]
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	3718      	adds	r7, #24
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}
 800cfa8:	20008cf4 	.word	0x20008cf4
 800cfac:	0801dcf4 	.word	0x0801dcf4
 800cfb0:	0800d0ed 	.word	0x0800d0ed
 800cfb4:	20008cf8 	.word	0x20008cf8

0800cfb8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b08a      	sub	sp, #40	; 0x28
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	60f8      	str	r0, [r7, #12]
 800cfc0:	60b9      	str	r1, [r7, #8]
 800cfc2:	607a      	str	r2, [r7, #4]
 800cfc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d10a      	bne.n	800cfe6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800cfd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd4:	f383 8811 	msr	BASEPRI, r3
 800cfd8:	f3bf 8f6f 	isb	sy
 800cfdc:	f3bf 8f4f 	dsb	sy
 800cfe0:	623b      	str	r3, [r7, #32]
}
 800cfe2:	bf00      	nop
 800cfe4:	e7fe      	b.n	800cfe4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cfe6:	4b1a      	ldr	r3, [pc, #104]	; (800d050 <xTimerGenericCommand+0x98>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d02a      	beq.n	800d044 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cffa:	68bb      	ldr	r3, [r7, #8]
 800cffc:	2b05      	cmp	r3, #5
 800cffe:	dc18      	bgt.n	800d032 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d000:	f7ff fcc4 	bl	800c98c <xTaskGetSchedulerState>
 800d004:	4603      	mov	r3, r0
 800d006:	2b02      	cmp	r3, #2
 800d008:	d109      	bne.n	800d01e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d00a:	4b11      	ldr	r3, [pc, #68]	; (800d050 <xTimerGenericCommand+0x98>)
 800d00c:	6818      	ldr	r0, [r3, #0]
 800d00e:	f107 0110 	add.w	r1, r7, #16
 800d012:	2300      	movs	r3, #0
 800d014:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d016:	f7fe fa8d 	bl	800b534 <xQueueGenericSend>
 800d01a:	6278      	str	r0, [r7, #36]	; 0x24
 800d01c:	e012      	b.n	800d044 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d01e:	4b0c      	ldr	r3, [pc, #48]	; (800d050 <xTimerGenericCommand+0x98>)
 800d020:	6818      	ldr	r0, [r3, #0]
 800d022:	f107 0110 	add.w	r1, r7, #16
 800d026:	2300      	movs	r3, #0
 800d028:	2200      	movs	r2, #0
 800d02a:	f7fe fa83 	bl	800b534 <xQueueGenericSend>
 800d02e:	6278      	str	r0, [r7, #36]	; 0x24
 800d030:	e008      	b.n	800d044 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d032:	4b07      	ldr	r3, [pc, #28]	; (800d050 <xTimerGenericCommand+0x98>)
 800d034:	6818      	ldr	r0, [r3, #0]
 800d036:	f107 0110 	add.w	r1, r7, #16
 800d03a:	2300      	movs	r3, #0
 800d03c:	683a      	ldr	r2, [r7, #0]
 800d03e:	f7fe fb77 	bl	800b730 <xQueueGenericSendFromISR>
 800d042:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d046:	4618      	mov	r0, r3
 800d048:	3728      	adds	r7, #40	; 0x28
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
 800d04e:	bf00      	nop
 800d050:	20008cf4 	.word	0x20008cf4

0800d054 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b088      	sub	sp, #32
 800d058:	af02      	add	r7, sp, #8
 800d05a:	6078      	str	r0, [r7, #4]
 800d05c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d05e:	4b22      	ldr	r3, [pc, #136]	; (800d0e8 <prvProcessExpiredTimer+0x94>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	68db      	ldr	r3, [r3, #12]
 800d064:	68db      	ldr	r3, [r3, #12]
 800d066:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	3304      	adds	r3, #4
 800d06c:	4618      	mov	r0, r3
 800d06e:	f7fe f933 	bl	800b2d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d072:	697b      	ldr	r3, [r7, #20]
 800d074:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d078:	f003 0304 	and.w	r3, r3, #4
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d022      	beq.n	800d0c6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d080:	697b      	ldr	r3, [r7, #20]
 800d082:	699a      	ldr	r2, [r3, #24]
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	18d1      	adds	r1, r2, r3
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	683a      	ldr	r2, [r7, #0]
 800d08c:	6978      	ldr	r0, [r7, #20]
 800d08e:	f000 f8d1 	bl	800d234 <prvInsertTimerInActiveList>
 800d092:	4603      	mov	r3, r0
 800d094:	2b00      	cmp	r3, #0
 800d096:	d01f      	beq.n	800d0d8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d098:	2300      	movs	r3, #0
 800d09a:	9300      	str	r3, [sp, #0]
 800d09c:	2300      	movs	r3, #0
 800d09e:	687a      	ldr	r2, [r7, #4]
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	6978      	ldr	r0, [r7, #20]
 800d0a4:	f7ff ff88 	bl	800cfb8 <xTimerGenericCommand>
 800d0a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d0aa:	693b      	ldr	r3, [r7, #16]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d113      	bne.n	800d0d8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b4:	f383 8811 	msr	BASEPRI, r3
 800d0b8:	f3bf 8f6f 	isb	sy
 800d0bc:	f3bf 8f4f 	dsb	sy
 800d0c0:	60fb      	str	r3, [r7, #12]
}
 800d0c2:	bf00      	nop
 800d0c4:	e7fe      	b.n	800d0c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d0c6:	697b      	ldr	r3, [r7, #20]
 800d0c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0cc:	f023 0301 	bic.w	r3, r3, #1
 800d0d0:	b2da      	uxtb	r2, r3
 800d0d2:	697b      	ldr	r3, [r7, #20]
 800d0d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	6a1b      	ldr	r3, [r3, #32]
 800d0dc:	6978      	ldr	r0, [r7, #20]
 800d0de:	4798      	blx	r3
}
 800d0e0:	bf00      	nop
 800d0e2:	3718      	adds	r7, #24
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}
 800d0e8:	20008cec 	.word	0x20008cec

0800d0ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b084      	sub	sp, #16
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d0f4:	f107 0308 	add.w	r3, r7, #8
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f000 f857 	bl	800d1ac <prvGetNextExpireTime>
 800d0fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	4619      	mov	r1, r3
 800d104:	68f8      	ldr	r0, [r7, #12]
 800d106:	f000 f803 	bl	800d110 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d10a:	f000 f8d5 	bl	800d2b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d10e:	e7f1      	b.n	800d0f4 <prvTimerTask+0x8>

0800d110 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b084      	sub	sp, #16
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
 800d118:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d11a:	f7ff f82f 	bl	800c17c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d11e:	f107 0308 	add.w	r3, r7, #8
 800d122:	4618      	mov	r0, r3
 800d124:	f000 f866 	bl	800d1f4 <prvSampleTimeNow>
 800d128:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d130      	bne.n	800d192 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d10a      	bne.n	800d14c <prvProcessTimerOrBlockTask+0x3c>
 800d136:	687a      	ldr	r2, [r7, #4]
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d806      	bhi.n	800d14c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d13e:	f7ff f82b 	bl	800c198 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d142:	68f9      	ldr	r1, [r7, #12]
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f7ff ff85 	bl	800d054 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d14a:	e024      	b.n	800d196 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d008      	beq.n	800d164 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d152:	4b13      	ldr	r3, [pc, #76]	; (800d1a0 <prvProcessTimerOrBlockTask+0x90>)
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d101      	bne.n	800d160 <prvProcessTimerOrBlockTask+0x50>
 800d15c:	2301      	movs	r3, #1
 800d15e:	e000      	b.n	800d162 <prvProcessTimerOrBlockTask+0x52>
 800d160:	2300      	movs	r3, #0
 800d162:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d164:	4b0f      	ldr	r3, [pc, #60]	; (800d1a4 <prvProcessTimerOrBlockTask+0x94>)
 800d166:	6818      	ldr	r0, [r3, #0]
 800d168:	687a      	ldr	r2, [r7, #4]
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	1ad3      	subs	r3, r2, r3
 800d16e:	683a      	ldr	r2, [r7, #0]
 800d170:	4619      	mov	r1, r3
 800d172:	f7fe fd93 	bl	800bc9c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d176:	f7ff f80f 	bl	800c198 <xTaskResumeAll>
 800d17a:	4603      	mov	r3, r0
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d10a      	bne.n	800d196 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d180:	4b09      	ldr	r3, [pc, #36]	; (800d1a8 <prvProcessTimerOrBlockTask+0x98>)
 800d182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d186:	601a      	str	r2, [r3, #0]
 800d188:	f3bf 8f4f 	dsb	sy
 800d18c:	f3bf 8f6f 	isb	sy
}
 800d190:	e001      	b.n	800d196 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d192:	f7ff f801 	bl	800c198 <xTaskResumeAll>
}
 800d196:	bf00      	nop
 800d198:	3710      	adds	r7, #16
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bd80      	pop	{r7, pc}
 800d19e:	bf00      	nop
 800d1a0:	20008cf0 	.word	0x20008cf0
 800d1a4:	20008cf4 	.word	0x20008cf4
 800d1a8:	e000ed04 	.word	0xe000ed04

0800d1ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b085      	sub	sp, #20
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d1b4:	4b0e      	ldr	r3, [pc, #56]	; (800d1f0 <prvGetNextExpireTime+0x44>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d101      	bne.n	800d1c2 <prvGetNextExpireTime+0x16>
 800d1be:	2201      	movs	r2, #1
 800d1c0:	e000      	b.n	800d1c4 <prvGetNextExpireTime+0x18>
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d105      	bne.n	800d1dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d1d0:	4b07      	ldr	r3, [pc, #28]	; (800d1f0 <prvGetNextExpireTime+0x44>)
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	68db      	ldr	r3, [r3, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	60fb      	str	r3, [r7, #12]
 800d1da:	e001      	b.n	800d1e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d1dc:	2300      	movs	r3, #0
 800d1de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3714      	adds	r7, #20
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop
 800d1f0:	20008cec 	.word	0x20008cec

0800d1f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b084      	sub	sp, #16
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d1fc:	f7ff f86a 	bl	800c2d4 <xTaskGetTickCount>
 800d200:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d202:	4b0b      	ldr	r3, [pc, #44]	; (800d230 <prvSampleTimeNow+0x3c>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	68fa      	ldr	r2, [r7, #12]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d205      	bcs.n	800d218 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d20c:	f000 f936 	bl	800d47c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2201      	movs	r2, #1
 800d214:	601a      	str	r2, [r3, #0]
 800d216:	e002      	b.n	800d21e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	2200      	movs	r2, #0
 800d21c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d21e:	4a04      	ldr	r2, [pc, #16]	; (800d230 <prvSampleTimeNow+0x3c>)
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d224:	68fb      	ldr	r3, [r7, #12]
}
 800d226:	4618      	mov	r0, r3
 800d228:	3710      	adds	r7, #16
 800d22a:	46bd      	mov	sp, r7
 800d22c:	bd80      	pop	{r7, pc}
 800d22e:	bf00      	nop
 800d230:	20008cfc 	.word	0x20008cfc

0800d234 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b086      	sub	sp, #24
 800d238:	af00      	add	r7, sp, #0
 800d23a:	60f8      	str	r0, [r7, #12]
 800d23c:	60b9      	str	r1, [r7, #8]
 800d23e:	607a      	str	r2, [r7, #4]
 800d240:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d242:	2300      	movs	r3, #0
 800d244:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	68ba      	ldr	r2, [r7, #8]
 800d24a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	68fa      	ldr	r2, [r7, #12]
 800d250:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d252:	68ba      	ldr	r2, [r7, #8]
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	429a      	cmp	r2, r3
 800d258:	d812      	bhi.n	800d280 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d25a:	687a      	ldr	r2, [r7, #4]
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	1ad2      	subs	r2, r2, r3
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	699b      	ldr	r3, [r3, #24]
 800d264:	429a      	cmp	r2, r3
 800d266:	d302      	bcc.n	800d26e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d268:	2301      	movs	r3, #1
 800d26a:	617b      	str	r3, [r7, #20]
 800d26c:	e01b      	b.n	800d2a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d26e:	4b10      	ldr	r3, [pc, #64]	; (800d2b0 <prvInsertTimerInActiveList+0x7c>)
 800d270:	681a      	ldr	r2, [r3, #0]
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	3304      	adds	r3, #4
 800d276:	4619      	mov	r1, r3
 800d278:	4610      	mov	r0, r2
 800d27a:	f7fd fff4 	bl	800b266 <vListInsert>
 800d27e:	e012      	b.n	800d2a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d280:	687a      	ldr	r2, [r7, #4]
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	429a      	cmp	r2, r3
 800d286:	d206      	bcs.n	800d296 <prvInsertTimerInActiveList+0x62>
 800d288:	68ba      	ldr	r2, [r7, #8]
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	429a      	cmp	r2, r3
 800d28e:	d302      	bcc.n	800d296 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d290:	2301      	movs	r3, #1
 800d292:	617b      	str	r3, [r7, #20]
 800d294:	e007      	b.n	800d2a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d296:	4b07      	ldr	r3, [pc, #28]	; (800d2b4 <prvInsertTimerInActiveList+0x80>)
 800d298:	681a      	ldr	r2, [r3, #0]
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	3304      	adds	r3, #4
 800d29e:	4619      	mov	r1, r3
 800d2a0:	4610      	mov	r0, r2
 800d2a2:	f7fd ffe0 	bl	800b266 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d2a6:	697b      	ldr	r3, [r7, #20]
}
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	3718      	adds	r7, #24
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	bd80      	pop	{r7, pc}
 800d2b0:	20008cf0 	.word	0x20008cf0
 800d2b4:	20008cec 	.word	0x20008cec

0800d2b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b08e      	sub	sp, #56	; 0x38
 800d2bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d2be:	e0ca      	b.n	800d456 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	da18      	bge.n	800d2f8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d2c6:	1d3b      	adds	r3, r7, #4
 800d2c8:	3304      	adds	r3, #4
 800d2ca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d2cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d10a      	bne.n	800d2e8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d2d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2d6:	f383 8811 	msr	BASEPRI, r3
 800d2da:	f3bf 8f6f 	isb	sy
 800d2de:	f3bf 8f4f 	dsb	sy
 800d2e2:	61fb      	str	r3, [r7, #28]
}
 800d2e4:	bf00      	nop
 800d2e6:	e7fe      	b.n	800d2e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d2e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d2ee:	6850      	ldr	r0, [r2, #4]
 800d2f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d2f2:	6892      	ldr	r2, [r2, #8]
 800d2f4:	4611      	mov	r1, r2
 800d2f6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	f2c0 80aa 	blt.w	800d454 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d306:	695b      	ldr	r3, [r3, #20]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d004      	beq.n	800d316 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d30c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d30e:	3304      	adds	r3, #4
 800d310:	4618      	mov	r0, r3
 800d312:	f7fd ffe1 	bl	800b2d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d316:	463b      	mov	r3, r7
 800d318:	4618      	mov	r0, r3
 800d31a:	f7ff ff6b 	bl	800d1f4 <prvSampleTimeNow>
 800d31e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2b09      	cmp	r3, #9
 800d324:	f200 8097 	bhi.w	800d456 <prvProcessReceivedCommands+0x19e>
 800d328:	a201      	add	r2, pc, #4	; (adr r2, 800d330 <prvProcessReceivedCommands+0x78>)
 800d32a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d32e:	bf00      	nop
 800d330:	0800d359 	.word	0x0800d359
 800d334:	0800d359 	.word	0x0800d359
 800d338:	0800d359 	.word	0x0800d359
 800d33c:	0800d3cd 	.word	0x0800d3cd
 800d340:	0800d3e1 	.word	0x0800d3e1
 800d344:	0800d42b 	.word	0x0800d42b
 800d348:	0800d359 	.word	0x0800d359
 800d34c:	0800d359 	.word	0x0800d359
 800d350:	0800d3cd 	.word	0x0800d3cd
 800d354:	0800d3e1 	.word	0x0800d3e1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d35a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d35e:	f043 0301 	orr.w	r3, r3, #1
 800d362:	b2da      	uxtb	r2, r3
 800d364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d366:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d36a:	68ba      	ldr	r2, [r7, #8]
 800d36c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d36e:	699b      	ldr	r3, [r3, #24]
 800d370:	18d1      	adds	r1, r2, r3
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d376:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d378:	f7ff ff5c 	bl	800d234 <prvInsertTimerInActiveList>
 800d37c:	4603      	mov	r3, r0
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d069      	beq.n	800d456 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d384:	6a1b      	ldr	r3, [r3, #32]
 800d386:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d388:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d38c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d390:	f003 0304 	and.w	r3, r3, #4
 800d394:	2b00      	cmp	r3, #0
 800d396:	d05e      	beq.n	800d456 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d398:	68ba      	ldr	r2, [r7, #8]
 800d39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d39c:	699b      	ldr	r3, [r3, #24]
 800d39e:	441a      	add	r2, r3
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	9300      	str	r3, [sp, #0]
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	2100      	movs	r1, #0
 800d3a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d3aa:	f7ff fe05 	bl	800cfb8 <xTimerGenericCommand>
 800d3ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d3b0:	6a3b      	ldr	r3, [r7, #32]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d14f      	bne.n	800d456 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ba:	f383 8811 	msr	BASEPRI, r3
 800d3be:	f3bf 8f6f 	isb	sy
 800d3c2:	f3bf 8f4f 	dsb	sy
 800d3c6:	61bb      	str	r3, [r7, #24]
}
 800d3c8:	bf00      	nop
 800d3ca:	e7fe      	b.n	800d3ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d3cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3d2:	f023 0301 	bic.w	r3, r3, #1
 800d3d6:	b2da      	uxtb	r2, r3
 800d3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d3de:	e03a      	b.n	800d456 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d3e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3e6:	f043 0301 	orr.w	r3, r3, #1
 800d3ea:	b2da      	uxtb	r2, r3
 800d3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d3f2:	68ba      	ldr	r2, [r7, #8]
 800d3f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3f6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3fa:	699b      	ldr	r3, [r3, #24]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d10a      	bne.n	800d416 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d404:	f383 8811 	msr	BASEPRI, r3
 800d408:	f3bf 8f6f 	isb	sy
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	617b      	str	r3, [r7, #20]
}
 800d412:	bf00      	nop
 800d414:	e7fe      	b.n	800d414 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d418:	699a      	ldr	r2, [r3, #24]
 800d41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d41c:	18d1      	adds	r1, r2, r3
 800d41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d422:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d424:	f7ff ff06 	bl	800d234 <prvInsertTimerInActiveList>
					break;
 800d428:	e015      	b.n	800d456 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d42a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d42c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d430:	f003 0302 	and.w	r3, r3, #2
 800d434:	2b00      	cmp	r3, #0
 800d436:	d103      	bne.n	800d440 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d438:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d43a:	f000 fbe1 	bl	800dc00 <vPortFree>
 800d43e:	e00a      	b.n	800d456 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d442:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d446:	f023 0301 	bic.w	r3, r3, #1
 800d44a:	b2da      	uxtb	r2, r3
 800d44c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d44e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d452:	e000      	b.n	800d456 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d454:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d456:	4b08      	ldr	r3, [pc, #32]	; (800d478 <prvProcessReceivedCommands+0x1c0>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	1d39      	adds	r1, r7, #4
 800d45c:	2200      	movs	r2, #0
 800d45e:	4618      	mov	r0, r3
 800d460:	f7fe fa02 	bl	800b868 <xQueueReceive>
 800d464:	4603      	mov	r3, r0
 800d466:	2b00      	cmp	r3, #0
 800d468:	f47f af2a 	bne.w	800d2c0 <prvProcessReceivedCommands+0x8>
	}
}
 800d46c:	bf00      	nop
 800d46e:	bf00      	nop
 800d470:	3730      	adds	r7, #48	; 0x30
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}
 800d476:	bf00      	nop
 800d478:	20008cf4 	.word	0x20008cf4

0800d47c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b088      	sub	sp, #32
 800d480:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d482:	e048      	b.n	800d516 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d484:	4b2d      	ldr	r3, [pc, #180]	; (800d53c <prvSwitchTimerLists+0xc0>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	68db      	ldr	r3, [r3, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d48e:	4b2b      	ldr	r3, [pc, #172]	; (800d53c <prvSwitchTimerLists+0xc0>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68db      	ldr	r3, [r3, #12]
 800d494:	68db      	ldr	r3, [r3, #12]
 800d496:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	3304      	adds	r3, #4
 800d49c:	4618      	mov	r0, r3
 800d49e:	f7fd ff1b 	bl	800b2d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	6a1b      	ldr	r3, [r3, #32]
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4b0:	f003 0304 	and.w	r3, r3, #4
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d02e      	beq.n	800d516 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	699b      	ldr	r3, [r3, #24]
 800d4bc:	693a      	ldr	r2, [r7, #16]
 800d4be:	4413      	add	r3, r2
 800d4c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d4c2:	68ba      	ldr	r2, [r7, #8]
 800d4c4:	693b      	ldr	r3, [r7, #16]
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	d90e      	bls.n	800d4e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	68ba      	ldr	r2, [r7, #8]
 800d4ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	68fa      	ldr	r2, [r7, #12]
 800d4d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d4d6:	4b19      	ldr	r3, [pc, #100]	; (800d53c <prvSwitchTimerLists+0xc0>)
 800d4d8:	681a      	ldr	r2, [r3, #0]
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3304      	adds	r3, #4
 800d4de:	4619      	mov	r1, r3
 800d4e0:	4610      	mov	r0, r2
 800d4e2:	f7fd fec0 	bl	800b266 <vListInsert>
 800d4e6:	e016      	b.n	800d516 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	9300      	str	r3, [sp, #0]
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	693a      	ldr	r2, [r7, #16]
 800d4f0:	2100      	movs	r1, #0
 800d4f2:	68f8      	ldr	r0, [r7, #12]
 800d4f4:	f7ff fd60 	bl	800cfb8 <xTimerGenericCommand>
 800d4f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d10a      	bne.n	800d516 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d500:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d504:	f383 8811 	msr	BASEPRI, r3
 800d508:	f3bf 8f6f 	isb	sy
 800d50c:	f3bf 8f4f 	dsb	sy
 800d510:	603b      	str	r3, [r7, #0]
}
 800d512:	bf00      	nop
 800d514:	e7fe      	b.n	800d514 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d516:	4b09      	ldr	r3, [pc, #36]	; (800d53c <prvSwitchTimerLists+0xc0>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d1b1      	bne.n	800d484 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d520:	4b06      	ldr	r3, [pc, #24]	; (800d53c <prvSwitchTimerLists+0xc0>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d526:	4b06      	ldr	r3, [pc, #24]	; (800d540 <prvSwitchTimerLists+0xc4>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	4a04      	ldr	r2, [pc, #16]	; (800d53c <prvSwitchTimerLists+0xc0>)
 800d52c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d52e:	4a04      	ldr	r2, [pc, #16]	; (800d540 <prvSwitchTimerLists+0xc4>)
 800d530:	697b      	ldr	r3, [r7, #20]
 800d532:	6013      	str	r3, [r2, #0]
}
 800d534:	bf00      	nop
 800d536:	3718      	adds	r7, #24
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	20008cec 	.word	0x20008cec
 800d540:	20008cf0 	.word	0x20008cf0

0800d544 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b082      	sub	sp, #8
 800d548:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d54a:	f000 f96b 	bl	800d824 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d54e:	4b15      	ldr	r3, [pc, #84]	; (800d5a4 <prvCheckForValidListAndQueue+0x60>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d120      	bne.n	800d598 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d556:	4814      	ldr	r0, [pc, #80]	; (800d5a8 <prvCheckForValidListAndQueue+0x64>)
 800d558:	f7fd fe34 	bl	800b1c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d55c:	4813      	ldr	r0, [pc, #76]	; (800d5ac <prvCheckForValidListAndQueue+0x68>)
 800d55e:	f7fd fe31 	bl	800b1c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d562:	4b13      	ldr	r3, [pc, #76]	; (800d5b0 <prvCheckForValidListAndQueue+0x6c>)
 800d564:	4a10      	ldr	r2, [pc, #64]	; (800d5a8 <prvCheckForValidListAndQueue+0x64>)
 800d566:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d568:	4b12      	ldr	r3, [pc, #72]	; (800d5b4 <prvCheckForValidListAndQueue+0x70>)
 800d56a:	4a10      	ldr	r2, [pc, #64]	; (800d5ac <prvCheckForValidListAndQueue+0x68>)
 800d56c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d56e:	2300      	movs	r3, #0
 800d570:	9300      	str	r3, [sp, #0]
 800d572:	4b11      	ldr	r3, [pc, #68]	; (800d5b8 <prvCheckForValidListAndQueue+0x74>)
 800d574:	4a11      	ldr	r2, [pc, #68]	; (800d5bc <prvCheckForValidListAndQueue+0x78>)
 800d576:	2110      	movs	r1, #16
 800d578:	200a      	movs	r0, #10
 800d57a:	f7fd ff3f 	bl	800b3fc <xQueueGenericCreateStatic>
 800d57e:	4603      	mov	r3, r0
 800d580:	4a08      	ldr	r2, [pc, #32]	; (800d5a4 <prvCheckForValidListAndQueue+0x60>)
 800d582:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d584:	4b07      	ldr	r3, [pc, #28]	; (800d5a4 <prvCheckForValidListAndQueue+0x60>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d005      	beq.n	800d598 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d58c:	4b05      	ldr	r3, [pc, #20]	; (800d5a4 <prvCheckForValidListAndQueue+0x60>)
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	490b      	ldr	r1, [pc, #44]	; (800d5c0 <prvCheckForValidListAndQueue+0x7c>)
 800d592:	4618      	mov	r0, r3
 800d594:	f7fe fb58 	bl	800bc48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d598:	f000 f974 	bl	800d884 <vPortExitCritical>
}
 800d59c:	bf00      	nop
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bd80      	pop	{r7, pc}
 800d5a2:	bf00      	nop
 800d5a4:	20008cf4 	.word	0x20008cf4
 800d5a8:	20008cc4 	.word	0x20008cc4
 800d5ac:	20008cd8 	.word	0x20008cd8
 800d5b0:	20008cec 	.word	0x20008cec
 800d5b4:	20008cf0 	.word	0x20008cf0
 800d5b8:	20008da0 	.word	0x20008da0
 800d5bc:	20008d00 	.word	0x20008d00
 800d5c0:	0801dcfc 	.word	0x0801dcfc

0800d5c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d5c4:	b480      	push	{r7}
 800d5c6:	b085      	sub	sp, #20
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	60f8      	str	r0, [r7, #12]
 800d5cc:	60b9      	str	r1, [r7, #8]
 800d5ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	3b04      	subs	r3, #4
 800d5d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d5dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	3b04      	subs	r3, #4
 800d5e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	f023 0201 	bic.w	r2, r3, #1
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	3b04      	subs	r3, #4
 800d5f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d5f4:	4a0c      	ldr	r2, [pc, #48]	; (800d628 <pxPortInitialiseStack+0x64>)
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	3b14      	subs	r3, #20
 800d5fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d600:	687a      	ldr	r2, [r7, #4]
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	3b04      	subs	r3, #4
 800d60a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	f06f 0202 	mvn.w	r2, #2
 800d612:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	3b20      	subs	r3, #32
 800d618:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d61a:	68fb      	ldr	r3, [r7, #12]
}
 800d61c:	4618      	mov	r0, r3
 800d61e:	3714      	adds	r7, #20
 800d620:	46bd      	mov	sp, r7
 800d622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d626:	4770      	bx	lr
 800d628:	0800d62d 	.word	0x0800d62d

0800d62c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d62c:	b480      	push	{r7}
 800d62e:	b085      	sub	sp, #20
 800d630:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d632:	2300      	movs	r3, #0
 800d634:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d636:	4b12      	ldr	r3, [pc, #72]	; (800d680 <prvTaskExitError+0x54>)
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d63e:	d00a      	beq.n	800d656 <prvTaskExitError+0x2a>
	__asm volatile
 800d640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d644:	f383 8811 	msr	BASEPRI, r3
 800d648:	f3bf 8f6f 	isb	sy
 800d64c:	f3bf 8f4f 	dsb	sy
 800d650:	60fb      	str	r3, [r7, #12]
}
 800d652:	bf00      	nop
 800d654:	e7fe      	b.n	800d654 <prvTaskExitError+0x28>
	__asm volatile
 800d656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d65a:	f383 8811 	msr	BASEPRI, r3
 800d65e:	f3bf 8f6f 	isb	sy
 800d662:	f3bf 8f4f 	dsb	sy
 800d666:	60bb      	str	r3, [r7, #8]
}
 800d668:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d66a:	bf00      	nop
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d0fc      	beq.n	800d66c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d672:	bf00      	nop
 800d674:	bf00      	nop
 800d676:	3714      	adds	r7, #20
 800d678:	46bd      	mov	sp, r7
 800d67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67e:	4770      	bx	lr
 800d680:	20000014 	.word	0x20000014
	...

0800d690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d690:	4b07      	ldr	r3, [pc, #28]	; (800d6b0 <pxCurrentTCBConst2>)
 800d692:	6819      	ldr	r1, [r3, #0]
 800d694:	6808      	ldr	r0, [r1, #0]
 800d696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d69a:	f380 8809 	msr	PSP, r0
 800d69e:	f3bf 8f6f 	isb	sy
 800d6a2:	f04f 0000 	mov.w	r0, #0
 800d6a6:	f380 8811 	msr	BASEPRI, r0
 800d6aa:	4770      	bx	lr
 800d6ac:	f3af 8000 	nop.w

0800d6b0 <pxCurrentTCBConst2>:
 800d6b0:	200087c4 	.word	0x200087c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d6b4:	bf00      	nop
 800d6b6:	bf00      	nop

0800d6b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d6b8:	4808      	ldr	r0, [pc, #32]	; (800d6dc <prvPortStartFirstTask+0x24>)
 800d6ba:	6800      	ldr	r0, [r0, #0]
 800d6bc:	6800      	ldr	r0, [r0, #0]
 800d6be:	f380 8808 	msr	MSP, r0
 800d6c2:	f04f 0000 	mov.w	r0, #0
 800d6c6:	f380 8814 	msr	CONTROL, r0
 800d6ca:	b662      	cpsie	i
 800d6cc:	b661      	cpsie	f
 800d6ce:	f3bf 8f4f 	dsb	sy
 800d6d2:	f3bf 8f6f 	isb	sy
 800d6d6:	df00      	svc	0
 800d6d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d6da:	bf00      	nop
 800d6dc:	e000ed08 	.word	0xe000ed08

0800d6e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b086      	sub	sp, #24
 800d6e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d6e6:	4b46      	ldr	r3, [pc, #280]	; (800d800 <xPortStartScheduler+0x120>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	4a46      	ldr	r2, [pc, #280]	; (800d804 <xPortStartScheduler+0x124>)
 800d6ec:	4293      	cmp	r3, r2
 800d6ee:	d10a      	bne.n	800d706 <xPortStartScheduler+0x26>
	__asm volatile
 800d6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6f4:	f383 8811 	msr	BASEPRI, r3
 800d6f8:	f3bf 8f6f 	isb	sy
 800d6fc:	f3bf 8f4f 	dsb	sy
 800d700:	613b      	str	r3, [r7, #16]
}
 800d702:	bf00      	nop
 800d704:	e7fe      	b.n	800d704 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d706:	4b3e      	ldr	r3, [pc, #248]	; (800d800 <xPortStartScheduler+0x120>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	4a3f      	ldr	r2, [pc, #252]	; (800d808 <xPortStartScheduler+0x128>)
 800d70c:	4293      	cmp	r3, r2
 800d70e:	d10a      	bne.n	800d726 <xPortStartScheduler+0x46>
	__asm volatile
 800d710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d714:	f383 8811 	msr	BASEPRI, r3
 800d718:	f3bf 8f6f 	isb	sy
 800d71c:	f3bf 8f4f 	dsb	sy
 800d720:	60fb      	str	r3, [r7, #12]
}
 800d722:	bf00      	nop
 800d724:	e7fe      	b.n	800d724 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d726:	4b39      	ldr	r3, [pc, #228]	; (800d80c <xPortStartScheduler+0x12c>)
 800d728:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	b2db      	uxtb	r3, r3
 800d730:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d732:	697b      	ldr	r3, [r7, #20]
 800d734:	22ff      	movs	r2, #255	; 0xff
 800d736:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d738:	697b      	ldr	r3, [r7, #20]
 800d73a:	781b      	ldrb	r3, [r3, #0]
 800d73c:	b2db      	uxtb	r3, r3
 800d73e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d740:	78fb      	ldrb	r3, [r7, #3]
 800d742:	b2db      	uxtb	r3, r3
 800d744:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d748:	b2da      	uxtb	r2, r3
 800d74a:	4b31      	ldr	r3, [pc, #196]	; (800d810 <xPortStartScheduler+0x130>)
 800d74c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d74e:	4b31      	ldr	r3, [pc, #196]	; (800d814 <xPortStartScheduler+0x134>)
 800d750:	2207      	movs	r2, #7
 800d752:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d754:	e009      	b.n	800d76a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d756:	4b2f      	ldr	r3, [pc, #188]	; (800d814 <xPortStartScheduler+0x134>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	3b01      	subs	r3, #1
 800d75c:	4a2d      	ldr	r2, [pc, #180]	; (800d814 <xPortStartScheduler+0x134>)
 800d75e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d760:	78fb      	ldrb	r3, [r7, #3]
 800d762:	b2db      	uxtb	r3, r3
 800d764:	005b      	lsls	r3, r3, #1
 800d766:	b2db      	uxtb	r3, r3
 800d768:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d76a:	78fb      	ldrb	r3, [r7, #3]
 800d76c:	b2db      	uxtb	r3, r3
 800d76e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d772:	2b80      	cmp	r3, #128	; 0x80
 800d774:	d0ef      	beq.n	800d756 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d776:	4b27      	ldr	r3, [pc, #156]	; (800d814 <xPortStartScheduler+0x134>)
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f1c3 0307 	rsb	r3, r3, #7
 800d77e:	2b04      	cmp	r3, #4
 800d780:	d00a      	beq.n	800d798 <xPortStartScheduler+0xb8>
	__asm volatile
 800d782:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d786:	f383 8811 	msr	BASEPRI, r3
 800d78a:	f3bf 8f6f 	isb	sy
 800d78e:	f3bf 8f4f 	dsb	sy
 800d792:	60bb      	str	r3, [r7, #8]
}
 800d794:	bf00      	nop
 800d796:	e7fe      	b.n	800d796 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d798:	4b1e      	ldr	r3, [pc, #120]	; (800d814 <xPortStartScheduler+0x134>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	021b      	lsls	r3, r3, #8
 800d79e:	4a1d      	ldr	r2, [pc, #116]	; (800d814 <xPortStartScheduler+0x134>)
 800d7a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d7a2:	4b1c      	ldr	r3, [pc, #112]	; (800d814 <xPortStartScheduler+0x134>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d7aa:	4a1a      	ldr	r2, [pc, #104]	; (800d814 <xPortStartScheduler+0x134>)
 800d7ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	b2da      	uxtb	r2, r3
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d7b6:	4b18      	ldr	r3, [pc, #96]	; (800d818 <xPortStartScheduler+0x138>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4a17      	ldr	r2, [pc, #92]	; (800d818 <xPortStartScheduler+0x138>)
 800d7bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d7c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d7c2:	4b15      	ldr	r3, [pc, #84]	; (800d818 <xPortStartScheduler+0x138>)
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4a14      	ldr	r2, [pc, #80]	; (800d818 <xPortStartScheduler+0x138>)
 800d7c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d7cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d7ce:	f000 f8dd 	bl	800d98c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d7d2:	4b12      	ldr	r3, [pc, #72]	; (800d81c <xPortStartScheduler+0x13c>)
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d7d8:	f000 f8fc 	bl	800d9d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d7dc:	4b10      	ldr	r3, [pc, #64]	; (800d820 <xPortStartScheduler+0x140>)
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	4a0f      	ldr	r2, [pc, #60]	; (800d820 <xPortStartScheduler+0x140>)
 800d7e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d7e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d7e8:	f7ff ff66 	bl	800d6b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d7ec:	f7fe fe3c 	bl	800c468 <vTaskSwitchContext>
	prvTaskExitError();
 800d7f0:	f7ff ff1c 	bl	800d62c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d7f4:	2300      	movs	r3, #0
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	3718      	adds	r7, #24
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}
 800d7fe:	bf00      	nop
 800d800:	e000ed00 	.word	0xe000ed00
 800d804:	410fc271 	.word	0x410fc271
 800d808:	410fc270 	.word	0x410fc270
 800d80c:	e000e400 	.word	0xe000e400
 800d810:	20008df0 	.word	0x20008df0
 800d814:	20008df4 	.word	0x20008df4
 800d818:	e000ed20 	.word	0xe000ed20
 800d81c:	20000014 	.word	0x20000014
 800d820:	e000ef34 	.word	0xe000ef34

0800d824 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d824:	b480      	push	{r7}
 800d826:	b083      	sub	sp, #12
 800d828:	af00      	add	r7, sp, #0
	__asm volatile
 800d82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d82e:	f383 8811 	msr	BASEPRI, r3
 800d832:	f3bf 8f6f 	isb	sy
 800d836:	f3bf 8f4f 	dsb	sy
 800d83a:	607b      	str	r3, [r7, #4]
}
 800d83c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d83e:	4b0f      	ldr	r3, [pc, #60]	; (800d87c <vPortEnterCritical+0x58>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	3301      	adds	r3, #1
 800d844:	4a0d      	ldr	r2, [pc, #52]	; (800d87c <vPortEnterCritical+0x58>)
 800d846:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d848:	4b0c      	ldr	r3, [pc, #48]	; (800d87c <vPortEnterCritical+0x58>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	2b01      	cmp	r3, #1
 800d84e:	d10f      	bne.n	800d870 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d850:	4b0b      	ldr	r3, [pc, #44]	; (800d880 <vPortEnterCritical+0x5c>)
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	b2db      	uxtb	r3, r3
 800d856:	2b00      	cmp	r3, #0
 800d858:	d00a      	beq.n	800d870 <vPortEnterCritical+0x4c>
	__asm volatile
 800d85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d85e:	f383 8811 	msr	BASEPRI, r3
 800d862:	f3bf 8f6f 	isb	sy
 800d866:	f3bf 8f4f 	dsb	sy
 800d86a:	603b      	str	r3, [r7, #0]
}
 800d86c:	bf00      	nop
 800d86e:	e7fe      	b.n	800d86e <vPortEnterCritical+0x4a>
	}
}
 800d870:	bf00      	nop
 800d872:	370c      	adds	r7, #12
 800d874:	46bd      	mov	sp, r7
 800d876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87a:	4770      	bx	lr
 800d87c:	20000014 	.word	0x20000014
 800d880:	e000ed04 	.word	0xe000ed04

0800d884 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d884:	b480      	push	{r7}
 800d886:	b083      	sub	sp, #12
 800d888:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d88a:	4b12      	ldr	r3, [pc, #72]	; (800d8d4 <vPortExitCritical+0x50>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d10a      	bne.n	800d8a8 <vPortExitCritical+0x24>
	__asm volatile
 800d892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d896:	f383 8811 	msr	BASEPRI, r3
 800d89a:	f3bf 8f6f 	isb	sy
 800d89e:	f3bf 8f4f 	dsb	sy
 800d8a2:	607b      	str	r3, [r7, #4]
}
 800d8a4:	bf00      	nop
 800d8a6:	e7fe      	b.n	800d8a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d8a8:	4b0a      	ldr	r3, [pc, #40]	; (800d8d4 <vPortExitCritical+0x50>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	3b01      	subs	r3, #1
 800d8ae:	4a09      	ldr	r2, [pc, #36]	; (800d8d4 <vPortExitCritical+0x50>)
 800d8b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d8b2:	4b08      	ldr	r3, [pc, #32]	; (800d8d4 <vPortExitCritical+0x50>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d105      	bne.n	800d8c6 <vPortExitCritical+0x42>
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	f383 8811 	msr	BASEPRI, r3
}
 800d8c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d8c6:	bf00      	nop
 800d8c8:	370c      	adds	r7, #12
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d0:	4770      	bx	lr
 800d8d2:	bf00      	nop
 800d8d4:	20000014 	.word	0x20000014
	...

0800d8e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d8e0:	f3ef 8009 	mrs	r0, PSP
 800d8e4:	f3bf 8f6f 	isb	sy
 800d8e8:	4b15      	ldr	r3, [pc, #84]	; (800d940 <pxCurrentTCBConst>)
 800d8ea:	681a      	ldr	r2, [r3, #0]
 800d8ec:	f01e 0f10 	tst.w	lr, #16
 800d8f0:	bf08      	it	eq
 800d8f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d8f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8fa:	6010      	str	r0, [r2, #0]
 800d8fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d900:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d904:	f380 8811 	msr	BASEPRI, r0
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	f3bf 8f6f 	isb	sy
 800d910:	f7fe fdaa 	bl	800c468 <vTaskSwitchContext>
 800d914:	f04f 0000 	mov.w	r0, #0
 800d918:	f380 8811 	msr	BASEPRI, r0
 800d91c:	bc09      	pop	{r0, r3}
 800d91e:	6819      	ldr	r1, [r3, #0]
 800d920:	6808      	ldr	r0, [r1, #0]
 800d922:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d926:	f01e 0f10 	tst.w	lr, #16
 800d92a:	bf08      	it	eq
 800d92c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d930:	f380 8809 	msr	PSP, r0
 800d934:	f3bf 8f6f 	isb	sy
 800d938:	4770      	bx	lr
 800d93a:	bf00      	nop
 800d93c:	f3af 8000 	nop.w

0800d940 <pxCurrentTCBConst>:
 800d940:	200087c4 	.word	0x200087c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d944:	bf00      	nop
 800d946:	bf00      	nop

0800d948 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
	__asm volatile
 800d94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d952:	f383 8811 	msr	BASEPRI, r3
 800d956:	f3bf 8f6f 	isb	sy
 800d95a:	f3bf 8f4f 	dsb	sy
 800d95e:	607b      	str	r3, [r7, #4]
}
 800d960:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d962:	f7fe fcc7 	bl	800c2f4 <xTaskIncrementTick>
 800d966:	4603      	mov	r3, r0
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d003      	beq.n	800d974 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d96c:	4b06      	ldr	r3, [pc, #24]	; (800d988 <xPortSysTickHandler+0x40>)
 800d96e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d972:	601a      	str	r2, [r3, #0]
 800d974:	2300      	movs	r3, #0
 800d976:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	f383 8811 	msr	BASEPRI, r3
}
 800d97e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d980:	bf00      	nop
 800d982:	3708      	adds	r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}
 800d988:	e000ed04 	.word	0xe000ed04

0800d98c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d98c:	b480      	push	{r7}
 800d98e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d990:	4b0b      	ldr	r3, [pc, #44]	; (800d9c0 <vPortSetupTimerInterrupt+0x34>)
 800d992:	2200      	movs	r2, #0
 800d994:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d996:	4b0b      	ldr	r3, [pc, #44]	; (800d9c4 <vPortSetupTimerInterrupt+0x38>)
 800d998:	2200      	movs	r2, #0
 800d99a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d99c:	4b0a      	ldr	r3, [pc, #40]	; (800d9c8 <vPortSetupTimerInterrupt+0x3c>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	4a0a      	ldr	r2, [pc, #40]	; (800d9cc <vPortSetupTimerInterrupt+0x40>)
 800d9a2:	fba2 2303 	umull	r2, r3, r2, r3
 800d9a6:	099b      	lsrs	r3, r3, #6
 800d9a8:	4a09      	ldr	r2, [pc, #36]	; (800d9d0 <vPortSetupTimerInterrupt+0x44>)
 800d9aa:	3b01      	subs	r3, #1
 800d9ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d9ae:	4b04      	ldr	r3, [pc, #16]	; (800d9c0 <vPortSetupTimerInterrupt+0x34>)
 800d9b0:	2207      	movs	r2, #7
 800d9b2:	601a      	str	r2, [r3, #0]
}
 800d9b4:	bf00      	nop
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9bc:	4770      	bx	lr
 800d9be:	bf00      	nop
 800d9c0:	e000e010 	.word	0xe000e010
 800d9c4:	e000e018 	.word	0xe000e018
 800d9c8:	20000008 	.word	0x20000008
 800d9cc:	10624dd3 	.word	0x10624dd3
 800d9d0:	e000e014 	.word	0xe000e014

0800d9d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d9d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d9e4 <vPortEnableVFP+0x10>
 800d9d8:	6801      	ldr	r1, [r0, #0]
 800d9da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d9de:	6001      	str	r1, [r0, #0]
 800d9e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d9e2:	bf00      	nop
 800d9e4:	e000ed88 	.word	0xe000ed88

0800d9e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b085      	sub	sp, #20
 800d9ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d9ee:	f3ef 8305 	mrs	r3, IPSR
 800d9f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	2b0f      	cmp	r3, #15
 800d9f8:	d914      	bls.n	800da24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d9fa:	4a17      	ldr	r2, [pc, #92]	; (800da58 <vPortValidateInterruptPriority+0x70>)
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	4413      	add	r3, r2
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800da04:	4b15      	ldr	r3, [pc, #84]	; (800da5c <vPortValidateInterruptPriority+0x74>)
 800da06:	781b      	ldrb	r3, [r3, #0]
 800da08:	7afa      	ldrb	r2, [r7, #11]
 800da0a:	429a      	cmp	r2, r3
 800da0c:	d20a      	bcs.n	800da24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800da0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da12:	f383 8811 	msr	BASEPRI, r3
 800da16:	f3bf 8f6f 	isb	sy
 800da1a:	f3bf 8f4f 	dsb	sy
 800da1e:	607b      	str	r3, [r7, #4]
}
 800da20:	bf00      	nop
 800da22:	e7fe      	b.n	800da22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800da24:	4b0e      	ldr	r3, [pc, #56]	; (800da60 <vPortValidateInterruptPriority+0x78>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800da2c:	4b0d      	ldr	r3, [pc, #52]	; (800da64 <vPortValidateInterruptPriority+0x7c>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	429a      	cmp	r2, r3
 800da32:	d90a      	bls.n	800da4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800da34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da38:	f383 8811 	msr	BASEPRI, r3
 800da3c:	f3bf 8f6f 	isb	sy
 800da40:	f3bf 8f4f 	dsb	sy
 800da44:	603b      	str	r3, [r7, #0]
}
 800da46:	bf00      	nop
 800da48:	e7fe      	b.n	800da48 <vPortValidateInterruptPriority+0x60>
	}
 800da4a:	bf00      	nop
 800da4c:	3714      	adds	r7, #20
 800da4e:	46bd      	mov	sp, r7
 800da50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da54:	4770      	bx	lr
 800da56:	bf00      	nop
 800da58:	e000e3f0 	.word	0xe000e3f0
 800da5c:	20008df0 	.word	0x20008df0
 800da60:	e000ed0c 	.word	0xe000ed0c
 800da64:	20008df4 	.word	0x20008df4

0800da68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b08a      	sub	sp, #40	; 0x28
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800da70:	2300      	movs	r3, #0
 800da72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800da74:	f7fe fb82 	bl	800c17c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800da78:	4b5b      	ldr	r3, [pc, #364]	; (800dbe8 <pvPortMalloc+0x180>)
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d101      	bne.n	800da84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800da80:	f000 f920 	bl	800dcc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800da84:	4b59      	ldr	r3, [pc, #356]	; (800dbec <pvPortMalloc+0x184>)
 800da86:	681a      	ldr	r2, [r3, #0]
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	4013      	ands	r3, r2
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	f040 8093 	bne.w	800dbb8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d01d      	beq.n	800dad4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800da98:	2208      	movs	r2, #8
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	4413      	add	r3, r2
 800da9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f003 0307 	and.w	r3, r3, #7
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d014      	beq.n	800dad4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f023 0307 	bic.w	r3, r3, #7
 800dab0:	3308      	adds	r3, #8
 800dab2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f003 0307 	and.w	r3, r3, #7
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d00a      	beq.n	800dad4 <pvPortMalloc+0x6c>
	__asm volatile
 800dabe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac2:	f383 8811 	msr	BASEPRI, r3
 800dac6:	f3bf 8f6f 	isb	sy
 800daca:	f3bf 8f4f 	dsb	sy
 800dace:	617b      	str	r3, [r7, #20]
}
 800dad0:	bf00      	nop
 800dad2:	e7fe      	b.n	800dad2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d06e      	beq.n	800dbb8 <pvPortMalloc+0x150>
 800dada:	4b45      	ldr	r3, [pc, #276]	; (800dbf0 <pvPortMalloc+0x188>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	687a      	ldr	r2, [r7, #4]
 800dae0:	429a      	cmp	r2, r3
 800dae2:	d869      	bhi.n	800dbb8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dae4:	4b43      	ldr	r3, [pc, #268]	; (800dbf4 <pvPortMalloc+0x18c>)
 800dae6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dae8:	4b42      	ldr	r3, [pc, #264]	; (800dbf4 <pvPortMalloc+0x18c>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800daee:	e004      	b.n	800dafa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800daf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800daf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dafa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dafc:	685b      	ldr	r3, [r3, #4]
 800dafe:	687a      	ldr	r2, [r7, #4]
 800db00:	429a      	cmp	r2, r3
 800db02:	d903      	bls.n	800db0c <pvPortMalloc+0xa4>
 800db04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d1f1      	bne.n	800daf0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800db0c:	4b36      	ldr	r3, [pc, #216]	; (800dbe8 <pvPortMalloc+0x180>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db12:	429a      	cmp	r2, r3
 800db14:	d050      	beq.n	800dbb8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800db16:	6a3b      	ldr	r3, [r7, #32]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	2208      	movs	r2, #8
 800db1c:	4413      	add	r3, r2
 800db1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800db20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db22:	681a      	ldr	r2, [r3, #0]
 800db24:	6a3b      	ldr	r3, [r7, #32]
 800db26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800db28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db2a:	685a      	ldr	r2, [r3, #4]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	1ad2      	subs	r2, r2, r3
 800db30:	2308      	movs	r3, #8
 800db32:	005b      	lsls	r3, r3, #1
 800db34:	429a      	cmp	r2, r3
 800db36:	d91f      	bls.n	800db78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800db38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	4413      	add	r3, r2
 800db3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800db40:	69bb      	ldr	r3, [r7, #24]
 800db42:	f003 0307 	and.w	r3, r3, #7
 800db46:	2b00      	cmp	r3, #0
 800db48:	d00a      	beq.n	800db60 <pvPortMalloc+0xf8>
	__asm volatile
 800db4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db4e:	f383 8811 	msr	BASEPRI, r3
 800db52:	f3bf 8f6f 	isb	sy
 800db56:	f3bf 8f4f 	dsb	sy
 800db5a:	613b      	str	r3, [r7, #16]
}
 800db5c:	bf00      	nop
 800db5e:	e7fe      	b.n	800db5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800db60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db62:	685a      	ldr	r2, [r3, #4]
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	1ad2      	subs	r2, r2, r3
 800db68:	69bb      	ldr	r3, [r7, #24]
 800db6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800db6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db6e:	687a      	ldr	r2, [r7, #4]
 800db70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800db72:	69b8      	ldr	r0, [r7, #24]
 800db74:	f000 f908 	bl	800dd88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800db78:	4b1d      	ldr	r3, [pc, #116]	; (800dbf0 <pvPortMalloc+0x188>)
 800db7a:	681a      	ldr	r2, [r3, #0]
 800db7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	1ad3      	subs	r3, r2, r3
 800db82:	4a1b      	ldr	r2, [pc, #108]	; (800dbf0 <pvPortMalloc+0x188>)
 800db84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800db86:	4b1a      	ldr	r3, [pc, #104]	; (800dbf0 <pvPortMalloc+0x188>)
 800db88:	681a      	ldr	r2, [r3, #0]
 800db8a:	4b1b      	ldr	r3, [pc, #108]	; (800dbf8 <pvPortMalloc+0x190>)
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	429a      	cmp	r2, r3
 800db90:	d203      	bcs.n	800db9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800db92:	4b17      	ldr	r3, [pc, #92]	; (800dbf0 <pvPortMalloc+0x188>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	4a18      	ldr	r2, [pc, #96]	; (800dbf8 <pvPortMalloc+0x190>)
 800db98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800db9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db9c:	685a      	ldr	r2, [r3, #4]
 800db9e:	4b13      	ldr	r3, [pc, #76]	; (800dbec <pvPortMalloc+0x184>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	431a      	orrs	r2, r3
 800dba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dba6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbaa:	2200      	movs	r2, #0
 800dbac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dbae:	4b13      	ldr	r3, [pc, #76]	; (800dbfc <pvPortMalloc+0x194>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	4a11      	ldr	r2, [pc, #68]	; (800dbfc <pvPortMalloc+0x194>)
 800dbb6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dbb8:	f7fe faee 	bl	800c198 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dbbc:	69fb      	ldr	r3, [r7, #28]
 800dbbe:	f003 0307 	and.w	r3, r3, #7
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d00a      	beq.n	800dbdc <pvPortMalloc+0x174>
	__asm volatile
 800dbc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbca:	f383 8811 	msr	BASEPRI, r3
 800dbce:	f3bf 8f6f 	isb	sy
 800dbd2:	f3bf 8f4f 	dsb	sy
 800dbd6:	60fb      	str	r3, [r7, #12]
}
 800dbd8:	bf00      	nop
 800dbda:	e7fe      	b.n	800dbda <pvPortMalloc+0x172>
	return pvReturn;
 800dbdc:	69fb      	ldr	r3, [r7, #28]
}
 800dbde:	4618      	mov	r0, r3
 800dbe0:	3728      	adds	r7, #40	; 0x28
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	bd80      	pop	{r7, pc}
 800dbe6:	bf00      	nop
 800dbe8:	20010330 	.word	0x20010330
 800dbec:	20010344 	.word	0x20010344
 800dbf0:	20010334 	.word	0x20010334
 800dbf4:	20010328 	.word	0x20010328
 800dbf8:	20010338 	.word	0x20010338
 800dbfc:	2001033c 	.word	0x2001033c

0800dc00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b086      	sub	sp, #24
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d04d      	beq.n	800dcae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dc12:	2308      	movs	r3, #8
 800dc14:	425b      	negs	r3, r3
 800dc16:	697a      	ldr	r2, [r7, #20]
 800dc18:	4413      	add	r3, r2
 800dc1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dc20:	693b      	ldr	r3, [r7, #16]
 800dc22:	685a      	ldr	r2, [r3, #4]
 800dc24:	4b24      	ldr	r3, [pc, #144]	; (800dcb8 <vPortFree+0xb8>)
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	4013      	ands	r3, r2
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d10a      	bne.n	800dc44 <vPortFree+0x44>
	__asm volatile
 800dc2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc32:	f383 8811 	msr	BASEPRI, r3
 800dc36:	f3bf 8f6f 	isb	sy
 800dc3a:	f3bf 8f4f 	dsb	sy
 800dc3e:	60fb      	str	r3, [r7, #12]
}
 800dc40:	bf00      	nop
 800dc42:	e7fe      	b.n	800dc42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dc44:	693b      	ldr	r3, [r7, #16]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d00a      	beq.n	800dc62 <vPortFree+0x62>
	__asm volatile
 800dc4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc50:	f383 8811 	msr	BASEPRI, r3
 800dc54:	f3bf 8f6f 	isb	sy
 800dc58:	f3bf 8f4f 	dsb	sy
 800dc5c:	60bb      	str	r3, [r7, #8]
}
 800dc5e:	bf00      	nop
 800dc60:	e7fe      	b.n	800dc60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dc62:	693b      	ldr	r3, [r7, #16]
 800dc64:	685a      	ldr	r2, [r3, #4]
 800dc66:	4b14      	ldr	r3, [pc, #80]	; (800dcb8 <vPortFree+0xb8>)
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	4013      	ands	r3, r2
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d01e      	beq.n	800dcae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dc70:	693b      	ldr	r3, [r7, #16]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d11a      	bne.n	800dcae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	685a      	ldr	r2, [r3, #4]
 800dc7c:	4b0e      	ldr	r3, [pc, #56]	; (800dcb8 <vPortFree+0xb8>)
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	43db      	mvns	r3, r3
 800dc82:	401a      	ands	r2, r3
 800dc84:	693b      	ldr	r3, [r7, #16]
 800dc86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dc88:	f7fe fa78 	bl	800c17c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dc8c:	693b      	ldr	r3, [r7, #16]
 800dc8e:	685a      	ldr	r2, [r3, #4]
 800dc90:	4b0a      	ldr	r3, [pc, #40]	; (800dcbc <vPortFree+0xbc>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	4413      	add	r3, r2
 800dc96:	4a09      	ldr	r2, [pc, #36]	; (800dcbc <vPortFree+0xbc>)
 800dc98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dc9a:	6938      	ldr	r0, [r7, #16]
 800dc9c:	f000 f874 	bl	800dd88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dca0:	4b07      	ldr	r3, [pc, #28]	; (800dcc0 <vPortFree+0xc0>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	3301      	adds	r3, #1
 800dca6:	4a06      	ldr	r2, [pc, #24]	; (800dcc0 <vPortFree+0xc0>)
 800dca8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dcaa:	f7fe fa75 	bl	800c198 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dcae:	bf00      	nop
 800dcb0:	3718      	adds	r7, #24
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}
 800dcb6:	bf00      	nop
 800dcb8:	20010344 	.word	0x20010344
 800dcbc:	20010334 	.word	0x20010334
 800dcc0:	20010340 	.word	0x20010340

0800dcc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b085      	sub	sp, #20
 800dcc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dcca:	f247 5330 	movw	r3, #30000	; 0x7530
 800dcce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dcd0:	4b27      	ldr	r3, [pc, #156]	; (800dd70 <prvHeapInit+0xac>)
 800dcd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	f003 0307 	and.w	r3, r3, #7
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d00c      	beq.n	800dcf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	3307      	adds	r3, #7
 800dce2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f023 0307 	bic.w	r3, r3, #7
 800dcea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dcec:	68ba      	ldr	r2, [r7, #8]
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	1ad3      	subs	r3, r2, r3
 800dcf2:	4a1f      	ldr	r2, [pc, #124]	; (800dd70 <prvHeapInit+0xac>)
 800dcf4:	4413      	add	r3, r2
 800dcf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dcfc:	4a1d      	ldr	r2, [pc, #116]	; (800dd74 <prvHeapInit+0xb0>)
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dd02:	4b1c      	ldr	r3, [pc, #112]	; (800dd74 <prvHeapInit+0xb0>)
 800dd04:	2200      	movs	r2, #0
 800dd06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	68ba      	ldr	r2, [r7, #8]
 800dd0c:	4413      	add	r3, r2
 800dd0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dd10:	2208      	movs	r2, #8
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	1a9b      	subs	r3, r3, r2
 800dd16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	f023 0307 	bic.w	r3, r3, #7
 800dd1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	4a15      	ldr	r2, [pc, #84]	; (800dd78 <prvHeapInit+0xb4>)
 800dd24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dd26:	4b14      	ldr	r3, [pc, #80]	; (800dd78 <prvHeapInit+0xb4>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dd2e:	4b12      	ldr	r3, [pc, #72]	; (800dd78 <prvHeapInit+0xb4>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	2200      	movs	r2, #0
 800dd34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dd3a:	683b      	ldr	r3, [r7, #0]
 800dd3c:	68fa      	ldr	r2, [r7, #12]
 800dd3e:	1ad2      	subs	r2, r2, r3
 800dd40:	683b      	ldr	r3, [r7, #0]
 800dd42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dd44:	4b0c      	ldr	r3, [pc, #48]	; (800dd78 <prvHeapInit+0xb4>)
 800dd46:	681a      	ldr	r2, [r3, #0]
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	685b      	ldr	r3, [r3, #4]
 800dd50:	4a0a      	ldr	r2, [pc, #40]	; (800dd7c <prvHeapInit+0xb8>)
 800dd52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	685b      	ldr	r3, [r3, #4]
 800dd58:	4a09      	ldr	r2, [pc, #36]	; (800dd80 <prvHeapInit+0xbc>)
 800dd5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dd5c:	4b09      	ldr	r3, [pc, #36]	; (800dd84 <prvHeapInit+0xc0>)
 800dd5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dd62:	601a      	str	r2, [r3, #0]
}
 800dd64:	bf00      	nop
 800dd66:	3714      	adds	r7, #20
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6e:	4770      	bx	lr
 800dd70:	20008df8 	.word	0x20008df8
 800dd74:	20010328 	.word	0x20010328
 800dd78:	20010330 	.word	0x20010330
 800dd7c:	20010338 	.word	0x20010338
 800dd80:	20010334 	.word	0x20010334
 800dd84:	20010344 	.word	0x20010344

0800dd88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dd88:	b480      	push	{r7}
 800dd8a:	b085      	sub	sp, #20
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dd90:	4b28      	ldr	r3, [pc, #160]	; (800de34 <prvInsertBlockIntoFreeList+0xac>)
 800dd92:	60fb      	str	r3, [r7, #12]
 800dd94:	e002      	b.n	800dd9c <prvInsertBlockIntoFreeList+0x14>
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	60fb      	str	r3, [r7, #12]
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	687a      	ldr	r2, [r7, #4]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d8f7      	bhi.n	800dd96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	68ba      	ldr	r2, [r7, #8]
 800ddb0:	4413      	add	r3, r2
 800ddb2:	687a      	ldr	r2, [r7, #4]
 800ddb4:	429a      	cmp	r2, r3
 800ddb6:	d108      	bne.n	800ddca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	685a      	ldr	r2, [r3, #4]
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	685b      	ldr	r3, [r3, #4]
 800ddc0:	441a      	add	r2, r3
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	685b      	ldr	r3, [r3, #4]
 800ddd2:	68ba      	ldr	r2, [r7, #8]
 800ddd4:	441a      	add	r2, r3
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	429a      	cmp	r2, r3
 800dddc:	d118      	bne.n	800de10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	681a      	ldr	r2, [r3, #0]
 800dde2:	4b15      	ldr	r3, [pc, #84]	; (800de38 <prvInsertBlockIntoFreeList+0xb0>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	429a      	cmp	r2, r3
 800dde8:	d00d      	beq.n	800de06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	685a      	ldr	r2, [r3, #4]
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	685b      	ldr	r3, [r3, #4]
 800ddf4:	441a      	add	r2, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	681a      	ldr	r2, [r3, #0]
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	601a      	str	r2, [r3, #0]
 800de04:	e008      	b.n	800de18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800de06:	4b0c      	ldr	r3, [pc, #48]	; (800de38 <prvInsertBlockIntoFreeList+0xb0>)
 800de08:	681a      	ldr	r2, [r3, #0]
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	601a      	str	r2, [r3, #0]
 800de0e:	e003      	b.n	800de18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	681a      	ldr	r2, [r3, #0]
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800de18:	68fa      	ldr	r2, [r7, #12]
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d002      	beq.n	800de26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	687a      	ldr	r2, [r7, #4]
 800de24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800de26:	bf00      	nop
 800de28:	3714      	adds	r7, #20
 800de2a:	46bd      	mov	sp, r7
 800de2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de30:	4770      	bx	lr
 800de32:	bf00      	nop
 800de34:	20010328 	.word	0x20010328
 800de38:	20010330 	.word	0x20010330

0800de3c <rcl_get_zero_initialized_init_options>:
 800de3c:	2000      	movs	r0, #0
 800de3e:	4770      	bx	lr

0800de40 <rcl_init_options_init>:
 800de40:	b084      	sub	sp, #16
 800de42:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de44:	b091      	sub	sp, #68	; 0x44
 800de46:	af17      	add	r7, sp, #92	; 0x5c
 800de48:	e887 000e 	stmia.w	r7, {r1, r2, r3}
 800de4c:	2800      	cmp	r0, #0
 800de4e:	d044      	beq.n	800deda <rcl_init_options_init+0x9a>
 800de50:	6803      	ldr	r3, [r0, #0]
 800de52:	4606      	mov	r6, r0
 800de54:	b133      	cbz	r3, 800de64 <rcl_init_options_init+0x24>
 800de56:	2464      	movs	r4, #100	; 0x64
 800de58:	4620      	mov	r0, r4
 800de5a:	b011      	add	sp, #68	; 0x44
 800de5c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800de60:	b004      	add	sp, #16
 800de62:	4770      	bx	lr
 800de64:	4638      	mov	r0, r7
 800de66:	f001 f8f7 	bl	800f058 <rcutils_allocator_is_valid>
 800de6a:	2800      	cmp	r0, #0
 800de6c:	d035      	beq.n	800deda <rcl_init_options_init+0x9a>
 800de6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800de70:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800de72:	2050      	movs	r0, #80	; 0x50
 800de74:	4798      	blx	r3
 800de76:	4604      	mov	r4, r0
 800de78:	6030      	str	r0, [r6, #0]
 800de7a:	2800      	cmp	r0, #0
 800de7c:	d02f      	beq.n	800dede <rcl_init_options_init+0x9e>
 800de7e:	46bc      	mov	ip, r7
 800de80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800de84:	4625      	mov	r5, r4
 800de86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800de88:	f8dc 3000 	ldr.w	r3, [ip]
 800de8c:	602b      	str	r3, [r5, #0]
 800de8e:	a802      	add	r0, sp, #8
 800de90:	ad02      	add	r5, sp, #8
 800de92:	f001 fb71 	bl	800f578 <rmw_get_zero_initialized_init_options>
 800de96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de98:	3418      	adds	r4, #24
 800de9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dea0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dea2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dea4:	e895 0003 	ldmia.w	r5, {r0, r1}
 800dea8:	6833      	ldr	r3, [r6, #0]
 800deaa:	e884 0003 	stmia.w	r4, {r0, r1}
 800deae:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 800deb2:	e88d 0003 	stmia.w	sp, {r0, r1}
 800deb6:	f103 0018 	add.w	r0, r3, #24
 800deba:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800debe:	f001 fc23 	bl	800f708 <rmw_init_options_init>
 800dec2:	4604      	mov	r4, r0
 800dec4:	2800      	cmp	r0, #0
 800dec6:	d0c7      	beq.n	800de58 <rcl_init_options_init+0x18>
 800dec8:	6830      	ldr	r0, [r6, #0]
 800deca:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800decc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800dece:	4798      	blx	r3
 800ded0:	4620      	mov	r0, r4
 800ded2:	f007 f9b9 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 800ded6:	4604      	mov	r4, r0
 800ded8:	e7be      	b.n	800de58 <rcl_init_options_init+0x18>
 800deda:	240b      	movs	r4, #11
 800dedc:	e7bc      	b.n	800de58 <rcl_init_options_init+0x18>
 800dede:	240a      	movs	r4, #10
 800dee0:	e7ba      	b.n	800de58 <rcl_init_options_init+0x18>
 800dee2:	bf00      	nop

0800dee4 <rcl_init_options_fini>:
 800dee4:	b570      	push	{r4, r5, r6, lr}
 800dee6:	b086      	sub	sp, #24
 800dee8:	b1c0      	cbz	r0, 800df1c <rcl_init_options_fini+0x38>
 800deea:	6804      	ldr	r4, [r0, #0]
 800deec:	4606      	mov	r6, r0
 800deee:	b1ac      	cbz	r4, 800df1c <rcl_init_options_fini+0x38>
 800def0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800def2:	ad01      	add	r5, sp, #4
 800def4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800def6:	6823      	ldr	r3, [r4, #0]
 800def8:	602b      	str	r3, [r5, #0]
 800defa:	a801      	add	r0, sp, #4
 800defc:	f001 f8ac 	bl	800f058 <rcutils_allocator_is_valid>
 800df00:	b160      	cbz	r0, 800df1c <rcl_init_options_fini+0x38>
 800df02:	6830      	ldr	r0, [r6, #0]
 800df04:	3018      	adds	r0, #24
 800df06:	f001 fc9b 	bl	800f840 <rmw_init_options_fini>
 800df0a:	4604      	mov	r4, r0
 800df0c:	b950      	cbnz	r0, 800df24 <rcl_init_options_fini+0x40>
 800df0e:	6830      	ldr	r0, [r6, #0]
 800df10:	9b02      	ldr	r3, [sp, #8]
 800df12:	9905      	ldr	r1, [sp, #20]
 800df14:	4798      	blx	r3
 800df16:	4620      	mov	r0, r4
 800df18:	b006      	add	sp, #24
 800df1a:	bd70      	pop	{r4, r5, r6, pc}
 800df1c:	240b      	movs	r4, #11
 800df1e:	4620      	mov	r0, r4
 800df20:	b006      	add	sp, #24
 800df22:	bd70      	pop	{r4, r5, r6, pc}
 800df24:	f007 f990 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 800df28:	4604      	mov	r4, r0
 800df2a:	e7f8      	b.n	800df1e <rcl_init_options_fini+0x3a>

0800df2c <rcl_init_options_copy>:
 800df2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df30:	f5ad 6d88 	sub.w	sp, sp, #1088	; 0x440
 800df34:	2800      	cmp	r0, #0
 800df36:	d067      	beq.n	800e008 <rcl_init_options_copy+0xdc>
 800df38:	6806      	ldr	r6, [r0, #0]
 800df3a:	4605      	mov	r5, r0
 800df3c:	2e00      	cmp	r6, #0
 800df3e:	d063      	beq.n	800e008 <rcl_init_options_copy+0xdc>
 800df40:	460c      	mov	r4, r1
 800df42:	2900      	cmp	r1, #0
 800df44:	d060      	beq.n	800e008 <rcl_init_options_copy+0xdc>
 800df46:	680b      	ldr	r3, [r1, #0]
 800df48:	b12b      	cbz	r3, 800df56 <rcl_init_options_copy+0x2a>
 800df4a:	2664      	movs	r6, #100	; 0x64
 800df4c:	4630      	mov	r0, r6
 800df4e:	f50d 6d88 	add.w	sp, sp, #1088	; 0x440
 800df52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df56:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800df58:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 800df5c:	4647      	mov	r7, r8
 800df5e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800df60:	4640      	mov	r0, r8
 800df62:	6833      	ldr	r3, [r6, #0]
 800df64:	603b      	str	r3, [r7, #0]
 800df66:	f001 f877 	bl	800f058 <rcutils_allocator_is_valid>
 800df6a:	2800      	cmp	r0, #0
 800df6c:	d04c      	beq.n	800e008 <rcl_init_options_copy+0xdc>
 800df6e:	f8d8 3000 	ldr.w	r3, [r8]
 800df72:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800df76:	2050      	movs	r0, #80	; 0x50
 800df78:	4798      	blx	r3
 800df7a:	4606      	mov	r6, r0
 800df7c:	6020      	str	r0, [r4, #0]
 800df7e:	2800      	cmp	r0, #0
 800df80:	d07c      	beq.n	800e07c <rcl_init_options_copy+0x150>
 800df82:	46c4      	mov	ip, r8
 800df84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800df88:	4637      	mov	r7, r6
 800df8a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800df8c:	f8dc 3000 	ldr.w	r3, [ip]
 800df90:	603b      	str	r3, [r7, #0]
 800df92:	a802      	add	r0, sp, #8
 800df94:	af02      	add	r7, sp, #8
 800df96:	f001 faef 	bl	800f578 <rmw_get_zero_initialized_init_options>
 800df9a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800df9c:	3618      	adds	r6, #24
 800df9e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800dfa0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800dfa2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800dfa4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800dfa6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800dfa8:	e897 0003 	ldmia.w	r7, {r0, r1}
 800dfac:	e886 0003 	stmia.w	r6, {r0, r1}
 800dfb0:	ab13      	add	r3, sp, #76	; 0x4c
 800dfb2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800dfb6:	6823      	ldr	r3, [r4, #0]
 800dfb8:	e88d 0003 	stmia.w	sp, {r0, r1}
 800dfbc:	f103 0018 	add.w	r0, r3, #24
 800dfc0:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 800dfc4:	f001 fba0 	bl	800f708 <rmw_init_options_init>
 800dfc8:	4606      	mov	r6, r0
 800dfca:	bb18      	cbnz	r0, 800e014 <rcl_init_options_copy+0xe8>
 800dfcc:	682f      	ldr	r7, [r5, #0]
 800dfce:	f8d4 c000 	ldr.w	ip, [r4]
 800dfd2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800dfd4:	4666      	mov	r6, ip
 800dfd6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	6033      	str	r3, [r6, #0]
 800dfdc:	f10c 0018 	add.w	r0, ip, #24
 800dfe0:	f001 fc2e 	bl	800f840 <rmw_init_options_fini>
 800dfe4:	4607      	mov	r7, r0
 800dfe6:	b310      	cbz	r0, 800e02e <rcl_init_options_copy+0x102>
 800dfe8:	4640      	mov	r0, r8
 800dfea:	f001 f8ff 	bl	800f1ec <rcutils_get_error_string>
 800dfee:	f001 f925 	bl	800f23c <rcutils_reset_error>
 800dff2:	4620      	mov	r0, r4
 800dff4:	f7ff ff76 	bl	800dee4 <rcl_init_options_fini>
 800dff8:	4606      	mov	r6, r0
 800dffa:	2800      	cmp	r0, #0
 800dffc:	d1a6      	bne.n	800df4c <rcl_init_options_copy+0x20>
 800dffe:	4638      	mov	r0, r7
 800e000:	f007 f922 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 800e004:	4606      	mov	r6, r0
 800e006:	e7a1      	b.n	800df4c <rcl_init_options_copy+0x20>
 800e008:	260b      	movs	r6, #11
 800e00a:	4630      	mov	r0, r6
 800e00c:	f50d 6d88 	add.w	sp, sp, #1088	; 0x440
 800e010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e014:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e018:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e01c:	6820      	ldr	r0, [r4, #0]
 800e01e:	4798      	blx	r3
 800e020:	4630      	mov	r0, r6
 800e022:	f007 f911 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 800e026:	4606      	mov	r6, r0
 800e028:	2800      	cmp	r0, #0
 800e02a:	d0cf      	beq.n	800dfcc <rcl_init_options_copy+0xa0>
 800e02c:	e78e      	b.n	800df4c <rcl_init_options_copy+0x20>
 800e02e:	a802      	add	r0, sp, #8
 800e030:	ae02      	add	r6, sp, #8
 800e032:	6827      	ldr	r7, [r4, #0]
 800e034:	f001 faa0 	bl	800f578 <rmw_get_zero_initialized_init_options>
 800e038:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e03a:	3718      	adds	r7, #24
 800e03c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e03e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e040:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e042:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e044:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e046:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e04a:	682a      	ldr	r2, [r5, #0]
 800e04c:	6823      	ldr	r3, [r4, #0]
 800e04e:	e887 0003 	stmia.w	r7, {r0, r1}
 800e052:	f102 0018 	add.w	r0, r2, #24
 800e056:	f103 0118 	add.w	r1, r3, #24
 800e05a:	f001 fbad 	bl	800f7b8 <rmw_init_options_copy>
 800e05e:	4606      	mov	r6, r0
 800e060:	2800      	cmp	r0, #0
 800e062:	f43f af73 	beq.w	800df4c <rcl_init_options_copy+0x20>
 800e066:	4640      	mov	r0, r8
 800e068:	f001 f8c0 	bl	800f1ec <rcutils_get_error_string>
 800e06c:	f001 f8e6 	bl	800f23c <rcutils_reset_error>
 800e070:	4620      	mov	r0, r4
 800e072:	f7ff ff37 	bl	800dee4 <rcl_init_options_fini>
 800e076:	b118      	cbz	r0, 800e080 <rcl_init_options_copy+0x154>
 800e078:	4606      	mov	r6, r0
 800e07a:	e767      	b.n	800df4c <rcl_init_options_copy+0x20>
 800e07c:	260a      	movs	r6, #10
 800e07e:	e765      	b.n	800df4c <rcl_init_options_copy+0x20>
 800e080:	4630      	mov	r0, r6
 800e082:	f007 f8e1 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 800e086:	4606      	mov	r6, r0
 800e088:	e760      	b.n	800df4c <rcl_init_options_copy+0x20>
 800e08a:	bf00      	nop

0800e08c <rcl_node_get_default_options>:
 800e08c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e08e:	b087      	sub	sp, #28
 800e090:	4607      	mov	r7, r0
 800e092:	466d      	mov	r5, sp
 800e094:	4668      	mov	r0, sp
 800e096:	f000 ffd1 	bl	800f03c <rcutils_get_default_allocator>
 800e09a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e09c:	4c08      	ldr	r4, [pc, #32]	; (800e0c0 <rcl_node_get_default_options+0x34>)
 800e09e:	f8d5 c000 	ldr.w	ip, [r5]
 800e0a2:	1d26      	adds	r6, r4, #4
 800e0a4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e0a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e0a8:	463d      	mov	r5, r7
 800e0aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e0ac:	f8c6 c000 	str.w	ip, [r6]
 800e0b0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e0b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800e0b8:	4638      	mov	r0, r7
 800e0ba:	b007      	add	sp, #28
 800e0bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0be:	bf00      	nop
 800e0c0:	20000018 	.word	0x20000018

0800e0c4 <rcl_node_options_copy>:
 800e0c4:	b1c8      	cbz	r0, 800e0fa <rcl_node_options_copy+0x36>
 800e0c6:	b4f0      	push	{r4, r5, r6, r7}
 800e0c8:	460f      	mov	r7, r1
 800e0ca:	b199      	cbz	r1, 800e0f4 <rcl_node_options_copy+0x30>
 800e0cc:	4288      	cmp	r0, r1
 800e0ce:	4606      	mov	r6, r0
 800e0d0:	d010      	beq.n	800e0f4 <rcl_node_options_copy+0x30>
 800e0d2:	4605      	mov	r5, r0
 800e0d4:	460c      	mov	r4, r1
 800e0d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e0da:	f844 3b04 	str.w	r3, [r4], #4
 800e0de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e0e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e0e2:	7e32      	ldrb	r2, [r6, #24]
 800e0e4:	6829      	ldr	r1, [r5, #0]
 800e0e6:	7e73      	ldrb	r3, [r6, #25]
 800e0e8:	6021      	str	r1, [r4, #0]
 800e0ea:	2000      	movs	r0, #0
 800e0ec:	763a      	strb	r2, [r7, #24]
 800e0ee:	767b      	strb	r3, [r7, #25]
 800e0f0:	bcf0      	pop	{r4, r5, r6, r7}
 800e0f2:	4770      	bx	lr
 800e0f4:	200b      	movs	r0, #11
 800e0f6:	bcf0      	pop	{r4, r5, r6, r7}
 800e0f8:	4770      	bx	lr
 800e0fa:	200b      	movs	r0, #11
 800e0fc:	4770      	bx	lr
 800e0fe:	bf00      	nop

0800e100 <rcl_get_zero_initialized_publisher>:
 800e100:	4b01      	ldr	r3, [pc, #4]	; (800e108 <rcl_get_zero_initialized_publisher+0x8>)
 800e102:	6818      	ldr	r0, [r3, #0]
 800e104:	4770      	bx	lr
 800e106:	bf00      	nop
 800e108:	0801ea90 	.word	0x0801ea90

0800e10c <rcl_publisher_init>:
 800e10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e110:	b091      	sub	sp, #68	; 0x44
 800e112:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800e114:	b3d7      	cbz	r7, 800e18c <rcl_publisher_init+0x80>
 800e116:	f107 0950 	add.w	r9, r7, #80	; 0x50
 800e11a:	4604      	mov	r4, r0
 800e11c:	4648      	mov	r0, r9
 800e11e:	4688      	mov	r8, r1
 800e120:	4616      	mov	r6, r2
 800e122:	461d      	mov	r5, r3
 800e124:	f000 ff98 	bl	800f058 <rcutils_allocator_is_valid>
 800e128:	b380      	cbz	r0, 800e18c <rcl_publisher_init+0x80>
 800e12a:	b37c      	cbz	r4, 800e18c <rcl_publisher_init+0x80>
 800e12c:	f8d4 a000 	ldr.w	sl, [r4]
 800e130:	f1ba 0f00 	cmp.w	sl, #0
 800e134:	d004      	beq.n	800e140 <rcl_publisher_init+0x34>
 800e136:	2564      	movs	r5, #100	; 0x64
 800e138:	4628      	mov	r0, r5
 800e13a:	b011      	add	sp, #68	; 0x44
 800e13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e140:	4640      	mov	r0, r8
 800e142:	f007 fd41 	bl	8015bc8 <rcl_node_is_valid>
 800e146:	b330      	cbz	r0, 800e196 <rcl_publisher_init+0x8a>
 800e148:	b306      	cbz	r6, 800e18c <rcl_publisher_init+0x80>
 800e14a:	b1fd      	cbz	r5, 800e18c <rcl_publisher_init+0x80>
 800e14c:	46ce      	mov	lr, r9
 800e14e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e152:	f10d 0c2c 	add.w	ip, sp, #44	; 0x2c
 800e156:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e15a:	f8de 3000 	ldr.w	r3, [lr]
 800e15e:	f8cc 3000 	str.w	r3, [ip]
 800e162:	f001 f889 	bl	800f278 <rcutils_get_zero_initialized_string_map>
 800e166:	ab10      	add	r3, sp, #64	; 0x40
 800e168:	4684      	mov	ip, r0
 800e16a:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800e16e:	f8cd c020 	str.w	ip, [sp, #32]
 800e172:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e176:	e9dd 230b 	ldrd	r2, r3, [sp, #44]	; 0x2c
 800e17a:	4651      	mov	r1, sl
 800e17c:	a808      	add	r0, sp, #32
 800e17e:	f001 f8f5 	bl	800f36c <rcutils_string_map_init>
 800e182:	b150      	cbz	r0, 800e19a <rcl_publisher_init+0x8e>
 800e184:	280a      	cmp	r0, #10
 800e186:	d013      	beq.n	800e1b0 <rcl_publisher_init+0xa4>
 800e188:	2501      	movs	r5, #1
 800e18a:	e7d5      	b.n	800e138 <rcl_publisher_init+0x2c>
 800e18c:	250b      	movs	r5, #11
 800e18e:	4628      	mov	r0, r5
 800e190:	b011      	add	sp, #68	; 0x44
 800e192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e196:	25c8      	movs	r5, #200	; 0xc8
 800e198:	e7ce      	b.n	800e138 <rcl_publisher_init+0x2c>
 800e19a:	a808      	add	r0, sp, #32
 800e19c:	f007 fa5c 	bl	8015658 <rcl_get_default_topic_name_substitutions>
 800e1a0:	4682      	mov	sl, r0
 800e1a2:	b138      	cbz	r0, 800e1b4 <rcl_publisher_init+0xa8>
 800e1a4:	a808      	add	r0, sp, #32
 800e1a6:	f001 f921 	bl	800f3ec <rcutils_string_map_fini>
 800e1aa:	f1ba 0f0a 	cmp.w	sl, #10
 800e1ae:	d1eb      	bne.n	800e188 <rcl_publisher_init+0x7c>
 800e1b0:	250a      	movs	r5, #10
 800e1b2:	e7c1      	b.n	800e138 <rcl_publisher_init+0x2c>
 800e1b4:	4640      	mov	r0, r8
 800e1b6:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e1ba:	f007 fd0f 	bl	8015bdc <rcl_node_get_name>
 800e1be:	4682      	mov	sl, r0
 800e1c0:	4640      	mov	r0, r8
 800e1c2:	f007 fd13 	bl	8015bec <rcl_node_get_namespace>
 800e1c6:	4686      	mov	lr, r0
 800e1c8:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800e1cc:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
 800e1d0:	46ec      	mov	ip, sp
 800e1d2:	f8cd b014 	str.w	fp, [sp, #20]
 800e1d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e1da:	f8d9 3000 	ldr.w	r3, [r9]
 800e1de:	f8cc 3000 	str.w	r3, [ip]
 800e1e2:	4628      	mov	r0, r5
 800e1e4:	4651      	mov	r1, sl
 800e1e6:	4672      	mov	r2, lr
 800e1e8:	ab08      	add	r3, sp, #32
 800e1ea:	f007 f8cf 	bl	801538c <rcl_expand_topic_name>
 800e1ee:	4605      	mov	r5, r0
 800e1f0:	a808      	add	r0, sp, #32
 800e1f2:	f001 f8fb 	bl	800f3ec <rcutils_string_map_fini>
 800e1f6:	b920      	cbnz	r0, 800e202 <rcl_publisher_init+0xf6>
 800e1f8:	b15d      	cbz	r5, 800e212 <rcl_publisher_init+0x106>
 800e1fa:	2d67      	cmp	r5, #103	; 0x67
 800e1fc:	d002      	beq.n	800e204 <rcl_publisher_init+0xf8>
 800e1fe:	2d69      	cmp	r5, #105	; 0x69
 800e200:	d05f      	beq.n	800e2c2 <rcl_publisher_init+0x1b6>
 800e202:	2501      	movs	r5, #1
 800e204:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e206:	2800      	cmp	r0, #0
 800e208:	d096      	beq.n	800e138 <rcl_publisher_init+0x2c>
 800e20a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e20c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e20e:	4798      	blx	r3
 800e210:	e792      	b.n	800e138 <rcl_publisher_init+0x2c>
 800e212:	4640      	mov	r0, r8
 800e214:	f007 fcf2 	bl	8015bfc <rcl_node_get_options>
 800e218:	2800      	cmp	r0, #0
 800e21a:	d0f2      	beq.n	800e202 <rcl_publisher_init+0xf6>
 800e21c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e21e:	f7f1 ffe1 	bl	80001e4 <strlen>
 800e222:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e224:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e226:	3001      	adds	r0, #1
 800e228:	4798      	blx	r3
 800e22a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e22c:	9107      	str	r1, [sp, #28]
 800e22e:	4681      	mov	r9, r0
 800e230:	4608      	mov	r0, r1
 800e232:	f7f1 ffd7 	bl	80001e4 <strlen>
 800e236:	9907      	ldr	r1, [sp, #28]
 800e238:	1c42      	adds	r2, r0, #1
 800e23a:	4648      	mov	r0, r9
 800e23c:	f00b f9fa 	bl	8019634 <memcpy>
 800e240:	462a      	mov	r2, r5
 800e242:	4648      	mov	r0, r9
 800e244:	a90a      	add	r1, sp, #40	; 0x28
 800e246:	f001 f9c3 	bl	800f5d0 <rmw_validate_full_topic_name>
 800e24a:	2800      	cmp	r0, #0
 800e24c:	d137      	bne.n	800e2be <rcl_publisher_init+0x1b2>
 800e24e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e250:	2b00      	cmp	r3, #0
 800e252:	d138      	bne.n	800e2c6 <rcl_publisher_init+0x1ba>
 800e254:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e256:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e258:	20c0      	movs	r0, #192	; 0xc0
 800e25a:	4798      	blx	r3
 800e25c:	6020      	str	r0, [r4, #0]
 800e25e:	b3a0      	cbz	r0, 800e2ca <rcl_publisher_init+0x1be>
 800e260:	4640      	mov	r0, r8
 800e262:	f007 fcd3 	bl	8015c0c <rcl_node_get_rmw_handle>
 800e266:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e26a:	9300      	str	r3, [sp, #0]
 800e26c:	4631      	mov	r1, r6
 800e26e:	463b      	mov	r3, r7
 800e270:	464a      	mov	r2, r9
 800e272:	6825      	ldr	r5, [r4, #0]
 800e274:	f001 fdea 	bl	800fe4c <rmw_create_publisher>
 800e278:	6821      	ldr	r1, [r4, #0]
 800e27a:	f8c5 00bc 	str.w	r0, [r5, #188]	; 0xbc
 800e27e:	f8d1 00bc 	ldr.w	r0, [r1, #188]	; 0xbc
 800e282:	b388      	cbz	r0, 800e2e8 <rcl_publisher_init+0x1dc>
 800e284:	3168      	adds	r1, #104	; 0x68
 800e286:	f001 fec7 	bl	8010018 <rmw_publisher_get_actual_qos>
 800e28a:	6823      	ldr	r3, [r4, #0]
 800e28c:	4605      	mov	r5, r0
 800e28e:	b9f0      	cbnz	r0, 800e2ce <rcl_publisher_init+0x1c2>
 800e290:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 800e294:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 800e298:	4618      	mov	r0, r3
 800e29a:	2268      	movs	r2, #104	; 0x68
 800e29c:	4639      	mov	r1, r7
 800e29e:	f00b f9c9 	bl	8019634 <memcpy>
 800e2a2:	f8d8 2000 	ldr.w	r2, [r8]
 800e2a6:	f8c0 20b8 	str.w	r2, [r0, #184]	; 0xb8
 800e2aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2ac:	b110      	cbz	r0, 800e2b4 <rcl_publisher_init+0x1a8>
 800e2ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e2b0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e2b2:	4798      	blx	r3
 800e2b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e2b6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e2b8:	4648      	mov	r0, r9
 800e2ba:	4798      	blx	r3
 800e2bc:	e73c      	b.n	800e138 <rcl_publisher_init+0x2c>
 800e2be:	2501      	movs	r5, #1
 800e2c0:	e7f3      	b.n	800e2aa <rcl_publisher_init+0x19e>
 800e2c2:	2567      	movs	r5, #103	; 0x67
 800e2c4:	e79e      	b.n	800e204 <rcl_publisher_init+0xf8>
 800e2c6:	2567      	movs	r5, #103	; 0x67
 800e2c8:	e7ef      	b.n	800e2aa <rcl_publisher_init+0x19e>
 800e2ca:	250a      	movs	r5, #10
 800e2cc:	e7ed      	b.n	800e2aa <rcl_publisher_init+0x19e>
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d0f5      	beq.n	800e2be <rcl_publisher_init+0x1b2>
 800e2d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e2d6:	b13b      	cbz	r3, 800e2e8 <rcl_publisher_init+0x1dc>
 800e2d8:	4640      	mov	r0, r8
 800e2da:	f007 fc97 	bl	8015c0c <rcl_node_get_rmw_handle>
 800e2de:	6823      	ldr	r3, [r4, #0]
 800e2e0:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 800e2e4:	f001 fe9a 	bl	801001c <rmw_destroy_publisher>
 800e2e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e2ea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e2ec:	6820      	ldr	r0, [r4, #0]
 800e2ee:	4798      	blx	r3
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	6023      	str	r3, [r4, #0]
 800e2f4:	2501      	movs	r5, #1
 800e2f6:	e7d8      	b.n	800e2aa <rcl_publisher_init+0x19e>

0800e2f8 <rcl_publisher_get_default_options>:
 800e2f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2fa:	4f0e      	ldr	r7, [pc, #56]	; (800e334 <rcl_publisher_get_default_options+0x3c>)
 800e2fc:	490e      	ldr	r1, [pc, #56]	; (800e338 <rcl_publisher_get_default_options+0x40>)
 800e2fe:	b087      	sub	sp, #28
 800e300:	4606      	mov	r6, r0
 800e302:	2250      	movs	r2, #80	; 0x50
 800e304:	4638      	mov	r0, r7
 800e306:	f00b f995 	bl	8019634 <memcpy>
 800e30a:	466c      	mov	r4, sp
 800e30c:	4668      	mov	r0, sp
 800e30e:	f000 fe95 	bl	800f03c <rcutils_get_default_allocator>
 800e312:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e314:	f107 0550 	add.w	r5, r7, #80	; 0x50
 800e318:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e31a:	6823      	ldr	r3, [r4, #0]
 800e31c:	602b      	str	r3, [r5, #0]
 800e31e:	f001 f93b 	bl	800f598 <rmw_get_default_publisher_options>
 800e322:	4639      	mov	r1, r7
 800e324:	6678      	str	r0, [r7, #100]	; 0x64
 800e326:	2268      	movs	r2, #104	; 0x68
 800e328:	4630      	mov	r0, r6
 800e32a:	f00b f983 	bl	8019634 <memcpy>
 800e32e:	4630      	mov	r0, r6
 800e330:	b007      	add	sp, #28
 800e332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e334:	20010348 	.word	0x20010348
 800e338:	0801ea98 	.word	0x0801ea98

0800e33c <rcl_publish>:
 800e33c:	b1f8      	cbz	r0, 800e37e <rcl_publish+0x42>
 800e33e:	6803      	ldr	r3, [r0, #0]
 800e340:	b570      	push	{r4, r5, r6, lr}
 800e342:	4604      	mov	r4, r0
 800e344:	b1b3      	cbz	r3, 800e374 <rcl_publish+0x38>
 800e346:	4616      	mov	r6, r2
 800e348:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 800e34c:	b192      	cbz	r2, 800e374 <rcl_publish+0x38>
 800e34e:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 800e352:	460d      	mov	r5, r1
 800e354:	f006 ff9c 	bl	8015290 <rcl_context_is_valid>
 800e358:	b160      	cbz	r0, 800e374 <rcl_publish+0x38>
 800e35a:	6823      	ldr	r3, [r4, #0]
 800e35c:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 800e360:	b140      	cbz	r0, 800e374 <rcl_publish+0x38>
 800e362:	b155      	cbz	r5, 800e37a <rcl_publish+0x3e>
 800e364:	4632      	mov	r2, r6
 800e366:	4629      	mov	r1, r5
 800e368:	f001 fd10 	bl	800fd8c <rmw_publish>
 800e36c:	3800      	subs	r0, #0
 800e36e:	bf18      	it	ne
 800e370:	2001      	movne	r0, #1
 800e372:	bd70      	pop	{r4, r5, r6, pc}
 800e374:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800e378:	bd70      	pop	{r4, r5, r6, pc}
 800e37a:	200b      	movs	r0, #11
 800e37c:	bd70      	pop	{r4, r5, r6, pc}
 800e37e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800e382:	4770      	bx	lr

0800e384 <rcl_get_zero_initialized_subscription>:
 800e384:	4b01      	ldr	r3, [pc, #4]	; (800e38c <rcl_get_zero_initialized_subscription+0x8>)
 800e386:	6818      	ldr	r0, [r3, #0]
 800e388:	4770      	bx	lr
 800e38a:	bf00      	nop
 800e38c:	0801eae8 	.word	0x0801eae8

0800e390 <rcl_subscription_init>:
 800e390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e394:	b091      	sub	sp, #68	; 0x44
 800e396:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800e398:	b1d7      	cbz	r7, 800e3d0 <rcl_subscription_init+0x40>
 800e39a:	f107 0950 	add.w	r9, r7, #80	; 0x50
 800e39e:	4604      	mov	r4, r0
 800e3a0:	4648      	mov	r0, r9
 800e3a2:	4688      	mov	r8, r1
 800e3a4:	4616      	mov	r6, r2
 800e3a6:	461d      	mov	r5, r3
 800e3a8:	f000 fe56 	bl	800f058 <rcutils_allocator_is_valid>
 800e3ac:	b180      	cbz	r0, 800e3d0 <rcl_subscription_init+0x40>
 800e3ae:	b17c      	cbz	r4, 800e3d0 <rcl_subscription_init+0x40>
 800e3b0:	4640      	mov	r0, r8
 800e3b2:	f007 fc09 	bl	8015bc8 <rcl_node_is_valid>
 800e3b6:	b380      	cbz	r0, 800e41a <rcl_subscription_init+0x8a>
 800e3b8:	b156      	cbz	r6, 800e3d0 <rcl_subscription_init+0x40>
 800e3ba:	b14d      	cbz	r5, 800e3d0 <rcl_subscription_init+0x40>
 800e3bc:	f8d4 a000 	ldr.w	sl, [r4]
 800e3c0:	f1ba 0f00 	cmp.w	sl, #0
 800e3c4:	d009      	beq.n	800e3da <rcl_subscription_init+0x4a>
 800e3c6:	2564      	movs	r5, #100	; 0x64
 800e3c8:	4628      	mov	r0, r5
 800e3ca:	b011      	add	sp, #68	; 0x44
 800e3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3d0:	250b      	movs	r5, #11
 800e3d2:	4628      	mov	r0, r5
 800e3d4:	b011      	add	sp, #68	; 0x44
 800e3d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3da:	46ce      	mov	lr, r9
 800e3dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e3e0:	f10d 0c2c 	add.w	ip, sp, #44	; 0x2c
 800e3e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e3e8:	f8de 3000 	ldr.w	r3, [lr]
 800e3ec:	f8cc 3000 	str.w	r3, [ip]
 800e3f0:	f000 ff42 	bl	800f278 <rcutils_get_zero_initialized_string_map>
 800e3f4:	ab10      	add	r3, sp, #64	; 0x40
 800e3f6:	4684      	mov	ip, r0
 800e3f8:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800e3fc:	f8cd c020 	str.w	ip, [sp, #32]
 800e400:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e404:	e9dd 230b 	ldrd	r2, r3, [sp, #44]	; 0x2c
 800e408:	4651      	mov	r1, sl
 800e40a:	a808      	add	r0, sp, #32
 800e40c:	f000 ffae 	bl	800f36c <rcutils_string_map_init>
 800e410:	b140      	cbz	r0, 800e424 <rcl_subscription_init+0x94>
 800e412:	280a      	cmp	r0, #10
 800e414:	d011      	beq.n	800e43a <rcl_subscription_init+0xaa>
 800e416:	2501      	movs	r5, #1
 800e418:	e7db      	b.n	800e3d2 <rcl_subscription_init+0x42>
 800e41a:	25c8      	movs	r5, #200	; 0xc8
 800e41c:	4628      	mov	r0, r5
 800e41e:	b011      	add	sp, #68	; 0x44
 800e420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e424:	a808      	add	r0, sp, #32
 800e426:	f007 f917 	bl	8015658 <rcl_get_default_topic_name_substitutions>
 800e42a:	4682      	mov	sl, r0
 800e42c:	b138      	cbz	r0, 800e43e <rcl_subscription_init+0xae>
 800e42e:	a808      	add	r0, sp, #32
 800e430:	f000 ffdc 	bl	800f3ec <rcutils_string_map_fini>
 800e434:	f1ba 0f0a 	cmp.w	sl, #10
 800e438:	d1ed      	bne.n	800e416 <rcl_subscription_init+0x86>
 800e43a:	250a      	movs	r5, #10
 800e43c:	e7c9      	b.n	800e3d2 <rcl_subscription_init+0x42>
 800e43e:	4640      	mov	r0, r8
 800e440:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e444:	f007 fbca 	bl	8015bdc <rcl_node_get_name>
 800e448:	4682      	mov	sl, r0
 800e44a:	4640      	mov	r0, r8
 800e44c:	f007 fbce 	bl	8015bec <rcl_node_get_namespace>
 800e450:	4686      	mov	lr, r0
 800e452:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800e456:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
 800e45a:	46ec      	mov	ip, sp
 800e45c:	f8cd b014 	str.w	fp, [sp, #20]
 800e460:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e464:	f8d9 3000 	ldr.w	r3, [r9]
 800e468:	f8cc 3000 	str.w	r3, [ip]
 800e46c:	4628      	mov	r0, r5
 800e46e:	4651      	mov	r1, sl
 800e470:	4672      	mov	r2, lr
 800e472:	ab08      	add	r3, sp, #32
 800e474:	f006 ff8a 	bl	801538c <rcl_expand_topic_name>
 800e478:	4605      	mov	r5, r0
 800e47a:	a808      	add	r0, sp, #32
 800e47c:	f000 ffb6 	bl	800f3ec <rcutils_string_map_fini>
 800e480:	b920      	cbnz	r0, 800e48c <rcl_subscription_init+0xfc>
 800e482:	b15d      	cbz	r5, 800e49c <rcl_subscription_init+0x10c>
 800e484:	2d67      	cmp	r5, #103	; 0x67
 800e486:	d002      	beq.n	800e48e <rcl_subscription_init+0xfe>
 800e488:	2d69      	cmp	r5, #105	; 0x69
 800e48a:	d05a      	beq.n	800e542 <rcl_subscription_init+0x1b2>
 800e48c:	2501      	movs	r5, #1
 800e48e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e490:	2800      	cmp	r0, #0
 800e492:	d09e      	beq.n	800e3d2 <rcl_subscription_init+0x42>
 800e494:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e496:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e498:	4798      	blx	r3
 800e49a:	e79a      	b.n	800e3d2 <rcl_subscription_init+0x42>
 800e49c:	4640      	mov	r0, r8
 800e49e:	f007 fbad 	bl	8015bfc <rcl_node_get_options>
 800e4a2:	2800      	cmp	r0, #0
 800e4a4:	d0f2      	beq.n	800e48c <rcl_subscription_init+0xfc>
 800e4a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e4a8:	f7f1 fe9c 	bl	80001e4 <strlen>
 800e4ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e4ae:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e4b0:	3001      	adds	r0, #1
 800e4b2:	4798      	blx	r3
 800e4b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e4b6:	9107      	str	r1, [sp, #28]
 800e4b8:	4681      	mov	r9, r0
 800e4ba:	4608      	mov	r0, r1
 800e4bc:	f7f1 fe92 	bl	80001e4 <strlen>
 800e4c0:	9907      	ldr	r1, [sp, #28]
 800e4c2:	1c42      	adds	r2, r0, #1
 800e4c4:	4648      	mov	r0, r9
 800e4c6:	f00b f8b5 	bl	8019634 <memcpy>
 800e4ca:	462a      	mov	r2, r5
 800e4cc:	4648      	mov	r0, r9
 800e4ce:	a90a      	add	r1, sp, #40	; 0x28
 800e4d0:	f001 f87e 	bl	800f5d0 <rmw_validate_full_topic_name>
 800e4d4:	2800      	cmp	r0, #0
 800e4d6:	d132      	bne.n	800e53e <rcl_subscription_init+0x1ae>
 800e4d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d133      	bne.n	800e546 <rcl_subscription_init+0x1b6>
 800e4de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e4e0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e4e2:	20c8      	movs	r0, #200	; 0xc8
 800e4e4:	4798      	blx	r3
 800e4e6:	6020      	str	r0, [r4, #0]
 800e4e8:	b378      	cbz	r0, 800e54a <rcl_subscription_init+0x1ba>
 800e4ea:	4640      	mov	r0, r8
 800e4ec:	f007 fb8e 	bl	8015c0c <rcl_node_get_rmw_handle>
 800e4f0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e4f4:	9300      	str	r3, [sp, #0]
 800e4f6:	4631      	mov	r1, r6
 800e4f8:	463b      	mov	r3, r7
 800e4fa:	464a      	mov	r2, r9
 800e4fc:	6825      	ldr	r5, [r4, #0]
 800e4fe:	f001 fe0f 	bl	8010120 <rmw_create_subscription>
 800e502:	6821      	ldr	r1, [r4, #0]
 800e504:	f8c5 00c0 	str.w	r0, [r5, #192]	; 0xc0
 800e508:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
 800e50c:	b368      	cbz	r0, 800e56a <rcl_subscription_init+0x1da>
 800e50e:	3170      	adds	r1, #112	; 0x70
 800e510:	f001 fef2 	bl	80102f8 <rmw_subscription_get_actual_qos>
 800e514:	4605      	mov	r5, r0
 800e516:	b9d0      	cbnz	r0, 800e54e <rcl_subscription_init+0x1be>
 800e518:	6820      	ldr	r0, [r4, #0]
 800e51a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800e51e:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
 800e522:	2270      	movs	r2, #112	; 0x70
 800e524:	4639      	mov	r1, r7
 800e526:	f00b f885 	bl	8019634 <memcpy>
 800e52a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e52c:	b110      	cbz	r0, 800e534 <rcl_subscription_init+0x1a4>
 800e52e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e530:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e532:	4798      	blx	r3
 800e534:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e536:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e538:	4648      	mov	r0, r9
 800e53a:	4798      	blx	r3
 800e53c:	e749      	b.n	800e3d2 <rcl_subscription_init+0x42>
 800e53e:	2501      	movs	r5, #1
 800e540:	e7f3      	b.n	800e52a <rcl_subscription_init+0x19a>
 800e542:	2567      	movs	r5, #103	; 0x67
 800e544:	e7a3      	b.n	800e48e <rcl_subscription_init+0xfe>
 800e546:	2567      	movs	r5, #103	; 0x67
 800e548:	e7ef      	b.n	800e52a <rcl_subscription_init+0x19a>
 800e54a:	250a      	movs	r5, #10
 800e54c:	e7ed      	b.n	800e52a <rcl_subscription_init+0x19a>
 800e54e:	6823      	ldr	r3, [r4, #0]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d0f4      	beq.n	800e53e <rcl_subscription_init+0x1ae>
 800e554:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e558:	b13b      	cbz	r3, 800e56a <rcl_subscription_init+0x1da>
 800e55a:	4640      	mov	r0, r8
 800e55c:	f007 fb56 	bl	8015c0c <rcl_node_get_rmw_handle>
 800e560:	6823      	ldr	r3, [r4, #0]
 800e562:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800e566:	f001 fec9 	bl	80102fc <rmw_destroy_subscription>
 800e56a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e56c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e56e:	6820      	ldr	r0, [r4, #0]
 800e570:	4798      	blx	r3
 800e572:	2300      	movs	r3, #0
 800e574:	6023      	str	r3, [r4, #0]
 800e576:	2501      	movs	r5, #1
 800e578:	e7d7      	b.n	800e52a <rcl_subscription_init+0x19a>
 800e57a:	bf00      	nop

0800e57c <rcl_subscription_get_default_options>:
 800e57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e580:	4f12      	ldr	r7, [pc, #72]	; (800e5cc <rcl_subscription_get_default_options+0x50>)
 800e582:	4913      	ldr	r1, [pc, #76]	; (800e5d0 <rcl_subscription_get_default_options+0x54>)
 800e584:	b088      	sub	sp, #32
 800e586:	4606      	mov	r6, r0
 800e588:	2250      	movs	r2, #80	; 0x50
 800e58a:	4638      	mov	r0, r7
 800e58c:	f00b f852 	bl	8019634 <memcpy>
 800e590:	ac02      	add	r4, sp, #8
 800e592:	a802      	add	r0, sp, #8
 800e594:	f000 fd52 	bl	800f03c <rcutils_get_default_allocator>
 800e598:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e59a:	f107 0550 	add.w	r5, r7, #80	; 0x50
 800e59e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e5a0:	46e8      	mov	r8, sp
 800e5a2:	6823      	ldr	r3, [r4, #0]
 800e5a4:	602b      	str	r3, [r5, #0]
 800e5a6:	4640      	mov	r0, r8
 800e5a8:	f000 fffc 	bl	800f5a4 <rmw_get_default_subscription_options>
 800e5ac:	e898 0003 	ldmia.w	r8, {r0, r1}
 800e5b0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e5b4:	e883 0003 	stmia.w	r3, {r0, r1}
 800e5b8:	2270      	movs	r2, #112	; 0x70
 800e5ba:	4639      	mov	r1, r7
 800e5bc:	4630      	mov	r0, r6
 800e5be:	f00b f839 	bl	8019634 <memcpy>
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	b008      	add	sp, #32
 800e5c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5ca:	bf00      	nop
 800e5cc:	200103b0 	.word	0x200103b0
 800e5d0:	0801eaf0 	.word	0x0801eaf0

0800e5d4 <rcl_take>:
 800e5d4:	2800      	cmp	r0, #0
 800e5d6:	d03f      	beq.n	800e658 <rcl_take+0x84>
 800e5d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e5dc:	4617      	mov	r7, r2
 800e5de:	6802      	ldr	r2, [r0, #0]
 800e5e0:	b09d      	sub	sp, #116	; 0x74
 800e5e2:	4606      	mov	r6, r0
 800e5e4:	b382      	cbz	r2, 800e648 <rcl_take+0x74>
 800e5e6:	4699      	mov	r9, r3
 800e5e8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800e5ec:	b363      	cbz	r3, 800e648 <rcl_take+0x74>
 800e5ee:	4688      	mov	r8, r1
 800e5f0:	b381      	cbz	r1, 800e654 <rcl_take+0x80>
 800e5f2:	2f00      	cmp	r7, #0
 800e5f4:	d034      	beq.n	800e660 <rcl_take+0x8c>
 800e5f6:	a802      	add	r0, sp, #8
 800e5f8:	ac02      	add	r4, sp, #8
 800e5fa:	f000 ffd7 	bl	800f5ac <rmw_get_zero_initialized_message_info>
 800e5fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e600:	463d      	mov	r5, r7
 800e602:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e604:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e606:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e608:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800e60c:	6834      	ldr	r4, [r6, #0]
 800e60e:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
 800e612:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800e616:	2400      	movs	r4, #0
 800e618:	463b      	mov	r3, r7
 800e61a:	4630      	mov	r0, r6
 800e61c:	f8cd 9000 	str.w	r9, [sp]
 800e620:	4641      	mov	r1, r8
 800e622:	f10d 023f 	add.w	r2, sp, #63	; 0x3f
 800e626:	f88d 403f 	strb.w	r4, [sp, #63]	; 0x3f
 800e62a:	f001 feb5 	bl	8010398 <rmw_take_with_info>
 800e62e:	4603      	mov	r3, r0
 800e630:	b9c0      	cbnz	r0, 800e664 <rcl_take+0x90>
 800e632:	f89d 103f 	ldrb.w	r1, [sp, #63]	; 0x3f
 800e636:	f240 1291 	movw	r2, #401	; 0x191
 800e63a:	2900      	cmp	r1, #0
 800e63c:	bf08      	it	eq
 800e63e:	4613      	moveq	r3, r2
 800e640:	4618      	mov	r0, r3
 800e642:	b01d      	add	sp, #116	; 0x74
 800e644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e648:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800e64c:	4618      	mov	r0, r3
 800e64e:	b01d      	add	sp, #116	; 0x74
 800e650:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e654:	230b      	movs	r3, #11
 800e656:	e7f3      	b.n	800e640 <rcl_take+0x6c>
 800e658:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800e65c:	4618      	mov	r0, r3
 800e65e:	4770      	bx	lr
 800e660:	af10      	add	r7, sp, #64	; 0x40
 800e662:	e7c8      	b.n	800e5f6 <rcl_take+0x22>
 800e664:	f006 fdf0 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 800e668:	4603      	mov	r3, r0
 800e66a:	e7e9      	b.n	800e640 <rcl_take+0x6c>

0800e66c <rcl_subscription_get_rmw_handle>:
 800e66c:	b118      	cbz	r0, 800e676 <rcl_subscription_get_rmw_handle+0xa>
 800e66e:	6800      	ldr	r0, [r0, #0]
 800e670:	b108      	cbz	r0, 800e676 <rcl_subscription_get_rmw_handle+0xa>
 800e672:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800e676:	4770      	bx	lr

0800e678 <_rclc_check_for_new_data>:
 800e678:	2800      	cmp	r0, #0
 800e67a:	d042      	beq.n	800e702 <_rclc_check_for_new_data+0x8a>
 800e67c:	b510      	push	{r4, lr}
 800e67e:	7803      	ldrb	r3, [r0, #0]
 800e680:	b084      	sub	sp, #16
 800e682:	4604      	mov	r4, r0
 800e684:	2b08      	cmp	r3, #8
 800e686:	d847      	bhi.n	800e718 <_rclc_check_for_new_data+0xa0>
 800e688:	e8df f003 	tbb	[pc, r3]
 800e68c:	17251010 	.word	0x17251010
 800e690:	05050517 	.word	0x05050517
 800e694:	1e          	.byte	0x1e
 800e695:	00          	.byte	0x00
 800e696:	6a0b      	ldr	r3, [r1, #32]
 800e698:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e69a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e69e:	b118      	cbz	r0, 800e6a8 <_rclc_check_for_new_data+0x30>
 800e6a0:	2301      	movs	r3, #1
 800e6a2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800e6a6:	2000      	movs	r0, #0
 800e6a8:	b004      	add	sp, #16
 800e6aa:	bd10      	pop	{r4, pc}
 800e6ac:	680b      	ldr	r3, [r1, #0]
 800e6ae:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e6b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	d1f3      	bne.n	800e6a0 <_rclc_check_for_new_data+0x28>
 800e6b8:	e7f6      	b.n	800e6a8 <_rclc_check_for_new_data+0x30>
 800e6ba:	698b      	ldr	r3, [r1, #24]
 800e6bc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e6be:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e6c2:	2800      	cmp	r0, #0
 800e6c4:	d1ec      	bne.n	800e6a0 <_rclc_check_for_new_data+0x28>
 800e6c6:	e7ef      	b.n	800e6a8 <_rclc_check_for_new_data+0x30>
 800e6c8:	688b      	ldr	r3, [r1, #8]
 800e6ca:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e6cc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e6d0:	2800      	cmp	r0, #0
 800e6d2:	d1e5      	bne.n	800e6a0 <_rclc_check_for_new_data+0x28>
 800e6d4:	e7e8      	b.n	800e6a8 <_rclc_check_for_new_data+0x30>
 800e6d6:	690b      	ldr	r3, [r1, #16]
 800e6d8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e6da:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e6de:	2800      	cmp	r0, #0
 800e6e0:	d0e2      	beq.n	800e6a8 <_rclc_check_for_new_data+0x30>
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	6860      	ldr	r0, [r4, #4]
 800e6e6:	f88d 300f 	strb.w	r3, [sp, #15]
 800e6ea:	f10d 010f 	add.w	r1, sp, #15
 800e6ee:	f007 ff2d 	bl	801654c <rcl_timer_is_ready>
 800e6f2:	b960      	cbnz	r0, 800e70e <_rclc_check_for_new_data+0x96>
 800e6f4:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800e6f8:	b12b      	cbz	r3, 800e706 <_rclc_check_for_new_data+0x8e>
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800e700:	e7d2      	b.n	800e6a8 <_rclc_check_for_new_data+0x30>
 800e702:	200b      	movs	r0, #11
 800e704:	4770      	bx	lr
 800e706:	f000 fd99 	bl	800f23c <rcutils_reset_error>
 800e70a:	2001      	movs	r0, #1
 800e70c:	e7cc      	b.n	800e6a8 <_rclc_check_for_new_data+0x30>
 800e70e:	9001      	str	r0, [sp, #4]
 800e710:	f000 fd94 	bl	800f23c <rcutils_reset_error>
 800e714:	9801      	ldr	r0, [sp, #4]
 800e716:	e7c7      	b.n	800e6a8 <_rclc_check_for_new_data+0x30>
 800e718:	2001      	movs	r0, #1
 800e71a:	e7c5      	b.n	800e6a8 <_rclc_check_for_new_data+0x30>

0800e71c <_rclc_take_new_data>:
 800e71c:	2800      	cmp	r0, #0
 800e71e:	d049      	beq.n	800e7b4 <_rclc_take_new_data+0x98>
 800e720:	b510      	push	{r4, lr}
 800e722:	7803      	ldrb	r3, [r0, #0]
 800e724:	b08e      	sub	sp, #56	; 0x38
 800e726:	4604      	mov	r4, r0
 800e728:	2b08      	cmp	r3, #8
 800e72a:	d84a      	bhi.n	800e7c2 <_rclc_take_new_data+0xa6>
 800e72c:	e8df f003 	tbb	[pc, r3]
 800e730:	2b121515 	.word	0x2b121515
 800e734:	0505052b 	.word	0x0505052b
 800e738:	12          	.byte	0x12
 800e739:	00          	.byte	0x00
 800e73a:	6a0b      	ldr	r3, [r1, #32]
 800e73c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e73e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e742:	b13b      	cbz	r3, 800e754 <_rclc_take_new_data+0x38>
 800e744:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e748:	f104 0110 	add.w	r1, r4, #16
 800e74c:	f007 fb5e 	bl	8015e0c <rcl_take_request>
 800e750:	2800      	cmp	r0, #0
 800e752:	d131      	bne.n	800e7b8 <_rclc_take_new_data+0x9c>
 800e754:	2000      	movs	r0, #0
 800e756:	b00e      	add	sp, #56	; 0x38
 800e758:	bd10      	pop	{r4, pc}
 800e75a:	680b      	ldr	r3, [r1, #0]
 800e75c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e75e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d0f6      	beq.n	800e754 <_rclc_take_new_data+0x38>
 800e766:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800e76a:	2300      	movs	r3, #0
 800e76c:	aa02      	add	r2, sp, #8
 800e76e:	f7ff ff31 	bl	800e5d4 <rcl_take>
 800e772:	2800      	cmp	r0, #0
 800e774:	d0ef      	beq.n	800e756 <_rclc_take_new_data+0x3a>
 800e776:	f240 1391 	movw	r3, #401	; 0x191
 800e77a:	4298      	cmp	r0, r3
 800e77c:	d115      	bne.n	800e7aa <_rclc_take_new_data+0x8e>
 800e77e:	2300      	movs	r3, #0
 800e780:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800e784:	e7e7      	b.n	800e756 <_rclc_take_new_data+0x3a>
 800e786:	698b      	ldr	r3, [r1, #24]
 800e788:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e78a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d0e0      	beq.n	800e754 <_rclc_take_new_data+0x38>
 800e792:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e796:	f104 0110 	add.w	r1, r4, #16
 800e79a:	f006 fd19 	bl	80151d0 <rcl_take_response>
 800e79e:	2800      	cmp	r0, #0
 800e7a0:	d0d8      	beq.n	800e754 <_rclc_take_new_data+0x38>
 800e7a2:	f240 13f5 	movw	r3, #501	; 0x1f5
 800e7a6:	4298      	cmp	r0, r3
 800e7a8:	d0d5      	beq.n	800e756 <_rclc_take_new_data+0x3a>
 800e7aa:	9001      	str	r0, [sp, #4]
 800e7ac:	f000 fd46 	bl	800f23c <rcutils_reset_error>
 800e7b0:	9801      	ldr	r0, [sp, #4]
 800e7b2:	e7d0      	b.n	800e756 <_rclc_take_new_data+0x3a>
 800e7b4:	200b      	movs	r0, #11
 800e7b6:	4770      	bx	lr
 800e7b8:	f240 2359 	movw	r3, #601	; 0x259
 800e7bc:	4298      	cmp	r0, r3
 800e7be:	d0de      	beq.n	800e77e <_rclc_take_new_data+0x62>
 800e7c0:	e7f3      	b.n	800e7aa <_rclc_take_new_data+0x8e>
 800e7c2:	2001      	movs	r0, #1
 800e7c4:	e7c7      	b.n	800e756 <_rclc_take_new_data+0x3a>
 800e7c6:	bf00      	nop

0800e7c8 <_rclc_execute>:
 800e7c8:	2800      	cmp	r0, #0
 800e7ca:	d058      	beq.n	800e87e <_rclc_execute+0xb6>
 800e7cc:	b510      	push	{r4, lr}
 800e7ce:	7843      	ldrb	r3, [r0, #1]
 800e7d0:	b082      	sub	sp, #8
 800e7d2:	4604      	mov	r4, r0
 800e7d4:	b14b      	cbz	r3, 800e7ea <_rclc_execute+0x22>
 800e7d6:	2b01      	cmp	r3, #1
 800e7d8:	d017      	beq.n	800e80a <_rclc_execute+0x42>
 800e7da:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800e7de:	b18b      	cbz	r3, 800e804 <_rclc_execute+0x3c>
 800e7e0:	2000      	movs	r0, #0
 800e7e2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 800e7e6:	b002      	add	sp, #8
 800e7e8:	bd10      	pop	{r4, pc}
 800e7ea:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800e7ee:	b14b      	cbz	r3, 800e804 <_rclc_execute+0x3c>
 800e7f0:	7803      	ldrb	r3, [r0, #0]
 800e7f2:	2b08      	cmp	r3, #8
 800e7f4:	d860      	bhi.n	800e8b8 <_rclc_execute+0xf0>
 800e7f6:	e8df f003 	tbb	[pc, r3]
 800e7fa:	5128      	.short	0x5128
 800e7fc:	122c2832 	.word	0x122c2832
 800e800:	1212      	.short	0x1212
 800e802:	38          	.byte	0x38
 800e803:	00          	.byte	0x00
 800e804:	2000      	movs	r0, #0
 800e806:	b002      	add	sp, #8
 800e808:	bd10      	pop	{r4, pc}
 800e80a:	7803      	ldrb	r3, [r0, #0]
 800e80c:	2b08      	cmp	r3, #8
 800e80e:	d853      	bhi.n	800e8b8 <_rclc_execute+0xf0>
 800e810:	e8df f003 	tbb	[pc, r3]
 800e814:	1b252e37 	.word	0x1b252e37
 800e818:	0505051f 	.word	0x0505051f
 800e81c:	2b          	.byte	0x2b
 800e81d:	00          	.byte	0x00
 800e81e:	2b06      	cmp	r3, #6
 800e820:	d041      	beq.n	800e8a6 <_rclc_execute+0xde>
 800e822:	2b07      	cmp	r3, #7
 800e824:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e826:	d133      	bne.n	800e890 <_rclc_execute+0xc8>
 800e828:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 800e82c:	68a0      	ldr	r0, [r4, #8]
 800e82e:	4798      	blx	r3
 800e830:	f104 0110 	add.w	r1, r4, #16
 800e834:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800e836:	6860      	ldr	r0, [r4, #4]
 800e838:	f007 fb20 	bl	8015e7c <rcl_send_response>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	d0cc      	beq.n	800e7da <_rclc_execute+0x12>
 800e840:	9001      	str	r0, [sp, #4]
 800e842:	f000 fcfb 	bl	800f23c <rcutils_reset_error>
 800e846:	9801      	ldr	r0, [sp, #4]
 800e848:	e7cd      	b.n	800e7e6 <_rclc_execute+0x1e>
 800e84a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e84c:	68a0      	ldr	r0, [r4, #8]
 800e84e:	4798      	blx	r3
 800e850:	e7c3      	b.n	800e7da <_rclc_execute+0x12>
 800e852:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e854:	68a0      	ldr	r0, [r4, #8]
 800e856:	f104 0110 	add.w	r1, r4, #16
 800e85a:	4798      	blx	r3
 800e85c:	e7bd      	b.n	800e7da <_rclc_execute+0x12>
 800e85e:	6860      	ldr	r0, [r4, #4]
 800e860:	f007 fde0 	bl	8016424 <rcl_timer_call>
 800e864:	2800      	cmp	r0, #0
 800e866:	d0b8      	beq.n	800e7da <_rclc_execute+0x12>
 800e868:	e7ea      	b.n	800e840 <_rclc_execute+0x78>
 800e86a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e86c:	4798      	blx	r3
 800e86e:	e7b4      	b.n	800e7da <_rclc_execute+0x12>
 800e870:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800e874:	b990      	cbnz	r0, 800e89c <_rclc_execute+0xd4>
 800e876:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 800e87a:	4798      	blx	r3
 800e87c:	e7ad      	b.n	800e7da <_rclc_execute+0x12>
 800e87e:	200b      	movs	r0, #11
 800e880:	4770      	bx	lr
 800e882:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800e886:	2800      	cmp	r0, #0
 800e888:	d1df      	bne.n	800e84a <_rclc_execute+0x82>
 800e88a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e88c:	4798      	blx	r3
 800e88e:	e7a4      	b.n	800e7da <_rclc_execute+0x12>
 800e890:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800e892:	68a0      	ldr	r0, [r4, #8]
 800e894:	4798      	blx	r3
 800e896:	f104 0110 	add.w	r1, r4, #16
 800e89a:	e7cb      	b.n	800e834 <_rclc_execute+0x6c>
 800e89c:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 800e8a0:	68a0      	ldr	r0, [r4, #8]
 800e8a2:	4798      	blx	r3
 800e8a4:	e799      	b.n	800e7da <_rclc_execute+0x12>
 800e8a6:	f104 0110 	add.w	r1, r4, #16
 800e8aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e8ac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800e8ae:	68a0      	ldr	r0, [r4, #8]
 800e8b0:	9101      	str	r1, [sp, #4]
 800e8b2:	4798      	blx	r3
 800e8b4:	9901      	ldr	r1, [sp, #4]
 800e8b6:	e7bd      	b.n	800e834 <_rclc_execute+0x6c>
 800e8b8:	2001      	movs	r0, #1
 800e8ba:	e794      	b.n	800e7e6 <_rclc_execute+0x1e>

0800e8bc <rclc_executor_trigger_any>:
 800e8bc:	b170      	cbz	r0, 800e8dc <rclc_executor_trigger_any+0x20>
 800e8be:	b179      	cbz	r1, 800e8e0 <rclc_executor_trigger_any+0x24>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	e005      	b.n	800e8d2 <rclc_executor_trigger_any+0x16>
 800e8c6:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 800e8ca:	3340      	adds	r3, #64	; 0x40
 800e8cc:	b930      	cbnz	r0, 800e8dc <rclc_executor_trigger_any+0x20>
 800e8ce:	4291      	cmp	r1, r2
 800e8d0:	d005      	beq.n	800e8de <rclc_executor_trigger_any+0x22>
 800e8d2:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 800e8d6:	3201      	adds	r2, #1
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d1f4      	bne.n	800e8c6 <rclc_executor_trigger_any+0xa>
 800e8dc:	4770      	bx	lr
 800e8de:	4770      	bx	lr
 800e8e0:	4608      	mov	r0, r1
 800e8e2:	e7fb      	b.n	800e8dc <rclc_executor_trigger_any+0x20>
 800e8e4:	0000      	movs	r0, r0
	...

0800e8e8 <rclc_executor_init>:
 800e8e8:	2800      	cmp	r0, #0
 800e8ea:	d063      	beq.n	800e9b4 <rclc_executor_init+0xcc>
 800e8ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8f0:	460f      	mov	r7, r1
 800e8f2:	b0ae      	sub	sp, #184	; 0xb8
 800e8f4:	2900      	cmp	r1, #0
 800e8f6:	d055      	beq.n	800e9a4 <rclc_executor_init+0xbc>
 800e8f8:	4605      	mov	r5, r0
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	4616      	mov	r6, r2
 800e8fe:	4698      	mov	r8, r3
 800e900:	f000 fbaa 	bl	800f058 <rcutils_allocator_is_valid>
 800e904:	2800      	cmp	r0, #0
 800e906:	d04d      	beq.n	800e9a4 <rclc_executor_init+0xbc>
 800e908:	2e00      	cmp	r6, #0
 800e90a:	d04b      	beq.n	800e9a4 <rclc_executor_init+0xbc>
 800e90c:	492e      	ldr	r1, [pc, #184]	; (800e9c8 <rclc_executor_init+0xe0>)
 800e90e:	2280      	movs	r2, #128	; 0x80
 800e910:	a80e      	add	r0, sp, #56	; 0x38
 800e912:	f00a fe8f 	bl	8019634 <memcpy>
 800e916:	2400      	movs	r4, #0
 800e918:	a90e      	add	r1, sp, #56	; 0x38
 800e91a:	2280      	movs	r2, #128	; 0x80
 800e91c:	4628      	mov	r0, r5
 800e91e:	f00a fe89 	bl	8019634 <memcpy>
 800e922:	602f      	str	r7, [r5, #0]
 800e924:	4668      	mov	r0, sp
 800e926:	e9c5 6402 	strd	r6, r4, [r5, #8]
 800e92a:	466f      	mov	r7, sp
 800e92c:	f007 ffd4 	bl	80168d8 <rcl_get_zero_initialized_wait_set>
 800e930:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e932:	f105 0c14 	add.w	ip, r5, #20
 800e936:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e93a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e93c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e940:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e942:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e946:	a31e      	add	r3, pc, #120	; (adr r3, 800e9c0 <rclc_executor_init+0xd8>)
 800e948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e94c:	6839      	ldr	r1, [r7, #0]
 800e94e:	f8cc 1000 	str.w	r1, [ip]
 800e952:	f8d8 7000 	ldr.w	r7, [r8]
 800e956:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e95a:	f8c5 8010 	str.w	r8, [r5, #16]
 800e95e:	e9c5 2318 	strd	r2, r3, [r5, #96]	; 0x60
 800e962:	01b0      	lsls	r0, r6, #6
 800e964:	47b8      	blx	r7
 800e966:	6068      	str	r0, [r5, #4]
 800e968:	b908      	cbnz	r0, 800e96e <rclc_executor_init+0x86>
 800e96a:	e025      	b.n	800e9b8 <rclc_executor_init+0xd0>
 800e96c:	6868      	ldr	r0, [r5, #4]
 800e96e:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800e972:	4631      	mov	r1, r6
 800e974:	3401      	adds	r4, #1
 800e976:	f000 fa15 	bl	800eda4 <rclc_executor_handle_init>
 800e97a:	42a6      	cmp	r6, r4
 800e97c:	d1f6      	bne.n	800e96c <rclc_executor_init+0x84>
 800e97e:	f105 0048 	add.w	r0, r5, #72	; 0x48
 800e982:	f000 fa03 	bl	800ed8c <rclc_executor_handle_counters_zero_init>
 800e986:	686b      	ldr	r3, [r5, #4]
 800e988:	4a10      	ldr	r2, [pc, #64]	; (800e9cc <rclc_executor_init+0xe4>)
 800e98a:	672a      	str	r2, [r5, #112]	; 0x70
 800e98c:	2000      	movs	r0, #0
 800e98e:	6768      	str	r0, [r5, #116]	; 0x74
 800e990:	b163      	cbz	r3, 800e9ac <rclc_executor_init+0xc4>
 800e992:	692b      	ldr	r3, [r5, #16]
 800e994:	b153      	cbz	r3, 800e9ac <rclc_executor_init+0xc4>
 800e996:	68ab      	ldr	r3, [r5, #8]
 800e998:	b143      	cbz	r3, 800e9ac <rclc_executor_init+0xc4>
 800e99a:	f885 0078 	strb.w	r0, [r5, #120]	; 0x78
 800e99e:	b02e      	add	sp, #184	; 0xb8
 800e9a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9a4:	200b      	movs	r0, #11
 800e9a6:	b02e      	add	sp, #184	; 0xb8
 800e9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	b02e      	add	sp, #184	; 0xb8
 800e9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9b4:	200b      	movs	r0, #11
 800e9b6:	4770      	bx	lr
 800e9b8:	200a      	movs	r0, #10
 800e9ba:	e7f4      	b.n	800e9a6 <rclc_executor_init+0xbe>
 800e9bc:	f3af 8000 	nop.w
 800e9c0:	3b9aca00 	.word	0x3b9aca00
 800e9c4:	00000000 	.word	0x00000000
 800e9c8:	0801eb40 	.word	0x0801eb40
 800e9cc:	0800e8bd 	.word	0x0800e8bd

0800e9d0 <rclc_executor_add_subscription>:
 800e9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9d4:	f89d 7018 	ldrb.w	r7, [sp, #24]
 800e9d8:	b358      	cbz	r0, 800ea32 <rclc_executor_add_subscription+0x62>
 800e9da:	b351      	cbz	r1, 800ea32 <rclc_executor_add_subscription+0x62>
 800e9dc:	b34a      	cbz	r2, 800ea32 <rclc_executor_add_subscription+0x62>
 800e9de:	b343      	cbz	r3, 800ea32 <rclc_executor_add_subscription+0x62>
 800e9e0:	4604      	mov	r4, r0
 800e9e2:	e9d0 0502 	ldrd	r0, r5, [r0, #8]
 800e9e6:	4285      	cmp	r5, r0
 800e9e8:	d302      	bcc.n	800e9f0 <rclc_executor_add_subscription+0x20>
 800e9ea:	2001      	movs	r0, #1
 800e9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9f0:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800e9f4:	ea4f 1885 	mov.w	r8, r5, lsl #6
 800e9f8:	eb0e 1685 	add.w	r6, lr, r5, lsl #6
 800e9fc:	f04f 0c00 	mov.w	ip, #0
 800ea00:	f80e c008 	strb.w	ip, [lr, r8]
 800ea04:	2001      	movs	r0, #1
 800ea06:	3501      	adds	r5, #1
 800ea08:	f104 0814 	add.w	r8, r4, #20
 800ea0c:	f886 0038 	strb.w	r0, [r6, #56]	; 0x38
 800ea10:	e9c6 1201 	strd	r1, r2, [r6, #4]
 800ea14:	6333      	str	r3, [r6, #48]	; 0x30
 800ea16:	7077      	strb	r7, [r6, #1]
 800ea18:	f8c6 c02c 	str.w	ip, [r6, #44]	; 0x2c
 800ea1c:	4640      	mov	r0, r8
 800ea1e:	60e5      	str	r5, [r4, #12]
 800ea20:	f007 ff6c 	bl	80168fc <rcl_wait_set_is_valid>
 800ea24:	b940      	cbnz	r0, 800ea38 <rclc_executor_add_subscription+0x68>
 800ea26:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800ea28:	3301      	adds	r3, #1
 800ea2a:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea2c:	2000      	movs	r0, #0
 800ea2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea32:	200b      	movs	r0, #11
 800ea34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea38:	4640      	mov	r0, r8
 800ea3a:	f007 ff65 	bl	8016908 <rcl_wait_set_fini>
 800ea3e:	2800      	cmp	r0, #0
 800ea40:	d0f1      	beq.n	800ea26 <rclc_executor_add_subscription+0x56>
 800ea42:	e7d3      	b.n	800e9ec <rclc_executor_add_subscription+0x1c>

0800ea44 <rclc_executor_add_timer>:
 800ea44:	b308      	cbz	r0, 800ea8a <rclc_executor_add_timer+0x46>
 800ea46:	b301      	cbz	r1, 800ea8a <rclc_executor_add_timer+0x46>
 800ea48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea4a:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800ea4e:	4293      	cmp	r3, r2
 800ea50:	4604      	mov	r4, r0
 800ea52:	d301      	bcc.n	800ea58 <rclc_executor_add_timer+0x14>
 800ea54:	2001      	movs	r0, #1
 800ea56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea58:	6840      	ldr	r0, [r0, #4]
 800ea5a:	019d      	lsls	r5, r3, #6
 800ea5c:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800ea60:	2702      	movs	r7, #2
 800ea62:	6051      	str	r1, [r2, #4]
 800ea64:	3301      	adds	r3, #1
 800ea66:	5347      	strh	r7, [r0, r5]
 800ea68:	2601      	movs	r6, #1
 800ea6a:	2100      	movs	r1, #0
 800ea6c:	f104 0514 	add.w	r5, r4, #20
 800ea70:	f882 6038 	strb.w	r6, [r2, #56]	; 0x38
 800ea74:	62d1      	str	r1, [r2, #44]	; 0x2c
 800ea76:	4628      	mov	r0, r5
 800ea78:	60e3      	str	r3, [r4, #12]
 800ea7a:	f007 ff3f 	bl	80168fc <rcl_wait_set_is_valid>
 800ea7e:	b930      	cbnz	r0, 800ea8e <rclc_executor_add_timer+0x4a>
 800ea80:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800ea82:	3301      	adds	r3, #1
 800ea84:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ea86:	2000      	movs	r0, #0
 800ea88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea8a:	200b      	movs	r0, #11
 800ea8c:	4770      	bx	lr
 800ea8e:	4628      	mov	r0, r5
 800ea90:	f007 ff3a 	bl	8016908 <rcl_wait_set_fini>
 800ea94:	2800      	cmp	r0, #0
 800ea96:	d0f3      	beq.n	800ea80 <rclc_executor_add_timer+0x3c>
 800ea98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea9a:	bf00      	nop

0800ea9c <rclc_executor_prepare>:
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	d03d      	beq.n	800eb1c <rclc_executor_prepare+0x80>
 800eaa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaa4:	f100 0814 	add.w	r8, r0, #20
 800eaa8:	b09a      	sub	sp, #104	; 0x68
 800eaaa:	4604      	mov	r4, r0
 800eaac:	4640      	mov	r0, r8
 800eaae:	f007 ff25 	bl	80168fc <rcl_wait_set_is_valid>
 800eab2:	b118      	cbz	r0, 800eabc <rclc_executor_prepare+0x20>
 800eab4:	2000      	movs	r0, #0
 800eab6:	b01a      	add	sp, #104	; 0x68
 800eab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eabc:	4640      	mov	r0, r8
 800eabe:	f007 ff23 	bl	8016908 <rcl_wait_set_fini>
 800eac2:	2800      	cmp	r0, #0
 800eac4:	d127      	bne.n	800eb16 <rclc_executor_prepare+0x7a>
 800eac6:	a80c      	add	r0, sp, #48	; 0x30
 800eac8:	ad0c      	add	r5, sp, #48	; 0x30
 800eaca:	f007 ff05 	bl	80168d8 <rcl_get_zero_initialized_wait_set>
 800eace:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ead0:	4646      	mov	r6, r8
 800ead2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ead4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ead6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ead8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800eada:	6927      	ldr	r7, [r4, #16]
 800eadc:	682d      	ldr	r5, [r5, #0]
 800eade:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800eae0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800eae2:	6035      	str	r5, [r6, #0]
 800eae4:	ad04      	add	r5, sp, #16
 800eae6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800eae8:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	; 0x50
 800eaec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800eaee:	6826      	ldr	r6, [r4, #0]
 800eaf0:	6838      	ldr	r0, [r7, #0]
 800eaf2:	6028      	str	r0, [r5, #0]
 800eaf4:	e9cd 1602 	strd	r1, r6, [sp, #8]
 800eaf8:	e9cd 3200 	strd	r3, r2, [sp]
 800eafc:	4640      	mov	r0, r8
 800eafe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800eb00:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800eb02:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800eb04:	f008 fa1e 	bl	8016f44 <rcl_wait_set_init>
 800eb08:	2800      	cmp	r0, #0
 800eb0a:	d0d4      	beq.n	800eab6 <rclc_executor_prepare+0x1a>
 800eb0c:	900b      	str	r0, [sp, #44]	; 0x2c
 800eb0e:	f000 fb95 	bl	800f23c <rcutils_reset_error>
 800eb12:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800eb14:	e7cf      	b.n	800eab6 <rclc_executor_prepare+0x1a>
 800eb16:	f000 fb91 	bl	800f23c <rcutils_reset_error>
 800eb1a:	e7d4      	b.n	800eac6 <rclc_executor_prepare+0x2a>
 800eb1c:	200b      	movs	r0, #11
 800eb1e:	4770      	bx	lr

0800eb20 <rclc_executor_spin_some.part.0>:
 800eb20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb24:	f100 0814 	add.w	r8, r0, #20
 800eb28:	b083      	sub	sp, #12
 800eb2a:	4692      	mov	sl, r2
 800eb2c:	4699      	mov	r9, r3
 800eb2e:	4605      	mov	r5, r0
 800eb30:	f7ff ffb4 	bl	800ea9c <rclc_executor_prepare>
 800eb34:	4640      	mov	r0, r8
 800eb36:	f007 ffb3 	bl	8016aa0 <rcl_wait_set_clear>
 800eb3a:	4607      	mov	r7, r0
 800eb3c:	2800      	cmp	r0, #0
 800eb3e:	f040 80ad 	bne.w	800ec9c <rclc_executor_spin_some.part.0+0x17c>
 800eb42:	68ab      	ldr	r3, [r5, #8]
 800eb44:	4604      	mov	r4, r0
 800eb46:	b1eb      	cbz	r3, 800eb84 <rclc_executor_spin_some.part.0+0x64>
 800eb48:	686e      	ldr	r6, [r5, #4]
 800eb4a:	eb06 1184 	add.w	r1, r6, r4, lsl #6
 800eb4e:	01a2      	lsls	r2, r4, #6
 800eb50:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 800eb54:	b1b3      	cbz	r3, 800eb84 <rclc_executor_spin_some.part.0+0x64>
 800eb56:	5cb3      	ldrb	r3, [r6, r2]
 800eb58:	2b08      	cmp	r3, #8
 800eb5a:	f200 8098 	bhi.w	800ec8e <rclc_executor_spin_some.part.0+0x16e>
 800eb5e:	e8df f003 	tbb	[pc, r3]
 800eb62:	7a7a      	.short	0x7a7a
 800eb64:	056c6c83 	.word	0x056c6c83
 800eb68:	0505      	.short	0x0505
 800eb6a:	8c          	.byte	0x8c
 800eb6b:	00          	.byte	0x00
 800eb6c:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800eb70:	4640      	mov	r0, r8
 800eb72:	6849      	ldr	r1, [r1, #4]
 800eb74:	f008 fafc 	bl	8017170 <rcl_wait_set_add_service>
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	d166      	bne.n	800ec4a <rclc_executor_spin_some.part.0+0x12a>
 800eb7c:	68ab      	ldr	r3, [r5, #8]
 800eb7e:	3401      	adds	r4, #1
 800eb80:	429c      	cmp	r4, r3
 800eb82:	d3e1      	bcc.n	800eb48 <rclc_executor_spin_some.part.0+0x28>
 800eb84:	464b      	mov	r3, r9
 800eb86:	4652      	mov	r2, sl
 800eb88:	4640      	mov	r0, r8
 800eb8a:	f008 fb1d 	bl	80171c8 <rcl_wait>
 800eb8e:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	f000 8088 	beq.w	800eca8 <rclc_executor_spin_some.part.0+0x188>
 800eb98:	2b01      	cmp	r3, #1
 800eb9a:	d178      	bne.n	800ec8e <rclc_executor_spin_some.part.0+0x16e>
 800eb9c:	68ab      	ldr	r3, [r5, #8]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	f000 80cd 	beq.w	800ed3e <rclc_executor_spin_some.part.0+0x21e>
 800eba4:	2400      	movs	r4, #0
 800eba6:	4626      	mov	r6, r4
 800eba8:	f240 1991 	movw	r9, #401	; 0x191
 800ebac:	e009      	b.n	800ebc2 <rclc_executor_spin_some.part.0+0xa2>
 800ebae:	f7ff fd63 	bl	800e678 <_rclc_check_for_new_data>
 800ebb2:	4604      	mov	r4, r0
 800ebb4:	b108      	cbz	r0, 800ebba <rclc_executor_spin_some.part.0+0x9a>
 800ebb6:	4548      	cmp	r0, r9
 800ebb8:	d13d      	bne.n	800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ebba:	68ab      	ldr	r3, [r5, #8]
 800ebbc:	429e      	cmp	r6, r3
 800ebbe:	f080 80c3 	bcs.w	800ed48 <rclc_executor_spin_some.part.0+0x228>
 800ebc2:	686a      	ldr	r2, [r5, #4]
 800ebc4:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800ebc8:	4641      	mov	r1, r8
 800ebca:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 800ebce:	3601      	adds	r6, #1
 800ebd0:	f1bc 0f00 	cmp.w	ip, #0
 800ebd4:	d1eb      	bne.n	800ebae <rclc_executor_spin_some.part.0+0x8e>
 800ebd6:	4619      	mov	r1, r3
 800ebd8:	4610      	mov	r0, r2
 800ebda:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	; 0x70
 800ebde:	4798      	blx	r3
 800ebe0:	b348      	cbz	r0, 800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ebe2:	68ab      	ldr	r3, [r5, #8]
 800ebe4:	b33b      	cbz	r3, 800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ebe6:	2600      	movs	r6, #0
 800ebe8:	f240 1991 	movw	r9, #401	; 0x191
 800ebec:	e008      	b.n	800ec00 <rclc_executor_spin_some.part.0+0xe0>
 800ebee:	f7ff fd95 	bl	800e71c <_rclc_take_new_data>
 800ebf2:	4604      	mov	r4, r0
 800ebf4:	b108      	cbz	r0, 800ebfa <rclc_executor_spin_some.part.0+0xda>
 800ebf6:	4548      	cmp	r0, r9
 800ebf8:	d11d      	bne.n	800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ebfa:	68ab      	ldr	r3, [r5, #8]
 800ebfc:	429e      	cmp	r6, r3
 800ebfe:	d208      	bcs.n	800ec12 <rclc_executor_spin_some.part.0+0xf2>
 800ec00:	6868      	ldr	r0, [r5, #4]
 800ec02:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 800ec06:	4641      	mov	r1, r8
 800ec08:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800ec0c:	3601      	adds	r6, #1
 800ec0e:	2a00      	cmp	r2, #0
 800ec10:	d1ed      	bne.n	800ebee <rclc_executor_spin_some.part.0+0xce>
 800ec12:	2600      	movs	r6, #0
 800ec14:	b93b      	cbnz	r3, 800ec26 <rclc_executor_spin_some.part.0+0x106>
 800ec16:	e00e      	b.n	800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ec18:	f7ff fdd6 	bl	800e7c8 <_rclc_execute>
 800ec1c:	4604      	mov	r4, r0
 800ec1e:	b950      	cbnz	r0, 800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ec20:	68ab      	ldr	r3, [r5, #8]
 800ec22:	429e      	cmp	r6, r3
 800ec24:	d236      	bcs.n	800ec94 <rclc_executor_spin_some.part.0+0x174>
 800ec26:	6868      	ldr	r0, [r5, #4]
 800ec28:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 800ec2c:	3601      	adds	r6, #1
 800ec2e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d1f0      	bne.n	800ec18 <rclc_executor_spin_some.part.0+0xf8>
 800ec36:	4627      	mov	r7, r4
 800ec38:	e02c      	b.n	800ec94 <rclc_executor_spin_some.part.0+0x174>
 800ec3a:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ec3e:	4640      	mov	r0, r8
 800ec40:	6849      	ldr	r1, [r1, #4]
 800ec42:	f008 fa69 	bl	8017118 <rcl_wait_set_add_client>
 800ec46:	2800      	cmp	r0, #0
 800ec48:	d098      	beq.n	800eb7c <rclc_executor_spin_some.part.0+0x5c>
 800ec4a:	9001      	str	r0, [sp, #4]
 800ec4c:	f000 faf6 	bl	800f23c <rcutils_reset_error>
 800ec50:	9801      	ldr	r0, [sp, #4]
 800ec52:	4607      	mov	r7, r0
 800ec54:	e01e      	b.n	800ec94 <rclc_executor_spin_some.part.0+0x174>
 800ec56:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ec5a:	4640      	mov	r0, r8
 800ec5c:	6849      	ldr	r1, [r1, #4]
 800ec5e:	f007 fef3 	bl	8016a48 <rcl_wait_set_add_subscription>
 800ec62:	2800      	cmp	r0, #0
 800ec64:	d08a      	beq.n	800eb7c <rclc_executor_spin_some.part.0+0x5c>
 800ec66:	e7f0      	b.n	800ec4a <rclc_executor_spin_some.part.0+0x12a>
 800ec68:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ec6c:	4640      	mov	r0, r8
 800ec6e:	6849      	ldr	r1, [r1, #4]
 800ec70:	f008 fa22 	bl	80170b8 <rcl_wait_set_add_timer>
 800ec74:	2800      	cmp	r0, #0
 800ec76:	d081      	beq.n	800eb7c <rclc_executor_spin_some.part.0+0x5c>
 800ec78:	e7e7      	b.n	800ec4a <rclc_executor_spin_some.part.0+0x12a>
 800ec7a:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ec7e:	4640      	mov	r0, r8
 800ec80:	6849      	ldr	r1, [r1, #4]
 800ec82:	f008 f9ed 	bl	8017060 <rcl_wait_set_add_guard_condition>
 800ec86:	2800      	cmp	r0, #0
 800ec88:	f43f af78 	beq.w	800eb7c <rclc_executor_spin_some.part.0+0x5c>
 800ec8c:	e7dd      	b.n	800ec4a <rclc_executor_spin_some.part.0+0x12a>
 800ec8e:	f000 fad5 	bl	800f23c <rcutils_reset_error>
 800ec92:	2701      	movs	r7, #1
 800ec94:	4638      	mov	r0, r7
 800ec96:	b003      	add	sp, #12
 800ec98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec9c:	f000 face 	bl	800f23c <rcutils_reset_error>
 800eca0:	4638      	mov	r0, r7
 800eca2:	b003      	add	sp, #12
 800eca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca8:	68ab      	ldr	r3, [r5, #8]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d04e      	beq.n	800ed4c <rclc_executor_spin_some.part.0+0x22c>
 800ecae:	2400      	movs	r4, #0
 800ecb0:	4626      	mov	r6, r4
 800ecb2:	f240 1991 	movw	r9, #401	; 0x191
 800ecb6:	e008      	b.n	800ecca <rclc_executor_spin_some.part.0+0x1aa>
 800ecb8:	f7ff fcde 	bl	800e678 <_rclc_check_for_new_data>
 800ecbc:	4604      	mov	r4, r0
 800ecbe:	b108      	cbz	r0, 800ecc4 <rclc_executor_spin_some.part.0+0x1a4>
 800ecc0:	4548      	cmp	r0, r9
 800ecc2:	d1b8      	bne.n	800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ecc4:	68ab      	ldr	r3, [r5, #8]
 800ecc6:	429e      	cmp	r6, r3
 800ecc8:	d23c      	bcs.n	800ed44 <rclc_executor_spin_some.part.0+0x224>
 800ecca:	686a      	ldr	r2, [r5, #4]
 800eccc:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800ecd0:	4641      	mov	r1, r8
 800ecd2:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 800ecd6:	3601      	adds	r6, #1
 800ecd8:	f1bc 0f00 	cmp.w	ip, #0
 800ecdc:	d1ec      	bne.n	800ecb8 <rclc_executor_spin_some.part.0+0x198>
 800ecde:	4619      	mov	r1, r3
 800ece0:	4610      	mov	r0, r2
 800ece2:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	; 0x70
 800ece6:	4798      	blx	r3
 800ece8:	2800      	cmp	r0, #0
 800ecea:	d0a4      	beq.n	800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ecec:	68ab      	ldr	r3, [r5, #8]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d0a1      	beq.n	800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ecf2:	f04f 0a00 	mov.w	sl, #0
 800ecf6:	f240 1691 	movw	r6, #401	; 0x191
 800ecfa:	f240 2959 	movw	r9, #601	; 0x259
 800ecfe:	e010      	b.n	800ed22 <rclc_executor_spin_some.part.0+0x202>
 800ed00:	f7ff fd0c 	bl	800e71c <_rclc_take_new_data>
 800ed04:	b118      	cbz	r0, 800ed0e <rclc_executor_spin_some.part.0+0x1ee>
 800ed06:	42b0      	cmp	r0, r6
 800ed08:	d001      	beq.n	800ed0e <rclc_executor_spin_some.part.0+0x1ee>
 800ed0a:	4548      	cmp	r0, r9
 800ed0c:	d121      	bne.n	800ed52 <rclc_executor_spin_some.part.0+0x232>
 800ed0e:	6868      	ldr	r0, [r5, #4]
 800ed10:	4458      	add	r0, fp
 800ed12:	f7ff fd59 	bl	800e7c8 <_rclc_execute>
 800ed16:	4604      	mov	r4, r0
 800ed18:	2800      	cmp	r0, #0
 800ed1a:	d18c      	bne.n	800ec36 <rclc_executor_spin_some.part.0+0x116>
 800ed1c:	68ab      	ldr	r3, [r5, #8]
 800ed1e:	459a      	cmp	sl, r3
 800ed20:	d2b8      	bcs.n	800ec94 <rclc_executor_spin_some.part.0+0x174>
 800ed22:	6868      	ldr	r0, [r5, #4]
 800ed24:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800ed28:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800ed2c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800ed30:	4641      	mov	r1, r8
 800ed32:	f10a 0a01 	add.w	sl, sl, #1
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d1e2      	bne.n	800ed00 <rclc_executor_spin_some.part.0+0x1e0>
 800ed3a:	4627      	mov	r7, r4
 800ed3c:	e7aa      	b.n	800ec94 <rclc_executor_spin_some.part.0+0x174>
 800ed3e:	686a      	ldr	r2, [r5, #4]
 800ed40:	461c      	mov	r4, r3
 800ed42:	e748      	b.n	800ebd6 <rclc_executor_spin_some.part.0+0xb6>
 800ed44:	686a      	ldr	r2, [r5, #4]
 800ed46:	e7ca      	b.n	800ecde <rclc_executor_spin_some.part.0+0x1be>
 800ed48:	686a      	ldr	r2, [r5, #4]
 800ed4a:	e744      	b.n	800ebd6 <rclc_executor_spin_some.part.0+0xb6>
 800ed4c:	686a      	ldr	r2, [r5, #4]
 800ed4e:	461c      	mov	r4, r3
 800ed50:	e7c5      	b.n	800ecde <rclc_executor_spin_some.part.0+0x1be>
 800ed52:	4607      	mov	r7, r0
 800ed54:	e79e      	b.n	800ec94 <rclc_executor_spin_some.part.0+0x174>
 800ed56:	bf00      	nop

0800ed58 <rclc_executor_spin>:
 800ed58:	b1a8      	cbz	r0, 800ed86 <rclc_executor_spin+0x2e>
 800ed5a:	b5d0      	push	{r4, r6, r7, lr}
 800ed5c:	4604      	mov	r4, r0
 800ed5e:	6820      	ldr	r0, [r4, #0]
 800ed60:	e9d4 6718 	ldrd	r6, r7, [r4, #96]	; 0x60
 800ed64:	f006 fa94 	bl	8015290 <rcl_context_is_valid>
 800ed68:	4601      	mov	r1, r0
 800ed6a:	4632      	mov	r2, r6
 800ed6c:	463b      	mov	r3, r7
 800ed6e:	4620      	mov	r0, r4
 800ed70:	b129      	cbz	r1, 800ed7e <rclc_executor_spin+0x26>
 800ed72:	f7ff fed5 	bl	800eb20 <rclc_executor_spin_some.part.0>
 800ed76:	f030 0302 	bics.w	r3, r0, #2
 800ed7a:	d0f0      	beq.n	800ed5e <rclc_executor_spin+0x6>
 800ed7c:	bdd0      	pop	{r4, r6, r7, pc}
 800ed7e:	f000 fa5d 	bl	800f23c <rcutils_reset_error>
 800ed82:	2001      	movs	r0, #1
 800ed84:	bdd0      	pop	{r4, r6, r7, pc}
 800ed86:	200b      	movs	r0, #11
 800ed88:	4770      	bx	lr
 800ed8a:	bf00      	nop

0800ed8c <rclc_executor_handle_counters_zero_init>:
 800ed8c:	b140      	cbz	r0, 800eda0 <rclc_executor_handle_counters_zero_init+0x14>
 800ed8e:	2300      	movs	r3, #0
 800ed90:	6003      	str	r3, [r0, #0]
 800ed92:	6043      	str	r3, [r0, #4]
 800ed94:	6083      	str	r3, [r0, #8]
 800ed96:	60c3      	str	r3, [r0, #12]
 800ed98:	6103      	str	r3, [r0, #16]
 800ed9a:	6143      	str	r3, [r0, #20]
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	4770      	bx	lr
 800eda0:	200b      	movs	r0, #11
 800eda2:	4770      	bx	lr

0800eda4 <rclc_executor_handle_init>:
 800eda4:	b178      	cbz	r0, 800edc6 <rclc_executor_handle_init+0x22>
 800eda6:	b430      	push	{r4, r5}
 800eda8:	4603      	mov	r3, r0
 800edaa:	2209      	movs	r2, #9
 800edac:	2000      	movs	r0, #0
 800edae:	2400      	movs	r4, #0
 800edb0:	2500      	movs	r5, #0
 800edb2:	801a      	strh	r2, [r3, #0]
 800edb4:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
 800edb8:	bc30      	pop	{r4, r5}
 800edba:	e9c3 0001 	strd	r0, r0, [r3, #4]
 800edbe:	6359      	str	r1, [r3, #52]	; 0x34
 800edc0:	6318      	str	r0, [r3, #48]	; 0x30
 800edc2:	8718      	strh	r0, [r3, #56]	; 0x38
 800edc4:	4770      	bx	lr
 800edc6:	200b      	movs	r0, #11
 800edc8:	4770      	bx	lr
 800edca:	bf00      	nop

0800edcc <rclc_support_init_with_options>:
 800edcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edd0:	b084      	sub	sp, #16
 800edd2:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800edd6:	b390      	cbz	r0, 800ee3e <rclc_support_init_with_options+0x72>
 800edd8:	461c      	mov	r4, r3
 800edda:	b383      	cbz	r3, 800ee3e <rclc_support_init_with_options+0x72>
 800eddc:	f1b8 0f00 	cmp.w	r8, #0
 800ede0:	d02d      	beq.n	800ee3e <rclc_support_init_with_options+0x72>
 800ede2:	4605      	mov	r5, r0
 800ede4:	460e      	mov	r6, r1
 800ede6:	4617      	mov	r7, r2
 800ede8:	f7ff f828 	bl	800de3c <rcl_get_zero_initialized_init_options>
 800edec:	4629      	mov	r1, r5
 800edee:	6028      	str	r0, [r5, #0]
 800edf0:	4620      	mov	r0, r4
 800edf2:	f7ff f89b 	bl	800df2c <rcl_init_options_copy>
 800edf6:	4604      	mov	r4, r0
 800edf8:	b9d8      	cbnz	r0, 800ee32 <rclc_support_init_with_options+0x66>
 800edfa:	466c      	mov	r4, sp
 800edfc:	4620      	mov	r0, r4
 800edfe:	f006 fa37 	bl	8015270 <rcl_get_zero_initialized_context>
 800ee02:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ee06:	f105 0408 	add.w	r4, r5, #8
 800ee0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ee0e:	4623      	mov	r3, r4
 800ee10:	4639      	mov	r1, r7
 800ee12:	4630      	mov	r0, r6
 800ee14:	462a      	mov	r2, r5
 800ee16:	f006 fc25 	bl	8015664 <rcl_init>
 800ee1a:	4604      	mov	r4, r0
 800ee1c:	b948      	cbnz	r0, 800ee32 <rclc_support_init_with_options+0x66>
 800ee1e:	f8c5 8018 	str.w	r8, [r5, #24]
 800ee22:	4642      	mov	r2, r8
 800ee24:	f105 011c 	add.w	r1, r5, #28
 800ee28:	2003      	movs	r0, #3
 800ee2a:	f007 f855 	bl	8015ed8 <rcl_clock_init>
 800ee2e:	4604      	mov	r4, r0
 800ee30:	b108      	cbz	r0, 800ee36 <rclc_support_init_with_options+0x6a>
 800ee32:	f000 fa03 	bl	800f23c <rcutils_reset_error>
 800ee36:	4620      	mov	r0, r4
 800ee38:	b004      	add	sp, #16
 800ee3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee3e:	240b      	movs	r4, #11
 800ee40:	4620      	mov	r0, r4
 800ee42:	b004      	add	sp, #16
 800ee44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ee48 <rclc_node_init_with_options>:
 800ee48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ee4c:	b087      	sub	sp, #28
 800ee4e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800ee50:	b1e0      	cbz	r0, 800ee8c <rclc_node_init_with_options+0x44>
 800ee52:	460d      	mov	r5, r1
 800ee54:	b1d1      	cbz	r1, 800ee8c <rclc_node_init_with_options+0x44>
 800ee56:	4616      	mov	r6, r2
 800ee58:	b1c2      	cbz	r2, 800ee8c <rclc_node_init_with_options+0x44>
 800ee5a:	4698      	mov	r8, r3
 800ee5c:	b1b3      	cbz	r3, 800ee8c <rclc_node_init_with_options+0x44>
 800ee5e:	b1af      	cbz	r7, 800ee8c <rclc_node_init_with_options+0x44>
 800ee60:	f10d 0910 	add.w	r9, sp, #16
 800ee64:	4604      	mov	r4, r0
 800ee66:	4648      	mov	r0, r9
 800ee68:	f006 fd34 	bl	80158d4 <rcl_get_zero_initialized_node>
 800ee6c:	e899 0003 	ldmia.w	r9, {r0, r1}
 800ee70:	f108 0308 	add.w	r3, r8, #8
 800ee74:	9700      	str	r7, [sp, #0]
 800ee76:	4632      	mov	r2, r6
 800ee78:	e884 0003 	stmia.w	r4, {r0, r1}
 800ee7c:	4629      	mov	r1, r5
 800ee7e:	4620      	mov	r0, r4
 800ee80:	f006 fd32 	bl	80158e8 <rcl_node_init>
 800ee84:	b930      	cbnz	r0, 800ee94 <rclc_node_init_with_options+0x4c>
 800ee86:	b007      	add	sp, #28
 800ee88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee8c:	200b      	movs	r0, #11
 800ee8e:	b007      	add	sp, #28
 800ee90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee94:	9003      	str	r0, [sp, #12]
 800ee96:	f000 f9d1 	bl	800f23c <rcutils_reset_error>
 800ee9a:	9803      	ldr	r0, [sp, #12]
 800ee9c:	b007      	add	sp, #28
 800ee9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eea2:	bf00      	nop

0800eea4 <rclc_publisher_init_default>:
 800eea4:	b368      	cbz	r0, 800ef02 <rclc_publisher_init_default+0x5e>
 800eea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eeaa:	460d      	mov	r5, r1
 800eeac:	b09e      	sub	sp, #120	; 0x78
 800eeae:	b321      	cbz	r1, 800eefa <rclc_publisher_init_default+0x56>
 800eeb0:	4616      	mov	r6, r2
 800eeb2:	b312      	cbz	r2, 800eefa <rclc_publisher_init_default+0x56>
 800eeb4:	461f      	mov	r7, r3
 800eeb6:	b303      	cbz	r3, 800eefa <rclc_publisher_init_default+0x56>
 800eeb8:	4604      	mov	r4, r0
 800eeba:	f7ff f921 	bl	800e100 <rcl_get_zero_initialized_publisher>
 800eebe:	f10d 0810 	add.w	r8, sp, #16
 800eec2:	6020      	str	r0, [r4, #0]
 800eec4:	4640      	mov	r0, r8
 800eec6:	f7ff fa17 	bl	800e2f8 <rcl_publisher_get_default_options>
 800eeca:	490f      	ldr	r1, [pc, #60]	; (800ef08 <rclc_publisher_init_default+0x64>)
 800eecc:	2250      	movs	r2, #80	; 0x50
 800eece:	4640      	mov	r0, r8
 800eed0:	f00a fbb0 	bl	8019634 <memcpy>
 800eed4:	f8cd 8000 	str.w	r8, [sp]
 800eed8:	463b      	mov	r3, r7
 800eeda:	4632      	mov	r2, r6
 800eedc:	4629      	mov	r1, r5
 800eede:	4620      	mov	r0, r4
 800eee0:	f7ff f914 	bl	800e10c <rcl_publisher_init>
 800eee4:	b910      	cbnz	r0, 800eeec <rclc_publisher_init_default+0x48>
 800eee6:	b01e      	add	sp, #120	; 0x78
 800eee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eeec:	9003      	str	r0, [sp, #12]
 800eeee:	f000 f9a5 	bl	800f23c <rcutils_reset_error>
 800eef2:	9803      	ldr	r0, [sp, #12]
 800eef4:	b01e      	add	sp, #120	; 0x78
 800eef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eefa:	200b      	movs	r0, #11
 800eefc:	b01e      	add	sp, #120	; 0x78
 800eefe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef02:	200b      	movs	r0, #11
 800ef04:	4770      	bx	lr
 800ef06:	bf00      	nop
 800ef08:	0801ebc0 	.word	0x0801ebc0

0800ef0c <rclc_subscription_init_best_effort>:
 800ef0c:	b368      	cbz	r0, 800ef6a <rclc_subscription_init_best_effort+0x5e>
 800ef0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef12:	460d      	mov	r5, r1
 800ef14:	b0a0      	sub	sp, #128	; 0x80
 800ef16:	b321      	cbz	r1, 800ef62 <rclc_subscription_init_best_effort+0x56>
 800ef18:	4616      	mov	r6, r2
 800ef1a:	b312      	cbz	r2, 800ef62 <rclc_subscription_init_best_effort+0x56>
 800ef1c:	461f      	mov	r7, r3
 800ef1e:	b303      	cbz	r3, 800ef62 <rclc_subscription_init_best_effort+0x56>
 800ef20:	4604      	mov	r4, r0
 800ef22:	f7ff fa2f 	bl	800e384 <rcl_get_zero_initialized_subscription>
 800ef26:	f10d 0810 	add.w	r8, sp, #16
 800ef2a:	6020      	str	r0, [r4, #0]
 800ef2c:	4640      	mov	r0, r8
 800ef2e:	f7ff fb25 	bl	800e57c <rcl_subscription_get_default_options>
 800ef32:	490f      	ldr	r1, [pc, #60]	; (800ef70 <rclc_subscription_init_best_effort+0x64>)
 800ef34:	2250      	movs	r2, #80	; 0x50
 800ef36:	4640      	mov	r0, r8
 800ef38:	f00a fb7c 	bl	8019634 <memcpy>
 800ef3c:	f8cd 8000 	str.w	r8, [sp]
 800ef40:	463b      	mov	r3, r7
 800ef42:	4632      	mov	r2, r6
 800ef44:	4629      	mov	r1, r5
 800ef46:	4620      	mov	r0, r4
 800ef48:	f7ff fa22 	bl	800e390 <rcl_subscription_init>
 800ef4c:	b910      	cbnz	r0, 800ef54 <rclc_subscription_init_best_effort+0x48>
 800ef4e:	b020      	add	sp, #128	; 0x80
 800ef50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef54:	9003      	str	r0, [sp, #12]
 800ef56:	f000 f971 	bl	800f23c <rcutils_reset_error>
 800ef5a:	9803      	ldr	r0, [sp, #12]
 800ef5c:	b020      	add	sp, #128	; 0x80
 800ef5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef62:	200b      	movs	r0, #11
 800ef64:	b020      	add	sp, #128	; 0x80
 800ef66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef6a:	200b      	movs	r0, #11
 800ef6c:	4770      	bx	lr
 800ef6e:	bf00      	nop
 800ef70:	0801ec10 	.word	0x0801ec10

0800ef74 <rclc_timer_init_default>:
 800ef74:	b350      	cbz	r0, 800efcc <rclc_timer_init_default+0x58>
 800ef76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef7a:	460c      	mov	r4, r1
 800ef7c:	b08b      	sub	sp, #44	; 0x2c
 800ef7e:	b309      	cbz	r1, 800efc4 <rclc_timer_init_default+0x50>
 800ef80:	4691      	mov	r9, r2
 800ef82:	4698      	mov	r8, r3
 800ef84:	4607      	mov	r7, r0
 800ef86:	f007 f993 	bl	80162b0 <rcl_get_zero_initialized_timer>
 800ef8a:	69a6      	ldr	r6, [r4, #24]
 800ef8c:	6038      	str	r0, [r7, #0]
 800ef8e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800ef90:	ad03      	add	r5, sp, #12
 800ef92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ef94:	6833      	ldr	r3, [r6, #0]
 800ef96:	602b      	str	r3, [r5, #0]
 800ef98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ef9a:	9302      	str	r3, [sp, #8]
 800ef9c:	e9cd 9800 	strd	r9, r8, [sp]
 800efa0:	4638      	mov	r0, r7
 800efa2:	f104 0208 	add.w	r2, r4, #8
 800efa6:	f104 011c 	add.w	r1, r4, #28
 800efaa:	f007 f987 	bl	80162bc <rcl_timer_init>
 800efae:	b910      	cbnz	r0, 800efb6 <rclc_timer_init_default+0x42>
 800efb0:	b00b      	add	sp, #44	; 0x2c
 800efb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efb6:	9009      	str	r0, [sp, #36]	; 0x24
 800efb8:	f000 f940 	bl	800f23c <rcutils_reset_error>
 800efbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efbe:	b00b      	add	sp, #44	; 0x2c
 800efc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efc4:	200b      	movs	r0, #11
 800efc6:	b00b      	add	sp, #44	; 0x2c
 800efc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efcc:	200b      	movs	r0, #11
 800efce:	4770      	bx	lr

0800efd0 <__default_zero_allocate>:
 800efd0:	f00a ba36 	b.w	8019440 <calloc>

0800efd4 <__default_reallocate>:
 800efd4:	f00a beae 	b.w	8019d34 <realloc>

0800efd8 <__default_deallocate>:
 800efd8:	f00a bb24 	b.w	8019624 <free>

0800efdc <__default_allocate>:
 800efdc:	f00a bb1a 	b.w	8019614 <malloc>

0800efe0 <rcutils_get_zero_initialized_allocator>:
 800efe0:	b470      	push	{r4, r5, r6}
 800efe2:	4d05      	ldr	r5, [pc, #20]	; (800eff8 <rcutils_get_zero_initialized_allocator+0x18>)
 800efe4:	4606      	mov	r6, r0
 800efe6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800efe8:	4634      	mov	r4, r6
 800efea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800efec:	682b      	ldr	r3, [r5, #0]
 800efee:	6023      	str	r3, [r4, #0]
 800eff0:	4630      	mov	r0, r6
 800eff2:	bc70      	pop	{r4, r5, r6}
 800eff4:	4770      	bx	lr
 800eff6:	bf00      	nop
 800eff8:	0801ec60 	.word	0x0801ec60

0800effc <rcutils_set_default_allocator>:
 800effc:	b1a0      	cbz	r0, 800f028 <rcutils_set_default_allocator+0x2c>
 800effe:	6801      	ldr	r1, [r0, #0]
 800f000:	b199      	cbz	r1, 800f02a <rcutils_set_default_allocator+0x2e>
 800f002:	b430      	push	{r4, r5}
 800f004:	6844      	ldr	r4, [r0, #4]
 800f006:	b194      	cbz	r4, 800f02e <rcutils_set_default_allocator+0x32>
 800f008:	68c5      	ldr	r5, [r0, #12]
 800f00a:	b15d      	cbz	r5, 800f024 <rcutils_set_default_allocator+0x28>
 800f00c:	6883      	ldr	r3, [r0, #8]
 800f00e:	b18b      	cbz	r3, 800f034 <rcutils_set_default_allocator+0x38>
 800f010:	4a09      	ldr	r2, [pc, #36]	; (800f038 <rcutils_set_default_allocator+0x3c>)
 800f012:	e9c2 1400 	strd	r1, r4, [r2]
 800f016:	e9c2 3502 	strd	r3, r5, [r2, #8]
 800f01a:	2000      	movs	r0, #0
 800f01c:	6110      	str	r0, [r2, #16]
 800f01e:	2001      	movs	r0, #1
 800f020:	bc30      	pop	{r4, r5}
 800f022:	4770      	bx	lr
 800f024:	4628      	mov	r0, r5
 800f026:	e7fb      	b.n	800f020 <rcutils_set_default_allocator+0x24>
 800f028:	4770      	bx	lr
 800f02a:	4608      	mov	r0, r1
 800f02c:	4770      	bx	lr
 800f02e:	4620      	mov	r0, r4
 800f030:	bc30      	pop	{r4, r5}
 800f032:	4770      	bx	lr
 800f034:	4618      	mov	r0, r3
 800f036:	e7f3      	b.n	800f020 <rcutils_set_default_allocator+0x24>
 800f038:	20000034 	.word	0x20000034

0800f03c <rcutils_get_default_allocator>:
 800f03c:	b470      	push	{r4, r5, r6}
 800f03e:	4d05      	ldr	r5, [pc, #20]	; (800f054 <rcutils_get_default_allocator+0x18>)
 800f040:	4606      	mov	r6, r0
 800f042:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f044:	4634      	mov	r4, r6
 800f046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f048:	682b      	ldr	r3, [r5, #0]
 800f04a:	6023      	str	r3, [r4, #0]
 800f04c:	4630      	mov	r0, r6
 800f04e:	bc70      	pop	{r4, r5, r6}
 800f050:	4770      	bx	lr
 800f052:	bf00      	nop
 800f054:	20000034 	.word	0x20000034

0800f058 <rcutils_allocator_is_valid>:
 800f058:	b158      	cbz	r0, 800f072 <rcutils_allocator_is_valid+0x1a>
 800f05a:	6803      	ldr	r3, [r0, #0]
 800f05c:	b143      	cbz	r3, 800f070 <rcutils_allocator_is_valid+0x18>
 800f05e:	6843      	ldr	r3, [r0, #4]
 800f060:	b133      	cbz	r3, 800f070 <rcutils_allocator_is_valid+0x18>
 800f062:	68c3      	ldr	r3, [r0, #12]
 800f064:	b123      	cbz	r3, 800f070 <rcutils_allocator_is_valid+0x18>
 800f066:	6880      	ldr	r0, [r0, #8]
 800f068:	3800      	subs	r0, #0
 800f06a:	bf18      	it	ne
 800f06c:	2001      	movne	r0, #1
 800f06e:	4770      	bx	lr
 800f070:	4618      	mov	r0, r3
 800f072:	4770      	bx	lr

0800f074 <__rcutils_format_error_string>:
 800f074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f078:	460e      	mov	r6, r1
 800f07a:	b086      	sub	sp, #24
 800f07c:	4607      	mov	r7, r0
 800f07e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f082:	4630      	mov	r0, r6
 800f084:	f00a ff60 	bl	8019f48 <strnlen>
 800f088:	f240 38ff 	movw	r8, #1023	; 0x3ff
 800f08c:	4540      	cmp	r0, r8
 800f08e:	bf28      	it	cs
 800f090:	4640      	movcs	r0, r8
 800f092:	4605      	mov	r5, r0
 800f094:	f5c5 6480 	rsb	r4, r5, #1024	; 0x400
 800f098:	462a      	mov	r2, r5
 800f09a:	4631      	mov	r1, r6
 800f09c:	4638      	mov	r0, r7
 800f09e:	f00a fad7 	bl	8019650 <memmove>
 800f0a2:	2c05      	cmp	r4, #5
 800f0a4:	46a1      	mov	r9, r4
 800f0a6:	bf28      	it	cs
 800f0a8:	f04f 0905 	movcs.w	r9, #5
 800f0ac:	454c      	cmp	r4, r9
 800f0ae:	f04f 0300 	mov.w	r3, #0
 800f0b2:	bf98      	it	ls
 800f0b4:	eba8 0905 	subls.w	r9, r8, r5
 800f0b8:	557b      	strb	r3, [r7, r5]
 800f0ba:	442f      	add	r7, r5
 800f0bc:	4949      	ldr	r1, [pc, #292]	; (800f1e4 <__rcutils_format_error_string+0x170>)
 800f0be:	eba4 0409 	sub.w	r4, r4, r9
 800f0c2:	464a      	mov	r2, r9
 800f0c4:	4638      	mov	r0, r7
 800f0c6:	f04f 0800 	mov.w	r8, #0
 800f0ca:	f506 7540 	add.w	r5, r6, #768	; 0x300
 800f0ce:	f00a fab1 	bl	8019634 <memcpy>
 800f0d2:	f807 8009 	strb.w	r8, [r7, r9]
 800f0d6:	4621      	mov	r1, r4
 800f0d8:	4628      	mov	r0, r5
 800f0da:	f00a ff35 	bl	8019f48 <strnlen>
 800f0de:	4284      	cmp	r4, r0
 800f0e0:	4682      	mov	sl, r0
 800f0e2:	444f      	add	r7, r9
 800f0e4:	d96b      	bls.n	800f1be <__rcutils_format_error_string+0x14a>
 800f0e6:	1a24      	subs	r4, r4, r0
 800f0e8:	2c01      	cmp	r4, #1
 800f0ea:	4629      	mov	r1, r5
 800f0ec:	4602      	mov	r2, r0
 800f0ee:	4625      	mov	r5, r4
 800f0f0:	4638      	mov	r0, r7
 800f0f2:	bf28      	it	cs
 800f0f4:	2501      	movcs	r5, #1
 800f0f6:	f00a faab 	bl	8019650 <memmove>
 800f0fa:	42ac      	cmp	r4, r5
 800f0fc:	f807 800a 	strb.w	r8, [r7, sl]
 800f100:	eb07 030a 	add.w	r3, r7, sl
 800f104:	bf88      	it	hi
 800f106:	1b64      	subhi	r4, r4, r5
 800f108:	d963      	bls.n	800f1d2 <__rcutils_format_error_string+0x15e>
 800f10a:	4618      	mov	r0, r3
 800f10c:	4936      	ldr	r1, [pc, #216]	; (800f1e8 <__rcutils_format_error_string+0x174>)
 800f10e:	462a      	mov	r2, r5
 800f110:	f00a fa90 	bl	8019634 <memcpy>
 800f114:	f04f 0800 	mov.w	r8, #0
 800f118:	f800 8005 	strb.w	r8, [r0, r5]
 800f11c:	e9d6 67fa 	ldrd	r6, r7, [r6, #1000]	; 0x3e8
 800f120:	ea56 0307 	orrs.w	r3, r6, r7
 800f124:	eb00 0a05 	add.w	sl, r0, r5
 800f128:	d056      	beq.n	800f1d8 <__rcutils_format_error_string+0x164>
 800f12a:	46e9      	mov	r9, sp
 800f12c:	464d      	mov	r5, r9
 800f12e:	4630      	mov	r0, r6
 800f130:	4639      	mov	r1, r7
 800f132:	220a      	movs	r2, #10
 800f134:	2300      	movs	r3, #0
 800f136:	f7f1 fe07 	bl	8000d48 <__aeabi_uldivmod>
 800f13a:	3230      	adds	r2, #48	; 0x30
 800f13c:	f805 2b01 	strb.w	r2, [r5], #1
 800f140:	2300      	movs	r3, #0
 800f142:	220a      	movs	r2, #10
 800f144:	4630      	mov	r0, r6
 800f146:	4639      	mov	r1, r7
 800f148:	f7f1 fdfe 	bl	8000d48 <__aeabi_uldivmod>
 800f14c:	463b      	mov	r3, r7
 800f14e:	4632      	mov	r2, r6
 800f150:	2b00      	cmp	r3, #0
 800f152:	bf08      	it	eq
 800f154:	2a0a      	cmpeq	r2, #10
 800f156:	f108 0801 	add.w	r8, r8, #1
 800f15a:	4606      	mov	r6, r0
 800f15c:	460f      	mov	r7, r1
 800f15e:	d2e6      	bcs.n	800f12e <__rcutils_format_error_string+0xba>
 800f160:	ab06      	add	r3, sp, #24
 800f162:	4498      	add	r8, r3
 800f164:	2300      	movs	r3, #0
 800f166:	2115      	movs	r1, #21
 800f168:	f808 3c18 	strb.w	r3, [r8, #-24]
 800f16c:	4648      	mov	r0, r9
 800f16e:	f00a feeb 	bl	8019f48 <strnlen>
 800f172:	2801      	cmp	r0, #1
 800f174:	d90f      	bls.n	800f196 <__rcutils_format_error_string+0x122>
 800f176:	1e43      	subs	r3, r0, #1
 800f178:	f10d 32ff 	add.w	r2, sp, #4294967295	; 0xffffffff
 800f17c:	4410      	add	r0, r2
 800f17e:	444b      	add	r3, r9
 800f180:	464a      	mov	r2, r9
 800f182:	7811      	ldrb	r1, [r2, #0]
 800f184:	781d      	ldrb	r5, [r3, #0]
 800f186:	f802 5b01 	strb.w	r5, [r2], #1
 800f18a:	f803 1901 	strb.w	r1, [r3], #-1
 800f18e:	1a81      	subs	r1, r0, r2
 800f190:	1ac5      	subs	r5, r0, r3
 800f192:	428d      	cmp	r5, r1
 800f194:	d3f5      	bcc.n	800f182 <__rcutils_format_error_string+0x10e>
 800f196:	4621      	mov	r1, r4
 800f198:	4648      	mov	r0, r9
 800f19a:	f00a fed5 	bl	8019f48 <strnlen>
 800f19e:	42a0      	cmp	r0, r4
 800f1a0:	4605      	mov	r5, r0
 800f1a2:	bf28      	it	cs
 800f1a4:	f104 35ff 	addcs.w	r5, r4, #4294967295	; 0xffffffff
 800f1a8:	4649      	mov	r1, r9
 800f1aa:	462a      	mov	r2, r5
 800f1ac:	4650      	mov	r0, sl
 800f1ae:	f00a fa41 	bl	8019634 <memcpy>
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	f80a 3005 	strb.w	r3, [sl, r5]
 800f1b8:	b006      	add	sp, #24
 800f1ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1be:	3c01      	subs	r4, #1
 800f1c0:	4622      	mov	r2, r4
 800f1c2:	4629      	mov	r1, r5
 800f1c4:	4638      	mov	r0, r7
 800f1c6:	f00a fa43 	bl	8019650 <memmove>
 800f1ca:	f807 8004 	strb.w	r8, [r7, r4]
 800f1ce:	193b      	adds	r3, r7, r4
 800f1d0:	2401      	movs	r4, #1
 800f1d2:	1e65      	subs	r5, r4, #1
 800f1d4:	2401      	movs	r4, #1
 800f1d6:	e798      	b.n	800f10a <__rcutils_format_error_string+0x96>
 800f1d8:	2330      	movs	r3, #48	; 0x30
 800f1da:	f8ad 3000 	strh.w	r3, [sp]
 800f1de:	46e9      	mov	r9, sp
 800f1e0:	e7d9      	b.n	800f196 <__rcutils_format_error_string+0x122>
 800f1e2:	bf00      	nop
 800f1e4:	0801ec74 	.word	0x0801ec74
 800f1e8:	0801ec7c 	.word	0x0801ec7c

0800f1ec <rcutils_get_error_string>:
 800f1ec:	b538      	push	{r3, r4, r5, lr}
 800f1ee:	4b0e      	ldr	r3, [pc, #56]	; (800f228 <rcutils_get_error_string+0x3c>)
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	4604      	mov	r4, r0
 800f1f4:	b18b      	cbz	r3, 800f21a <rcutils_get_error_string+0x2e>
 800f1f6:	4d0d      	ldr	r5, [pc, #52]	; (800f22c <rcutils_get_error_string+0x40>)
 800f1f8:	782b      	ldrb	r3, [r5, #0]
 800f1fa:	b13b      	cbz	r3, 800f20c <rcutils_get_error_string+0x20>
 800f1fc:	490c      	ldr	r1, [pc, #48]	; (800f230 <rcutils_get_error_string+0x44>)
 800f1fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f202:	4620      	mov	r0, r4
 800f204:	f00a fa16 	bl	8019634 <memcpy>
 800f208:	4620      	mov	r0, r4
 800f20a:	bd38      	pop	{r3, r4, r5, pc}
 800f20c:	4909      	ldr	r1, [pc, #36]	; (800f234 <rcutils_get_error_string+0x48>)
 800f20e:	4808      	ldr	r0, [pc, #32]	; (800f230 <rcutils_get_error_string+0x44>)
 800f210:	f7ff ff30 	bl	800f074 <__rcutils_format_error_string>
 800f214:	2301      	movs	r3, #1
 800f216:	702b      	strb	r3, [r5, #0]
 800f218:	e7f0      	b.n	800f1fc <rcutils_get_error_string+0x10>
 800f21a:	4907      	ldr	r1, [pc, #28]	; (800f238 <rcutils_get_error_string+0x4c>)
 800f21c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f220:	f00a fa08 	bl	8019634 <memcpy>
 800f224:	4620      	mov	r0, r4
 800f226:	bd38      	pop	{r3, r4, r5, pc}
 800f228:	20010420 	.word	0x20010420
 800f22c:	20010421 	.word	0x20010421
 800f230:	20010e88 	.word	0x20010e88
 800f234:	20011288 	.word	0x20011288
 800f238:	0801e504 	.word	0x0801e504

0800f23c <rcutils_reset_error>:
 800f23c:	b510      	push	{r4, lr}
 800f23e:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 800f242:	2100      	movs	r1, #0
 800f244:	4807      	ldr	r0, [pc, #28]	; (800f264 <rcutils_reset_error+0x28>)
 800f246:	f00a fa1d 	bl	8019684 <memset>
 800f24a:	4b07      	ldr	r3, [pc, #28]	; (800f268 <rcutils_reset_error+0x2c>)
 800f24c:	4907      	ldr	r1, [pc, #28]	; (800f26c <rcutils_reset_error+0x30>)
 800f24e:	4808      	ldr	r0, [pc, #32]	; (800f270 <rcutils_reset_error+0x34>)
 800f250:	2400      	movs	r4, #0
 800f252:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f256:	701c      	strb	r4, [r3, #0]
 800f258:	f00a f9ec 	bl	8019634 <memcpy>
 800f25c:	4b05      	ldr	r3, [pc, #20]	; (800f274 <rcutils_reset_error+0x38>)
 800f25e:	701c      	strb	r4, [r3, #0]
 800f260:	bd10      	pop	{r4, pc}
 800f262:	bf00      	nop
 800f264:	20011288 	.word	0x20011288
 800f268:	20010421 	.word	0x20010421
 800f26c:	0801dd04 	.word	0x0801dd04
 800f270:	20010e88 	.word	0x20010e88
 800f274:	20010420 	.word	0x20010420

0800f278 <rcutils_get_zero_initialized_string_map>:
 800f278:	4b01      	ldr	r3, [pc, #4]	; (800f280 <rcutils_get_zero_initialized_string_map+0x8>)
 800f27a:	2000      	movs	r0, #0
 800f27c:	6018      	str	r0, [r3, #0]
 800f27e:	4770      	bx	lr
 800f280:	20010424 	.word	0x20010424

0800f284 <rcutils_string_map_reserve>:
 800f284:	2800      	cmp	r0, #0
 800f286:	d061      	beq.n	800f34c <rcutils_string_map_reserve+0xc8>
 800f288:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f28c:	6805      	ldr	r5, [r0, #0]
 800f28e:	b083      	sub	sp, #12
 800f290:	460c      	mov	r4, r1
 800f292:	4606      	mov	r6, r0
 800f294:	b12d      	cbz	r5, 800f2a2 <rcutils_string_map_reserve+0x1e>
 800f296:	68eb      	ldr	r3, [r5, #12]
 800f298:	42a3      	cmp	r3, r4
 800f29a:	d906      	bls.n	800f2aa <rcutils_string_map_reserve+0x26>
 800f29c:	461c      	mov	r4, r3
 800f29e:	2d00      	cmp	r5, #0
 800f2a0:	d1f9      	bne.n	800f296 <rcutils_string_map_reserve+0x12>
 800f2a2:	201f      	movs	r0, #31
 800f2a4:	b003      	add	sp, #12
 800f2a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2aa:	68ab      	ldr	r3, [r5, #8]
 800f2ac:	42a3      	cmp	r3, r4
 800f2ae:	d049      	beq.n	800f344 <rcutils_string_map_reserve+0xc0>
 800f2b0:	6a2f      	ldr	r7, [r5, #32]
 800f2b2:	2c00      	cmp	r4, #0
 800f2b4:	d035      	beq.n	800f322 <rcutils_string_map_reserve+0x9e>
 800f2b6:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800f2ba:	d245      	bcs.n	800f348 <rcutils_string_map_reserve+0xc4>
 800f2bc:	ea4f 0884 	mov.w	r8, r4, lsl #2
 800f2c0:	f8d5 9018 	ldr.w	r9, [r5, #24]
 800f2c4:	6828      	ldr	r0, [r5, #0]
 800f2c6:	4641      	mov	r1, r8
 800f2c8:	463a      	mov	r2, r7
 800f2ca:	47c8      	blx	r9
 800f2cc:	2800      	cmp	r0, #0
 800f2ce:	d03b      	beq.n	800f348 <rcutils_string_map_reserve+0xc4>
 800f2d0:	6833      	ldr	r3, [r6, #0]
 800f2d2:	463a      	mov	r2, r7
 800f2d4:	6018      	str	r0, [r3, #0]
 800f2d6:	4641      	mov	r1, r8
 800f2d8:	6858      	ldr	r0, [r3, #4]
 800f2da:	47c8      	blx	r9
 800f2dc:	2800      	cmp	r0, #0
 800f2de:	d033      	beq.n	800f348 <rcutils_string_map_reserve+0xc4>
 800f2e0:	6835      	ldr	r5, [r6, #0]
 800f2e2:	68ab      	ldr	r3, [r5, #8]
 800f2e4:	6068      	str	r0, [r5, #4]
 800f2e6:	42a3      	cmp	r3, r4
 800f2e8:	d227      	bcs.n	800f33a <rcutils_string_map_reserve+0xb6>
 800f2ea:	682a      	ldr	r2, [r5, #0]
 800f2ec:	eb00 0108 	add.w	r1, r0, r8
 800f2f0:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 800f2f4:	428f      	cmp	r7, r1
 800f2f6:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800f2fa:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 800f2fe:	d203      	bcs.n	800f308 <rcutils_string_map_reserve+0x84>
 800f300:	eb02 0108 	add.w	r1, r2, r8
 800f304:	428e      	cmp	r6, r1
 800f306:	d323      	bcc.n	800f350 <rcutils_string_map_reserve+0xcc>
 800f308:	1ae3      	subs	r3, r4, r3
 800f30a:	009a      	lsls	r2, r3, #2
 800f30c:	4638      	mov	r0, r7
 800f30e:	2100      	movs	r1, #0
 800f310:	9201      	str	r2, [sp, #4]
 800f312:	f00a f9b7 	bl	8019684 <memset>
 800f316:	9a01      	ldr	r2, [sp, #4]
 800f318:	4630      	mov	r0, r6
 800f31a:	2100      	movs	r1, #0
 800f31c:	f00a f9b2 	bl	8019684 <memset>
 800f320:	e00b      	b.n	800f33a <rcutils_string_map_reserve+0xb6>
 800f322:	f8d5 8014 	ldr.w	r8, [r5, #20]
 800f326:	6828      	ldr	r0, [r5, #0]
 800f328:	4639      	mov	r1, r7
 800f32a:	47c0      	blx	r8
 800f32c:	6833      	ldr	r3, [r6, #0]
 800f32e:	4639      	mov	r1, r7
 800f330:	6858      	ldr	r0, [r3, #4]
 800f332:	601c      	str	r4, [r3, #0]
 800f334:	47c0      	blx	r8
 800f336:	6835      	ldr	r5, [r6, #0]
 800f338:	606c      	str	r4, [r5, #4]
 800f33a:	2000      	movs	r0, #0
 800f33c:	60ac      	str	r4, [r5, #8]
 800f33e:	b003      	add	sp, #12
 800f340:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f344:	2000      	movs	r0, #0
 800f346:	e7ad      	b.n	800f2a4 <rcutils_string_map_reserve+0x20>
 800f348:	200a      	movs	r0, #10
 800f34a:	e7ab      	b.n	800f2a4 <rcutils_string_map_reserve+0x20>
 800f34c:	200b      	movs	r0, #11
 800f34e:	4770      	bx	lr
 800f350:	1f13      	subs	r3, r2, #4
 800f352:	f1ac 0c04 	sub.w	ip, ip, #4
 800f356:	4498      	add	r8, r3
 800f358:	4460      	add	r0, ip
 800f35a:	4462      	add	r2, ip
 800f35c:	2300      	movs	r3, #0
 800f35e:	f842 3f04 	str.w	r3, [r2, #4]!
 800f362:	4542      	cmp	r2, r8
 800f364:	f840 3f04 	str.w	r3, [r0, #4]!
 800f368:	d1f9      	bne.n	800f35e <rcutils_string_map_reserve+0xda>
 800f36a:	e7e6      	b.n	800f33a <rcutils_string_map_reserve+0xb6>

0800f36c <rcutils_string_map_init>:
 800f36c:	b082      	sub	sp, #8
 800f36e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f370:	460e      	mov	r6, r1
 800f372:	a906      	add	r1, sp, #24
 800f374:	e881 000c 	stmia.w	r1, {r2, r3}
 800f378:	b380      	cbz	r0, 800f3dc <rcutils_string_map_init+0x70>
 800f37a:	6807      	ldr	r7, [r0, #0]
 800f37c:	4604      	mov	r4, r0
 800f37e:	b12f      	cbz	r7, 800f38c <rcutils_string_map_init+0x20>
 800f380:	251e      	movs	r5, #30
 800f382:	4628      	mov	r0, r5
 800f384:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f388:	b002      	add	sp, #8
 800f38a:	4770      	bx	lr
 800f38c:	a806      	add	r0, sp, #24
 800f38e:	f7ff fe63 	bl	800f058 <rcutils_allocator_is_valid>
 800f392:	b318      	cbz	r0, 800f3dc <rcutils_string_map_init+0x70>
 800f394:	9b06      	ldr	r3, [sp, #24]
 800f396:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f398:	2024      	movs	r0, #36	; 0x24
 800f39a:	4798      	blx	r3
 800f39c:	4605      	mov	r5, r0
 800f39e:	6020      	str	r0, [r4, #0]
 800f3a0:	b310      	cbz	r0, 800f3e8 <rcutils_string_map_init+0x7c>
 800f3a2:	f10d 0e18 	add.w	lr, sp, #24
 800f3a6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f3aa:	f105 0c10 	add.w	ip, r5, #16
 800f3ae:	e9c5 7700 	strd	r7, r7, [r5]
 800f3b2:	e9c5 7702 	strd	r7, r7, [r5, #8]
 800f3b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f3ba:	f8de 3000 	ldr.w	r3, [lr]
 800f3be:	f8cc 3000 	str.w	r3, [ip]
 800f3c2:	4631      	mov	r1, r6
 800f3c4:	4620      	mov	r0, r4
 800f3c6:	f7ff ff5d 	bl	800f284 <rcutils_string_map_reserve>
 800f3ca:	4605      	mov	r5, r0
 800f3cc:	2800      	cmp	r0, #0
 800f3ce:	d0d8      	beq.n	800f382 <rcutils_string_map_init+0x16>
 800f3d0:	9b07      	ldr	r3, [sp, #28]
 800f3d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f3d4:	6820      	ldr	r0, [r4, #0]
 800f3d6:	4798      	blx	r3
 800f3d8:	6027      	str	r7, [r4, #0]
 800f3da:	e7d2      	b.n	800f382 <rcutils_string_map_init+0x16>
 800f3dc:	250b      	movs	r5, #11
 800f3de:	4628      	mov	r0, r5
 800f3e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f3e4:	b002      	add	sp, #8
 800f3e6:	4770      	bx	lr
 800f3e8:	250a      	movs	r5, #10
 800f3ea:	e7ca      	b.n	800f382 <rcutils_string_map_init+0x16>

0800f3ec <rcutils_string_map_fini>:
 800f3ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3f0:	b082      	sub	sp, #8
 800f3f2:	2800      	cmp	r0, #0
 800f3f4:	d039      	beq.n	800f46a <rcutils_string_map_fini+0x7e>
 800f3f6:	6804      	ldr	r4, [r0, #0]
 800f3f8:	4606      	mov	r6, r0
 800f3fa:	2c00      	cmp	r4, #0
 800f3fc:	d031      	beq.n	800f462 <rcutils_string_map_fini+0x76>
 800f3fe:	68a3      	ldr	r3, [r4, #8]
 800f400:	b323      	cbz	r3, 800f44c <rcutils_string_map_fini+0x60>
 800f402:	2500      	movs	r5, #0
 800f404:	6822      	ldr	r2, [r4, #0]
 800f406:	46a8      	mov	r8, r5
 800f408:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800f40c:	b1d8      	cbz	r0, 800f446 <rcutils_string_map_fini+0x5a>
 800f40e:	6a21      	ldr	r1, [r4, #32]
 800f410:	6967      	ldr	r7, [r4, #20]
 800f412:	9101      	str	r1, [sp, #4]
 800f414:	47b8      	blx	r7
 800f416:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f41a:	f842 8025 	str.w	r8, [r2, r5, lsl #2]
 800f41e:	9901      	ldr	r1, [sp, #4]
 800f420:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f424:	47b8      	blx	r7
 800f426:	68e3      	ldr	r3, [r4, #12]
 800f428:	6862      	ldr	r2, [r4, #4]
 800f42a:	3b01      	subs	r3, #1
 800f42c:	f842 8025 	str.w	r8, [r2, r5, lsl #2]
 800f430:	60e3      	str	r3, [r4, #12]
 800f432:	6834      	ldr	r4, [r6, #0]
 800f434:	68a3      	ldr	r3, [r4, #8]
 800f436:	3501      	adds	r5, #1
 800f438:	429d      	cmp	r5, r3
 800f43a:	d207      	bcs.n	800f44c <rcutils_string_map_fini+0x60>
 800f43c:	6822      	ldr	r2, [r4, #0]
 800f43e:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800f442:	2800      	cmp	r0, #0
 800f444:	d1e3      	bne.n	800f40e <rcutils_string_map_fini+0x22>
 800f446:	3501      	adds	r5, #1
 800f448:	429d      	cmp	r5, r3
 800f44a:	d3dd      	bcc.n	800f408 <rcutils_string_map_fini+0x1c>
 800f44c:	2100      	movs	r1, #0
 800f44e:	4630      	mov	r0, r6
 800f450:	f7ff ff18 	bl	800f284 <rcutils_string_map_reserve>
 800f454:	4604      	mov	r4, r0
 800f456:	b920      	cbnz	r0, 800f462 <rcutils_string_map_fini+0x76>
 800f458:	6830      	ldr	r0, [r6, #0]
 800f45a:	6943      	ldr	r3, [r0, #20]
 800f45c:	6a01      	ldr	r1, [r0, #32]
 800f45e:	4798      	blx	r3
 800f460:	6034      	str	r4, [r6, #0]
 800f462:	4620      	mov	r0, r4
 800f464:	b002      	add	sp, #8
 800f466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f46a:	240b      	movs	r4, #11
 800f46c:	4620      	mov	r0, r4
 800f46e:	b002      	add	sp, #8
 800f470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f474 <rcutils_string_map_getn>:
 800f474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f478:	b082      	sub	sp, #8
 800f47a:	b308      	cbz	r0, 800f4c0 <rcutils_string_map_getn+0x4c>
 800f47c:	6804      	ldr	r4, [r0, #0]
 800f47e:	b304      	cbz	r4, 800f4c2 <rcutils_string_map_getn+0x4e>
 800f480:	460d      	mov	r5, r1
 800f482:	b1e9      	cbz	r1, 800f4c0 <rcutils_string_map_getn+0x4c>
 800f484:	f8d4 9008 	ldr.w	r9, [r4, #8]
 800f488:	6827      	ldr	r7, [r4, #0]
 800f48a:	f1b9 0f00 	cmp.w	r9, #0
 800f48e:	d017      	beq.n	800f4c0 <rcutils_string_map_getn+0x4c>
 800f490:	4690      	mov	r8, r2
 800f492:	3f04      	subs	r7, #4
 800f494:	2600      	movs	r6, #0
 800f496:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800f49a:	9101      	str	r1, [sp, #4]
 800f49c:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800f4a0:	4608      	mov	r0, r1
 800f4a2:	3601      	adds	r6, #1
 800f4a4:	b151      	cbz	r1, 800f4bc <rcutils_string_map_getn+0x48>
 800f4a6:	f7f0 fe9d 	bl	80001e4 <strlen>
 800f4aa:	4540      	cmp	r0, r8
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	9901      	ldr	r1, [sp, #4]
 800f4b0:	bf38      	it	cc
 800f4b2:	4642      	movcc	r2, r8
 800f4b4:	4628      	mov	r0, r5
 800f4b6:	f00a fd35 	bl	8019f24 <strncmp>
 800f4ba:	b130      	cbz	r0, 800f4ca <rcutils_string_map_getn+0x56>
 800f4bc:	45b1      	cmp	r9, r6
 800f4be:	d1ea      	bne.n	800f496 <rcutils_string_map_getn+0x22>
 800f4c0:	2400      	movs	r4, #0
 800f4c2:	4620      	mov	r0, r4
 800f4c4:	b002      	add	sp, #8
 800f4c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4ca:	6863      	ldr	r3, [r4, #4]
 800f4cc:	f853 400a 	ldr.w	r4, [r3, sl]
 800f4d0:	4620      	mov	r0, r4
 800f4d2:	b002      	add	sp, #8
 800f4d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f4d8 <rcutils_system_time_now>:
 800f4d8:	b310      	cbz	r0, 800f520 <rcutils_system_time_now+0x48>
 800f4da:	b570      	push	{r4, r5, r6, lr}
 800f4dc:	b084      	sub	sp, #16
 800f4de:	4669      	mov	r1, sp
 800f4e0:	4604      	mov	r4, r0
 800f4e2:	2001      	movs	r0, #1
 800f4e4:	f7f3 fa8c 	bl	8002a00 <clock_gettime>
 800f4e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f4ec:	2800      	cmp	r0, #0
 800f4ee:	f171 0300 	sbcs.w	r3, r1, #0
 800f4f2:	db12      	blt.n	800f51a <rcutils_system_time_now+0x42>
 800f4f4:	9d02      	ldr	r5, [sp, #8]
 800f4f6:	2d00      	cmp	r5, #0
 800f4f8:	db0c      	blt.n	800f514 <rcutils_system_time_now+0x3c>
 800f4fa:	4e0a      	ldr	r6, [pc, #40]	; (800f524 <rcutils_system_time_now+0x4c>)
 800f4fc:	fba0 2306 	umull	r2, r3, r0, r6
 800f500:	1952      	adds	r2, r2, r5
 800f502:	fb06 3301 	mla	r3, r6, r1, r3
 800f506:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 800f50a:	2000      	movs	r0, #0
 800f50c:	e9c4 2300 	strd	r2, r3, [r4]
 800f510:	b004      	add	sp, #16
 800f512:	bd70      	pop	{r4, r5, r6, pc}
 800f514:	ea50 0301 	orrs.w	r3, r0, r1
 800f518:	d1ef      	bne.n	800f4fa <rcutils_system_time_now+0x22>
 800f51a:	2002      	movs	r0, #2
 800f51c:	b004      	add	sp, #16
 800f51e:	bd70      	pop	{r4, r5, r6, pc}
 800f520:	200b      	movs	r0, #11
 800f522:	4770      	bx	lr
 800f524:	3b9aca00 	.word	0x3b9aca00

0800f528 <rcutils_steady_time_now>:
 800f528:	b310      	cbz	r0, 800f570 <rcutils_steady_time_now+0x48>
 800f52a:	b570      	push	{r4, r5, r6, lr}
 800f52c:	b084      	sub	sp, #16
 800f52e:	4669      	mov	r1, sp
 800f530:	4604      	mov	r4, r0
 800f532:	2000      	movs	r0, #0
 800f534:	f7f3 fa64 	bl	8002a00 <clock_gettime>
 800f538:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f53c:	2800      	cmp	r0, #0
 800f53e:	f171 0300 	sbcs.w	r3, r1, #0
 800f542:	db12      	blt.n	800f56a <rcutils_steady_time_now+0x42>
 800f544:	9d02      	ldr	r5, [sp, #8]
 800f546:	2d00      	cmp	r5, #0
 800f548:	db0c      	blt.n	800f564 <rcutils_steady_time_now+0x3c>
 800f54a:	4e0a      	ldr	r6, [pc, #40]	; (800f574 <rcutils_steady_time_now+0x4c>)
 800f54c:	fba0 2306 	umull	r2, r3, r0, r6
 800f550:	1952      	adds	r2, r2, r5
 800f552:	fb06 3301 	mla	r3, r6, r1, r3
 800f556:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 800f55a:	2000      	movs	r0, #0
 800f55c:	e9c4 2300 	strd	r2, r3, [r4]
 800f560:	b004      	add	sp, #16
 800f562:	bd70      	pop	{r4, r5, r6, pc}
 800f564:	ea50 0301 	orrs.w	r3, r0, r1
 800f568:	d1ef      	bne.n	800f54a <rcutils_steady_time_now+0x22>
 800f56a:	2002      	movs	r0, #2
 800f56c:	b004      	add	sp, #16
 800f56e:	bd70      	pop	{r4, r5, r6, pc}
 800f570:	200b      	movs	r0, #11
 800f572:	4770      	bx	lr
 800f574:	3b9aca00 	.word	0x3b9aca00

0800f578 <rmw_get_zero_initialized_init_options>:
 800f578:	b510      	push	{r4, lr}
 800f57a:	2238      	movs	r2, #56	; 0x38
 800f57c:	4604      	mov	r4, r0
 800f57e:	2100      	movs	r1, #0
 800f580:	f00a f880 	bl	8019684 <memset>
 800f584:	f104 0010 	add.w	r0, r4, #16
 800f588:	f000 f808 	bl	800f59c <rmw_get_default_security_options>
 800f58c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f590:	60e3      	str	r3, [r4, #12]
 800f592:	4620      	mov	r0, r4
 800f594:	bd10      	pop	{r4, pc}
 800f596:	bf00      	nop

0800f598 <rmw_get_default_publisher_options>:
 800f598:	2000      	movs	r0, #0
 800f59a:	4770      	bx	lr

0800f59c <rmw_get_default_security_options>:
 800f59c:	2200      	movs	r2, #0
 800f59e:	7002      	strb	r2, [r0, #0]
 800f5a0:	6042      	str	r2, [r0, #4]
 800f5a2:	4770      	bx	lr

0800f5a4 <rmw_get_default_subscription_options>:
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	6002      	str	r2, [r0, #0]
 800f5a8:	7102      	strb	r2, [r0, #4]
 800f5aa:	4770      	bx	lr

0800f5ac <rmw_get_zero_initialized_message_info>:
 800f5ac:	b470      	push	{r4, r5, r6}
 800f5ae:	4d07      	ldr	r5, [pc, #28]	; (800f5cc <rmw_get_zero_initialized_message_info+0x20>)
 800f5b0:	4606      	mov	r6, r0
 800f5b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f5b4:	4634      	mov	r4, r6
 800f5b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f5b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f5ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f5bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f5c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f5c4:	4630      	mov	r0, r6
 800f5c6:	bc70      	pop	{r4, r5, r6}
 800f5c8:	4770      	bx	lr
 800f5ca:	bf00      	nop
 800f5cc:	0801e908 	.word	0x0801e908

0800f5d0 <rmw_validate_full_topic_name>:
 800f5d0:	2800      	cmp	r0, #0
 800f5d2:	d062      	beq.n	800f69a <rmw_validate_full_topic_name+0xca>
 800f5d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5d8:	460d      	mov	r5, r1
 800f5da:	2900      	cmp	r1, #0
 800f5dc:	d05f      	beq.n	800f69e <rmw_validate_full_topic_name+0xce>
 800f5de:	4616      	mov	r6, r2
 800f5e0:	4604      	mov	r4, r0
 800f5e2:	f7f0 fdff 	bl	80001e4 <strlen>
 800f5e6:	b148      	cbz	r0, 800f5fc <rmw_validate_full_topic_name+0x2c>
 800f5e8:	7823      	ldrb	r3, [r4, #0]
 800f5ea:	2b2f      	cmp	r3, #47	; 0x2f
 800f5ec:	d00d      	beq.n	800f60a <rmw_validate_full_topic_name+0x3a>
 800f5ee:	2302      	movs	r3, #2
 800f5f0:	602b      	str	r3, [r5, #0]
 800f5f2:	b13e      	cbz	r6, 800f604 <rmw_validate_full_topic_name+0x34>
 800f5f4:	2000      	movs	r0, #0
 800f5f6:	6030      	str	r0, [r6, #0]
 800f5f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5fc:	2301      	movs	r3, #1
 800f5fe:	602b      	str	r3, [r5, #0]
 800f600:	2e00      	cmp	r6, #0
 800f602:	d1f7      	bne.n	800f5f4 <rmw_validate_full_topic_name+0x24>
 800f604:	2000      	movs	r0, #0
 800f606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f60a:	1e47      	subs	r7, r0, #1
 800f60c:	5de3      	ldrb	r3, [r4, r7]
 800f60e:	2b2f      	cmp	r3, #47	; 0x2f
 800f610:	d047      	beq.n	800f6a2 <rmw_validate_full_topic_name+0xd2>
 800f612:	1e63      	subs	r3, r4, #1
 800f614:	eb03 0900 	add.w	r9, r3, r0
 800f618:	f1c4 0e01 	rsb	lr, r4, #1
 800f61c:	eb0e 0803 	add.w	r8, lr, r3
 800f620:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800f624:	f021 0220 	bic.w	r2, r1, #32
 800f628:	3a41      	subs	r2, #65	; 0x41
 800f62a:	2a19      	cmp	r2, #25
 800f62c:	f1a1 0c2f 	sub.w	ip, r1, #47	; 0x2f
 800f630:	d90c      	bls.n	800f64c <rmw_validate_full_topic_name+0x7c>
 800f632:	295f      	cmp	r1, #95	; 0x5f
 800f634:	d00a      	beq.n	800f64c <rmw_validate_full_topic_name+0x7c>
 800f636:	f1bc 0f0a 	cmp.w	ip, #10
 800f63a:	d907      	bls.n	800f64c <rmw_validate_full_topic_name+0x7c>
 800f63c:	2304      	movs	r3, #4
 800f63e:	602b      	str	r3, [r5, #0]
 800f640:	2e00      	cmp	r6, #0
 800f642:	d0df      	beq.n	800f604 <rmw_validate_full_topic_name+0x34>
 800f644:	f8c6 8000 	str.w	r8, [r6]
 800f648:	2000      	movs	r0, #0
 800f64a:	e7d5      	b.n	800f5f8 <rmw_validate_full_topic_name+0x28>
 800f64c:	454b      	cmp	r3, r9
 800f64e:	d1e5      	bne.n	800f61c <rmw_validate_full_topic_name+0x4c>
 800f650:	f8df e084 	ldr.w	lr, [pc, #132]	; 800f6d8 <rmw_validate_full_topic_name+0x108>
 800f654:	2300      	movs	r3, #0
 800f656:	f107 0801 	add.w	r8, r7, #1
 800f65a:	e005      	b.n	800f668 <rmw_validate_full_topic_name+0x98>
 800f65c:	4611      	mov	r1, r2
 800f65e:	4288      	cmp	r0, r1
 800f660:	4613      	mov	r3, r2
 800f662:	f104 0401 	add.w	r4, r4, #1
 800f666:	d925      	bls.n	800f6b4 <rmw_validate_full_topic_name+0xe4>
 800f668:	429f      	cmp	r7, r3
 800f66a:	f103 0201 	add.w	r2, r3, #1
 800f66e:	d01e      	beq.n	800f6ae <rmw_validate_full_topic_name+0xde>
 800f670:	7821      	ldrb	r1, [r4, #0]
 800f672:	292f      	cmp	r1, #47	; 0x2f
 800f674:	d1f2      	bne.n	800f65c <rmw_validate_full_topic_name+0x8c>
 800f676:	f894 c001 	ldrb.w	ip, [r4, #1]
 800f67a:	1c5a      	adds	r2, r3, #1
 800f67c:	f1bc 0f2f 	cmp.w	ip, #47	; 0x2f
 800f680:	4611      	mov	r1, r2
 800f682:	d024      	beq.n	800f6ce <rmw_validate_full_topic_name+0xfe>
 800f684:	f81c 300e 	ldrb.w	r3, [ip, lr]
 800f688:	075b      	lsls	r3, r3, #29
 800f68a:	d5e8      	bpl.n	800f65e <rmw_validate_full_topic_name+0x8e>
 800f68c:	2306      	movs	r3, #6
 800f68e:	602b      	str	r3, [r5, #0]
 800f690:	2e00      	cmp	r6, #0
 800f692:	d0b7      	beq.n	800f604 <rmw_validate_full_topic_name+0x34>
 800f694:	6032      	str	r2, [r6, #0]
 800f696:	2000      	movs	r0, #0
 800f698:	e7ae      	b.n	800f5f8 <rmw_validate_full_topic_name+0x28>
 800f69a:	200b      	movs	r0, #11
 800f69c:	4770      	bx	lr
 800f69e:	200b      	movs	r0, #11
 800f6a0:	e7aa      	b.n	800f5f8 <rmw_validate_full_topic_name+0x28>
 800f6a2:	2303      	movs	r3, #3
 800f6a4:	602b      	str	r3, [r5, #0]
 800f6a6:	2e00      	cmp	r6, #0
 800f6a8:	d0ac      	beq.n	800f604 <rmw_validate_full_topic_name+0x34>
 800f6aa:	6037      	str	r7, [r6, #0]
 800f6ac:	e7aa      	b.n	800f604 <rmw_validate_full_topic_name+0x34>
 800f6ae:	4641      	mov	r1, r8
 800f6b0:	1c7a      	adds	r2, r7, #1
 800f6b2:	e7d4      	b.n	800f65e <rmw_validate_full_topic_name+0x8e>
 800f6b4:	28f7      	cmp	r0, #247	; 0xf7
 800f6b6:	d802      	bhi.n	800f6be <rmw_validate_full_topic_name+0xee>
 800f6b8:	2000      	movs	r0, #0
 800f6ba:	6028      	str	r0, [r5, #0]
 800f6bc:	e79c      	b.n	800f5f8 <rmw_validate_full_topic_name+0x28>
 800f6be:	2307      	movs	r3, #7
 800f6c0:	602b      	str	r3, [r5, #0]
 800f6c2:	2e00      	cmp	r6, #0
 800f6c4:	d09e      	beq.n	800f604 <rmw_validate_full_topic_name+0x34>
 800f6c6:	23f6      	movs	r3, #246	; 0xf6
 800f6c8:	6033      	str	r3, [r6, #0]
 800f6ca:	2000      	movs	r0, #0
 800f6cc:	e794      	b.n	800f5f8 <rmw_validate_full_topic_name+0x28>
 800f6ce:	2305      	movs	r3, #5
 800f6d0:	602b      	str	r3, [r5, #0]
 800f6d2:	2e00      	cmp	r6, #0
 800f6d4:	d1de      	bne.n	800f694 <rmw_validate_full_topic_name+0xc4>
 800f6d6:	e795      	b.n	800f604 <rmw_validate_full_topic_name+0x34>
 800f6d8:	0801f4b9 	.word	0x0801f4b9

0800f6dc <rmw_uros_set_custom_transport>:
 800f6dc:	b470      	push	{r4, r5, r6}
 800f6de:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800f6e2:	b162      	cbz	r2, 800f6fe <rmw_uros_set_custom_transport+0x22>
 800f6e4:	b15b      	cbz	r3, 800f6fe <rmw_uros_set_custom_transport+0x22>
 800f6e6:	b155      	cbz	r5, 800f6fe <rmw_uros_set_custom_transport+0x22>
 800f6e8:	b14e      	cbz	r6, 800f6fe <rmw_uros_set_custom_transport+0x22>
 800f6ea:	4c06      	ldr	r4, [pc, #24]	; (800f704 <rmw_uros_set_custom_transport+0x28>)
 800f6ec:	7020      	strb	r0, [r4, #0]
 800f6ee:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800f6f2:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f6f6:	6166      	str	r6, [r4, #20]
 800f6f8:	2000      	movs	r0, #0
 800f6fa:	bc70      	pop	{r4, r5, r6}
 800f6fc:	4770      	bx	lr
 800f6fe:	200b      	movs	r0, #11
 800f700:	bc70      	pop	{r4, r5, r6}
 800f702:	4770      	bx	lr
 800f704:	20011678 	.word	0x20011678

0800f708 <rmw_init_options_init>:
 800f708:	b084      	sub	sp, #16
 800f70a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f70e:	ad09      	add	r5, sp, #36	; 0x24
 800f710:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800f714:	b130      	cbz	r0, 800f724 <rmw_init_options_init+0x1c>
 800f716:	4604      	mov	r4, r0
 800f718:	4628      	mov	r0, r5
 800f71a:	f7ff fc9d 	bl	800f058 <rcutils_allocator_is_valid>
 800f71e:	b108      	cbz	r0, 800f724 <rmw_init_options_init+0x1c>
 800f720:	68a3      	ldr	r3, [r4, #8]
 800f722:	b123      	cbz	r3, 800f72e <rmw_init_options_init+0x26>
 800f724:	200b      	movs	r0, #11
 800f726:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f72a:	b004      	add	sp, #16
 800f72c:	4770      	bx	lr
 800f72e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f730:	4f1c      	ldr	r7, [pc, #112]	; (800f7a4 <rmw_init_options_init+0x9c>)
 800f732:	682e      	ldr	r6, [r5, #0]
 800f734:	683d      	ldr	r5, [r7, #0]
 800f736:	60a5      	str	r5, [r4, #8]
 800f738:	f04f 0800 	mov.w	r8, #0
 800f73c:	f04f 0900 	mov.w	r9, #0
 800f740:	f104 0520 	add.w	r5, r4, #32
 800f744:	e9c4 8900 	strd	r8, r9, [r4]
 800f748:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f74a:	4b17      	ldr	r3, [pc, #92]	; (800f7a8 <rmw_init_options_init+0xa0>)
 800f74c:	4817      	ldr	r0, [pc, #92]	; (800f7ac <rmw_init_options_init+0xa4>)
 800f74e:	602e      	str	r6, [r5, #0]
 800f750:	4917      	ldr	r1, [pc, #92]	; (800f7b0 <rmw_init_options_init+0xa8>)
 800f752:	61e3      	str	r3, [r4, #28]
 800f754:	2203      	movs	r2, #3
 800f756:	f000 ff63 	bl	8010620 <rmw_uxrce_init_init_options_impl_memory>
 800f75a:	4814      	ldr	r0, [pc, #80]	; (800f7ac <rmw_init_options_init+0xa4>)
 800f75c:	f008 faba 	bl	8017cd4 <get_memory>
 800f760:	b1e8      	cbz	r0, 800f79e <rmw_init_options_init+0x96>
 800f762:	4a14      	ldr	r2, [pc, #80]	; (800f7b4 <rmw_init_options_init+0xac>)
 800f764:	68c3      	ldr	r3, [r0, #12]
 800f766:	6851      	ldr	r1, [r2, #4]
 800f768:	7810      	ldrb	r0, [r2, #0]
 800f76a:	6363      	str	r3, [r4, #52]	; 0x34
 800f76c:	7418      	strb	r0, [r3, #16]
 800f76e:	6159      	str	r1, [r3, #20]
 800f770:	e9d2 5002 	ldrd	r5, r0, [r2, #8]
 800f774:	e9d2 1204 	ldrd	r1, r2, [r2, #16]
 800f778:	e9c3 5006 	strd	r5, r0, [r3, #24]
 800f77c:	e9c3 1208 	strd	r1, r2, [r3, #32]
 800f780:	f004 fdd4 	bl	801432c <uxr_nanos>
 800f784:	f00a fa68 	bl	8019c58 <srand>
 800f788:	f00a fa94 	bl	8019cb4 <rand>
 800f78c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f78e:	6298      	str	r0, [r3, #40]	; 0x28
 800f790:	2800      	cmp	r0, #0
 800f792:	d0f9      	beq.n	800f788 <rmw_init_options_init+0x80>
 800f794:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f798:	2000      	movs	r0, #0
 800f79a:	b004      	add	sp, #16
 800f79c:	4770      	bx	lr
 800f79e:	2001      	movs	r0, #1
 800f7a0:	e7c1      	b.n	800f726 <rmw_init_options_init+0x1e>
 800f7a2:	bf00      	nop
 800f7a4:	0801f440 	.word	0x0801f440
 800f7a8:	0801ec80 	.word	0x0801ec80
 800f7ac:	20014994 	.word	0x20014994
 800f7b0:	200145e8 	.word	0x200145e8
 800f7b4:	20011678 	.word	0x20011678

0800f7b8 <rmw_init_options_copy>:
 800f7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ba:	b158      	cbz	r0, 800f7d4 <rmw_init_options_copy+0x1c>
 800f7bc:	460e      	mov	r6, r1
 800f7be:	b149      	cbz	r1, 800f7d4 <rmw_init_options_copy+0x1c>
 800f7c0:	4b1d      	ldr	r3, [pc, #116]	; (800f838 <rmw_init_options_copy+0x80>)
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	6819      	ldr	r1, [r3, #0]
 800f7c6:	6880      	ldr	r0, [r0, #8]
 800f7c8:	f7f0 fd02 	bl	80001d0 <strcmp>
 800f7cc:	4607      	mov	r7, r0
 800f7ce:	bb68      	cbnz	r0, 800f82c <rmw_init_options_copy+0x74>
 800f7d0:	68b3      	ldr	r3, [r6, #8]
 800f7d2:	b113      	cbz	r3, 800f7da <rmw_init_options_copy+0x22>
 800f7d4:	270b      	movs	r7, #11
 800f7d6:	4638      	mov	r0, r7
 800f7d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7da:	4623      	mov	r3, r4
 800f7dc:	4632      	mov	r2, r6
 800f7de:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800f7e2:	681d      	ldr	r5, [r3, #0]
 800f7e4:	6858      	ldr	r0, [r3, #4]
 800f7e6:	6899      	ldr	r1, [r3, #8]
 800f7e8:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800f7ec:	f8c2 c00c 	str.w	ip, [r2, #12]
 800f7f0:	3310      	adds	r3, #16
 800f7f2:	4573      	cmp	r3, lr
 800f7f4:	6015      	str	r5, [r2, #0]
 800f7f6:	6050      	str	r0, [r2, #4]
 800f7f8:	6091      	str	r1, [r2, #8]
 800f7fa:	f102 0210 	add.w	r2, r2, #16
 800f7fe:	d1f0      	bne.n	800f7e2 <rmw_init_options_copy+0x2a>
 800f800:	6819      	ldr	r1, [r3, #0]
 800f802:	685b      	ldr	r3, [r3, #4]
 800f804:	480d      	ldr	r0, [pc, #52]	; (800f83c <rmw_init_options_copy+0x84>)
 800f806:	6053      	str	r3, [r2, #4]
 800f808:	6011      	str	r1, [r2, #0]
 800f80a:	f008 fa63 	bl	8017cd4 <get_memory>
 800f80e:	b180      	cbz	r0, 800f832 <rmw_init_options_copy+0x7a>
 800f810:	68c5      	ldr	r5, [r0, #12]
 800f812:	6375      	str	r5, [r6, #52]	; 0x34
 800f814:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800f816:	3610      	adds	r6, #16
 800f818:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800f81a:	f105 0410 	add.w	r4, r5, #16
 800f81e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f820:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800f824:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f828:	4638      	mov	r0, r7
 800f82a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f82c:	270c      	movs	r7, #12
 800f82e:	4638      	mov	r0, r7
 800f830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f832:	2701      	movs	r7, #1
 800f834:	e7cf      	b.n	800f7d6 <rmw_init_options_copy+0x1e>
 800f836:	bf00      	nop
 800f838:	0801f440 	.word	0x0801f440
 800f83c:	20014994 	.word	0x20014994

0800f840 <rmw_init_options_fini>:
 800f840:	b570      	push	{r4, r5, r6, lr}
 800f842:	b08e      	sub	sp, #56	; 0x38
 800f844:	b348      	cbz	r0, 800f89a <rmw_init_options_fini+0x5a>
 800f846:	4604      	mov	r4, r0
 800f848:	3020      	adds	r0, #32
 800f84a:	f7ff fc05 	bl	800f058 <rcutils_allocator_is_valid>
 800f84e:	b320      	cbz	r0, 800f89a <rmw_init_options_fini+0x5a>
 800f850:	4b18      	ldr	r3, [pc, #96]	; (800f8b4 <rmw_init_options_fini+0x74>)
 800f852:	68a0      	ldr	r0, [r4, #8]
 800f854:	6819      	ldr	r1, [r3, #0]
 800f856:	f7f0 fcbb 	bl	80001d0 <strcmp>
 800f85a:	4606      	mov	r6, r0
 800f85c:	bb28      	cbnz	r0, 800f8aa <rmw_init_options_fini+0x6a>
 800f85e:	4b16      	ldr	r3, [pc, #88]	; (800f8b8 <rmw_init_options_fini+0x78>)
 800f860:	6819      	ldr	r1, [r3, #0]
 800f862:	b1f1      	cbz	r1, 800f8a2 <rmw_init_options_fini+0x62>
 800f864:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800f866:	e001      	b.n	800f86c <rmw_init_options_fini+0x2c>
 800f868:	6889      	ldr	r1, [r1, #8]
 800f86a:	b1d1      	cbz	r1, 800f8a2 <rmw_init_options_fini+0x62>
 800f86c:	68cb      	ldr	r3, [r1, #12]
 800f86e:	429a      	cmp	r2, r3
 800f870:	d1fa      	bne.n	800f868 <rmw_init_options_fini+0x28>
 800f872:	4811      	ldr	r0, [pc, #68]	; (800f8b8 <rmw_init_options_fini+0x78>)
 800f874:	f008 fa3e 	bl	8017cf4 <put_memory>
 800f878:	466d      	mov	r5, sp
 800f87a:	4668      	mov	r0, sp
 800f87c:	f7ff fe7c 	bl	800f578 <rmw_get_zero_initialized_init_options>
 800f880:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f882:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f884:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f886:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f88a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f88c:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f890:	e884 0003 	stmia.w	r4, {r0, r1}
 800f894:	4630      	mov	r0, r6
 800f896:	b00e      	add	sp, #56	; 0x38
 800f898:	bd70      	pop	{r4, r5, r6, pc}
 800f89a:	260b      	movs	r6, #11
 800f89c:	4630      	mov	r0, r6
 800f89e:	b00e      	add	sp, #56	; 0x38
 800f8a0:	bd70      	pop	{r4, r5, r6, pc}
 800f8a2:	2601      	movs	r6, #1
 800f8a4:	4630      	mov	r0, r6
 800f8a6:	b00e      	add	sp, #56	; 0x38
 800f8a8:	bd70      	pop	{r4, r5, r6, pc}
 800f8aa:	260c      	movs	r6, #12
 800f8ac:	4630      	mov	r0, r6
 800f8ae:	b00e      	add	sp, #56	; 0x38
 800f8b0:	bd70      	pop	{r4, r5, r6, pc}
 800f8b2:	bf00      	nop
 800f8b4:	0801f440 	.word	0x0801f440
 800f8b8:	20014994 	.word	0x20014994

0800f8bc <rmw_init>:
 800f8bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f8c0:	b083      	sub	sp, #12
 800f8c2:	2800      	cmp	r0, #0
 800f8c4:	f000 80e0 	beq.w	800fa88 <rmw_init+0x1cc>
 800f8c8:	460e      	mov	r6, r1
 800f8ca:	2900      	cmp	r1, #0
 800f8cc:	f000 80dc 	beq.w	800fa88 <rmw_init+0x1cc>
 800f8d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f8d2:	4604      	mov	r4, r0
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	f000 80d7 	beq.w	800fa88 <rmw_init+0x1cc>
 800f8da:	4b70      	ldr	r3, [pc, #448]	; (800fa9c <rmw_init+0x1e0>)
 800f8dc:	6880      	ldr	r0, [r0, #8]
 800f8de:	f8d3 8000 	ldr.w	r8, [r3]
 800f8e2:	4641      	mov	r1, r8
 800f8e4:	f7f0 fc74 	bl	80001d0 <strcmp>
 800f8e8:	4607      	mov	r7, r0
 800f8ea:	2800      	cmp	r0, #0
 800f8ec:	f040 80c7 	bne.w	800fa7e <rmw_init+0x1c2>
 800f8f0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f8f4:	68e3      	ldr	r3, [r4, #12]
 800f8f6:	61f3      	str	r3, [r6, #28]
 800f8f8:	e9c6 0100 	strd	r0, r1, [r6]
 800f8fc:	2201      	movs	r2, #1
 800f8fe:	4968      	ldr	r1, [pc, #416]	; (800faa0 <rmw_init+0x1e4>)
 800f900:	4868      	ldr	r0, [pc, #416]	; (800faa4 <rmw_init+0x1e8>)
 800f902:	f8c6 8008 	str.w	r8, [r6, #8]
 800f906:	f000 fe33 	bl	8010570 <rmw_uxrce_init_session_memory>
 800f90a:	4867      	ldr	r0, [pc, #412]	; (800faa8 <rmw_init+0x1ec>)
 800f90c:	4967      	ldr	r1, [pc, #412]	; (800faac <rmw_init+0x1f0>)
 800f90e:	2204      	movs	r2, #4
 800f910:	f000 fe68 	bl	80105e4 <rmw_uxrce_init_static_input_buffer_memory>
 800f914:	4863      	ldr	r0, [pc, #396]	; (800faa4 <rmw_init+0x1e8>)
 800f916:	f008 f9dd 	bl	8017cd4 <get_memory>
 800f91a:	2800      	cmp	r0, #0
 800f91c:	f000 80b9 	beq.w	800fa92 <rmw_init+0x1d6>
 800f920:	f8d4 c034 	ldr.w	ip, [r4, #52]	; 0x34
 800f924:	68c5      	ldr	r5, [r0, #12]
 800f926:	f8dc 0024 	ldr.w	r0, [ip, #36]	; 0x24
 800f92a:	f89c 1010 	ldrb.w	r1, [ip, #16]
 800f92e:	e9dc 2306 	ldrd	r2, r3, [ip, #24]
 800f932:	9001      	str	r0, [sp, #4]
 800f934:	f8dc 0020 	ldr.w	r0, [ip, #32]
 800f938:	9000      	str	r0, [sp, #0]
 800f93a:	f105 0910 	add.w	r9, r5, #16
 800f93e:	4648      	mov	r0, r9
 800f940:	f002 fe92 	bl	8012668 <uxr_set_custom_transport_callbacks>
 800f944:	f241 5394 	movw	r3, #5524	; 0x1594
 800f948:	f241 5c98 	movw	ip, #5528	; 0x1598
 800f94c:	f241 509c 	movw	r0, #5532	; 0x159c
 800f950:	f505 51ad 	add.w	r1, r5, #5536	; 0x15a0
 800f954:	50ef      	str	r7, [r5, r3]
 800f956:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f95a:	f505 735e 	add.w	r3, r5, #888	; 0x378
 800f95e:	f845 700c 	str.w	r7, [r5, ip]
 800f962:	502f      	str	r7, [r5, r0]
 800f964:	e9c5 33e1 	strd	r3, r3, [r5, #900]	; 0x384
 800f968:	e9c5 22e3 	strd	r2, r2, [r5, #908]	; 0x38c
 800f96c:	4850      	ldr	r0, [pc, #320]	; (800fab0 <rmw_init+0x1f4>)
 800f96e:	600f      	str	r7, [r1, #0]
 800f970:	2201      	movs	r2, #1
 800f972:	e9c5 87da 	strd	r8, r7, [r5, #872]	; 0x368
 800f976:	494f      	ldr	r1, [pc, #316]	; (800fab4 <rmw_init+0x1f8>)
 800f978:	64b5      	str	r5, [r6, #72]	; 0x48
 800f97a:	f000 fddf 	bl	801053c <rmw_uxrce_init_node_memory>
 800f97e:	494e      	ldr	r1, [pc, #312]	; (800fab8 <rmw_init+0x1fc>)
 800f980:	484e      	ldr	r0, [pc, #312]	; (800fabc <rmw_init+0x200>)
 800f982:	2205      	movs	r2, #5
 800f984:	f000 fdc0 	bl	8010508 <rmw_uxrce_init_subscription_memory>
 800f988:	494d      	ldr	r1, [pc, #308]	; (800fac0 <rmw_init+0x204>)
 800f98a:	484e      	ldr	r0, [pc, #312]	; (800fac4 <rmw_init+0x208>)
 800f98c:	220a      	movs	r2, #10
 800f98e:	f000 fda1 	bl	80104d4 <rmw_uxrce_init_publisher_memory>
 800f992:	494d      	ldr	r1, [pc, #308]	; (800fac8 <rmw_init+0x20c>)
 800f994:	484d      	ldr	r0, [pc, #308]	; (800facc <rmw_init+0x210>)
 800f996:	2201      	movs	r2, #1
 800f998:	f000 fd68 	bl	801046c <rmw_uxrce_init_service_memory>
 800f99c:	494c      	ldr	r1, [pc, #304]	; (800fad0 <rmw_init+0x214>)
 800f99e:	484d      	ldr	r0, [pc, #308]	; (800fad4 <rmw_init+0x218>)
 800f9a0:	2201      	movs	r2, #1
 800f9a2:	f000 fd7d 	bl	80104a0 <rmw_uxrce_init_client_memory>
 800f9a6:	494c      	ldr	r1, [pc, #304]	; (800fad8 <rmw_init+0x21c>)
 800f9a8:	484c      	ldr	r0, [pc, #304]	; (800fadc <rmw_init+0x220>)
 800f9aa:	220f      	movs	r2, #15
 800f9ac:	f000 fdfe 	bl	80105ac <rmw_uxrce_init_topic_memory>
 800f9b0:	494b      	ldr	r1, [pc, #300]	; (800fae0 <rmw_init+0x224>)
 800f9b2:	484c      	ldr	r0, [pc, #304]	; (800fae4 <rmw_init+0x228>)
 800f9b4:	2203      	movs	r2, #3
 800f9b6:	f000 fe33 	bl	8010620 <rmw_uxrce_init_init_options_impl_memory>
 800f9ba:	494b      	ldr	r1, [pc, #300]	; (800fae8 <rmw_init+0x22c>)
 800f9bc:	484b      	ldr	r0, [pc, #300]	; (800faec <rmw_init+0x230>)
 800f9be:	2204      	movs	r2, #4
 800f9c0:	f000 fe48 	bl	8010654 <rmw_uxrce_init_wait_set_memory>
 800f9c4:	494a      	ldr	r1, [pc, #296]	; (800faf0 <rmw_init+0x234>)
 800f9c6:	484b      	ldr	r0, [pc, #300]	; (800faf4 <rmw_init+0x238>)
 800f9c8:	2204      	movs	r2, #4
 800f9ca:	f000 fe5f 	bl	801068c <rmw_uxrce_init_guard_condition_memory>
 800f9ce:	463a      	mov	r2, r7
 800f9d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f9d2:	6cb0      	ldr	r0, [r6, #72]	; 0x48
 800f9d4:	f000 fd12 	bl	80103fc <rmw_uxrce_transport_init>
 800f9d8:	4607      	mov	r7, r0
 800f9da:	2800      	cmp	r0, #0
 800f9dc:	d150      	bne.n	800fa80 <rmw_init+0x1c4>
 800f9de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f9e0:	f505 7428 	add.w	r4, r5, #672	; 0x2a0
 800f9e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	f505 7122 	add.w	r1, r5, #648	; 0x288
 800f9ec:	f003 fab6 	bl	8012f5c <uxr_init_session>
 800f9f0:	4941      	ldr	r1, [pc, #260]	; (800faf8 <rmw_init+0x23c>)
 800f9f2:	462a      	mov	r2, r5
 800f9f4:	4620      	mov	r0, r4
 800f9f6:	f003 fad3 	bl	8012fa0 <uxr_set_topic_callback>
 800f9fa:	4940      	ldr	r1, [pc, #256]	; (800fafc <rmw_init+0x240>)
 800f9fc:	463a      	mov	r2, r7
 800f9fe:	4620      	mov	r0, r4
 800fa00:	f003 faca 	bl	8012f98 <uxr_set_status_callback>
 800fa04:	493e      	ldr	r1, [pc, #248]	; (800fb00 <rmw_init+0x244>)
 800fa06:	463a      	mov	r2, r7
 800fa08:	4620      	mov	r0, r4
 800fa0a:	f003 facd 	bl	8012fa8 <uxr_set_request_callback>
 800fa0e:	493d      	ldr	r1, [pc, #244]	; (800fb04 <rmw_init+0x248>)
 800fa10:	463a      	mov	r2, r7
 800fa12:	4620      	mov	r0, r4
 800fa14:	f003 facc 	bl	8012fb0 <uxr_set_reply_callback>
 800fa18:	f8b5 2298 	ldrh.w	r2, [r5, #664]	; 0x298
 800fa1c:	2304      	movs	r3, #4
 800fa1e:	0092      	lsls	r2, r2, #2
 800fa20:	f505 7165 	add.w	r1, r5, #916	; 0x394
 800fa24:	4620      	mov	r0, r4
 800fa26:	f003 fb83 	bl	8013130 <uxr_create_input_reliable_stream>
 800fa2a:	f8b5 2298 	ldrh.w	r2, [r5, #664]	; 0x298
 800fa2e:	f8c5 0374 	str.w	r0, [r5, #884]	; 0x374
 800fa32:	0092      	lsls	r2, r2, #2
 800fa34:	2304      	movs	r3, #4
 800fa36:	f605 3194 	addw	r1, r5, #2964	; 0xb94
 800fa3a:	4620      	mov	r0, r4
 800fa3c:	f003 fb4e 	bl	80130dc <uxr_create_output_reliable_stream>
 800fa40:	f8c5 0378 	str.w	r0, [r5, #888]	; 0x378
 800fa44:	4620      	mov	r0, r4
 800fa46:	f003 fb6d 	bl	8013124 <uxr_create_input_best_effort_stream>
 800fa4a:	f505 519c 	add.w	r1, r5, #4992	; 0x1380
 800fa4e:	f8c5 0380 	str.w	r0, [r5, #896]	; 0x380
 800fa52:	f8b5 2298 	ldrh.w	r2, [r5, #664]	; 0x298
 800fa56:	4620      	mov	r0, r4
 800fa58:	3114      	adds	r1, #20
 800fa5a:	f003 fb2d 	bl	80130b8 <uxr_create_output_best_effort_stream>
 800fa5e:	f8c5 037c 	str.w	r0, [r5, #892]	; 0x37c
 800fa62:	4620      	mov	r0, r4
 800fa64:	f003 faa8 	bl	8012fb8 <uxr_create_session>
 800fa68:	b950      	cbnz	r0, 800fa80 <rmw_init+0x1c4>
 800fa6a:	4648      	mov	r0, r9
 800fa6c:	f002 fe3c 	bl	80126e8 <uxr_close_custom_transport>
 800fa70:	480c      	ldr	r0, [pc, #48]	; (800faa4 <rmw_init+0x1e8>)
 800fa72:	4629      	mov	r1, r5
 800fa74:	f008 f93e 	bl	8017cf4 <put_memory>
 800fa78:	64b7      	str	r7, [r6, #72]	; 0x48
 800fa7a:	2701      	movs	r7, #1
 800fa7c:	e000      	b.n	800fa80 <rmw_init+0x1c4>
 800fa7e:	270c      	movs	r7, #12
 800fa80:	4638      	mov	r0, r7
 800fa82:	b003      	add	sp, #12
 800fa84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa88:	270b      	movs	r7, #11
 800fa8a:	4638      	mov	r0, r7
 800fa8c:	b003      	add	sp, #12
 800fa8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa92:	2701      	movs	r7, #1
 800fa94:	4638      	mov	r0, r7
 800fa96:	b003      	add	sp, #12
 800fa98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa9c:	0801f440 	.word	0x0801f440
 800faa0:	20014a70 	.word	0x20014a70
 800faa4:	20014840 	.word	0x20014840
 800faa8:	20011698 	.word	0x20011698
 800faac:	20012478 	.word	0x20012478
 800fab0:	2001466c 	.word	0x2001466c
 800fab4:	20014850 	.word	0x20014850
 800fab8:	20011fa0 	.word	0x20011fa0
 800fabc:	20014904 	.word	0x20014904
 800fac0:	200116b8 	.word	0x200116b8
 800fac4:	200116a8 	.word	0x200116a8
 800fac8:	200149a8 	.word	0x200149a8
 800facc:	200148f4 	.word	0x200148f4
 800fad0:	200123b0 	.word	0x200123b0
 800fad4:	20011f28 	.word	0x20011f28
 800fad8:	2001467c 	.word	0x2001467c
 800fadc:	20014830 	.word	0x20014830
 800fae0:	200145e8 	.word	0x200145e8
 800fae4:	20014994 	.word	0x20014994
 800fae8:	20014578 	.word	0x20014578
 800faec:	20016018 	.word	0x20016018
 800faf0:	20014914 	.word	0x20014914
 800faf4:	20014820 	.word	0x20014820
 800faf8:	08017b15 	.word	0x08017b15
 800fafc:	08017b0d 	.word	0x08017b0d
 800fb00:	08017ba9 	.word	0x08017ba9
 800fb04:	08017c41 	.word	0x08017c41

0800fb08 <rmw_context_fini>:
 800fb08:	4b17      	ldr	r3, [pc, #92]	; (800fb68 <rmw_context_fini+0x60>)
 800fb0a:	b570      	push	{r4, r5, r6, lr}
 800fb0c:	681c      	ldr	r4, [r3, #0]
 800fb0e:	4605      	mov	r5, r0
 800fb10:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800fb12:	b33c      	cbz	r4, 800fb64 <rmw_context_fini+0x5c>
 800fb14:	2600      	movs	r6, #0
 800fb16:	e9d4 4302 	ldrd	r4, r3, [r4, #8]
 800fb1a:	691a      	ldr	r2, [r3, #16]
 800fb1c:	4282      	cmp	r2, r0
 800fb1e:	d018      	beq.n	800fb52 <rmw_context_fini+0x4a>
 800fb20:	2c00      	cmp	r4, #0
 800fb22:	d1f8      	bne.n	800fb16 <rmw_context_fini+0xe>
 800fb24:	b188      	cbz	r0, 800fb4a <rmw_context_fini+0x42>
 800fb26:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800fb2a:	789b      	ldrb	r3, [r3, #2]
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	bf14      	ite	ne
 800fb30:	210a      	movne	r1, #10
 800fb32:	2100      	moveq	r1, #0
 800fb34:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fb38:	f003 fa78 	bl	801302c <uxr_delete_session_retries>
 800fb3c:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 800fb3e:	f000 fdbf 	bl	80106c0 <rmw_uxrce_fini_session_memory>
 800fb42:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 800fb44:	3010      	adds	r0, #16
 800fb46:	f002 fdcf 	bl	80126e8 <uxr_close_custom_transport>
 800fb4a:	2300      	movs	r3, #0
 800fb4c:	4630      	mov	r0, r6
 800fb4e:	64ab      	str	r3, [r5, #72]	; 0x48
 800fb50:	bd70      	pop	{r4, r5, r6, pc}
 800fb52:	f103 0018 	add.w	r0, r3, #24
 800fb56:	f000 f89b 	bl	800fc90 <rmw_destroy_node>
 800fb5a:	4606      	mov	r6, r0
 800fb5c:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 800fb5e:	2c00      	cmp	r4, #0
 800fb60:	d1d9      	bne.n	800fb16 <rmw_context_fini+0xe>
 800fb62:	e7df      	b.n	800fb24 <rmw_context_fini+0x1c>
 800fb64:	4626      	mov	r6, r4
 800fb66:	e7dd      	b.n	800fb24 <rmw_context_fini+0x1c>
 800fb68:	2001466c 	.word	0x2001466c

0800fb6c <create_node>:
 800fb6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fb70:	b083      	sub	sp, #12
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d05f      	beq.n	800fc36 <create_node+0xca>
 800fb76:	4606      	mov	r6, r0
 800fb78:	4835      	ldr	r0, [pc, #212]	; (800fc50 <create_node+0xe4>)
 800fb7a:	460f      	mov	r7, r1
 800fb7c:	4690      	mov	r8, r2
 800fb7e:	461d      	mov	r5, r3
 800fb80:	f008 f8a8 	bl	8017cd4 <get_memory>
 800fb84:	2800      	cmp	r0, #0
 800fb86:	d056      	beq.n	800fc36 <create_node+0xca>
 800fb88:	68c4      	ldr	r4, [r0, #12]
 800fb8a:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800fb8c:	6123      	str	r3, [r4, #16]
 800fb8e:	f008 f8f7 	bl	8017d80 <rmw_get_implementation_identifier>
 800fb92:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 800fb96:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800fb9a:	f8c4 9020 	str.w	r9, [r4, #32]
 800fb9e:	4630      	mov	r0, r6
 800fba0:	f7f0 fb20 	bl	80001e4 <strlen>
 800fba4:	1c42      	adds	r2, r0, #1
 800fba6:	2a3c      	cmp	r2, #60	; 0x3c
 800fba8:	f104 0518 	add.w	r5, r4, #24
 800fbac:	d840      	bhi.n	800fc30 <create_node+0xc4>
 800fbae:	4648      	mov	r0, r9
 800fbb0:	4631      	mov	r1, r6
 800fbb2:	f104 0968 	add.w	r9, r4, #104	; 0x68
 800fbb6:	f009 fd3d 	bl	8019634 <memcpy>
 800fbba:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 800fbbe:	4638      	mov	r0, r7
 800fbc0:	f7f0 fb10 	bl	80001e4 <strlen>
 800fbc4:	1c42      	adds	r2, r0, #1
 800fbc6:	2a3c      	cmp	r2, #60	; 0x3c
 800fbc8:	d832      	bhi.n	800fc30 <create_node+0xc4>
 800fbca:	4639      	mov	r1, r7
 800fbcc:	4648      	mov	r0, r9
 800fbce:	f009 fd31 	bl	8019634 <memcpy>
 800fbd2:	f241 5394 	movw	r3, #5524	; 0x1594
 800fbd6:	6922      	ldr	r2, [r4, #16]
 800fbd8:	5ad0      	ldrh	r0, [r2, r3]
 800fbda:	2101      	movs	r1, #1
 800fbdc:	eb00 0c01 	add.w	ip, r0, r1
 800fbe0:	f822 c003 	strh.w	ip, [r2, r3]
 800fbe4:	f002 fd84 	bl	80126f0 <uxr_object_id>
 800fbe8:	6160      	str	r0, [r4, #20]
 800fbea:	783b      	ldrb	r3, [r7, #0]
 800fbec:	2b2f      	cmp	r3, #47	; 0x2f
 800fbee:	d127      	bne.n	800fc40 <create_node+0xd4>
 800fbf0:	787b      	ldrb	r3, [r7, #1]
 800fbf2:	bb2b      	cbnz	r3, 800fc40 <create_node+0xd4>
 800fbf4:	4a17      	ldr	r2, [pc, #92]	; (800fc54 <create_node+0xe8>)
 800fbf6:	4818      	ldr	r0, [pc, #96]	; (800fc58 <create_node+0xec>)
 800fbf8:	4633      	mov	r3, r6
 800fbfa:	213c      	movs	r1, #60	; 0x3c
 800fbfc:	f00a f8b8 	bl	8019d70 <sniprintf>
 800fc00:	6920      	ldr	r0, [r4, #16]
 800fc02:	4b15      	ldr	r3, [pc, #84]	; (800fc58 <create_node+0xec>)
 800fc04:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 800fc08:	9300      	str	r3, [sp, #0]
 800fc0a:	2306      	movs	r3, #6
 800fc0c:	9301      	str	r3, [sp, #4]
 800fc0e:	6811      	ldr	r1, [r2, #0]
 800fc10:	6962      	ldr	r2, [r4, #20]
 800fc12:	fa1f f388 	uxth.w	r3, r8
 800fc16:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fc1a:	f002 fae7 	bl	80121ec <uxr_buffer_create_participant_bin>
 800fc1e:	4602      	mov	r2, r0
 800fc20:	6920      	ldr	r0, [r4, #16]
 800fc22:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 800fc26:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 800fc2a:	f000 fead 	bl	8010988 <run_xrce_session>
 800fc2e:	b918      	cbnz	r0, 800fc38 <create_node+0xcc>
 800fc30:	4628      	mov	r0, r5
 800fc32:	f000 fd4b 	bl	80106cc <rmw_uxrce_fini_node_memory>
 800fc36:	2500      	movs	r5, #0
 800fc38:	4628      	mov	r0, r5
 800fc3a:	b003      	add	sp, #12
 800fc3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc40:	4a06      	ldr	r2, [pc, #24]	; (800fc5c <create_node+0xf0>)
 800fc42:	9600      	str	r6, [sp, #0]
 800fc44:	463b      	mov	r3, r7
 800fc46:	213c      	movs	r1, #60	; 0x3c
 800fc48:	4803      	ldr	r0, [pc, #12]	; (800fc58 <create_node+0xec>)
 800fc4a:	f00a f891 	bl	8019d70 <sniprintf>
 800fc4e:	e7d7      	b.n	800fc00 <create_node+0x94>
 800fc50:	2001466c 	.word	0x2001466c
 800fc54:	0801ecc0 	.word	0x0801ecc0
 800fc58:	20010428 	.word	0x20010428
 800fc5c:	0801ec84 	.word	0x0801ec84

0800fc60 <rmw_create_node>:
 800fc60:	b199      	cbz	r1, 800fc8a <rmw_create_node+0x2a>
 800fc62:	b430      	push	{r4, r5}
 800fc64:	4615      	mov	r5, r2
 800fc66:	461a      	mov	r2, r3
 800fc68:	780b      	ldrb	r3, [r1, #0]
 800fc6a:	460c      	mov	r4, r1
 800fc6c:	b153      	cbz	r3, 800fc84 <rmw_create_node+0x24>
 800fc6e:	b14d      	cbz	r5, 800fc84 <rmw_create_node+0x24>
 800fc70:	782b      	ldrb	r3, [r5, #0]
 800fc72:	b13b      	cbz	r3, 800fc84 <rmw_create_node+0x24>
 800fc74:	b902      	cbnz	r2, 800fc78 <rmw_create_node+0x18>
 800fc76:	69c2      	ldr	r2, [r0, #28]
 800fc78:	4603      	mov	r3, r0
 800fc7a:	4629      	mov	r1, r5
 800fc7c:	4620      	mov	r0, r4
 800fc7e:	bc30      	pop	{r4, r5}
 800fc80:	f7ff bf74 	b.w	800fb6c <create_node>
 800fc84:	2000      	movs	r0, #0
 800fc86:	bc30      	pop	{r4, r5}
 800fc88:	4770      	bx	lr
 800fc8a:	2000      	movs	r0, #0
 800fc8c:	4770      	bx	lr
 800fc8e:	bf00      	nop

0800fc90 <rmw_destroy_node>:
 800fc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc92:	2800      	cmp	r0, #0
 800fc94:	d05b      	beq.n	800fd4e <rmw_destroy_node+0xbe>
 800fc96:	4607      	mov	r7, r0
 800fc98:	6800      	ldr	r0, [r0, #0]
 800fc9a:	f000 fedf 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 800fc9e:	2800      	cmp	r0, #0
 800fca0:	d055      	beq.n	800fd4e <rmw_destroy_node+0xbe>
 800fca2:	687c      	ldr	r4, [r7, #4]
 800fca4:	2c00      	cmp	r4, #0
 800fca6:	d052      	beq.n	800fd4e <rmw_destroy_node+0xbe>
 800fca8:	4b2f      	ldr	r3, [pc, #188]	; (800fd68 <rmw_destroy_node+0xd8>)
 800fcaa:	681d      	ldr	r5, [r3, #0]
 800fcac:	2d00      	cmp	r5, #0
 800fcae:	d059      	beq.n	800fd64 <rmw_destroy_node+0xd4>
 800fcb0:	2600      	movs	r6, #0
 800fcb2:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fcb6:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 800fcba:	429c      	cmp	r4, r3
 800fcbc:	d04a      	beq.n	800fd54 <rmw_destroy_node+0xc4>
 800fcbe:	2d00      	cmp	r5, #0
 800fcc0:	d1f7      	bne.n	800fcb2 <rmw_destroy_node+0x22>
 800fcc2:	4b2a      	ldr	r3, [pc, #168]	; (800fd6c <rmw_destroy_node+0xdc>)
 800fcc4:	681d      	ldr	r5, [r3, #0]
 800fcc6:	b15d      	cbz	r5, 800fce0 <rmw_destroy_node+0x50>
 800fcc8:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fccc:	6a0b      	ldr	r3, [r1, #32]
 800fcce:	429c      	cmp	r4, r3
 800fcd0:	d1f9      	bne.n	800fcc6 <rmw_destroy_node+0x36>
 800fcd2:	317c      	adds	r1, #124	; 0x7c
 800fcd4:	4638      	mov	r0, r7
 800fcd6:	f000 fb11 	bl	80102fc <rmw_destroy_subscription>
 800fcda:	4606      	mov	r6, r0
 800fcdc:	2d00      	cmp	r5, #0
 800fcde:	d1f3      	bne.n	800fcc8 <rmw_destroy_node+0x38>
 800fce0:	4b23      	ldr	r3, [pc, #140]	; (800fd70 <rmw_destroy_node+0xe0>)
 800fce2:	681d      	ldr	r5, [r3, #0]
 800fce4:	b15d      	cbz	r5, 800fcfe <rmw_destroy_node+0x6e>
 800fce6:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fcea:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 800fcec:	429c      	cmp	r4, r3
 800fcee:	d1f9      	bne.n	800fce4 <rmw_destroy_node+0x54>
 800fcf0:	317c      	adds	r1, #124	; 0x7c
 800fcf2:	4638      	mov	r0, r7
 800fcf4:	f000 f9e2 	bl	80100bc <rmw_destroy_service>
 800fcf8:	4606      	mov	r6, r0
 800fcfa:	2d00      	cmp	r5, #0
 800fcfc:	d1f3      	bne.n	800fce6 <rmw_destroy_node+0x56>
 800fcfe:	4b1d      	ldr	r3, [pc, #116]	; (800fd74 <rmw_destroy_node+0xe4>)
 800fd00:	681d      	ldr	r5, [r3, #0]
 800fd02:	b15d      	cbz	r5, 800fd1c <rmw_destroy_node+0x8c>
 800fd04:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fd08:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 800fd0a:	429c      	cmp	r4, r3
 800fd0c:	d1f9      	bne.n	800fd02 <rmw_destroy_node+0x72>
 800fd0e:	317c      	adds	r1, #124	; 0x7c
 800fd10:	4638      	mov	r0, r7
 800fd12:	f008 f803 	bl	8017d1c <rmw_destroy_client>
 800fd16:	4606      	mov	r6, r0
 800fd18:	2d00      	cmp	r5, #0
 800fd1a:	d1f3      	bne.n	800fd04 <rmw_destroy_node+0x74>
 800fd1c:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
 800fd20:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800fd24:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fd28:	6819      	ldr	r1, [r3, #0]
 800fd2a:	f002 fa13 	bl	8012154 <uxr_buffer_delete_entity>
 800fd2e:	4602      	mov	r2, r0
 800fd30:	6920      	ldr	r0, [r4, #16]
 800fd32:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800fd36:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800fd3a:	f000 fe25 	bl	8010988 <run_xrce_session>
 800fd3e:	2800      	cmp	r0, #0
 800fd40:	bf08      	it	eq
 800fd42:	2602      	moveq	r6, #2
 800fd44:	4638      	mov	r0, r7
 800fd46:	f000 fcc1 	bl	80106cc <rmw_uxrce_fini_node_memory>
 800fd4a:	4630      	mov	r0, r6
 800fd4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd4e:	2601      	movs	r6, #1
 800fd50:	4630      	mov	r0, r6
 800fd52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd54:	3184      	adds	r1, #132	; 0x84
 800fd56:	4638      	mov	r0, r7
 800fd58:	f000 f960 	bl	801001c <rmw_destroy_publisher>
 800fd5c:	4606      	mov	r6, r0
 800fd5e:	2d00      	cmp	r5, #0
 800fd60:	d1a7      	bne.n	800fcb2 <rmw_destroy_node+0x22>
 800fd62:	e7ae      	b.n	800fcc2 <rmw_destroy_node+0x32>
 800fd64:	462e      	mov	r6, r5
 800fd66:	e7ac      	b.n	800fcc2 <rmw_destroy_node+0x32>
 800fd68:	200116a8 	.word	0x200116a8
 800fd6c:	20014904 	.word	0x20014904
 800fd70:	200148f4 	.word	0x200148f4
 800fd74:	20011f28 	.word	0x20011f28

0800fd78 <rmw_node_get_graph_guard_condition>:
 800fd78:	6843      	ldr	r3, [r0, #4]
 800fd7a:	6918      	ldr	r0, [r3, #16]
 800fd7c:	f500 705a 	add.w	r0, r0, #872	; 0x368
 800fd80:	4770      	bx	lr
 800fd82:	bf00      	nop

0800fd84 <flush_session>:
 800fd84:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 800fd86:	f003 badd 	b.w	8013344 <uxr_run_session_until_confirm_delivery>
 800fd8a:	bf00      	nop

0800fd8c <rmw_publish>:
 800fd8c:	2800      	cmp	r0, #0
 800fd8e:	d053      	beq.n	800fe38 <rmw_publish+0xac>
 800fd90:	b570      	push	{r4, r5, r6, lr}
 800fd92:	460d      	mov	r5, r1
 800fd94:	b08e      	sub	sp, #56	; 0x38
 800fd96:	2900      	cmp	r1, #0
 800fd98:	d04b      	beq.n	800fe32 <rmw_publish+0xa6>
 800fd9a:	4604      	mov	r4, r0
 800fd9c:	6800      	ldr	r0, [r0, #0]
 800fd9e:	f000 fe5d 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 800fda2:	2800      	cmp	r0, #0
 800fda4:	d045      	beq.n	800fe32 <rmw_publish+0xa6>
 800fda6:	6866      	ldr	r6, [r4, #4]
 800fda8:	2e00      	cmp	r6, #0
 800fdaa:	d042      	beq.n	800fe32 <rmw_publish+0xa6>
 800fdac:	69b4      	ldr	r4, [r6, #24]
 800fdae:	4628      	mov	r0, r5
 800fdb0:	6923      	ldr	r3, [r4, #16]
 800fdb2:	4798      	blx	r3
 800fdb4:	69f3      	ldr	r3, [r6, #28]
 800fdb6:	9005      	str	r0, [sp, #20]
 800fdb8:	b113      	cbz	r3, 800fdc0 <rmw_publish+0x34>
 800fdba:	a805      	add	r0, sp, #20
 800fdbc:	4798      	blx	r3
 800fdbe:	9805      	ldr	r0, [sp, #20]
 800fdc0:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800fdc4:	691b      	ldr	r3, [r3, #16]
 800fdc6:	9000      	str	r0, [sp, #0]
 800fdc8:	6972      	ldr	r2, [r6, #20]
 800fdca:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 800fdcc:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 800fdd0:	ab06      	add	r3, sp, #24
 800fdd2:	f004 fb49 	bl	8014468 <uxr_prepare_output_stream>
 800fdd6:	b1d8      	cbz	r0, 800fe10 <rmw_publish+0x84>
 800fdd8:	68a3      	ldr	r3, [r4, #8]
 800fdda:	4628      	mov	r0, r5
 800fddc:	a906      	add	r1, sp, #24
 800fdde:	4798      	blx	r3
 800fde0:	6a33      	ldr	r3, [r6, #32]
 800fde2:	4604      	mov	r4, r0
 800fde4:	b10b      	cbz	r3, 800fdea <rmw_publish+0x5e>
 800fde6:	a806      	add	r0, sp, #24
 800fde8:	4798      	blx	r3
 800fdea:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 800fdee:	2b01      	cmp	r3, #1
 800fdf0:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800fdf4:	d022      	beq.n	800fe3c <rmw_publish+0xb0>
 800fdf6:	6918      	ldr	r0, [r3, #16]
 800fdf8:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 800fdfa:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fdfe:	f003 faa1 	bl	8013344 <uxr_run_session_until_confirm_delivery>
 800fe02:	4020      	ands	r0, r4
 800fe04:	b2c4      	uxtb	r4, r0
 800fe06:	f084 0001 	eor.w	r0, r4, #1
 800fe0a:	b2c0      	uxtb	r0, r0
 800fe0c:	b00e      	add	sp, #56	; 0x38
 800fe0e:	bd70      	pop	{r4, r5, r6, pc}
 800fe10:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800fe14:	4a0c      	ldr	r2, [pc, #48]	; (800fe48 <rmw_publish+0xbc>)
 800fe16:	6918      	ldr	r0, [r3, #16]
 800fe18:	9b05      	ldr	r3, [sp, #20]
 800fe1a:	9300      	str	r3, [sp, #0]
 800fe1c:	e9cd 2601 	strd	r2, r6, [sp, #4]
 800fe20:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fe24:	6972      	ldr	r2, [r6, #20]
 800fe26:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 800fe28:	ab06      	add	r3, sp, #24
 800fe2a:	f004 fb4d 	bl	80144c8 <uxr_prepare_output_stream_fragmented>
 800fe2e:	2800      	cmp	r0, #0
 800fe30:	d1d2      	bne.n	800fdd8 <rmw_publish+0x4c>
 800fe32:	2001      	movs	r0, #1
 800fe34:	b00e      	add	sp, #56	; 0x38
 800fe36:	bd70      	pop	{r4, r5, r6, pc}
 800fe38:	2001      	movs	r0, #1
 800fe3a:	4770      	bx	lr
 800fe3c:	6918      	ldr	r0, [r3, #16]
 800fe3e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fe42:	f003 f9eb 	bl	801321c <uxr_flash_output_streams>
 800fe46:	e7de      	b.n	800fe06 <rmw_publish+0x7a>
 800fe48:	0800fd85 	.word	0x0800fd85

0800fe4c <rmw_create_publisher>:
 800fe4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe50:	b086      	sub	sp, #24
 800fe52:	2800      	cmp	r0, #0
 800fe54:	f000 80d5 	beq.w	8010002 <rmw_create_publisher+0x1b6>
 800fe58:	460e      	mov	r6, r1
 800fe5a:	2900      	cmp	r1, #0
 800fe5c:	f000 80d1 	beq.w	8010002 <rmw_create_publisher+0x1b6>
 800fe60:	4604      	mov	r4, r0
 800fe62:	6800      	ldr	r0, [r0, #0]
 800fe64:	4615      	mov	r5, r2
 800fe66:	4698      	mov	r8, r3
 800fe68:	f000 fdf8 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 800fe6c:	2800      	cmp	r0, #0
 800fe6e:	f000 80c8 	beq.w	8010002 <rmw_create_publisher+0x1b6>
 800fe72:	2d00      	cmp	r5, #0
 800fe74:	f000 80c5 	beq.w	8010002 <rmw_create_publisher+0x1b6>
 800fe78:	782b      	ldrb	r3, [r5, #0]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	f000 80c1 	beq.w	8010002 <rmw_create_publisher+0x1b6>
 800fe80:	f1b8 0f00 	cmp.w	r8, #0
 800fe84:	f000 80bd 	beq.w	8010002 <rmw_create_publisher+0x1b6>
 800fe88:	4860      	ldr	r0, [pc, #384]	; (801000c <rmw_create_publisher+0x1c0>)
 800fe8a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800fe8e:	f007 ff21 	bl	8017cd4 <get_memory>
 800fe92:	2800      	cmp	r0, #0
 800fe94:	f000 80b5 	beq.w	8010002 <rmw_create_publisher+0x1b6>
 800fe98:	68c4      	ldr	r4, [r0, #12]
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800fea0:	f007 ff6e 	bl	8017d80 <rmw_get_implementation_identifier>
 800fea4:	f104 0a98 	add.w	sl, r4, #152	; 0x98
 800fea8:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 800feac:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 800feb0:	4628      	mov	r0, r5
 800feb2:	f7f0 f997 	bl	80001e4 <strlen>
 800feb6:	3001      	adds	r0, #1
 800feb8:	283c      	cmp	r0, #60	; 0x3c
 800feba:	f104 0784 	add.w	r7, r4, #132	; 0x84
 800febe:	f200 809d 	bhi.w	800fffc <rmw_create_publisher+0x1b0>
 800fec2:	4a53      	ldr	r2, [pc, #332]	; (8010010 <rmw_create_publisher+0x1c4>)
 800fec4:	462b      	mov	r3, r5
 800fec6:	213c      	movs	r1, #60	; 0x3c
 800fec8:	4650      	mov	r0, sl
 800feca:	f009 ff51 	bl	8019d70 <sniprintf>
 800fece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800fed2:	e9c4 391f 	strd	r3, r9, [r4, #124]	; 0x7c
 800fed6:	4641      	mov	r1, r8
 800fed8:	2250      	movs	r2, #80	; 0x50
 800feda:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800fede:	f009 fba9 	bl	8019634 <memcpy>
 800fee2:	f898 3008 	ldrb.w	r3, [r8, #8]
 800fee6:	494b      	ldr	r1, [pc, #300]	; (8010014 <rmw_create_publisher+0x1c8>)
 800fee8:	2b02      	cmp	r3, #2
 800feea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800feee:	bf0c      	ite	eq
 800fef0:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 800fef4:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 800fef8:	67a3      	str	r3, [r4, #120]	; 0x78
 800fefa:	2300      	movs	r3, #0
 800fefc:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800ff00:	4630      	mov	r0, r6
 800ff02:	f000 fdb9 	bl	8010a78 <get_message_typesupport_handle>
 800ff06:	2800      	cmp	r0, #0
 800ff08:	d078      	beq.n	800fffc <rmw_create_publisher+0x1b0>
 800ff0a:	6842      	ldr	r2, [r0, #4]
 800ff0c:	61a2      	str	r2, [r4, #24]
 800ff0e:	2a00      	cmp	r2, #0
 800ff10:	d074      	beq.n	800fffc <rmw_create_publisher+0x1b0>
 800ff12:	4629      	mov	r1, r5
 800ff14:	4643      	mov	r3, r8
 800ff16:	4648      	mov	r0, r9
 800ff18:	f007 ff38 	bl	8017d8c <create_topic>
 800ff1c:	6260      	str	r0, [r4, #36]	; 0x24
 800ff1e:	2800      	cmp	r0, #0
 800ff20:	d06c      	beq.n	800fffc <rmw_create_publisher+0x1b0>
 800ff22:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800ff26:	f241 5398 	movw	r3, #5528	; 0x1598
 800ff2a:	2103      	movs	r1, #3
 800ff2c:	5ad0      	ldrh	r0, [r2, r3]
 800ff2e:	1c45      	adds	r5, r0, #1
 800ff30:	52d5      	strh	r5, [r2, r3]
 800ff32:	f002 fbdd 	bl	80126f0 <uxr_object_id>
 800ff36:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ff3a:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 800ff3e:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 800ff42:	6912      	ldr	r2, [r2, #16]
 800ff44:	6120      	str	r0, [r4, #16]
 800ff46:	2606      	movs	r6, #6
 800ff48:	9600      	str	r6, [sp, #0]
 800ff4a:	6819      	ldr	r1, [r3, #0]
 800ff4c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800ff50:	f502 7028 	add.w	r0, r2, #672	; 0x2a0
 800ff54:	6922      	ldr	r2, [r4, #16]
 800ff56:	f002 f9af 	bl	80122b8 <uxr_buffer_create_publisher_bin>
 800ff5a:	4602      	mov	r2, r0
 800ff5c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ff60:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 800ff64:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 800ff68:	f000 fd0e 	bl	8010988 <run_xrce_session>
 800ff6c:	2800      	cmp	r0, #0
 800ff6e:	d041      	beq.n	800fff4 <rmw_create_publisher+0x1a8>
 800ff70:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800ff74:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 800ff78:	f241 539a 	movw	r3, #5530	; 0x159a
 800ff7c:	2105      	movs	r1, #5
 800ff7e:	5ad0      	ldrh	r0, [r2, r3]
 800ff80:	1c45      	adds	r5, r0, #1
 800ff82:	52d5      	strh	r5, [r2, r3]
 800ff84:	f002 fbb4 	bl	80126f0 <uxr_object_id>
 800ff88:	6160      	str	r0, [r4, #20]
 800ff8a:	f898 1009 	ldrb.w	r1, [r8, #9]
 800ff8e:	f898 2000 	ldrb.w	r2, [r8]
 800ff92:	f898 3008 	ldrb.w	r3, [r8, #8]
 800ff96:	f8d9 5010 	ldr.w	r5, [r9, #16]
 800ff9a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800ff9e:	f8d5 5384 	ldr.w	r5, [r5, #900]	; 0x384
 800ffa2:	6900      	ldr	r0, [r0, #16]
 800ffa4:	f8b8 c004 	ldrh.w	ip, [r8, #4]
 800ffa8:	f8cd c00c 	str.w	ip, [sp, #12]
 800ffac:	3902      	subs	r1, #2
 800ffae:	f1a2 0201 	sub.w	r2, r2, #1
 800ffb2:	bf18      	it	ne
 800ffb4:	2101      	movne	r1, #1
 800ffb6:	fab2 f282 	clz	r2, r2
 800ffba:	2b01      	cmp	r3, #1
 800ffbc:	bf8c      	ite	hi
 800ffbe:	2300      	movhi	r3, #0
 800ffc0:	2301      	movls	r3, #1
 800ffc2:	0952      	lsrs	r2, r2, #5
 800ffc4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ffc8:	9605      	str	r6, [sp, #20]
 800ffca:	9104      	str	r1, [sp, #16]
 800ffcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ffce:	691b      	ldr	r3, [r3, #16]
 800ffd0:	9300      	str	r3, [sp, #0]
 800ffd2:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800ffd6:	6829      	ldr	r1, [r5, #0]
 800ffd8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800ffdc:	f002 f9ca 	bl	8012374 <uxr_buffer_create_datawriter_bin>
 800ffe0:	4602      	mov	r2, r0
 800ffe2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ffe6:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 800ffea:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 800ffee:	f000 fccb 	bl	8010988 <run_xrce_session>
 800fff2:	b938      	cbnz	r0, 8010004 <rmw_create_publisher+0x1b8>
 800fff4:	4805      	ldr	r0, [pc, #20]	; (801000c <rmw_create_publisher+0x1c0>)
 800fff6:	4621      	mov	r1, r4
 800fff8:	f007 fe7c 	bl	8017cf4 <put_memory>
 800fffc:	4638      	mov	r0, r7
 800fffe:	f000 fb7b 	bl	80106f8 <rmw_uxrce_fini_publisher_memory>
 8010002:	2700      	movs	r7, #0
 8010004:	4638      	mov	r0, r7
 8010006:	b006      	add	sp, #24
 8010008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801000c:	200116a8 	.word	0x200116a8
 8010010:	0801ecc0 	.word	0x0801ecc0
 8010014:	0801ec8c 	.word	0x0801ec8c

08010018 <rmw_publisher_get_actual_qos>:
 8010018:	2000      	movs	r0, #0
 801001a:	4770      	bx	lr

0801001c <rmw_destroy_publisher>:
 801001c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801001e:	b128      	cbz	r0, 801002c <rmw_destroy_publisher+0x10>
 8010020:	4604      	mov	r4, r0
 8010022:	6800      	ldr	r0, [r0, #0]
 8010024:	460d      	mov	r5, r1
 8010026:	f000 fd19 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 801002a:	b910      	cbnz	r0, 8010032 <rmw_destroy_publisher+0x16>
 801002c:	2401      	movs	r4, #1
 801002e:	4620      	mov	r0, r4
 8010030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010032:	6863      	ldr	r3, [r4, #4]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d0f9      	beq.n	801002c <rmw_destroy_publisher+0x10>
 8010038:	2d00      	cmp	r5, #0
 801003a:	d0f7      	beq.n	801002c <rmw_destroy_publisher+0x10>
 801003c:	6828      	ldr	r0, [r5, #0]
 801003e:	f000 fd0d 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8010042:	2800      	cmp	r0, #0
 8010044:	d0f2      	beq.n	801002c <rmw_destroy_publisher+0x10>
 8010046:	686c      	ldr	r4, [r5, #4]
 8010048:	2c00      	cmp	r4, #0
 801004a:	d0ef      	beq.n	801002c <rmw_destroy_publisher+0x10>
 801004c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801004e:	f8d4 7080 	ldr.w	r7, [r4, #128]	; 0x80
 8010052:	f007 feeb 	bl	8017e2c <destroy_topic>
 8010056:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 801005a:	6962      	ldr	r2, [r4, #20]
 801005c:	6918      	ldr	r0, [r3, #16]
 801005e:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8010062:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010066:	6819      	ldr	r1, [r3, #0]
 8010068:	f002 f874 	bl	8012154 <uxr_buffer_delete_entity>
 801006c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8010070:	6922      	ldr	r2, [r4, #16]
 8010072:	4603      	mov	r3, r0
 8010074:	6908      	ldr	r0, [r1, #16]
 8010076:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801007a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801007e:	6809      	ldr	r1, [r1, #0]
 8010080:	461c      	mov	r4, r3
 8010082:	f002 f867 	bl	8012154 <uxr_buffer_delete_entity>
 8010086:	4606      	mov	r6, r0
 8010088:	6938      	ldr	r0, [r7, #16]
 801008a:	4622      	mov	r2, r4
 801008c:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8010090:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8010094:	f000 fc78 	bl	8010988 <run_xrce_session>
 8010098:	4604      	mov	r4, r0
 801009a:	6938      	ldr	r0, [r7, #16]
 801009c:	4632      	mov	r2, r6
 801009e:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80100a2:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80100a6:	f000 fc6f 	bl	8010988 <run_xrce_session>
 80100aa:	b12c      	cbz	r4, 80100b8 <rmw_destroy_publisher+0x9c>
 80100ac:	b120      	cbz	r0, 80100b8 <rmw_destroy_publisher+0x9c>
 80100ae:	2400      	movs	r4, #0
 80100b0:	4628      	mov	r0, r5
 80100b2:	f000 fb21 	bl	80106f8 <rmw_uxrce_fini_publisher_memory>
 80100b6:	e7ba      	b.n	801002e <rmw_destroy_publisher+0x12>
 80100b8:	2402      	movs	r4, #2
 80100ba:	e7f9      	b.n	80100b0 <rmw_destroy_publisher+0x94>

080100bc <rmw_destroy_service>:
 80100bc:	b538      	push	{r3, r4, r5, lr}
 80100be:	b128      	cbz	r0, 80100cc <rmw_destroy_service+0x10>
 80100c0:	4604      	mov	r4, r0
 80100c2:	6800      	ldr	r0, [r0, #0]
 80100c4:	460d      	mov	r5, r1
 80100c6:	f000 fcc9 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 80100ca:	b910      	cbnz	r0, 80100d2 <rmw_destroy_service+0x16>
 80100cc:	2401      	movs	r4, #1
 80100ce:	4620      	mov	r0, r4
 80100d0:	bd38      	pop	{r3, r4, r5, pc}
 80100d2:	6863      	ldr	r3, [r4, #4]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d0f9      	beq.n	80100cc <rmw_destroy_service+0x10>
 80100d8:	2d00      	cmp	r5, #0
 80100da:	d0f7      	beq.n	80100cc <rmw_destroy_service+0x10>
 80100dc:	6828      	ldr	r0, [r5, #0]
 80100de:	f000 fcbd 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 80100e2:	2800      	cmp	r0, #0
 80100e4:	d0f2      	beq.n	80100cc <rmw_destroy_service+0x10>
 80100e6:	686b      	ldr	r3, [r5, #4]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d0ef      	beq.n	80100cc <rmw_destroy_service+0x10>
 80100ec:	6864      	ldr	r4, [r4, #4]
 80100ee:	691a      	ldr	r2, [r3, #16]
 80100f0:	6920      	ldr	r0, [r4, #16]
 80100f2:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80100f6:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80100fa:	6819      	ldr	r1, [r3, #0]
 80100fc:	f002 f82a 	bl	8012154 <uxr_buffer_delete_entity>
 8010100:	4602      	mov	r2, r0
 8010102:	6920      	ldr	r0, [r4, #16]
 8010104:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8010108:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801010c:	f000 fc3c 	bl	8010988 <run_xrce_session>
 8010110:	2800      	cmp	r0, #0
 8010112:	4628      	mov	r0, r5
 8010114:	bf14      	ite	ne
 8010116:	2400      	movne	r4, #0
 8010118:	2402      	moveq	r4, #2
 801011a:	f000 fb15 	bl	8010748 <rmw_uxrce_fini_service_memory>
 801011e:	e7d6      	b.n	80100ce <rmw_destroy_service+0x12>

08010120 <rmw_create_subscription>:
 8010120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010124:	b08a      	sub	sp, #40	; 0x28
 8010126:	2800      	cmp	r0, #0
 8010128:	f000 80db 	beq.w	80102e2 <rmw_create_subscription+0x1c2>
 801012c:	4688      	mov	r8, r1
 801012e:	2900      	cmp	r1, #0
 8010130:	f000 80d7 	beq.w	80102e2 <rmw_create_subscription+0x1c2>
 8010134:	4604      	mov	r4, r0
 8010136:	6800      	ldr	r0, [r0, #0]
 8010138:	4615      	mov	r5, r2
 801013a:	461e      	mov	r6, r3
 801013c:	f000 fc8e 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8010140:	2800      	cmp	r0, #0
 8010142:	f000 80ce 	beq.w	80102e2 <rmw_create_subscription+0x1c2>
 8010146:	2d00      	cmp	r5, #0
 8010148:	f000 80cb 	beq.w	80102e2 <rmw_create_subscription+0x1c2>
 801014c:	782b      	ldrb	r3, [r5, #0]
 801014e:	2b00      	cmp	r3, #0
 8010150:	f000 80c7 	beq.w	80102e2 <rmw_create_subscription+0x1c2>
 8010154:	2e00      	cmp	r6, #0
 8010156:	f000 80c4 	beq.w	80102e2 <rmw_create_subscription+0x1c2>
 801015a:	4864      	ldr	r0, [pc, #400]	; (80102ec <rmw_create_subscription+0x1cc>)
 801015c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8010160:	f007 fdb8 	bl	8017cd4 <get_memory>
 8010164:	4604      	mov	r4, r0
 8010166:	2800      	cmp	r0, #0
 8010168:	f000 80bc 	beq.w	80102e4 <rmw_create_subscription+0x1c4>
 801016c:	68c7      	ldr	r7, [r0, #12]
 801016e:	2300      	movs	r3, #0
 8010170:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010174:	f007 fe04 	bl	8017d80 <rmw_get_implementation_identifier>
 8010178:	f107 0a94 	add.w	sl, r7, #148	; 0x94
 801017c:	67f8      	str	r0, [r7, #124]	; 0x7c
 801017e:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 8010182:	4628      	mov	r0, r5
 8010184:	f7f0 f82e 	bl	80001e4 <strlen>
 8010188:	3001      	adds	r0, #1
 801018a:	283c      	cmp	r0, #60	; 0x3c
 801018c:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 8010190:	f200 80a4 	bhi.w	80102dc <rmw_create_subscription+0x1bc>
 8010194:	4a56      	ldr	r2, [pc, #344]	; (80102f0 <rmw_create_subscription+0x1d0>)
 8010196:	462b      	mov	r3, r5
 8010198:	213c      	movs	r1, #60	; 0x3c
 801019a:	4650      	mov	r0, sl
 801019c:	f009 fde8 	bl	8019d70 <sniprintf>
 80101a0:	4631      	mov	r1, r6
 80101a2:	f8c7 9020 	str.w	r9, [r7, #32]
 80101a6:	2250      	movs	r2, #80	; 0x50
 80101a8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80101ac:	f009 fa42 	bl	8019634 <memcpy>
 80101b0:	4950      	ldr	r1, [pc, #320]	; (80102f4 <rmw_create_subscription+0x1d4>)
 80101b2:	4640      	mov	r0, r8
 80101b4:	f000 fc60 	bl	8010a78 <get_message_typesupport_handle>
 80101b8:	2800      	cmp	r0, #0
 80101ba:	f000 808f 	beq.w	80102dc <rmw_create_subscription+0x1bc>
 80101be:	6842      	ldr	r2, [r0, #4]
 80101c0:	61ba      	str	r2, [r7, #24]
 80101c2:	2a00      	cmp	r2, #0
 80101c4:	f000 808a 	beq.w	80102dc <rmw_create_subscription+0x1bc>
 80101c8:	4629      	mov	r1, r5
 80101ca:	4633      	mov	r3, r6
 80101cc:	4648      	mov	r0, r9
 80101ce:	f007 fddd 	bl	8017d8c <create_topic>
 80101d2:	61f8      	str	r0, [r7, #28]
 80101d4:	2800      	cmp	r0, #0
 80101d6:	f000 8081 	beq.w	80102dc <rmw_create_subscription+0x1bc>
 80101da:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80101de:	f241 539c 	movw	r3, #5532	; 0x159c
 80101e2:	2104      	movs	r1, #4
 80101e4:	5ad0      	ldrh	r0, [r2, r3]
 80101e6:	1c45      	adds	r5, r0, #1
 80101e8:	52d5      	strh	r5, [r2, r3]
 80101ea:	f002 fa81 	bl	80126f0 <uxr_object_id>
 80101ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80101f2:	6138      	str	r0, [r7, #16]
 80101f4:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80101f8:	f04f 0806 	mov.w	r8, #6
 80101fc:	f8cd 8000 	str.w	r8, [sp]
 8010200:	6811      	ldr	r1, [r2, #0]
 8010202:	693a      	ldr	r2, [r7, #16]
 8010204:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8010208:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801020c:	f002 f882 	bl	8012314 <uxr_buffer_create_subscriber_bin>
 8010210:	4602      	mov	r2, r0
 8010212:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010216:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801021a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801021e:	f000 fbb3 	bl	8010988 <run_xrce_session>
 8010222:	2800      	cmp	r0, #0
 8010224:	d056      	beq.n	80102d4 <rmw_create_subscription+0x1b4>
 8010226:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801022a:	f241 539e 	movw	r3, #5534	; 0x159e
 801022e:	4641      	mov	r1, r8
 8010230:	5ad0      	ldrh	r0, [r2, r3]
 8010232:	1c45      	adds	r5, r0, #1
 8010234:	52d5      	strh	r5, [r2, r3]
 8010236:	f002 fa5b 	bl	80126f0 <uxr_object_id>
 801023a:	6178      	str	r0, [r7, #20]
 801023c:	7a71      	ldrb	r1, [r6, #9]
 801023e:	7832      	ldrb	r2, [r6, #0]
 8010240:	7a33      	ldrb	r3, [r6, #8]
 8010242:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010246:	f8b6 c004 	ldrh.w	ip, [r6, #4]
 801024a:	f8d0 5384 	ldr.w	r5, [r0, #900]	; 0x384
 801024e:	f8cd 8014 	str.w	r8, [sp, #20]
 8010252:	3902      	subs	r1, #2
 8010254:	f1a2 0201 	sub.w	r2, r2, #1
 8010258:	bf18      	it	ne
 801025a:	2101      	movne	r1, #1
 801025c:	fab2 f282 	clz	r2, r2
 8010260:	2b01      	cmp	r3, #1
 8010262:	bf8c      	ite	hi
 8010264:	2300      	movhi	r3, #0
 8010266:	2301      	movls	r3, #1
 8010268:	0952      	lsrs	r2, r2, #5
 801026a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801026e:	9104      	str	r1, [sp, #16]
 8010270:	f8cd c00c 	str.w	ip, [sp, #12]
 8010274:	69fb      	ldr	r3, [r7, #28]
 8010276:	691b      	ldr	r3, [r3, #16]
 8010278:	9300      	str	r3, [sp, #0]
 801027a:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 801027e:	6829      	ldr	r1, [r5, #0]
 8010280:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010284:	f002 f8f4 	bl	8012470 <uxr_buffer_create_datareader_bin>
 8010288:	4602      	mov	r2, r0
 801028a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801028e:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8010292:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8010296:	f000 fb77 	bl	8010988 <run_xrce_session>
 801029a:	b1d8      	cbz	r0, 80102d4 <rmw_create_subscription+0x1b4>
 801029c:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 80102a0:	7a33      	ldrb	r3, [r6, #8]
 80102a2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80102a6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80102aa:	2200      	movs	r2, #0
 80102ac:	e9cd 1208 	strd	r1, r2, [sp, #32]
 80102b0:	2b02      	cmp	r3, #2
 80102b2:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80102b6:	bf0c      	ite	eq
 80102b8:	f8d0 3380 	ldreq.w	r3, [r0, #896]	; 0x380
 80102bc:	f8d0 3374 	ldrne.w	r3, [r0, #884]	; 0x374
 80102c0:	9307      	str	r3, [sp, #28]
 80102c2:	aa08      	add	r2, sp, #32
 80102c4:	9200      	str	r2, [sp, #0]
 80102c6:	697a      	ldr	r2, [r7, #20]
 80102c8:	6809      	ldr	r1, [r1, #0]
 80102ca:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80102ce:	f002 fa3d 	bl	801274c <uxr_buffer_request_data>
 80102d2:	e007      	b.n	80102e4 <rmw_create_subscription+0x1c4>
 80102d4:	4805      	ldr	r0, [pc, #20]	; (80102ec <rmw_create_subscription+0x1cc>)
 80102d6:	4639      	mov	r1, r7
 80102d8:	f007 fd0c 	bl	8017cf4 <put_memory>
 80102dc:	4620      	mov	r0, r4
 80102de:	f000 fa1f 	bl	8010720 <rmw_uxrce_fini_subscription_memory>
 80102e2:	2400      	movs	r4, #0
 80102e4:	4620      	mov	r0, r4
 80102e6:	b00a      	add	sp, #40	; 0x28
 80102e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102ec:	20014904 	.word	0x20014904
 80102f0:	0801ecc0 	.word	0x0801ecc0
 80102f4:	0801ec8c 	.word	0x0801ec8c

080102f8 <rmw_subscription_get_actual_qos>:
 80102f8:	2000      	movs	r0, #0
 80102fa:	4770      	bx	lr

080102fc <rmw_destroy_subscription>:
 80102fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102fe:	b128      	cbz	r0, 801030c <rmw_destroy_subscription+0x10>
 8010300:	4604      	mov	r4, r0
 8010302:	6800      	ldr	r0, [r0, #0]
 8010304:	460d      	mov	r5, r1
 8010306:	f000 fba9 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 801030a:	b910      	cbnz	r0, 8010312 <rmw_destroy_subscription+0x16>
 801030c:	2401      	movs	r4, #1
 801030e:	4620      	mov	r0, r4
 8010310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010312:	6863      	ldr	r3, [r4, #4]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d0f9      	beq.n	801030c <rmw_destroy_subscription+0x10>
 8010318:	2d00      	cmp	r5, #0
 801031a:	d0f7      	beq.n	801030c <rmw_destroy_subscription+0x10>
 801031c:	6828      	ldr	r0, [r5, #0]
 801031e:	f000 fb9d 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8010322:	2800      	cmp	r0, #0
 8010324:	d0f2      	beq.n	801030c <rmw_destroy_subscription+0x10>
 8010326:	686c      	ldr	r4, [r5, #4]
 8010328:	2c00      	cmp	r4, #0
 801032a:	d0ef      	beq.n	801030c <rmw_destroy_subscription+0x10>
 801032c:	e9d4 0707 	ldrd	r0, r7, [r4, #28]
 8010330:	f007 fd7c 	bl	8017e2c <destroy_topic>
 8010334:	6a23      	ldr	r3, [r4, #32]
 8010336:	6962      	ldr	r2, [r4, #20]
 8010338:	6918      	ldr	r0, [r3, #16]
 801033a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801033e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010342:	6819      	ldr	r1, [r3, #0]
 8010344:	f001 ff06 	bl	8012154 <uxr_buffer_delete_entity>
 8010348:	6a21      	ldr	r1, [r4, #32]
 801034a:	6922      	ldr	r2, [r4, #16]
 801034c:	4603      	mov	r3, r0
 801034e:	6908      	ldr	r0, [r1, #16]
 8010350:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8010354:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010358:	6809      	ldr	r1, [r1, #0]
 801035a:	461c      	mov	r4, r3
 801035c:	f001 fefa 	bl	8012154 <uxr_buffer_delete_entity>
 8010360:	4606      	mov	r6, r0
 8010362:	6938      	ldr	r0, [r7, #16]
 8010364:	4622      	mov	r2, r4
 8010366:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801036a:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801036e:	f000 fb0b 	bl	8010988 <run_xrce_session>
 8010372:	4604      	mov	r4, r0
 8010374:	6938      	ldr	r0, [r7, #16]
 8010376:	4632      	mov	r2, r6
 8010378:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801037c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8010380:	f000 fb02 	bl	8010988 <run_xrce_session>
 8010384:	b12c      	cbz	r4, 8010392 <rmw_destroy_subscription+0x96>
 8010386:	b120      	cbz	r0, 8010392 <rmw_destroy_subscription+0x96>
 8010388:	2400      	movs	r4, #0
 801038a:	4628      	mov	r0, r5
 801038c:	f000 f9c8 	bl	8010720 <rmw_uxrce_fini_subscription_memory>
 8010390:	e7bd      	b.n	801030e <rmw_destroy_subscription+0x12>
 8010392:	2402      	movs	r4, #2
 8010394:	e7f9      	b.n	801038a <rmw_destroy_subscription+0x8e>
 8010396:	bf00      	nop

08010398 <rmw_take_with_info>:
 8010398:	b5f0      	push	{r4, r5, r6, r7, lr}
 801039a:	4605      	mov	r5, r0
 801039c:	b089      	sub	sp, #36	; 0x24
 801039e:	460f      	mov	r7, r1
 80103a0:	4614      	mov	r4, r2
 80103a2:	b10a      	cbz	r2, 80103a8 <rmw_take_with_info+0x10>
 80103a4:	2300      	movs	r3, #0
 80103a6:	7013      	strb	r3, [r2, #0]
 80103a8:	6828      	ldr	r0, [r5, #0]
 80103aa:	f000 fb57 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 80103ae:	b910      	cbnz	r0, 80103b6 <rmw_take_with_info+0x1e>
 80103b0:	2001      	movs	r0, #1
 80103b2:	b009      	add	sp, #36	; 0x24
 80103b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103b6:	686d      	ldr	r5, [r5, #4]
 80103b8:	f000 fa6e 	bl	8010898 <rmw_uxrce_clean_expired_static_input_buffer>
 80103bc:	4628      	mov	r0, r5
 80103be:	f000 fa43 	bl	8010848 <rmw_uxrce_find_static_input_buffer_by_owner>
 80103c2:	4606      	mov	r6, r0
 80103c4:	2800      	cmp	r0, #0
 80103c6:	d0f3      	beq.n	80103b0 <rmw_take_with_info+0x18>
 80103c8:	68c1      	ldr	r1, [r0, #12]
 80103ca:	4668      	mov	r0, sp
 80103cc:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 80103d0:	3110      	adds	r1, #16
 80103d2:	f001 fde1 	bl	8011f98 <ucdr_init_buffer>
 80103d6:	69ab      	ldr	r3, [r5, #24]
 80103d8:	4639      	mov	r1, r7
 80103da:	68db      	ldr	r3, [r3, #12]
 80103dc:	4668      	mov	r0, sp
 80103de:	4798      	blx	r3
 80103e0:	4631      	mov	r1, r6
 80103e2:	4605      	mov	r5, r0
 80103e4:	4804      	ldr	r0, [pc, #16]	; (80103f8 <rmw_take_with_info+0x60>)
 80103e6:	f007 fc85 	bl	8017cf4 <put_memory>
 80103ea:	b104      	cbz	r4, 80103ee <rmw_take_with_info+0x56>
 80103ec:	7025      	strb	r5, [r4, #0]
 80103ee:	f085 0001 	eor.w	r0, r5, #1
 80103f2:	b2c0      	uxtb	r0, r0
 80103f4:	b009      	add	sp, #36	; 0x24
 80103f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103f8:	20011698 	.word	0x20011698

080103fc <rmw_uxrce_transport_init>:
 80103fc:	b508      	push	{r3, lr}
 80103fe:	b108      	cbz	r0, 8010404 <rmw_uxrce_transport_init+0x8>
 8010400:	f100 0210 	add.w	r2, r0, #16
 8010404:	b139      	cbz	r1, 8010416 <rmw_uxrce_transport_init+0x1a>
 8010406:	6949      	ldr	r1, [r1, #20]
 8010408:	4610      	mov	r0, r2
 801040a:	f002 f939 	bl	8012680 <uxr_init_custom_transport>
 801040e:	f080 0001 	eor.w	r0, r0, #1
 8010412:	b2c0      	uxtb	r0, r0
 8010414:	bd08      	pop	{r3, pc}
 8010416:	4b04      	ldr	r3, [pc, #16]	; (8010428 <rmw_uxrce_transport_init+0x2c>)
 8010418:	4610      	mov	r0, r2
 801041a:	6859      	ldr	r1, [r3, #4]
 801041c:	f002 f930 	bl	8012680 <uxr_init_custom_transport>
 8010420:	f080 0001 	eor.w	r0, r0, #1
 8010424:	b2c0      	uxtb	r0, r0
 8010426:	bd08      	pop	{r3, pc}
 8010428:	20011678 	.word	0x20011678

0801042c <rmw_uros_epoch_nanos>:
 801042c:	4b05      	ldr	r3, [pc, #20]	; (8010444 <rmw_uros_epoch_nanos+0x18>)
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	b123      	cbz	r3, 801043c <rmw_uros_epoch_nanos+0x10>
 8010432:	68d8      	ldr	r0, [r3, #12]
 8010434:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010438:	f002 bee6 	b.w	8013208 <uxr_epoch_nanos>
 801043c:	2000      	movs	r0, #0
 801043e:	2100      	movs	r1, #0
 8010440:	4770      	bx	lr
 8010442:	bf00      	nop
 8010444:	20014840 	.word	0x20014840

08010448 <rmw_uros_sync_session>:
 8010448:	b508      	push	{r3, lr}
 801044a:	4b07      	ldr	r3, [pc, #28]	; (8010468 <rmw_uros_sync_session+0x20>)
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	b14b      	cbz	r3, 8010464 <rmw_uros_sync_session+0x1c>
 8010450:	4601      	mov	r1, r0
 8010452:	68d8      	ldr	r0, [r3, #12]
 8010454:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010458:	f002 fe86 	bl	8013168 <uxr_sync_session>
 801045c:	f080 0001 	eor.w	r0, r0, #1
 8010460:	b2c0      	uxtb	r0, r0
 8010462:	bd08      	pop	{r3, pc}
 8010464:	2001      	movs	r0, #1
 8010466:	bd08      	pop	{r3, pc}
 8010468:	20014840 	.word	0x20014840

0801046c <rmw_uxrce_init_service_memory>:
 801046c:	b1b2      	cbz	r2, 801049c <rmw_uxrce_init_service_memory+0x30>
 801046e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010470:	7a07      	ldrb	r7, [r0, #8]
 8010472:	4605      	mov	r5, r0
 8010474:	b98f      	cbnz	r7, 801049a <rmw_uxrce_init_service_memory+0x2e>
 8010476:	e9c0 7700 	strd	r7, r7, [r0]
 801047a:	460c      	mov	r4, r1
 801047c:	23c8      	movs	r3, #200	; 0xc8
 801047e:	2101      	movs	r1, #1
 8010480:	fb03 4602 	mla	r6, r3, r2, r4
 8010484:	60c3      	str	r3, [r0, #12]
 8010486:	7201      	strb	r1, [r0, #8]
 8010488:	4621      	mov	r1, r4
 801048a:	4628      	mov	r0, r5
 801048c:	f007 fc32 	bl	8017cf4 <put_memory>
 8010490:	60e4      	str	r4, [r4, #12]
 8010492:	f804 7bc8 	strb.w	r7, [r4], #200
 8010496:	42a6      	cmp	r6, r4
 8010498:	d1f6      	bne.n	8010488 <rmw_uxrce_init_service_memory+0x1c>
 801049a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801049c:	4770      	bx	lr
 801049e:	bf00      	nop

080104a0 <rmw_uxrce_init_client_memory>:
 80104a0:	b1b2      	cbz	r2, 80104d0 <rmw_uxrce_init_client_memory+0x30>
 80104a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104a4:	7a07      	ldrb	r7, [r0, #8]
 80104a6:	4605      	mov	r5, r0
 80104a8:	b98f      	cbnz	r7, 80104ce <rmw_uxrce_init_client_memory+0x2e>
 80104aa:	e9c0 7700 	strd	r7, r7, [r0]
 80104ae:	460c      	mov	r4, r1
 80104b0:	23c8      	movs	r3, #200	; 0xc8
 80104b2:	2101      	movs	r1, #1
 80104b4:	fb03 4602 	mla	r6, r3, r2, r4
 80104b8:	60c3      	str	r3, [r0, #12]
 80104ba:	7201      	strb	r1, [r0, #8]
 80104bc:	4621      	mov	r1, r4
 80104be:	4628      	mov	r0, r5
 80104c0:	f007 fc18 	bl	8017cf4 <put_memory>
 80104c4:	60e4      	str	r4, [r4, #12]
 80104c6:	f804 7bc8 	strb.w	r7, [r4], #200
 80104ca:	42a6      	cmp	r6, r4
 80104cc:	d1f6      	bne.n	80104bc <rmw_uxrce_init_client_memory+0x1c>
 80104ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104d0:	4770      	bx	lr
 80104d2:	bf00      	nop

080104d4 <rmw_uxrce_init_publisher_memory>:
 80104d4:	b1b2      	cbz	r2, 8010504 <rmw_uxrce_init_publisher_memory+0x30>
 80104d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104d8:	7a07      	ldrb	r7, [r0, #8]
 80104da:	4605      	mov	r5, r0
 80104dc:	b98f      	cbnz	r7, 8010502 <rmw_uxrce_init_publisher_memory+0x2e>
 80104de:	e9c0 7700 	strd	r7, r7, [r0]
 80104e2:	460c      	mov	r4, r1
 80104e4:	23d8      	movs	r3, #216	; 0xd8
 80104e6:	2101      	movs	r1, #1
 80104e8:	fb03 4602 	mla	r6, r3, r2, r4
 80104ec:	60c3      	str	r3, [r0, #12]
 80104ee:	7201      	strb	r1, [r0, #8]
 80104f0:	4621      	mov	r1, r4
 80104f2:	4628      	mov	r0, r5
 80104f4:	f007 fbfe 	bl	8017cf4 <put_memory>
 80104f8:	60e4      	str	r4, [r4, #12]
 80104fa:	f804 7bd8 	strb.w	r7, [r4], #216
 80104fe:	42a6      	cmp	r6, r4
 8010500:	d1f6      	bne.n	80104f0 <rmw_uxrce_init_publisher_memory+0x1c>
 8010502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010504:	4770      	bx	lr
 8010506:	bf00      	nop

08010508 <rmw_uxrce_init_subscription_memory>:
 8010508:	b1b2      	cbz	r2, 8010538 <rmw_uxrce_init_subscription_memory+0x30>
 801050a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801050c:	7a07      	ldrb	r7, [r0, #8]
 801050e:	4605      	mov	r5, r0
 8010510:	b98f      	cbnz	r7, 8010536 <rmw_uxrce_init_subscription_memory+0x2e>
 8010512:	e9c0 7700 	strd	r7, r7, [r0]
 8010516:	460c      	mov	r4, r1
 8010518:	23d0      	movs	r3, #208	; 0xd0
 801051a:	2101      	movs	r1, #1
 801051c:	fb03 4602 	mla	r6, r3, r2, r4
 8010520:	60c3      	str	r3, [r0, #12]
 8010522:	7201      	strb	r1, [r0, #8]
 8010524:	4621      	mov	r1, r4
 8010526:	4628      	mov	r0, r5
 8010528:	f007 fbe4 	bl	8017cf4 <put_memory>
 801052c:	60e4      	str	r4, [r4, #12]
 801052e:	f804 7bd0 	strb.w	r7, [r4], #208
 8010532:	42a6      	cmp	r6, r4
 8010534:	d1f6      	bne.n	8010524 <rmw_uxrce_init_subscription_memory+0x1c>
 8010536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010538:	4770      	bx	lr
 801053a:	bf00      	nop

0801053c <rmw_uxrce_init_node_memory>:
 801053c:	b1b2      	cbz	r2, 801056c <rmw_uxrce_init_node_memory+0x30>
 801053e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010540:	7a07      	ldrb	r7, [r0, #8]
 8010542:	4605      	mov	r5, r0
 8010544:	b98f      	cbnz	r7, 801056a <rmw_uxrce_init_node_memory+0x2e>
 8010546:	e9c0 7700 	strd	r7, r7, [r0]
 801054a:	460c      	mov	r4, r1
 801054c:	23a4      	movs	r3, #164	; 0xa4
 801054e:	2101      	movs	r1, #1
 8010550:	fb03 4602 	mla	r6, r3, r2, r4
 8010554:	60c3      	str	r3, [r0, #12]
 8010556:	7201      	strb	r1, [r0, #8]
 8010558:	4621      	mov	r1, r4
 801055a:	4628      	mov	r0, r5
 801055c:	f007 fbca 	bl	8017cf4 <put_memory>
 8010560:	60e4      	str	r4, [r4, #12]
 8010562:	f804 7ba4 	strb.w	r7, [r4], #164
 8010566:	42a6      	cmp	r6, r4
 8010568:	d1f6      	bne.n	8010558 <rmw_uxrce_init_node_memory+0x1c>
 801056a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801056c:	4770      	bx	lr
 801056e:	bf00      	nop

08010570 <rmw_uxrce_init_session_memory>:
 8010570:	b1d2      	cbz	r2, 80105a8 <rmw_uxrce_init_session_memory+0x38>
 8010572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010576:	7a07      	ldrb	r7, [r0, #8]
 8010578:	4605      	mov	r5, r0
 801057a:	b99f      	cbnz	r7, 80105a4 <rmw_uxrce_init_session_memory+0x34>
 801057c:	e9c0 7700 	strd	r7, r7, [r0]
 8010580:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8010584:	460c      	mov	r4, r1
 8010586:	2101      	movs	r1, #1
 8010588:	fb03 4602 	mla	r6, r3, r2, r4
 801058c:	60c3      	str	r3, [r0, #12]
 801058e:	4698      	mov	r8, r3
 8010590:	7201      	strb	r1, [r0, #8]
 8010592:	4621      	mov	r1, r4
 8010594:	4628      	mov	r0, r5
 8010596:	f007 fbad 	bl	8017cf4 <put_memory>
 801059a:	60e4      	str	r4, [r4, #12]
 801059c:	7027      	strb	r7, [r4, #0]
 801059e:	4444      	add	r4, r8
 80105a0:	42a6      	cmp	r6, r4
 80105a2:	d1f6      	bne.n	8010592 <rmw_uxrce_init_session_memory+0x22>
 80105a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105a8:	4770      	bx	lr
 80105aa:	bf00      	nop

080105ac <rmw_uxrce_init_topic_memory>:
 80105ac:	b1c2      	cbz	r2, 80105e0 <rmw_uxrce_init_topic_memory+0x34>
 80105ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105b0:	7a07      	ldrb	r7, [r0, #8]
 80105b2:	4606      	mov	r6, r0
 80105b4:	b99f      	cbnz	r7, 80105de <rmw_uxrce_init_topic_memory+0x32>
 80105b6:	e9c0 7700 	strd	r7, r7, [r0]
 80105ba:	460c      	mov	r4, r1
 80105bc:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80105c0:	2101      	movs	r1, #1
 80105c2:	231c      	movs	r3, #28
 80105c4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80105c8:	7201      	strb	r1, [r0, #8]
 80105ca:	60c3      	str	r3, [r0, #12]
 80105cc:	4621      	mov	r1, r4
 80105ce:	4630      	mov	r0, r6
 80105d0:	f007 fb90 	bl	8017cf4 <put_memory>
 80105d4:	60e4      	str	r4, [r4, #12]
 80105d6:	f804 7b1c 	strb.w	r7, [r4], #28
 80105da:	42a5      	cmp	r5, r4
 80105dc:	d1f6      	bne.n	80105cc <rmw_uxrce_init_topic_memory+0x20>
 80105de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105e0:	4770      	bx	lr
 80105e2:	bf00      	nop

080105e4 <rmw_uxrce_init_static_input_buffer_memory>:
 80105e4:	b1d2      	cbz	r2, 801061c <rmw_uxrce_init_static_input_buffer_memory+0x38>
 80105e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105e8:	7a07      	ldrb	r7, [r0, #8]
 80105ea:	4606      	mov	r6, r0
 80105ec:	b9af      	cbnz	r7, 801061a <rmw_uxrce_init_static_input_buffer_memory+0x36>
 80105ee:	e9c0 7700 	strd	r7, r7, [r0]
 80105f2:	460c      	mov	r4, r1
 80105f4:	eb02 1242 	add.w	r2, r2, r2, lsl #5
 80105f8:	2101      	movs	r1, #1
 80105fa:	f44f 6304 	mov.w	r3, #2112	; 0x840
 80105fe:	eb04 1582 	add.w	r5, r4, r2, lsl #6
 8010602:	7201      	strb	r1, [r0, #8]
 8010604:	60c3      	str	r3, [r0, #12]
 8010606:	4621      	mov	r1, r4
 8010608:	4630      	mov	r0, r6
 801060a:	f007 fb73 	bl	8017cf4 <put_memory>
 801060e:	60e4      	str	r4, [r4, #12]
 8010610:	7027      	strb	r7, [r4, #0]
 8010612:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8010616:	42a5      	cmp	r5, r4
 8010618:	d1f5      	bne.n	8010606 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 801061a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801061c:	4770      	bx	lr
 801061e:	bf00      	nop

08010620 <rmw_uxrce_init_init_options_impl_memory>:
 8010620:	b1b2      	cbz	r2, 8010650 <rmw_uxrce_init_init_options_impl_memory+0x30>
 8010622:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010624:	7a07      	ldrb	r7, [r0, #8]
 8010626:	4605      	mov	r5, r0
 8010628:	b98f      	cbnz	r7, 801064e <rmw_uxrce_init_init_options_impl_memory+0x2e>
 801062a:	e9c0 7700 	strd	r7, r7, [r0]
 801062e:	460c      	mov	r4, r1
 8010630:	232c      	movs	r3, #44	; 0x2c
 8010632:	2101      	movs	r1, #1
 8010634:	fb03 4602 	mla	r6, r3, r2, r4
 8010638:	60c3      	str	r3, [r0, #12]
 801063a:	7201      	strb	r1, [r0, #8]
 801063c:	4621      	mov	r1, r4
 801063e:	4628      	mov	r0, r5
 8010640:	f007 fb58 	bl	8017cf4 <put_memory>
 8010644:	60e4      	str	r4, [r4, #12]
 8010646:	f804 7b2c 	strb.w	r7, [r4], #44
 801064a:	42a6      	cmp	r6, r4
 801064c:	d1f6      	bne.n	801063c <rmw_uxrce_init_init_options_impl_memory+0x1c>
 801064e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010650:	4770      	bx	lr
 8010652:	bf00      	nop

08010654 <rmw_uxrce_init_wait_set_memory>:
 8010654:	b1c2      	cbz	r2, 8010688 <rmw_uxrce_init_wait_set_memory+0x34>
 8010656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010658:	7a07      	ldrb	r7, [r0, #8]
 801065a:	4606      	mov	r6, r0
 801065c:	b99f      	cbnz	r7, 8010686 <rmw_uxrce_init_wait_set_memory+0x32>
 801065e:	e9c0 7700 	strd	r7, r7, [r0]
 8010662:	460c      	mov	r4, r1
 8010664:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8010668:	2101      	movs	r1, #1
 801066a:	231c      	movs	r3, #28
 801066c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010670:	7201      	strb	r1, [r0, #8]
 8010672:	60c3      	str	r3, [r0, #12]
 8010674:	4621      	mov	r1, r4
 8010676:	4630      	mov	r0, r6
 8010678:	f007 fb3c 	bl	8017cf4 <put_memory>
 801067c:	60e4      	str	r4, [r4, #12]
 801067e:	f804 7b1c 	strb.w	r7, [r4], #28
 8010682:	42a5      	cmp	r5, r4
 8010684:	d1f6      	bne.n	8010674 <rmw_uxrce_init_wait_set_memory+0x20>
 8010686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010688:	4770      	bx	lr
 801068a:	bf00      	nop

0801068c <rmw_uxrce_init_guard_condition_memory>:
 801068c:	b1b2      	cbz	r2, 80106bc <rmw_uxrce_init_guard_condition_memory+0x30>
 801068e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010690:	7a07      	ldrb	r7, [r0, #8]
 8010692:	4605      	mov	r5, r0
 8010694:	b98f      	cbnz	r7, 80106ba <rmw_uxrce_init_guard_condition_memory+0x2e>
 8010696:	e9c0 7700 	strd	r7, r7, [r0]
 801069a:	460c      	mov	r4, r1
 801069c:	2320      	movs	r3, #32
 801069e:	2101      	movs	r1, #1
 80106a0:	eb04 1642 	add.w	r6, r4, r2, lsl #5
 80106a4:	7201      	strb	r1, [r0, #8]
 80106a6:	60c3      	str	r3, [r0, #12]
 80106a8:	4621      	mov	r1, r4
 80106aa:	4628      	mov	r0, r5
 80106ac:	f007 fb22 	bl	8017cf4 <put_memory>
 80106b0:	60e4      	str	r4, [r4, #12]
 80106b2:	f804 7b20 	strb.w	r7, [r4], #32
 80106b6:	42a6      	cmp	r6, r4
 80106b8:	d1f6      	bne.n	80106a8 <rmw_uxrce_init_guard_condition_memory+0x1c>
 80106ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106bc:	4770      	bx	lr
 80106be:	bf00      	nop

080106c0 <rmw_uxrce_fini_session_memory>:
 80106c0:	4601      	mov	r1, r0
 80106c2:	4801      	ldr	r0, [pc, #4]	; (80106c8 <rmw_uxrce_fini_session_memory+0x8>)
 80106c4:	f007 bb16 	b.w	8017cf4 <put_memory>
 80106c8:	20014840 	.word	0x20014840

080106cc <rmw_uxrce_fini_node_memory>:
 80106cc:	b538      	push	{r3, r4, r5, lr}
 80106ce:	4604      	mov	r4, r0
 80106d0:	6800      	ldr	r0, [r0, #0]
 80106d2:	f000 f9c3 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 80106d6:	b158      	cbz	r0, 80106f0 <rmw_uxrce_fini_node_memory+0x24>
 80106d8:	6823      	ldr	r3, [r4, #0]
 80106da:	b10b      	cbz	r3, 80106e0 <rmw_uxrce_fini_node_memory+0x14>
 80106dc:	2300      	movs	r3, #0
 80106de:	6023      	str	r3, [r4, #0]
 80106e0:	6861      	ldr	r1, [r4, #4]
 80106e2:	b129      	cbz	r1, 80106f0 <rmw_uxrce_fini_node_memory+0x24>
 80106e4:	2500      	movs	r5, #0
 80106e6:	4803      	ldr	r0, [pc, #12]	; (80106f4 <rmw_uxrce_fini_node_memory+0x28>)
 80106e8:	610d      	str	r5, [r1, #16]
 80106ea:	f007 fb03 	bl	8017cf4 <put_memory>
 80106ee:	6065      	str	r5, [r4, #4]
 80106f0:	bd38      	pop	{r3, r4, r5, pc}
 80106f2:	bf00      	nop
 80106f4:	2001466c 	.word	0x2001466c

080106f8 <rmw_uxrce_fini_publisher_memory>:
 80106f8:	b510      	push	{r4, lr}
 80106fa:	4604      	mov	r4, r0
 80106fc:	6800      	ldr	r0, [r0, #0]
 80106fe:	f000 f9ad 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8010702:	b150      	cbz	r0, 801071a <rmw_uxrce_fini_publisher_memory+0x22>
 8010704:	6823      	ldr	r3, [r4, #0]
 8010706:	b10b      	cbz	r3, 801070c <rmw_uxrce_fini_publisher_memory+0x14>
 8010708:	2300      	movs	r3, #0
 801070a:	6023      	str	r3, [r4, #0]
 801070c:	6861      	ldr	r1, [r4, #4]
 801070e:	b121      	cbz	r1, 801071a <rmw_uxrce_fini_publisher_memory+0x22>
 8010710:	4802      	ldr	r0, [pc, #8]	; (801071c <rmw_uxrce_fini_publisher_memory+0x24>)
 8010712:	f007 faef 	bl	8017cf4 <put_memory>
 8010716:	2300      	movs	r3, #0
 8010718:	6063      	str	r3, [r4, #4]
 801071a:	bd10      	pop	{r4, pc}
 801071c:	200116a8 	.word	0x200116a8

08010720 <rmw_uxrce_fini_subscription_memory>:
 8010720:	b510      	push	{r4, lr}
 8010722:	4604      	mov	r4, r0
 8010724:	6800      	ldr	r0, [r0, #0]
 8010726:	f000 f999 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 801072a:	b150      	cbz	r0, 8010742 <rmw_uxrce_fini_subscription_memory+0x22>
 801072c:	6823      	ldr	r3, [r4, #0]
 801072e:	b10b      	cbz	r3, 8010734 <rmw_uxrce_fini_subscription_memory+0x14>
 8010730:	2300      	movs	r3, #0
 8010732:	6023      	str	r3, [r4, #0]
 8010734:	6861      	ldr	r1, [r4, #4]
 8010736:	b121      	cbz	r1, 8010742 <rmw_uxrce_fini_subscription_memory+0x22>
 8010738:	4802      	ldr	r0, [pc, #8]	; (8010744 <rmw_uxrce_fini_subscription_memory+0x24>)
 801073a:	f007 fadb 	bl	8017cf4 <put_memory>
 801073e:	2300      	movs	r3, #0
 8010740:	6063      	str	r3, [r4, #4]
 8010742:	bd10      	pop	{r4, pc}
 8010744:	20014904 	.word	0x20014904

08010748 <rmw_uxrce_fini_service_memory>:
 8010748:	b510      	push	{r4, lr}
 801074a:	4604      	mov	r4, r0
 801074c:	6800      	ldr	r0, [r0, #0]
 801074e:	f000 f985 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8010752:	b150      	cbz	r0, 801076a <rmw_uxrce_fini_service_memory+0x22>
 8010754:	6823      	ldr	r3, [r4, #0]
 8010756:	b10b      	cbz	r3, 801075c <rmw_uxrce_fini_service_memory+0x14>
 8010758:	2300      	movs	r3, #0
 801075a:	6023      	str	r3, [r4, #0]
 801075c:	6861      	ldr	r1, [r4, #4]
 801075e:	b121      	cbz	r1, 801076a <rmw_uxrce_fini_service_memory+0x22>
 8010760:	4802      	ldr	r0, [pc, #8]	; (801076c <rmw_uxrce_fini_service_memory+0x24>)
 8010762:	f007 fac7 	bl	8017cf4 <put_memory>
 8010766:	2300      	movs	r3, #0
 8010768:	6063      	str	r3, [r4, #4]
 801076a:	bd10      	pop	{r4, pc}
 801076c:	200148f4 	.word	0x200148f4

08010770 <rmw_uxrce_fini_client_memory>:
 8010770:	b510      	push	{r4, lr}
 8010772:	4604      	mov	r4, r0
 8010774:	6800      	ldr	r0, [r0, #0]
 8010776:	f000 f971 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 801077a:	b150      	cbz	r0, 8010792 <rmw_uxrce_fini_client_memory+0x22>
 801077c:	6823      	ldr	r3, [r4, #0]
 801077e:	b10b      	cbz	r3, 8010784 <rmw_uxrce_fini_client_memory+0x14>
 8010780:	2300      	movs	r3, #0
 8010782:	6023      	str	r3, [r4, #0]
 8010784:	6861      	ldr	r1, [r4, #4]
 8010786:	b121      	cbz	r1, 8010792 <rmw_uxrce_fini_client_memory+0x22>
 8010788:	4802      	ldr	r0, [pc, #8]	; (8010794 <rmw_uxrce_fini_client_memory+0x24>)
 801078a:	f007 fab3 	bl	8017cf4 <put_memory>
 801078e:	2300      	movs	r3, #0
 8010790:	6063      	str	r3, [r4, #4]
 8010792:	bd10      	pop	{r4, pc}
 8010794:	20011f28 	.word	0x20011f28

08010798 <rmw_uxrce_fini_topic_memory>:
 8010798:	b510      	push	{r4, lr}
 801079a:	4601      	mov	r1, r0
 801079c:	4604      	mov	r4, r0
 801079e:	4803      	ldr	r0, [pc, #12]	; (80107ac <rmw_uxrce_fini_topic_memory+0x14>)
 80107a0:	f007 faa8 	bl	8017cf4 <put_memory>
 80107a4:	2300      	movs	r3, #0
 80107a6:	61a3      	str	r3, [r4, #24]
 80107a8:	bd10      	pop	{r4, pc}
 80107aa:	bf00      	nop
 80107ac:	20014830 	.word	0x20014830

080107b0 <rmw_uxrce_get_static_input_buffer_for_entity>:
 80107b0:	b082      	sub	sp, #8
 80107b2:	b4f0      	push	{r4, r5, r6, r7}
 80107b4:	4923      	ldr	r1, [pc, #140]	; (8010844 <rmw_uxrce_get_static_input_buffer_for_entity+0x94>)
 80107b6:	ac04      	add	r4, sp, #16
 80107b8:	e884 000c 	stmia.w	r4, {r2, r3}
 80107bc:	680d      	ldr	r5, [r1, #0]
 80107be:	9c05      	ldr	r4, [sp, #20]
 80107c0:	2d00      	cmp	r5, #0
 80107c2:	d03d      	beq.n	8010840 <rmw_uxrce_get_static_input_buffer_for_entity+0x90>
 80107c4:	462b      	mov	r3, r5
 80107c6:	2100      	movs	r1, #0
 80107c8:	68da      	ldr	r2, [r3, #12]
 80107ca:	689b      	ldr	r3, [r3, #8]
 80107cc:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 80107d0:	4290      	cmp	r0, r2
 80107d2:	bf08      	it	eq
 80107d4:	3101      	addeq	r1, #1
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d1f6      	bne.n	80107c8 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 80107da:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80107de:	2b02      	cmp	r3, #2
 80107e0:	d026      	beq.n	8010830 <rmw_uxrce_get_static_input_buffer_for_entity+0x80>
 80107e2:	d906      	bls.n	80107f2 <rmw_uxrce_get_static_input_buffer_for_entity+0x42>
 80107e4:	2b03      	cmp	r3, #3
 80107e6:	d004      	beq.n	80107f2 <rmw_uxrce_get_static_input_buffer_for_entity+0x42>
 80107e8:	2100      	movs	r1, #0
 80107ea:	bcf0      	pop	{r4, r5, r6, r7}
 80107ec:	4608      	mov	r0, r1
 80107ee:	b002      	add	sp, #8
 80107f0:	4770      	bx	lr
 80107f2:	b304      	cbz	r4, 8010836 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 80107f4:	428c      	cmp	r4, r1
 80107f6:	d81e      	bhi.n	8010836 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 80107f8:	2d00      	cmp	r5, #0
 80107fa:	d0f5      	beq.n	80107e8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 80107fc:	2100      	movs	r1, #0
 80107fe:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8010802:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8010806:	e002      	b.n	801080e <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 8010808:	68ad      	ldr	r5, [r5, #8]
 801080a:	2d00      	cmp	r5, #0
 801080c:	d0ed      	beq.n	80107ea <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 801080e:	68eb      	ldr	r3, [r5, #12]
 8010810:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
 8010814:	4290      	cmp	r0, r2
 8010816:	d1f7      	bne.n	8010808 <rmw_uxrce_get_static_input_buffer_for_entity+0x58>
 8010818:	f603 0318 	addw	r3, r3, #2072	; 0x818
 801081c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010820:	42b2      	cmp	r2, r6
 8010822:	eb73 0407 	sbcs.w	r4, r3, r7
 8010826:	daef      	bge.n	8010808 <rmw_uxrce_get_static_input_buffer_for_entity+0x58>
 8010828:	4616      	mov	r6, r2
 801082a:	461f      	mov	r7, r3
 801082c:	4629      	mov	r1, r5
 801082e:	e7eb      	b.n	8010808 <rmw_uxrce_get_static_input_buffer_for_entity+0x58>
 8010830:	b10c      	cbz	r4, 8010836 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8010832:	428c      	cmp	r4, r1
 8010834:	d9d8      	bls.n	80107e8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 8010836:	bcf0      	pop	{r4, r5, r6, r7}
 8010838:	4802      	ldr	r0, [pc, #8]	; (8010844 <rmw_uxrce_get_static_input_buffer_for_entity+0x94>)
 801083a:	b002      	add	sp, #8
 801083c:	f007 ba4a 	b.w	8017cd4 <get_memory>
 8010840:	4629      	mov	r1, r5
 8010842:	e7ca      	b.n	80107da <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8010844:	20011698 	.word	0x20011698

08010848 <rmw_uxrce_find_static_input_buffer_by_owner>:
 8010848:	4b12      	ldr	r3, [pc, #72]	; (8010894 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	b1fb      	cbz	r3, 801088e <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 801084e:	b4f0      	push	{r4, r5, r6, r7}
 8010850:	f04f 0c00 	mov.w	ip, #0
 8010854:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8010858:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801085c:	e001      	b.n	8010862 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 801085e:	689b      	ldr	r3, [r3, #8]
 8010860:	b193      	cbz	r3, 8010888 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 8010862:	68da      	ldr	r2, [r3, #12]
 8010864:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 8010868:	4288      	cmp	r0, r1
 801086a:	d1f8      	bne.n	801085e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 801086c:	f602 0218 	addw	r2, r2, #2072	; 0x818
 8010870:	e9d2 6700 	ldrd	r6, r7, [r2]
 8010874:	42a6      	cmp	r6, r4
 8010876:	eb77 0205 	sbcs.w	r2, r7, r5
 801087a:	daf0      	bge.n	801085e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 801087c:	469c      	mov	ip, r3
 801087e:	689b      	ldr	r3, [r3, #8]
 8010880:	4634      	mov	r4, r6
 8010882:	463d      	mov	r5, r7
 8010884:	2b00      	cmp	r3, #0
 8010886:	d1ec      	bne.n	8010862 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 8010888:	4660      	mov	r0, ip
 801088a:	bcf0      	pop	{r4, r5, r6, r7}
 801088c:	4770      	bx	lr
 801088e:	4618      	mov	r0, r3
 8010890:	4770      	bx	lr
 8010892:	bf00      	nop
 8010894:	20011698 	.word	0x20011698

08010898 <rmw_uxrce_clean_expired_static_input_buffer>:
 8010898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801089c:	4e38      	ldr	r6, [pc, #224]	; (8010980 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>)
 801089e:	f8d6 8000 	ldr.w	r8, [r6]
 80108a2:	b083      	sub	sp, #12
 80108a4:	f7ff fdc2 	bl	801042c <rmw_uros_epoch_nanos>
 80108a8:	f1b8 0f00 	cmp.w	r8, #0
 80108ac:	d05f      	beq.n	801096e <rmw_uxrce_clean_expired_static_input_buffer+0xd6>
 80108ae:	46b1      	mov	r9, r6
 80108b0:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80108b4:	f896 3820 	ldrb.w	r3, [r6, #2080]	; 0x820
 80108b8:	2b04      	cmp	r3, #4
 80108ba:	4682      	mov	sl, r0
 80108bc:	468b      	mov	fp, r1
 80108be:	d02d      	beq.n	801091c <rmw_uxrce_clean_expired_static_input_buffer+0x84>
 80108c0:	2b05      	cmp	r3, #5
 80108c2:	d041      	beq.n	8010948 <rmw_uxrce_clean_expired_static_input_buffer+0xb0>
 80108c4:	2b03      	cmp	r3, #3
 80108c6:	d029      	beq.n	801091c <rmw_uxrce_clean_expired_static_input_buffer+0x84>
 80108c8:	2200      	movs	r2, #0
 80108ca:	2300      	movs	r3, #0
 80108cc:	e9cd 2300 	strd	r2, r3, [sp]
 80108d0:	2001      	movs	r0, #1
 80108d2:	2100      	movs	r1, #0
 80108d4:	9b00      	ldr	r3, [sp, #0]
 80108d6:	f606 0618 	addw	r6, r6, #2072	; 0x818
 80108da:	e9d6 6700 	ldrd	r6, r7, [r6]
 80108de:	18c2      	adds	r2, r0, r3
 80108e0:	9b01      	ldr	r3, [sp, #4]
 80108e2:	eb41 0303 	adc.w	r3, r1, r3
 80108e6:	1994      	adds	r4, r2, r6
 80108e8:	eb43 0507 	adc.w	r5, r3, r7
 80108ec:	4554      	cmp	r4, sl
 80108ee:	eb75 020b 	sbcs.w	r2, r5, fp
 80108f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80108f6:	db03      	blt.n	8010900 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 80108f8:	45b2      	cmp	sl, r6
 80108fa:	eb7b 0207 	sbcs.w	r2, fp, r7
 80108fe:	da05      	bge.n	801090c <rmw_uxrce_clean_expired_static_input_buffer+0x74>
 8010900:	4641      	mov	r1, r8
 8010902:	4648      	mov	r0, r9
 8010904:	9300      	str	r3, [sp, #0]
 8010906:	f007 f9f5 	bl	8017cf4 <put_memory>
 801090a:	9b00      	ldr	r3, [sp, #0]
 801090c:	b37b      	cbz	r3, 801096e <rmw_uxrce_clean_expired_static_input_buffer+0xd6>
 801090e:	4698      	mov	r8, r3
 8010910:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8010914:	f896 3820 	ldrb.w	r3, [r6, #2080]	; 0x820
 8010918:	2b04      	cmp	r3, #4
 801091a:	d1d1      	bne.n	80108c0 <rmw_uxrce_clean_expired_static_input_buffer+0x28>
 801091c:	f8d6 1814 	ldr.w	r1, [r6, #2068]	; 0x814
 8010920:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
 8010924:	e9cd 2300 	strd	r2, r3, [sp]
 8010928:	4313      	orrs	r3, r2
 801092a:	e9d1 0112 	ldrd	r0, r1, [r1, #72]	; 0x48
 801092e:	d015      	beq.n	801095c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8010930:	9a01      	ldr	r2, [sp, #4]
 8010932:	4b14      	ldr	r3, [pc, #80]	; (8010984 <rmw_uxrce_clean_expired_static_input_buffer+0xec>)
 8010934:	fb03 f702 	mul.w	r7, r3, r2
 8010938:	9a00      	ldr	r2, [sp, #0]
 801093a:	fba2 2303 	umull	r2, r3, r2, r3
 801093e:	e9cd 2300 	strd	r2, r3, [sp]
 8010942:	443b      	add	r3, r7
 8010944:	9301      	str	r3, [sp, #4]
 8010946:	e7c5      	b.n	80108d4 <rmw_uxrce_clean_expired_static_input_buffer+0x3c>
 8010948:	f8d6 1814 	ldr.w	r1, [r6, #2068]	; 0x814
 801094c:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
 8010950:	e9cd 2300 	strd	r2, r3, [sp]
 8010954:	4313      	orrs	r3, r2
 8010956:	e9d1 0114 	ldrd	r0, r1, [r1, #80]	; 0x50
 801095a:	d1e9      	bne.n	8010930 <rmw_uxrce_clean_expired_static_input_buffer+0x98>
 801095c:	ea50 0301 	orrs.w	r3, r0, r1
 8010960:	bf02      	ittt	eq
 8010962:	a305      	addeq	r3, pc, #20	; (adr r3, 8010978 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>)
 8010964:	e9d3 2300 	ldrdeq	r2, r3, [r3]
 8010968:	e9cd 2300 	strdeq	r2, r3, [sp]
 801096c:	e7b2      	b.n	80108d4 <rmw_uxrce_clean_expired_static_input_buffer+0x3c>
 801096e:	b003      	add	sp, #12
 8010970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010974:	f3af 8000 	nop.w
 8010978:	fc23ac00 	.word	0xfc23ac00
 801097c:	00000006 	.word	0x00000006
 8010980:	20011698 	.word	0x20011698
 8010984:	3b9aca00 	.word	0x3b9aca00

08010988 <run_xrce_session>:
 8010988:	b510      	push	{r4, lr}
 801098a:	788c      	ldrb	r4, [r1, #2]
 801098c:	b086      	sub	sp, #24
 801098e:	2c01      	cmp	r4, #1
 8010990:	f8ad 200e 	strh.w	r2, [sp, #14]
 8010994:	d00c      	beq.n	80109b0 <run_xrce_session+0x28>
 8010996:	4619      	mov	r1, r3
 8010998:	2301      	movs	r3, #1
 801099a:	9300      	str	r3, [sp, #0]
 801099c:	f10d 020e 	add.w	r2, sp, #14
 80109a0:	f10d 0317 	add.w	r3, sp, #23
 80109a4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80109a8:	f002 fce8 	bl	801337c <uxr_run_session_until_all_status>
 80109ac:	b006      	add	sp, #24
 80109ae:	bd10      	pop	{r4, pc}
 80109b0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80109b4:	f002 fc32 	bl	801321c <uxr_flash_output_streams>
 80109b8:	4620      	mov	r0, r4
 80109ba:	b006      	add	sp, #24
 80109bc:	bd10      	pop	{r4, pc}
 80109be:	bf00      	nop

080109c0 <generate_type_name>:
 80109c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109c4:	4606      	mov	r6, r0
 80109c6:	b086      	sub	sp, #24
 80109c8:	6840      	ldr	r0, [r0, #4]
 80109ca:	460f      	mov	r7, r1
 80109cc:	4690      	mov	r8, r2
 80109ce:	f7ef fc09 	bl	80001e4 <strlen>
 80109d2:	6834      	ldr	r4, [r6, #0]
 80109d4:	4605      	mov	r5, r0
 80109d6:	b11c      	cbz	r4, 80109e0 <generate_type_name+0x20>
 80109d8:	4620      	mov	r0, r4
 80109da:	f7ef fc03 	bl	80001e4 <strlen>
 80109de:	4604      	mov	r4, r0
 80109e0:	2300      	movs	r3, #0
 80109e2:	703b      	strb	r3, [r7, #0]
 80109e4:	6833      	ldr	r3, [r6, #0]
 80109e6:	3508      	adds	r5, #8
 80109e8:	442c      	add	r4, r5
 80109ea:	b19b      	cbz	r3, 8010a14 <generate_type_name+0x54>
 80109ec:	490b      	ldr	r1, [pc, #44]	; (8010a1c <generate_type_name+0x5c>)
 80109ee:	4608      	mov	r0, r1
 80109f0:	6875      	ldr	r5, [r6, #4]
 80109f2:	4a0b      	ldr	r2, [pc, #44]	; (8010a20 <generate_type_name+0x60>)
 80109f4:	9504      	str	r5, [sp, #16]
 80109f6:	4d0b      	ldr	r5, [pc, #44]	; (8010a24 <generate_type_name+0x64>)
 80109f8:	9103      	str	r1, [sp, #12]
 80109fa:	e9cd 5201 	strd	r5, r2, [sp, #4]
 80109fe:	9000      	str	r0, [sp, #0]
 8010a00:	9205      	str	r2, [sp, #20]
 8010a02:	4641      	mov	r1, r8
 8010a04:	4a08      	ldr	r2, [pc, #32]	; (8010a28 <generate_type_name+0x68>)
 8010a06:	4638      	mov	r0, r7
 8010a08:	f009 f9b2 	bl	8019d70 <sniprintf>
 8010a0c:	4620      	mov	r0, r4
 8010a0e:	b006      	add	sp, #24
 8010a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a14:	4b05      	ldr	r3, [pc, #20]	; (8010a2c <generate_type_name+0x6c>)
 8010a16:	4901      	ldr	r1, [pc, #4]	; (8010a1c <generate_type_name+0x5c>)
 8010a18:	4618      	mov	r0, r3
 8010a1a:	e7e9      	b.n	80109f0 <generate_type_name+0x30>
 8010a1c:	0801ecb0 	.word	0x0801ecb0
 8010a20:	0801ecc4 	.word	0x0801ecc4
 8010a24:	0801ecc8 	.word	0x0801ecc8
 8010a28:	0801ecb4 	.word	0x0801ecb4
 8010a2c:	0801f218 	.word	0x0801f218

08010a30 <generate_topic_name>:
 8010a30:	b510      	push	{r4, lr}
 8010a32:	b082      	sub	sp, #8
 8010a34:	4b07      	ldr	r3, [pc, #28]	; (8010a54 <generate_topic_name+0x24>)
 8010a36:	9000      	str	r0, [sp, #0]
 8010a38:	4614      	mov	r4, r2
 8010a3a:	4608      	mov	r0, r1
 8010a3c:	4611      	mov	r1, r2
 8010a3e:	4a06      	ldr	r2, [pc, #24]	; (8010a58 <generate_topic_name+0x28>)
 8010a40:	f009 f996 	bl	8019d70 <sniprintf>
 8010a44:	2800      	cmp	r0, #0
 8010a46:	da02      	bge.n	8010a4e <generate_topic_name+0x1e>
 8010a48:	4284      	cmp	r4, r0
 8010a4a:	bfd8      	it	le
 8010a4c:	2000      	movle	r0, #0
 8010a4e:	b002      	add	sp, #8
 8010a50:	bd10      	pop	{r4, pc}
 8010a52:	bf00      	nop
 8010a54:	0801ecd4 	.word	0x0801ecd4
 8010a58:	0801eccc 	.word	0x0801eccc

08010a5c <is_uxrce_rmw_identifier_valid>:
 8010a5c:	b510      	push	{r4, lr}
 8010a5e:	4604      	mov	r4, r0
 8010a60:	b140      	cbz	r0, 8010a74 <is_uxrce_rmw_identifier_valid+0x18>
 8010a62:	f007 f98d 	bl	8017d80 <rmw_get_implementation_identifier>
 8010a66:	4601      	mov	r1, r0
 8010a68:	4620      	mov	r0, r4
 8010a6a:	f7ef fbb1 	bl	80001d0 <strcmp>
 8010a6e:	fab0 f080 	clz	r0, r0
 8010a72:	0940      	lsrs	r0, r0, #5
 8010a74:	bd10      	pop	{r4, pc}
 8010a76:	bf00      	nop

08010a78 <get_message_typesupport_handle>:
 8010a78:	6883      	ldr	r3, [r0, #8]
 8010a7a:	4718      	bx	r3

08010a7c <get_message_typesupport_handle_function>:
 8010a7c:	b510      	push	{r4, lr}
 8010a7e:	4604      	mov	r4, r0
 8010a80:	6800      	ldr	r0, [r0, #0]
 8010a82:	f7ef fba5 	bl	80001d0 <strcmp>
 8010a86:	2800      	cmp	r0, #0
 8010a88:	bf0c      	ite	eq
 8010a8a:	4620      	moveq	r0, r4
 8010a8c:	2000      	movne	r0, #0
 8010a8e:	bd10      	pop	{r4, pc}

08010a90 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>:
 8010a90:	f000 b8f6 	b.w	8010c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>

08010a94 <get_serialized_size_sensor_msgs__msg__NavSatFix>:
 8010a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a96:	4604      	mov	r4, r0
 8010a98:	b358      	cbz	r0, 8010af2 <get_serialized_size_sensor_msgs__msg__NavSatFix+0x5e>
 8010a9a:	460e      	mov	r6, r1
 8010a9c:	f000 f9a2 	bl	8010de4 <get_serialized_size_std_msgs__msg__Header>
 8010aa0:	1837      	adds	r7, r6, r0
 8010aa2:	4639      	mov	r1, r7
 8010aa4:	f104 0014 	add.w	r0, r4, #20
 8010aa8:	f000 f8ee 	bl	8010c88 <get_serialized_size_sensor_msgs__msg__NavSatStatus>
 8010aac:	183c      	adds	r4, r7, r0
 8010aae:	4620      	mov	r0, r4
 8010ab0:	2108      	movs	r1, #8
 8010ab2:	f001 fa75 	bl	8011fa0 <ucdr_alignment>
 8010ab6:	3008      	adds	r0, #8
 8010ab8:	4404      	add	r4, r0
 8010aba:	4620      	mov	r0, r4
 8010abc:	2108      	movs	r1, #8
 8010abe:	f001 fa6f 	bl	8011fa0 <ucdr_alignment>
 8010ac2:	f100 0508 	add.w	r5, r0, #8
 8010ac6:	4425      	add	r5, r4
 8010ac8:	4628      	mov	r0, r5
 8010aca:	2108      	movs	r1, #8
 8010acc:	f001 fa68 	bl	8011fa0 <ucdr_alignment>
 8010ad0:	3008      	adds	r0, #8
 8010ad2:	4405      	add	r5, r0
 8010ad4:	4628      	mov	r0, r5
 8010ad6:	2108      	movs	r1, #8
 8010ad8:	f001 fa62 	bl	8011fa0 <ucdr_alignment>
 8010adc:	3048      	adds	r0, #72	; 0x48
 8010ade:	4405      	add	r5, r0
 8010ae0:	4628      	mov	r0, r5
 8010ae2:	2101      	movs	r1, #1
 8010ae4:	f001 fa5c 	bl	8011fa0 <ucdr_alignment>
 8010ae8:	f1c6 0601 	rsb	r6, r6, #1
 8010aec:	4430      	add	r0, r6
 8010aee:	4428      	add	r0, r5
 8010af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010af2:	4b05      	ldr	r3, [pc, #20]	; (8010b08 <get_serialized_size_sensor_msgs__msg__NavSatFix+0x74>)
 8010af4:	4805      	ldr	r0, [pc, #20]	; (8010b0c <get_serialized_size_sensor_msgs__msg__NavSatFix+0x78>)
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	221b      	movs	r2, #27
 8010afa:	68db      	ldr	r3, [r3, #12]
 8010afc:	2101      	movs	r1, #1
 8010afe:	f008 fd0d 	bl	801951c <fwrite>
 8010b02:	4620      	mov	r0, r4
 8010b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b06:	bf00      	nop
 8010b08:	20000190 	.word	0x20000190
 8010b0c:	0801ecd8 	.word	0x0801ecd8

08010b10 <_NavSatFix__get_serialized_size>:
 8010b10:	2100      	movs	r1, #0
 8010b12:	f7ff bfbf 	b.w	8010a94 <get_serialized_size_sensor_msgs__msg__NavSatFix>
 8010b16:	bf00      	nop

08010b18 <_NavSatFix__cdr_deserialize>:
 8010b18:	b538      	push	{r3, r4, r5, lr}
 8010b1a:	460c      	mov	r4, r1
 8010b1c:	b359      	cbz	r1, 8010b76 <_NavSatFix__cdr_deserialize+0x5e>
 8010b1e:	4605      	mov	r5, r0
 8010b20:	f000 fa12 	bl	8010f48 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010b24:	6843      	ldr	r3, [r0, #4]
 8010b26:	4621      	mov	r1, r4
 8010b28:	68db      	ldr	r3, [r3, #12]
 8010b2a:	4628      	mov	r0, r5
 8010b2c:	4798      	blx	r3
 8010b2e:	f000 f943 	bl	8010db8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus>
 8010b32:	6843      	ldr	r3, [r0, #4]
 8010b34:	f104 0114 	add.w	r1, r4, #20
 8010b38:	68db      	ldr	r3, [r3, #12]
 8010b3a:	4628      	mov	r0, r5
 8010b3c:	4798      	blx	r3
 8010b3e:	f104 0118 	add.w	r1, r4, #24
 8010b42:	4628      	mov	r0, r5
 8010b44:	f001 f95a 	bl	8011dfc <ucdr_deserialize_double>
 8010b48:	f104 0120 	add.w	r1, r4, #32
 8010b4c:	4628      	mov	r0, r5
 8010b4e:	f001 f955 	bl	8011dfc <ucdr_deserialize_double>
 8010b52:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8010b56:	4628      	mov	r0, r5
 8010b58:	f001 f950 	bl	8011dfc <ucdr_deserialize_double>
 8010b5c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8010b60:	4628      	mov	r0, r5
 8010b62:	2209      	movs	r2, #9
 8010b64:	f000 fda4 	bl	80116b0 <ucdr_deserialize_array_double>
 8010b68:	f104 0178 	add.w	r1, r4, #120	; 0x78
 8010b6c:	4628      	mov	r0, r5
 8010b6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b72:	f000 be37 	b.w	80117e4 <ucdr_deserialize_uint8_t>
 8010b76:	4b05      	ldr	r3, [pc, #20]	; (8010b8c <_NavSatFix__cdr_deserialize+0x74>)
 8010b78:	4805      	ldr	r0, [pc, #20]	; (8010b90 <_NavSatFix__cdr_deserialize+0x78>)
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	221b      	movs	r2, #27
 8010b7e:	68db      	ldr	r3, [r3, #12]
 8010b80:	2101      	movs	r1, #1
 8010b82:	f008 fccb 	bl	801951c <fwrite>
 8010b86:	4620      	mov	r0, r4
 8010b88:	bd38      	pop	{r3, r4, r5, pc}
 8010b8a:	bf00      	nop
 8010b8c:	20000190 	.word	0x20000190
 8010b90:	0801ecd8 	.word	0x0801ecd8

08010b94 <_NavSatFix__cdr_serialize>:
 8010b94:	b538      	push	{r3, r4, r5, lr}
 8010b96:	4604      	mov	r4, r0
 8010b98:	b358      	cbz	r0, 8010bf2 <_NavSatFix__cdr_serialize+0x5e>
 8010b9a:	460d      	mov	r5, r1
 8010b9c:	f000 f9d4 	bl	8010f48 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010ba0:	6843      	ldr	r3, [r0, #4]
 8010ba2:	4629      	mov	r1, r5
 8010ba4:	689b      	ldr	r3, [r3, #8]
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	4798      	blx	r3
 8010baa:	f000 f905 	bl	8010db8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus>
 8010bae:	6843      	ldr	r3, [r0, #4]
 8010bb0:	4629      	mov	r1, r5
 8010bb2:	689b      	ldr	r3, [r3, #8]
 8010bb4:	f104 0014 	add.w	r0, r4, #20
 8010bb8:	4798      	blx	r3
 8010bba:	ed94 0b06 	vldr	d0, [r4, #24]
 8010bbe:	4628      	mov	r0, r5
 8010bc0:	f001 f888 	bl	8011cd4 <ucdr_serialize_double>
 8010bc4:	ed94 0b08 	vldr	d0, [r4, #32]
 8010bc8:	4628      	mov	r0, r5
 8010bca:	f001 f883 	bl	8011cd4 <ucdr_serialize_double>
 8010bce:	ed94 0b0a 	vldr	d0, [r4, #40]	; 0x28
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	f001 f87e 	bl	8011cd4 <ucdr_serialize_double>
 8010bd8:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8010bdc:	4628      	mov	r0, r5
 8010bde:	2209      	movs	r2, #9
 8010be0:	f000 fd12 	bl	8011608 <ucdr_serialize_array_double>
 8010be4:	f894 1078 	ldrb.w	r1, [r4, #120]	; 0x78
 8010be8:	4628      	mov	r0, r5
 8010bea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010bee:	f000 bde3 	b.w	80117b8 <ucdr_serialize_uint8_t>
 8010bf2:	4b05      	ldr	r3, [pc, #20]	; (8010c08 <_NavSatFix__cdr_serialize+0x74>)
 8010bf4:	4805      	ldr	r0, [pc, #20]	; (8010c0c <_NavSatFix__cdr_serialize+0x78>)
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	221b      	movs	r2, #27
 8010bfa:	68db      	ldr	r3, [r3, #12]
 8010bfc:	2101      	movs	r1, #1
 8010bfe:	f008 fc8d 	bl	801951c <fwrite>
 8010c02:	4620      	mov	r0, r4
 8010c04:	bd38      	pop	{r3, r4, r5, pc}
 8010c06:	bf00      	nop
 8010c08:	20000190 	.word	0x20000190
 8010c0c:	0801ecd8 	.word	0x0801ecd8

08010c10 <max_serialized_size_sensor_msgs__msg__NavSatFix>:
 8010c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c12:	2701      	movs	r7, #1
 8010c14:	7007      	strb	r7, [r0, #0]
 8010c16:	460c      	mov	r4, r1
 8010c18:	4605      	mov	r5, r0
 8010c1a:	f000 f98b 	bl	8010f34 <max_serialized_size_std_msgs__msg__Header>
 8010c1e:	1826      	adds	r6, r4, r0
 8010c20:	4631      	mov	r1, r6
 8010c22:	4628      	mov	r0, r5
 8010c24:	f000 f8b6 	bl	8010d94 <max_serialized_size_sensor_msgs__msg__NavSatStatus>
 8010c28:	1835      	adds	r5, r6, r0
 8010c2a:	4628      	mov	r0, r5
 8010c2c:	2108      	movs	r1, #8
 8010c2e:	f001 f9b7 	bl	8011fa0 <ucdr_alignment>
 8010c32:	3008      	adds	r0, #8
 8010c34:	4405      	add	r5, r0
 8010c36:	4628      	mov	r0, r5
 8010c38:	2108      	movs	r1, #8
 8010c3a:	f001 f9b1 	bl	8011fa0 <ucdr_alignment>
 8010c3e:	3008      	adds	r0, #8
 8010c40:	1946      	adds	r6, r0, r5
 8010c42:	4630      	mov	r0, r6
 8010c44:	2108      	movs	r1, #8
 8010c46:	f001 f9ab 	bl	8011fa0 <ucdr_alignment>
 8010c4a:	f100 0508 	add.w	r5, r0, #8
 8010c4e:	4435      	add	r5, r6
 8010c50:	4628      	mov	r0, r5
 8010c52:	2108      	movs	r1, #8
 8010c54:	f001 f9a4 	bl	8011fa0 <ucdr_alignment>
 8010c58:	3048      	adds	r0, #72	; 0x48
 8010c5a:	4405      	add	r5, r0
 8010c5c:	4639      	mov	r1, r7
 8010c5e:	4628      	mov	r0, r5
 8010c60:	f001 f99e 	bl	8011fa0 <ucdr_alignment>
 8010c64:	1b3c      	subs	r4, r7, r4
 8010c66:	4420      	add	r0, r4
 8010c68:	4428      	add	r0, r5
 8010c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010c6c <_NavSatFix__max_serialized_size>:
 8010c6c:	b500      	push	{lr}
 8010c6e:	b083      	sub	sp, #12
 8010c70:	2100      	movs	r1, #0
 8010c72:	f10d 0007 	add.w	r0, sp, #7
 8010c76:	f7ff ffcb 	bl	8010c10 <max_serialized_size_sensor_msgs__msg__NavSatFix>
 8010c7a:	b003      	add	sp, #12
 8010c7c:	f85d fb04 	ldr.w	pc, [sp], #4

08010c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>:
 8010c80:	4800      	ldr	r0, [pc, #0]	; (8010c84 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix+0x4>)
 8010c82:	4770      	bx	lr
 8010c84:	20000048 	.word	0x20000048

08010c88 <get_serialized_size_sensor_msgs__msg__NavSatStatus>:
 8010c88:	b538      	push	{r3, r4, r5, lr}
 8010c8a:	b178      	cbz	r0, 8010cac <get_serialized_size_sensor_msgs__msg__NavSatStatus+0x24>
 8010c8c:	460d      	mov	r5, r1
 8010c8e:	4628      	mov	r0, r5
 8010c90:	2101      	movs	r1, #1
 8010c92:	f001 f985 	bl	8011fa0 <ucdr_alignment>
 8010c96:	1c6c      	adds	r4, r5, #1
 8010c98:	4404      	add	r4, r0
 8010c9a:	4620      	mov	r0, r4
 8010c9c:	2102      	movs	r1, #2
 8010c9e:	f001 f97f 	bl	8011fa0 <ucdr_alignment>
 8010ca2:	f1c5 0502 	rsb	r5, r5, #2
 8010ca6:	4428      	add	r0, r5
 8010ca8:	4420      	add	r0, r4
 8010caa:	bd38      	pop	{r3, r4, r5, pc}
 8010cac:	4b05      	ldr	r3, [pc, #20]	; (8010cc4 <get_serialized_size_sensor_msgs__msg__NavSatStatus+0x3c>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	4604      	mov	r4, r0
 8010cb2:	68db      	ldr	r3, [r3, #12]
 8010cb4:	4804      	ldr	r0, [pc, #16]	; (8010cc8 <get_serialized_size_sensor_msgs__msg__NavSatStatus+0x40>)
 8010cb6:	221b      	movs	r2, #27
 8010cb8:	2101      	movs	r1, #1
 8010cba:	f008 fc2f 	bl	801951c <fwrite>
 8010cbe:	4620      	mov	r0, r4
 8010cc0:	bd38      	pop	{r3, r4, r5, pc}
 8010cc2:	bf00      	nop
 8010cc4:	20000190 	.word	0x20000190
 8010cc8:	0801ecd8 	.word	0x0801ecd8

08010ccc <_NavSatStatus__cdr_serialize>:
 8010ccc:	b538      	push	{r3, r4, r5, lr}
 8010cce:	4604      	mov	r4, r0
 8010cd0:	b158      	cbz	r0, 8010cea <_NavSatStatus__cdr_serialize+0x1e>
 8010cd2:	460d      	mov	r5, r1
 8010cd4:	f990 1000 	ldrsb.w	r1, [r0]
 8010cd8:	4628      	mov	r0, r5
 8010cda:	f000 ff47 	bl	8011b6c <ucdr_serialize_int8_t>
 8010cde:	8861      	ldrh	r1, [r4, #2]
 8010ce0:	4628      	mov	r0, r5
 8010ce2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ce6:	f000 bd93 	b.w	8011810 <ucdr_serialize_uint16_t>
 8010cea:	4b05      	ldr	r3, [pc, #20]	; (8010d00 <_NavSatStatus__cdr_serialize+0x34>)
 8010cec:	4805      	ldr	r0, [pc, #20]	; (8010d04 <_NavSatStatus__cdr_serialize+0x38>)
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	221b      	movs	r2, #27
 8010cf2:	68db      	ldr	r3, [r3, #12]
 8010cf4:	2101      	movs	r1, #1
 8010cf6:	f008 fc11 	bl	801951c <fwrite>
 8010cfa:	4620      	mov	r0, r4
 8010cfc:	bd38      	pop	{r3, r4, r5, pc}
 8010cfe:	bf00      	nop
 8010d00:	20000190 	.word	0x20000190
 8010d04:	0801ecd8 	.word	0x0801ecd8

08010d08 <_NavSatStatus__cdr_deserialize>:
 8010d08:	b538      	push	{r3, r4, r5, lr}
 8010d0a:	460c      	mov	r4, r1
 8010d0c:	b141      	cbz	r1, 8010d20 <_NavSatStatus__cdr_deserialize+0x18>
 8010d0e:	4605      	mov	r5, r0
 8010d10:	f000 ff42 	bl	8011b98 <ucdr_deserialize_int8_t>
 8010d14:	1ca1      	adds	r1, r4, #2
 8010d16:	4628      	mov	r0, r5
 8010d18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d1c:	f000 bdc8 	b.w	80118b0 <ucdr_deserialize_uint16_t>
 8010d20:	4b04      	ldr	r3, [pc, #16]	; (8010d34 <_NavSatStatus__cdr_deserialize+0x2c>)
 8010d22:	4805      	ldr	r0, [pc, #20]	; (8010d38 <_NavSatStatus__cdr_deserialize+0x30>)
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	221b      	movs	r2, #27
 8010d28:	68db      	ldr	r3, [r3, #12]
 8010d2a:	2101      	movs	r1, #1
 8010d2c:	f008 fbf6 	bl	801951c <fwrite>
 8010d30:	4620      	mov	r0, r4
 8010d32:	bd38      	pop	{r3, r4, r5, pc}
 8010d34:	20000190 	.word	0x20000190
 8010d38:	0801ecd8 	.word	0x0801ecd8

08010d3c <_NavSatStatus__max_serialized_size>:
 8010d3c:	b510      	push	{r4, lr}
 8010d3e:	2101      	movs	r1, #1
 8010d40:	2000      	movs	r0, #0
 8010d42:	f001 f92d 	bl	8011fa0 <ucdr_alignment>
 8010d46:	1c44      	adds	r4, r0, #1
 8010d48:	4620      	mov	r0, r4
 8010d4a:	2102      	movs	r1, #2
 8010d4c:	f001 f928 	bl	8011fa0 <ucdr_alignment>
 8010d50:	3002      	adds	r0, #2
 8010d52:	4420      	add	r0, r4
 8010d54:	bd10      	pop	{r4, pc}
 8010d56:	bf00      	nop

08010d58 <_NavSatStatus__get_serialized_size>:
 8010d58:	b510      	push	{r4, lr}
 8010d5a:	b158      	cbz	r0, 8010d74 <_NavSatStatus__get_serialized_size+0x1c>
 8010d5c:	2101      	movs	r1, #1
 8010d5e:	2000      	movs	r0, #0
 8010d60:	f001 f91e 	bl	8011fa0 <ucdr_alignment>
 8010d64:	1c44      	adds	r4, r0, #1
 8010d66:	4620      	mov	r0, r4
 8010d68:	2102      	movs	r1, #2
 8010d6a:	f001 f919 	bl	8011fa0 <ucdr_alignment>
 8010d6e:	3002      	adds	r0, #2
 8010d70:	4420      	add	r0, r4
 8010d72:	bd10      	pop	{r4, pc}
 8010d74:	4b05      	ldr	r3, [pc, #20]	; (8010d8c <_NavSatStatus__get_serialized_size+0x34>)
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	4604      	mov	r4, r0
 8010d7a:	68db      	ldr	r3, [r3, #12]
 8010d7c:	4804      	ldr	r0, [pc, #16]	; (8010d90 <_NavSatStatus__get_serialized_size+0x38>)
 8010d7e:	221b      	movs	r2, #27
 8010d80:	2101      	movs	r1, #1
 8010d82:	f008 fbcb 	bl	801951c <fwrite>
 8010d86:	4620      	mov	r0, r4
 8010d88:	bd10      	pop	{r4, pc}
 8010d8a:	bf00      	nop
 8010d8c:	20000190 	.word	0x20000190
 8010d90:	0801ecd8 	.word	0x0801ecd8

08010d94 <max_serialized_size_sensor_msgs__msg__NavSatStatus>:
 8010d94:	b538      	push	{r3, r4, r5, lr}
 8010d96:	460c      	mov	r4, r1
 8010d98:	2101      	movs	r1, #1
 8010d9a:	7001      	strb	r1, [r0, #0]
 8010d9c:	4620      	mov	r0, r4
 8010d9e:	f001 f8ff 	bl	8011fa0 <ucdr_alignment>
 8010da2:	1c65      	adds	r5, r4, #1
 8010da4:	4405      	add	r5, r0
 8010da6:	4628      	mov	r0, r5
 8010da8:	2102      	movs	r1, #2
 8010daa:	f001 f8f9 	bl	8011fa0 <ucdr_alignment>
 8010dae:	f1c4 0402 	rsb	r4, r4, #2
 8010db2:	4420      	add	r0, r4
 8010db4:	4428      	add	r0, r5
 8010db6:	bd38      	pop	{r3, r4, r5, pc}

08010db8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus>:
 8010db8:	4800      	ldr	r0, [pc, #0]	; (8010dbc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus+0x4>)
 8010dba:	4770      	bx	lr
 8010dbc:	20000070 	.word	0x20000070

08010dc0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8010dc0:	f000 b92a 	b.w	8011018 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>

08010dc4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>:
 8010dc4:	f000 b9de 	b.w	8011184 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>

08010dc8 <_Header__max_serialized_size>:
 8010dc8:	b500      	push	{lr}
 8010dca:	b083      	sub	sp, #12
 8010dcc:	2301      	movs	r3, #1
 8010dce:	2100      	movs	r1, #0
 8010dd0:	f10d 0007 	add.w	r0, sp, #7
 8010dd4:	f88d 3007 	strb.w	r3, [sp, #7]
 8010dd8:	f000 fa5c 	bl	8011294 <max_serialized_size_builtin_interfaces__msg__Time>
 8010ddc:	b003      	add	sp, #12
 8010dde:	f85d fb04 	ldr.w	pc, [sp], #4
 8010de2:	bf00      	nop

08010de4 <get_serialized_size_std_msgs__msg__Header>:
 8010de4:	b570      	push	{r4, r5, r6, lr}
 8010de6:	4605      	mov	r5, r0
 8010de8:	b170      	cbz	r0, 8010e08 <get_serialized_size_std_msgs__msg__Header+0x24>
 8010dea:	460c      	mov	r4, r1
 8010dec:	f000 f9ce 	bl	801118c <get_serialized_size_builtin_interfaces__msg__Time>
 8010df0:	1826      	adds	r6, r4, r0
 8010df2:	4630      	mov	r0, r6
 8010df4:	2104      	movs	r1, #4
 8010df6:	f001 f8d3 	bl	8011fa0 <ucdr_alignment>
 8010dfa:	68e9      	ldr	r1, [r5, #12]
 8010dfc:	f1c4 0405 	rsb	r4, r4, #5
 8010e00:	440c      	add	r4, r1
 8010e02:	4404      	add	r4, r0
 8010e04:	19a0      	adds	r0, r4, r6
 8010e06:	bd70      	pop	{r4, r5, r6, pc}
 8010e08:	4b04      	ldr	r3, [pc, #16]	; (8010e1c <get_serialized_size_std_msgs__msg__Header+0x38>)
 8010e0a:	4805      	ldr	r0, [pc, #20]	; (8010e20 <get_serialized_size_std_msgs__msg__Header+0x3c>)
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	221b      	movs	r2, #27
 8010e10:	68db      	ldr	r3, [r3, #12]
 8010e12:	2101      	movs	r1, #1
 8010e14:	f008 fb82 	bl	801951c <fwrite>
 8010e18:	4628      	mov	r0, r5
 8010e1a:	bd70      	pop	{r4, r5, r6, pc}
 8010e1c:	20000190 	.word	0x20000190
 8010e20:	0801ecd8 	.word	0x0801ecd8

08010e24 <_Header__cdr_deserialize>:
 8010e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e26:	460c      	mov	r4, r1
 8010e28:	b083      	sub	sp, #12
 8010e2a:	b1e9      	cbz	r1, 8010e68 <_Header__cdr_deserialize+0x44>
 8010e2c:	4607      	mov	r7, r0
 8010e2e:	f000 fa45 	bl	80112bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010e32:	6843      	ldr	r3, [r0, #4]
 8010e34:	4621      	mov	r1, r4
 8010e36:	68db      	ldr	r3, [r3, #12]
 8010e38:	4638      	mov	r0, r7
 8010e3a:	4798      	blx	r3
 8010e3c:	6926      	ldr	r6, [r4, #16]
 8010e3e:	68a1      	ldr	r1, [r4, #8]
 8010e40:	4632      	mov	r2, r6
 8010e42:	ab01      	add	r3, sp, #4
 8010e44:	4638      	mov	r0, r7
 8010e46:	f001 f92d 	bl	80120a4 <ucdr_deserialize_sequence_char>
 8010e4a:	4605      	mov	r5, r0
 8010e4c:	b130      	cbz	r0, 8010e5c <_Header__cdr_deserialize+0x38>
 8010e4e:	9b01      	ldr	r3, [sp, #4]
 8010e50:	b103      	cbz	r3, 8010e54 <_Header__cdr_deserialize+0x30>
 8010e52:	3b01      	subs	r3, #1
 8010e54:	4628      	mov	r0, r5
 8010e56:	60e3      	str	r3, [r4, #12]
 8010e58:	b003      	add	sp, #12
 8010e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e5c:	9901      	ldr	r1, [sp, #4]
 8010e5e:	42b1      	cmp	r1, r6
 8010e60:	d80e      	bhi.n	8010e80 <_Header__cdr_deserialize+0x5c>
 8010e62:	4628      	mov	r0, r5
 8010e64:	b003      	add	sp, #12
 8010e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e68:	4b09      	ldr	r3, [pc, #36]	; (8010e90 <_Header__cdr_deserialize+0x6c>)
 8010e6a:	480a      	ldr	r0, [pc, #40]	; (8010e94 <_Header__cdr_deserialize+0x70>)
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	221b      	movs	r2, #27
 8010e70:	68db      	ldr	r3, [r3, #12]
 8010e72:	2101      	movs	r1, #1
 8010e74:	f008 fb52 	bl	801951c <fwrite>
 8010e78:	4625      	mov	r5, r4
 8010e7a:	4628      	mov	r0, r5
 8010e7c:	b003      	add	sp, #12
 8010e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e80:	75b8      	strb	r0, [r7, #22]
 8010e82:	60e0      	str	r0, [r4, #12]
 8010e84:	4638      	mov	r0, r7
 8010e86:	f001 f8db 	bl	8012040 <ucdr_advance_buffer>
 8010e8a:	4628      	mov	r0, r5
 8010e8c:	b003      	add	sp, #12
 8010e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e90:	20000190 	.word	0x20000190
 8010e94:	0801ecd8 	.word	0x0801ecd8

08010e98 <_Header__cdr_serialize>:
 8010e98:	b570      	push	{r4, r5, r6, lr}
 8010e9a:	4604      	mov	r4, r0
 8010e9c:	b1e8      	cbz	r0, 8010eda <_Header__cdr_serialize+0x42>
 8010e9e:	460e      	mov	r6, r1
 8010ea0:	f000 fa0c 	bl	80112bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010ea4:	6843      	ldr	r3, [r0, #4]
 8010ea6:	4631      	mov	r1, r6
 8010ea8:	689b      	ldr	r3, [r3, #8]
 8010eaa:	4620      	mov	r0, r4
 8010eac:	4798      	blx	r3
 8010eae:	68a5      	ldr	r5, [r4, #8]
 8010eb0:	b155      	cbz	r5, 8010ec8 <_Header__cdr_serialize+0x30>
 8010eb2:	4628      	mov	r0, r5
 8010eb4:	f7ef f996 	bl	80001e4 <strlen>
 8010eb8:	4629      	mov	r1, r5
 8010eba:	60e0      	str	r0, [r4, #12]
 8010ebc:	1c42      	adds	r2, r0, #1
 8010ebe:	4630      	mov	r0, r6
 8010ec0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010ec4:	f001 b8dc 	b.w	8012080 <ucdr_serialize_sequence_char>
 8010ec8:	4628      	mov	r0, r5
 8010eca:	60e0      	str	r0, [r4, #12]
 8010ecc:	462a      	mov	r2, r5
 8010ece:	4629      	mov	r1, r5
 8010ed0:	4630      	mov	r0, r6
 8010ed2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010ed6:	f001 b8d3 	b.w	8012080 <ucdr_serialize_sequence_char>
 8010eda:	4b05      	ldr	r3, [pc, #20]	; (8010ef0 <_Header__cdr_serialize+0x58>)
 8010edc:	4805      	ldr	r0, [pc, #20]	; (8010ef4 <_Header__cdr_serialize+0x5c>)
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	221b      	movs	r2, #27
 8010ee2:	68db      	ldr	r3, [r3, #12]
 8010ee4:	2101      	movs	r1, #1
 8010ee6:	f008 fb19 	bl	801951c <fwrite>
 8010eea:	4620      	mov	r0, r4
 8010eec:	bd70      	pop	{r4, r5, r6, pc}
 8010eee:	bf00      	nop
 8010ef0:	20000190 	.word	0x20000190
 8010ef4:	0801ecd8 	.word	0x0801ecd8

08010ef8 <_Header__get_serialized_size>:
 8010ef8:	b538      	push	{r3, r4, r5, lr}
 8010efa:	4604      	mov	r4, r0
 8010efc:	b158      	cbz	r0, 8010f16 <_Header__get_serialized_size+0x1e>
 8010efe:	2100      	movs	r1, #0
 8010f00:	f000 f944 	bl	801118c <get_serialized_size_builtin_interfaces__msg__Time>
 8010f04:	2104      	movs	r1, #4
 8010f06:	4605      	mov	r5, r0
 8010f08:	f001 f84a 	bl	8011fa0 <ucdr_alignment>
 8010f0c:	68e2      	ldr	r2, [r4, #12]
 8010f0e:	3205      	adds	r2, #5
 8010f10:	1953      	adds	r3, r2, r5
 8010f12:	4418      	add	r0, r3
 8010f14:	bd38      	pop	{r3, r4, r5, pc}
 8010f16:	4b05      	ldr	r3, [pc, #20]	; (8010f2c <_Header__get_serialized_size+0x34>)
 8010f18:	4805      	ldr	r0, [pc, #20]	; (8010f30 <_Header__get_serialized_size+0x38>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	221b      	movs	r2, #27
 8010f1e:	68db      	ldr	r3, [r3, #12]
 8010f20:	2101      	movs	r1, #1
 8010f22:	f008 fafb 	bl	801951c <fwrite>
 8010f26:	4620      	mov	r0, r4
 8010f28:	bd38      	pop	{r3, r4, r5, pc}
 8010f2a:	bf00      	nop
 8010f2c:	20000190 	.word	0x20000190
 8010f30:	0801ecd8 	.word	0x0801ecd8

08010f34 <max_serialized_size_std_msgs__msg__Header>:
 8010f34:	b510      	push	{r4, lr}
 8010f36:	2301      	movs	r3, #1
 8010f38:	4604      	mov	r4, r0
 8010f3a:	7003      	strb	r3, [r0, #0]
 8010f3c:	f000 f9aa 	bl	8011294 <max_serialized_size_builtin_interfaces__msg__Time>
 8010f40:	2300      	movs	r3, #0
 8010f42:	7023      	strb	r3, [r4, #0]
 8010f44:	bd10      	pop	{r4, pc}
 8010f46:	bf00      	nop

08010f48 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8010f48:	4800      	ldr	r0, [pc, #0]	; (8010f4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 8010f4a:	4770      	bx	lr
 8010f4c:	20000098 	.word	0x20000098

08010f50 <_Int32__max_serialized_size>:
 8010f50:	b508      	push	{r3, lr}
 8010f52:	2104      	movs	r1, #4
 8010f54:	2000      	movs	r0, #0
 8010f56:	f001 f823 	bl	8011fa0 <ucdr_alignment>
 8010f5a:	3004      	adds	r0, #4
 8010f5c:	bd08      	pop	{r3, pc}
 8010f5e:	bf00      	nop

08010f60 <get_serialized_size_std_msgs__msg__Int32>:
 8010f60:	b510      	push	{r4, lr}
 8010f62:	b128      	cbz	r0, 8010f70 <get_serialized_size_std_msgs__msg__Int32+0x10>
 8010f64:	4608      	mov	r0, r1
 8010f66:	2104      	movs	r1, #4
 8010f68:	f001 f81a 	bl	8011fa0 <ucdr_alignment>
 8010f6c:	3004      	adds	r0, #4
 8010f6e:	bd10      	pop	{r4, pc}
 8010f70:	4b05      	ldr	r3, [pc, #20]	; (8010f88 <get_serialized_size_std_msgs__msg__Int32+0x28>)
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	4604      	mov	r4, r0
 8010f76:	68db      	ldr	r3, [r3, #12]
 8010f78:	4804      	ldr	r0, [pc, #16]	; (8010f8c <get_serialized_size_std_msgs__msg__Int32+0x2c>)
 8010f7a:	221b      	movs	r2, #27
 8010f7c:	2101      	movs	r1, #1
 8010f7e:	f008 facd 	bl	801951c <fwrite>
 8010f82:	4620      	mov	r0, r4
 8010f84:	bd10      	pop	{r4, pc}
 8010f86:	bf00      	nop
 8010f88:	20000190 	.word	0x20000190
 8010f8c:	0801ecd8 	.word	0x0801ecd8

08010f90 <_Int32__cdr_serialize>:
 8010f90:	b510      	push	{r4, lr}
 8010f92:	4604      	mov	r4, r0
 8010f94:	b130      	cbz	r0, 8010fa4 <_Int32__cdr_serialize+0x14>
 8010f96:	460b      	mov	r3, r1
 8010f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010f9c:	6801      	ldr	r1, [r0, #0]
 8010f9e:	4618      	mov	r0, r3
 8010fa0:	f000 be38 	b.w	8011c14 <ucdr_serialize_int32_t>
 8010fa4:	4b04      	ldr	r3, [pc, #16]	; (8010fb8 <_Int32__cdr_serialize+0x28>)
 8010fa6:	4805      	ldr	r0, [pc, #20]	; (8010fbc <_Int32__cdr_serialize+0x2c>)
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	221b      	movs	r2, #27
 8010fac:	68db      	ldr	r3, [r3, #12]
 8010fae:	2101      	movs	r1, #1
 8010fb0:	f008 fab4 	bl	801951c <fwrite>
 8010fb4:	4620      	mov	r0, r4
 8010fb6:	bd10      	pop	{r4, pc}
 8010fb8:	20000190 	.word	0x20000190
 8010fbc:	0801ecd8 	.word	0x0801ecd8

08010fc0 <_Int32__cdr_deserialize>:
 8010fc0:	b109      	cbz	r1, 8010fc6 <_Int32__cdr_deserialize+0x6>
 8010fc2:	f000 be57 	b.w	8011c74 <ucdr_deserialize_int32_t>
 8010fc6:	b510      	push	{r4, lr}
 8010fc8:	4b05      	ldr	r3, [pc, #20]	; (8010fe0 <_Int32__cdr_deserialize+0x20>)
 8010fca:	4806      	ldr	r0, [pc, #24]	; (8010fe4 <_Int32__cdr_deserialize+0x24>)
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	460c      	mov	r4, r1
 8010fd0:	68db      	ldr	r3, [r3, #12]
 8010fd2:	221b      	movs	r2, #27
 8010fd4:	2101      	movs	r1, #1
 8010fd6:	f008 faa1 	bl	801951c <fwrite>
 8010fda:	4620      	mov	r0, r4
 8010fdc:	bd10      	pop	{r4, pc}
 8010fde:	bf00      	nop
 8010fe0:	20000190 	.word	0x20000190
 8010fe4:	0801ecd8 	.word	0x0801ecd8

08010fe8 <_Int32__get_serialized_size>:
 8010fe8:	b510      	push	{r4, lr}
 8010fea:	b128      	cbz	r0, 8010ff8 <_Int32__get_serialized_size+0x10>
 8010fec:	2104      	movs	r1, #4
 8010fee:	2000      	movs	r0, #0
 8010ff0:	f000 ffd6 	bl	8011fa0 <ucdr_alignment>
 8010ff4:	3004      	adds	r0, #4
 8010ff6:	bd10      	pop	{r4, pc}
 8010ff8:	4b05      	ldr	r3, [pc, #20]	; (8011010 <_Int32__get_serialized_size+0x28>)
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	4604      	mov	r4, r0
 8010ffe:	68db      	ldr	r3, [r3, #12]
 8011000:	4804      	ldr	r0, [pc, #16]	; (8011014 <_Int32__get_serialized_size+0x2c>)
 8011002:	221b      	movs	r2, #27
 8011004:	2101      	movs	r1, #1
 8011006:	f008 fa89 	bl	801951c <fwrite>
 801100a:	4620      	mov	r0, r4
 801100c:	bd10      	pop	{r4, pc}
 801100e:	bf00      	nop
 8011010:	20000190 	.word	0x20000190
 8011014:	0801ecd8 	.word	0x0801ecd8

08011018 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011018:	4800      	ldr	r0, [pc, #0]	; (801101c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 801101a:	4770      	bx	lr
 801101c:	200000c0 	.word	0x200000c0

08011020 <_UInt16MultiArray__max_serialized_size>:
 8011020:	b500      	push	{lr}
 8011022:	b083      	sub	sp, #12
 8011024:	2301      	movs	r3, #1
 8011026:	2100      	movs	r1, #0
 8011028:	f10d 0007 	add.w	r0, sp, #7
 801102c:	f88d 3007 	strb.w	r3, [sp, #7]
 8011030:	f007 fa6c 	bl	801850c <max_serialized_size_std_msgs__msg__MultiArrayLayout>
 8011034:	b003      	add	sp, #12
 8011036:	f85d fb04 	ldr.w	pc, [sp], #4
 801103a:	bf00      	nop

0801103c <get_serialized_size_std_msgs__msg__UInt16MultiArray>:
 801103c:	b570      	push	{r4, r5, r6, lr}
 801103e:	4604      	mov	r4, r0
 8011040:	b198      	cbz	r0, 801106a <get_serialized_size_std_msgs__msg__UInt16MultiArray+0x2e>
 8011042:	460e      	mov	r6, r1
 8011044:	f007 f9a4 	bl	8018390 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8011048:	1835      	adds	r5, r6, r0
 801104a:	4628      	mov	r0, r5
 801104c:	2104      	movs	r1, #4
 801104e:	6964      	ldr	r4, [r4, #20]
 8011050:	f000 ffa6 	bl	8011fa0 <ucdr_alignment>
 8011054:	3004      	adds	r0, #4
 8011056:	4405      	add	r5, r0
 8011058:	4628      	mov	r0, r5
 801105a:	2102      	movs	r1, #2
 801105c:	f000 ffa0 	bl	8011fa0 <ucdr_alignment>
 8011060:	ebc6 0644 	rsb	r6, r6, r4, lsl #1
 8011064:	4430      	add	r0, r6
 8011066:	4428      	add	r0, r5
 8011068:	bd70      	pop	{r4, r5, r6, pc}
 801106a:	4b05      	ldr	r3, [pc, #20]	; (8011080 <get_serialized_size_std_msgs__msg__UInt16MultiArray+0x44>)
 801106c:	4805      	ldr	r0, [pc, #20]	; (8011084 <get_serialized_size_std_msgs__msg__UInt16MultiArray+0x48>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	221b      	movs	r2, #27
 8011072:	68db      	ldr	r3, [r3, #12]
 8011074:	2101      	movs	r1, #1
 8011076:	f008 fa51 	bl	801951c <fwrite>
 801107a:	4620      	mov	r0, r4
 801107c:	bd70      	pop	{r4, r5, r6, pc}
 801107e:	bf00      	nop
 8011080:	20000190 	.word	0x20000190
 8011084:	0801ecd8 	.word	0x0801ecd8

08011088 <_UInt16MultiArray__cdr_deserialize>:
 8011088:	b5f0      	push	{r4, r5, r6, r7, lr}
 801108a:	460c      	mov	r4, r1
 801108c:	b083      	sub	sp, #12
 801108e:	b1d9      	cbz	r1, 80110c8 <_UInt16MultiArray__cdr_deserialize+0x40>
 8011090:	4607      	mov	r7, r0
 8011092:	f007 fa45 	bl	8018520 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 8011096:	6843      	ldr	r3, [r0, #4]
 8011098:	4621      	mov	r1, r4
 801109a:	68db      	ldr	r3, [r3, #12]
 801109c:	4638      	mov	r0, r7
 801109e:	4798      	blx	r3
 80110a0:	69a6      	ldr	r6, [r4, #24]
 80110a2:	6921      	ldr	r1, [r4, #16]
 80110a4:	4632      	mov	r2, r6
 80110a6:	ab01      	add	r3, sp, #4
 80110a8:	4638      	mov	r0, r7
 80110aa:	f001 f839 	bl	8012120 <ucdr_deserialize_sequence_uint16_t>
 80110ae:	4605      	mov	r5, r0
 80110b0:	b928      	cbnz	r0, 80110be <_UInt16MultiArray__cdr_deserialize+0x36>
 80110b2:	9901      	ldr	r1, [sp, #4]
 80110b4:	42b1      	cmp	r1, r6
 80110b6:	d813      	bhi.n	80110e0 <_UInt16MultiArray__cdr_deserialize+0x58>
 80110b8:	4628      	mov	r0, r5
 80110ba:	b003      	add	sp, #12
 80110bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110be:	9b01      	ldr	r3, [sp, #4]
 80110c0:	6163      	str	r3, [r4, #20]
 80110c2:	4628      	mov	r0, r5
 80110c4:	b003      	add	sp, #12
 80110c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110c8:	4b0a      	ldr	r3, [pc, #40]	; (80110f4 <_UInt16MultiArray__cdr_deserialize+0x6c>)
 80110ca:	480b      	ldr	r0, [pc, #44]	; (80110f8 <_UInt16MultiArray__cdr_deserialize+0x70>)
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	221b      	movs	r2, #27
 80110d0:	68db      	ldr	r3, [r3, #12]
 80110d2:	2101      	movs	r1, #1
 80110d4:	f008 fa22 	bl	801951c <fwrite>
 80110d8:	4625      	mov	r5, r4
 80110da:	4628      	mov	r0, r5
 80110dc:	b003      	add	sp, #12
 80110de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110e0:	75b8      	strb	r0, [r7, #22]
 80110e2:	0049      	lsls	r1, r1, #1
 80110e4:	6160      	str	r0, [r4, #20]
 80110e6:	4638      	mov	r0, r7
 80110e8:	f000 ffaa 	bl	8012040 <ucdr_advance_buffer>
 80110ec:	4628      	mov	r0, r5
 80110ee:	b003      	add	sp, #12
 80110f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110f2:	bf00      	nop
 80110f4:	20000190 	.word	0x20000190
 80110f8:	0801ecd8 	.word	0x0801ecd8

080110fc <_UInt16MultiArray__cdr_serialize>:
 80110fc:	b538      	push	{r3, r4, r5, lr}
 80110fe:	4604      	mov	r4, r0
 8011100:	b170      	cbz	r0, 8011120 <_UInt16MultiArray__cdr_serialize+0x24>
 8011102:	460d      	mov	r5, r1
 8011104:	f007 fa0c 	bl	8018520 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 8011108:	6843      	ldr	r3, [r0, #4]
 801110a:	4629      	mov	r1, r5
 801110c:	689b      	ldr	r3, [r3, #8]
 801110e:	4620      	mov	r0, r4
 8011110:	4798      	blx	r3
 8011112:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 8011116:	4628      	mov	r0, r5
 8011118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801111c:	f000 bfee 	b.w	80120fc <ucdr_serialize_sequence_uint16_t>
 8011120:	4b04      	ldr	r3, [pc, #16]	; (8011134 <_UInt16MultiArray__cdr_serialize+0x38>)
 8011122:	4805      	ldr	r0, [pc, #20]	; (8011138 <_UInt16MultiArray__cdr_serialize+0x3c>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	221b      	movs	r2, #27
 8011128:	68db      	ldr	r3, [r3, #12]
 801112a:	2101      	movs	r1, #1
 801112c:	f008 f9f6 	bl	801951c <fwrite>
 8011130:	4620      	mov	r0, r4
 8011132:	bd38      	pop	{r3, r4, r5, pc}
 8011134:	20000190 	.word	0x20000190
 8011138:	0801ecd8 	.word	0x0801ecd8

0801113c <_UInt16MultiArray__get_serialized_size>:
 801113c:	b538      	push	{r3, r4, r5, lr}
 801113e:	4604      	mov	r4, r0
 8011140:	b188      	cbz	r0, 8011166 <_UInt16MultiArray__get_serialized_size+0x2a>
 8011142:	2100      	movs	r1, #0
 8011144:	f007 f924 	bl	8018390 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8011148:	2104      	movs	r1, #4
 801114a:	6965      	ldr	r5, [r4, #20]
 801114c:	4604      	mov	r4, r0
 801114e:	f000 ff27 	bl	8011fa0 <ucdr_alignment>
 8011152:	4420      	add	r0, r4
 8011154:	1d04      	adds	r4, r0, #4
 8011156:	4620      	mov	r0, r4
 8011158:	2102      	movs	r1, #2
 801115a:	f000 ff21 	bl	8011fa0 <ucdr_alignment>
 801115e:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 8011162:	4420      	add	r0, r4
 8011164:	bd38      	pop	{r3, r4, r5, pc}
 8011166:	4b05      	ldr	r3, [pc, #20]	; (801117c <_UInt16MultiArray__get_serialized_size+0x40>)
 8011168:	4805      	ldr	r0, [pc, #20]	; (8011180 <_UInt16MultiArray__get_serialized_size+0x44>)
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	221b      	movs	r2, #27
 801116e:	68db      	ldr	r3, [r3, #12]
 8011170:	2101      	movs	r1, #1
 8011172:	f008 f9d3 	bl	801951c <fwrite>
 8011176:	4620      	mov	r0, r4
 8011178:	bd38      	pop	{r3, r4, r5, pc}
 801117a:	bf00      	nop
 801117c:	20000190 	.word	0x20000190
 8011180:	0801ecd8 	.word	0x0801ecd8

08011184 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>:
 8011184:	4800      	ldr	r0, [pc, #0]	; (8011188 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray+0x4>)
 8011186:	4770      	bx	lr
 8011188:	200000e8 	.word	0x200000e8

0801118c <get_serialized_size_builtin_interfaces__msg__Time>:
 801118c:	b538      	push	{r3, r4, r5, lr}
 801118e:	b178      	cbz	r0, 80111b0 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8011190:	460d      	mov	r5, r1
 8011192:	4628      	mov	r0, r5
 8011194:	2104      	movs	r1, #4
 8011196:	f000 ff03 	bl	8011fa0 <ucdr_alignment>
 801119a:	1d2c      	adds	r4, r5, #4
 801119c:	4404      	add	r4, r0
 801119e:	4620      	mov	r0, r4
 80111a0:	2104      	movs	r1, #4
 80111a2:	f000 fefd 	bl	8011fa0 <ucdr_alignment>
 80111a6:	f1c5 0504 	rsb	r5, r5, #4
 80111aa:	4428      	add	r0, r5
 80111ac:	4420      	add	r0, r4
 80111ae:	bd38      	pop	{r3, r4, r5, pc}
 80111b0:	4b05      	ldr	r3, [pc, #20]	; (80111c8 <get_serialized_size_builtin_interfaces__msg__Time+0x3c>)
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	4604      	mov	r4, r0
 80111b6:	68db      	ldr	r3, [r3, #12]
 80111b8:	4804      	ldr	r0, [pc, #16]	; (80111cc <get_serialized_size_builtin_interfaces__msg__Time+0x40>)
 80111ba:	221b      	movs	r2, #27
 80111bc:	2101      	movs	r1, #1
 80111be:	f008 f9ad 	bl	801951c <fwrite>
 80111c2:	4620      	mov	r0, r4
 80111c4:	bd38      	pop	{r3, r4, r5, pc}
 80111c6:	bf00      	nop
 80111c8:	20000190 	.word	0x20000190
 80111cc:	0801ecd8 	.word	0x0801ecd8

080111d0 <_Time__cdr_serialize>:
 80111d0:	b538      	push	{r3, r4, r5, lr}
 80111d2:	4604      	mov	r4, r0
 80111d4:	b150      	cbz	r0, 80111ec <_Time__cdr_serialize+0x1c>
 80111d6:	460d      	mov	r5, r1
 80111d8:	6801      	ldr	r1, [r0, #0]
 80111da:	4628      	mov	r0, r5
 80111dc:	f000 fd1a 	bl	8011c14 <ucdr_serialize_int32_t>
 80111e0:	6861      	ldr	r1, [r4, #4]
 80111e2:	4628      	mov	r0, r5
 80111e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111e8:	f000 bbb6 	b.w	8011958 <ucdr_serialize_uint32_t>
 80111ec:	4b04      	ldr	r3, [pc, #16]	; (8011200 <_Time__cdr_serialize+0x30>)
 80111ee:	4805      	ldr	r0, [pc, #20]	; (8011204 <_Time__cdr_serialize+0x34>)
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	221b      	movs	r2, #27
 80111f4:	68db      	ldr	r3, [r3, #12]
 80111f6:	2101      	movs	r1, #1
 80111f8:	f008 f990 	bl	801951c <fwrite>
 80111fc:	4620      	mov	r0, r4
 80111fe:	bd38      	pop	{r3, r4, r5, pc}
 8011200:	20000190 	.word	0x20000190
 8011204:	0801ecd8 	.word	0x0801ecd8

08011208 <_Time__cdr_deserialize>:
 8011208:	b538      	push	{r3, r4, r5, lr}
 801120a:	460c      	mov	r4, r1
 801120c:	b141      	cbz	r1, 8011220 <_Time__cdr_deserialize+0x18>
 801120e:	4605      	mov	r5, r0
 8011210:	f000 fd30 	bl	8011c74 <ucdr_deserialize_int32_t>
 8011214:	1d21      	adds	r1, r4, #4
 8011216:	4628      	mov	r0, r5
 8011218:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801121c:	f000 bbfc 	b.w	8011a18 <ucdr_deserialize_uint32_t>
 8011220:	4b04      	ldr	r3, [pc, #16]	; (8011234 <_Time__cdr_deserialize+0x2c>)
 8011222:	4805      	ldr	r0, [pc, #20]	; (8011238 <_Time__cdr_deserialize+0x30>)
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	221b      	movs	r2, #27
 8011228:	68db      	ldr	r3, [r3, #12]
 801122a:	2101      	movs	r1, #1
 801122c:	f008 f976 	bl	801951c <fwrite>
 8011230:	4620      	mov	r0, r4
 8011232:	bd38      	pop	{r3, r4, r5, pc}
 8011234:	20000190 	.word	0x20000190
 8011238:	0801ecd8 	.word	0x0801ecd8

0801123c <_Time__max_serialized_size>:
 801123c:	b510      	push	{r4, lr}
 801123e:	2104      	movs	r1, #4
 8011240:	2000      	movs	r0, #0
 8011242:	f000 fead 	bl	8011fa0 <ucdr_alignment>
 8011246:	1d04      	adds	r4, r0, #4
 8011248:	4620      	mov	r0, r4
 801124a:	2104      	movs	r1, #4
 801124c:	f000 fea8 	bl	8011fa0 <ucdr_alignment>
 8011250:	3004      	adds	r0, #4
 8011252:	4420      	add	r0, r4
 8011254:	bd10      	pop	{r4, pc}
 8011256:	bf00      	nop

08011258 <_Time__get_serialized_size>:
 8011258:	b510      	push	{r4, lr}
 801125a:	b158      	cbz	r0, 8011274 <_Time__get_serialized_size+0x1c>
 801125c:	2104      	movs	r1, #4
 801125e:	2000      	movs	r0, #0
 8011260:	f000 fe9e 	bl	8011fa0 <ucdr_alignment>
 8011264:	1d04      	adds	r4, r0, #4
 8011266:	4620      	mov	r0, r4
 8011268:	2104      	movs	r1, #4
 801126a:	f000 fe99 	bl	8011fa0 <ucdr_alignment>
 801126e:	3004      	adds	r0, #4
 8011270:	4420      	add	r0, r4
 8011272:	bd10      	pop	{r4, pc}
 8011274:	4b05      	ldr	r3, [pc, #20]	; (801128c <_Time__get_serialized_size+0x34>)
 8011276:	681b      	ldr	r3, [r3, #0]
 8011278:	4604      	mov	r4, r0
 801127a:	68db      	ldr	r3, [r3, #12]
 801127c:	4804      	ldr	r0, [pc, #16]	; (8011290 <_Time__get_serialized_size+0x38>)
 801127e:	221b      	movs	r2, #27
 8011280:	2101      	movs	r1, #1
 8011282:	f008 f94b 	bl	801951c <fwrite>
 8011286:	4620      	mov	r0, r4
 8011288:	bd10      	pop	{r4, pc}
 801128a:	bf00      	nop
 801128c:	20000190 	.word	0x20000190
 8011290:	0801ecd8 	.word	0x0801ecd8

08011294 <max_serialized_size_builtin_interfaces__msg__Time>:
 8011294:	b538      	push	{r3, r4, r5, lr}
 8011296:	2301      	movs	r3, #1
 8011298:	7003      	strb	r3, [r0, #0]
 801129a:	460c      	mov	r4, r1
 801129c:	4608      	mov	r0, r1
 801129e:	2104      	movs	r1, #4
 80112a0:	f000 fe7e 	bl	8011fa0 <ucdr_alignment>
 80112a4:	1d25      	adds	r5, r4, #4
 80112a6:	4405      	add	r5, r0
 80112a8:	4628      	mov	r0, r5
 80112aa:	2104      	movs	r1, #4
 80112ac:	f000 fe78 	bl	8011fa0 <ucdr_alignment>
 80112b0:	f1c4 0404 	rsb	r4, r4, #4
 80112b4:	4420      	add	r0, r4
 80112b6:	4428      	add	r0, r5
 80112b8:	bd38      	pop	{r3, r4, r5, pc}
 80112ba:	bf00      	nop

080112bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80112bc:	4800      	ldr	r0, [pc, #0]	; (80112c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 80112be:	4770      	bx	lr
 80112c0:	20000110 	.word	0x20000110

080112c4 <ucdr_serialize_endian_array_char>:
 80112c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112c8:	4619      	mov	r1, r3
 80112ca:	461e      	mov	r6, r3
 80112cc:	4690      	mov	r8, r2
 80112ce:	4604      	mov	r4, r0
 80112d0:	f000 fe10 	bl	8011ef4 <ucdr_check_buffer_available_for>
 80112d4:	b9e0      	cbnz	r0, 8011310 <ucdr_serialize_endian_array_char+0x4c>
 80112d6:	4637      	mov	r7, r6
 80112d8:	e009      	b.n	80112ee <ucdr_serialize_endian_array_char+0x2a>
 80112da:	68a0      	ldr	r0, [r4, #8]
 80112dc:	f008 f9aa 	bl	8019634 <memcpy>
 80112e0:	68a2      	ldr	r2, [r4, #8]
 80112e2:	6923      	ldr	r3, [r4, #16]
 80112e4:	442a      	add	r2, r5
 80112e6:	442b      	add	r3, r5
 80112e8:	1b7f      	subs	r7, r7, r5
 80112ea:	60a2      	str	r2, [r4, #8]
 80112ec:	6123      	str	r3, [r4, #16]
 80112ee:	2201      	movs	r2, #1
 80112f0:	4639      	mov	r1, r7
 80112f2:	4620      	mov	r0, r4
 80112f4:	f000 fe86 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 80112f8:	1bf1      	subs	r1, r6, r7
 80112fa:	4441      	add	r1, r8
 80112fc:	4605      	mov	r5, r0
 80112fe:	4602      	mov	r2, r0
 8011300:	2800      	cmp	r0, #0
 8011302:	d1ea      	bne.n	80112da <ucdr_serialize_endian_array_char+0x16>
 8011304:	2301      	movs	r3, #1
 8011306:	7da0      	ldrb	r0, [r4, #22]
 8011308:	7563      	strb	r3, [r4, #21]
 801130a:	4058      	eors	r0, r3
 801130c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011310:	4632      	mov	r2, r6
 8011312:	68a0      	ldr	r0, [r4, #8]
 8011314:	4641      	mov	r1, r8
 8011316:	f008 f98d 	bl	8019634 <memcpy>
 801131a:	68a2      	ldr	r2, [r4, #8]
 801131c:	6923      	ldr	r3, [r4, #16]
 801131e:	4432      	add	r2, r6
 8011320:	4433      	add	r3, r6
 8011322:	60a2      	str	r2, [r4, #8]
 8011324:	6123      	str	r3, [r4, #16]
 8011326:	e7ed      	b.n	8011304 <ucdr_serialize_endian_array_char+0x40>

08011328 <ucdr_deserialize_endian_array_char>:
 8011328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801132c:	4619      	mov	r1, r3
 801132e:	461e      	mov	r6, r3
 8011330:	4690      	mov	r8, r2
 8011332:	4604      	mov	r4, r0
 8011334:	f000 fdde 	bl	8011ef4 <ucdr_check_buffer_available_for>
 8011338:	b9e0      	cbnz	r0, 8011374 <ucdr_deserialize_endian_array_char+0x4c>
 801133a:	4637      	mov	r7, r6
 801133c:	e009      	b.n	8011352 <ucdr_deserialize_endian_array_char+0x2a>
 801133e:	68a1      	ldr	r1, [r4, #8]
 8011340:	f008 f978 	bl	8019634 <memcpy>
 8011344:	68a2      	ldr	r2, [r4, #8]
 8011346:	6923      	ldr	r3, [r4, #16]
 8011348:	442a      	add	r2, r5
 801134a:	442b      	add	r3, r5
 801134c:	1b7f      	subs	r7, r7, r5
 801134e:	60a2      	str	r2, [r4, #8]
 8011350:	6123      	str	r3, [r4, #16]
 8011352:	2201      	movs	r2, #1
 8011354:	4639      	mov	r1, r7
 8011356:	4620      	mov	r0, r4
 8011358:	f000 fe54 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 801135c:	4605      	mov	r5, r0
 801135e:	1bf0      	subs	r0, r6, r7
 8011360:	4440      	add	r0, r8
 8011362:	462a      	mov	r2, r5
 8011364:	2d00      	cmp	r5, #0
 8011366:	d1ea      	bne.n	801133e <ucdr_deserialize_endian_array_char+0x16>
 8011368:	2301      	movs	r3, #1
 801136a:	7da0      	ldrb	r0, [r4, #22]
 801136c:	7563      	strb	r3, [r4, #21]
 801136e:	4058      	eors	r0, r3
 8011370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011374:	4632      	mov	r2, r6
 8011376:	68a1      	ldr	r1, [r4, #8]
 8011378:	4640      	mov	r0, r8
 801137a:	f008 f95b 	bl	8019634 <memcpy>
 801137e:	68a2      	ldr	r2, [r4, #8]
 8011380:	6923      	ldr	r3, [r4, #16]
 8011382:	4432      	add	r2, r6
 8011384:	4433      	add	r3, r6
 8011386:	60a2      	str	r2, [r4, #8]
 8011388:	6123      	str	r3, [r4, #16]
 801138a:	e7ed      	b.n	8011368 <ucdr_deserialize_endian_array_char+0x40>

0801138c <ucdr_serialize_array_uint8_t>:
 801138c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011390:	4688      	mov	r8, r1
 8011392:	4611      	mov	r1, r2
 8011394:	4616      	mov	r6, r2
 8011396:	4604      	mov	r4, r0
 8011398:	f000 fdac 	bl	8011ef4 <ucdr_check_buffer_available_for>
 801139c:	b9e0      	cbnz	r0, 80113d8 <ucdr_serialize_array_uint8_t+0x4c>
 801139e:	4637      	mov	r7, r6
 80113a0:	e009      	b.n	80113b6 <ucdr_serialize_array_uint8_t+0x2a>
 80113a2:	68a0      	ldr	r0, [r4, #8]
 80113a4:	f008 f946 	bl	8019634 <memcpy>
 80113a8:	68a2      	ldr	r2, [r4, #8]
 80113aa:	6923      	ldr	r3, [r4, #16]
 80113ac:	442a      	add	r2, r5
 80113ae:	442b      	add	r3, r5
 80113b0:	1b7f      	subs	r7, r7, r5
 80113b2:	60a2      	str	r2, [r4, #8]
 80113b4:	6123      	str	r3, [r4, #16]
 80113b6:	2201      	movs	r2, #1
 80113b8:	4639      	mov	r1, r7
 80113ba:	4620      	mov	r0, r4
 80113bc:	f000 fe22 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 80113c0:	1bf1      	subs	r1, r6, r7
 80113c2:	4441      	add	r1, r8
 80113c4:	4605      	mov	r5, r0
 80113c6:	4602      	mov	r2, r0
 80113c8:	2800      	cmp	r0, #0
 80113ca:	d1ea      	bne.n	80113a2 <ucdr_serialize_array_uint8_t+0x16>
 80113cc:	2301      	movs	r3, #1
 80113ce:	7da0      	ldrb	r0, [r4, #22]
 80113d0:	7563      	strb	r3, [r4, #21]
 80113d2:	4058      	eors	r0, r3
 80113d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113d8:	4632      	mov	r2, r6
 80113da:	68a0      	ldr	r0, [r4, #8]
 80113dc:	4641      	mov	r1, r8
 80113de:	f008 f929 	bl	8019634 <memcpy>
 80113e2:	68a3      	ldr	r3, [r4, #8]
 80113e4:	6922      	ldr	r2, [r4, #16]
 80113e6:	4433      	add	r3, r6
 80113e8:	4432      	add	r2, r6
 80113ea:	60a3      	str	r3, [r4, #8]
 80113ec:	6122      	str	r2, [r4, #16]
 80113ee:	e7ed      	b.n	80113cc <ucdr_serialize_array_uint8_t+0x40>

080113f0 <ucdr_serialize_endian_array_uint8_t>:
 80113f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113f4:	4619      	mov	r1, r3
 80113f6:	461e      	mov	r6, r3
 80113f8:	4690      	mov	r8, r2
 80113fa:	4604      	mov	r4, r0
 80113fc:	f000 fd7a 	bl	8011ef4 <ucdr_check_buffer_available_for>
 8011400:	b9e0      	cbnz	r0, 801143c <ucdr_serialize_endian_array_uint8_t+0x4c>
 8011402:	4637      	mov	r7, r6
 8011404:	e009      	b.n	801141a <ucdr_serialize_endian_array_uint8_t+0x2a>
 8011406:	68a0      	ldr	r0, [r4, #8]
 8011408:	f008 f914 	bl	8019634 <memcpy>
 801140c:	68a2      	ldr	r2, [r4, #8]
 801140e:	6923      	ldr	r3, [r4, #16]
 8011410:	442a      	add	r2, r5
 8011412:	442b      	add	r3, r5
 8011414:	1b7f      	subs	r7, r7, r5
 8011416:	60a2      	str	r2, [r4, #8]
 8011418:	6123      	str	r3, [r4, #16]
 801141a:	2201      	movs	r2, #1
 801141c:	4639      	mov	r1, r7
 801141e:	4620      	mov	r0, r4
 8011420:	f000 fdf0 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 8011424:	1bf1      	subs	r1, r6, r7
 8011426:	4441      	add	r1, r8
 8011428:	4605      	mov	r5, r0
 801142a:	4602      	mov	r2, r0
 801142c:	2800      	cmp	r0, #0
 801142e:	d1ea      	bne.n	8011406 <ucdr_serialize_endian_array_uint8_t+0x16>
 8011430:	2301      	movs	r3, #1
 8011432:	7da0      	ldrb	r0, [r4, #22]
 8011434:	7563      	strb	r3, [r4, #21]
 8011436:	4058      	eors	r0, r3
 8011438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801143c:	4632      	mov	r2, r6
 801143e:	68a0      	ldr	r0, [r4, #8]
 8011440:	4641      	mov	r1, r8
 8011442:	f008 f8f7 	bl	8019634 <memcpy>
 8011446:	68a2      	ldr	r2, [r4, #8]
 8011448:	6923      	ldr	r3, [r4, #16]
 801144a:	4432      	add	r2, r6
 801144c:	4433      	add	r3, r6
 801144e:	60a2      	str	r2, [r4, #8]
 8011450:	6123      	str	r3, [r4, #16]
 8011452:	e7ed      	b.n	8011430 <ucdr_serialize_endian_array_uint8_t+0x40>

08011454 <ucdr_deserialize_array_uint8_t>:
 8011454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011458:	4688      	mov	r8, r1
 801145a:	4611      	mov	r1, r2
 801145c:	4616      	mov	r6, r2
 801145e:	4604      	mov	r4, r0
 8011460:	f000 fd48 	bl	8011ef4 <ucdr_check_buffer_available_for>
 8011464:	b9e0      	cbnz	r0, 80114a0 <ucdr_deserialize_array_uint8_t+0x4c>
 8011466:	4637      	mov	r7, r6
 8011468:	e009      	b.n	801147e <ucdr_deserialize_array_uint8_t+0x2a>
 801146a:	68a1      	ldr	r1, [r4, #8]
 801146c:	f008 f8e2 	bl	8019634 <memcpy>
 8011470:	68a2      	ldr	r2, [r4, #8]
 8011472:	6923      	ldr	r3, [r4, #16]
 8011474:	442a      	add	r2, r5
 8011476:	442b      	add	r3, r5
 8011478:	1b7f      	subs	r7, r7, r5
 801147a:	60a2      	str	r2, [r4, #8]
 801147c:	6123      	str	r3, [r4, #16]
 801147e:	2201      	movs	r2, #1
 8011480:	4639      	mov	r1, r7
 8011482:	4620      	mov	r0, r4
 8011484:	f000 fdbe 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 8011488:	4605      	mov	r5, r0
 801148a:	1bf0      	subs	r0, r6, r7
 801148c:	4440      	add	r0, r8
 801148e:	462a      	mov	r2, r5
 8011490:	2d00      	cmp	r5, #0
 8011492:	d1ea      	bne.n	801146a <ucdr_deserialize_array_uint8_t+0x16>
 8011494:	2301      	movs	r3, #1
 8011496:	7da0      	ldrb	r0, [r4, #22]
 8011498:	7563      	strb	r3, [r4, #21]
 801149a:	4058      	eors	r0, r3
 801149c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114a0:	4632      	mov	r2, r6
 80114a2:	68a1      	ldr	r1, [r4, #8]
 80114a4:	4640      	mov	r0, r8
 80114a6:	f008 f8c5 	bl	8019634 <memcpy>
 80114aa:	68a3      	ldr	r3, [r4, #8]
 80114ac:	6922      	ldr	r2, [r4, #16]
 80114ae:	4433      	add	r3, r6
 80114b0:	4432      	add	r2, r6
 80114b2:	60a3      	str	r3, [r4, #8]
 80114b4:	6122      	str	r2, [r4, #16]
 80114b6:	e7ed      	b.n	8011494 <ucdr_deserialize_array_uint8_t+0x40>

080114b8 <ucdr_serialize_endian_array_uint16_t>:
 80114b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114bc:	4605      	mov	r5, r0
 80114be:	460f      	mov	r7, r1
 80114c0:	2102      	movs	r1, #2
 80114c2:	4614      	mov	r4, r2
 80114c4:	461e      	mov	r6, r3
 80114c6:	f000 fd73 	bl	8011fb0 <ucdr_buffer_alignment>
 80114ca:	68aa      	ldr	r2, [r5, #8]
 80114cc:	692b      	ldr	r3, [r5, #16]
 80114ce:	4402      	add	r2, r0
 80114d0:	2f01      	cmp	r7, #1
 80114d2:	4418      	add	r0, r3
 80114d4:	60aa      	str	r2, [r5, #8]
 80114d6:	6128      	str	r0, [r5, #16]
 80114d8:	d010      	beq.n	80114fc <ucdr_serialize_endian_array_uint16_t+0x44>
 80114da:	b156      	cbz	r6, 80114f2 <ucdr_serialize_endian_array_uint16_t+0x3a>
 80114dc:	3c02      	subs	r4, #2
 80114de:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 80114e2:	f834 2f02 	ldrh.w	r2, [r4, #2]!
 80114e6:	4639      	mov	r1, r7
 80114e8:	4628      	mov	r0, r5
 80114ea:	f000 f9b9 	bl	8011860 <ucdr_serialize_endian_uint16_t>
 80114ee:	42b4      	cmp	r4, r6
 80114f0:	d1f7      	bne.n	80114e2 <ucdr_serialize_endian_array_uint16_t+0x2a>
 80114f2:	7da8      	ldrb	r0, [r5, #22]
 80114f4:	f080 0001 	eor.w	r0, r0, #1
 80114f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114fc:	0076      	lsls	r6, r6, #1
 80114fe:	4631      	mov	r1, r6
 8011500:	4628      	mov	r0, r5
 8011502:	f000 fcf7 	bl	8011ef4 <ucdr_check_buffer_available_for>
 8011506:	b9f8      	cbnz	r0, 8011548 <ucdr_serialize_endian_array_uint16_t+0x90>
 8011508:	46b0      	mov	r8, r6
 801150a:	e00a      	b.n	8011522 <ucdr_serialize_endian_array_uint16_t+0x6a>
 801150c:	68a8      	ldr	r0, [r5, #8]
 801150e:	f008 f891 	bl	8019634 <memcpy>
 8011512:	68aa      	ldr	r2, [r5, #8]
 8011514:	692b      	ldr	r3, [r5, #16]
 8011516:	443a      	add	r2, r7
 8011518:	443b      	add	r3, r7
 801151a:	eba8 0807 	sub.w	r8, r8, r7
 801151e:	60aa      	str	r2, [r5, #8]
 8011520:	612b      	str	r3, [r5, #16]
 8011522:	2202      	movs	r2, #2
 8011524:	4641      	mov	r1, r8
 8011526:	4628      	mov	r0, r5
 8011528:	f000 fd6c 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 801152c:	eba6 0108 	sub.w	r1, r6, r8
 8011530:	4421      	add	r1, r4
 8011532:	4607      	mov	r7, r0
 8011534:	4602      	mov	r2, r0
 8011536:	2800      	cmp	r0, #0
 8011538:	d1e8      	bne.n	801150c <ucdr_serialize_endian_array_uint16_t+0x54>
 801153a:	7da8      	ldrb	r0, [r5, #22]
 801153c:	2302      	movs	r3, #2
 801153e:	756b      	strb	r3, [r5, #21]
 8011540:	f080 0001 	eor.w	r0, r0, #1
 8011544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011548:	4632      	mov	r2, r6
 801154a:	68a8      	ldr	r0, [r5, #8]
 801154c:	4621      	mov	r1, r4
 801154e:	f008 f871 	bl	8019634 <memcpy>
 8011552:	68aa      	ldr	r2, [r5, #8]
 8011554:	692b      	ldr	r3, [r5, #16]
 8011556:	4432      	add	r2, r6
 8011558:	441e      	add	r6, r3
 801155a:	60aa      	str	r2, [r5, #8]
 801155c:	612e      	str	r6, [r5, #16]
 801155e:	e7ec      	b.n	801153a <ucdr_serialize_endian_array_uint16_t+0x82>

08011560 <ucdr_deserialize_endian_array_uint16_t>:
 8011560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011564:	4605      	mov	r5, r0
 8011566:	460f      	mov	r7, r1
 8011568:	2102      	movs	r1, #2
 801156a:	4614      	mov	r4, r2
 801156c:	461e      	mov	r6, r3
 801156e:	f000 fd1f 	bl	8011fb0 <ucdr_buffer_alignment>
 8011572:	68aa      	ldr	r2, [r5, #8]
 8011574:	692b      	ldr	r3, [r5, #16]
 8011576:	4402      	add	r2, r0
 8011578:	2f01      	cmp	r7, #1
 801157a:	4418      	add	r0, r3
 801157c:	60aa      	str	r2, [r5, #8]
 801157e:	6128      	str	r0, [r5, #16]
 8011580:	d00f      	beq.n	80115a2 <ucdr_deserialize_endian_array_uint16_t+0x42>
 8011582:	b14e      	cbz	r6, 8011598 <ucdr_deserialize_endian_array_uint16_t+0x38>
 8011584:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 8011588:	4622      	mov	r2, r4
 801158a:	4639      	mov	r1, r7
 801158c:	3402      	adds	r4, #2
 801158e:	4628      	mov	r0, r5
 8011590:	f000 f9b8 	bl	8011904 <ucdr_deserialize_endian_uint16_t>
 8011594:	42a6      	cmp	r6, r4
 8011596:	d1f7      	bne.n	8011588 <ucdr_deserialize_endian_array_uint16_t+0x28>
 8011598:	7da8      	ldrb	r0, [r5, #22]
 801159a:	f080 0001 	eor.w	r0, r0, #1
 801159e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115a2:	0076      	lsls	r6, r6, #1
 80115a4:	4631      	mov	r1, r6
 80115a6:	4628      	mov	r0, r5
 80115a8:	f000 fca4 	bl	8011ef4 <ucdr_check_buffer_available_for>
 80115ac:	b9f8      	cbnz	r0, 80115ee <ucdr_deserialize_endian_array_uint16_t+0x8e>
 80115ae:	46b0      	mov	r8, r6
 80115b0:	e00a      	b.n	80115c8 <ucdr_deserialize_endian_array_uint16_t+0x68>
 80115b2:	68a9      	ldr	r1, [r5, #8]
 80115b4:	f008 f83e 	bl	8019634 <memcpy>
 80115b8:	68aa      	ldr	r2, [r5, #8]
 80115ba:	692b      	ldr	r3, [r5, #16]
 80115bc:	443a      	add	r2, r7
 80115be:	443b      	add	r3, r7
 80115c0:	eba8 0807 	sub.w	r8, r8, r7
 80115c4:	60aa      	str	r2, [r5, #8]
 80115c6:	612b      	str	r3, [r5, #16]
 80115c8:	2202      	movs	r2, #2
 80115ca:	4641      	mov	r1, r8
 80115cc:	4628      	mov	r0, r5
 80115ce:	f000 fd19 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 80115d2:	4607      	mov	r7, r0
 80115d4:	eba6 0008 	sub.w	r0, r6, r8
 80115d8:	4420      	add	r0, r4
 80115da:	463a      	mov	r2, r7
 80115dc:	2f00      	cmp	r7, #0
 80115de:	d1e8      	bne.n	80115b2 <ucdr_deserialize_endian_array_uint16_t+0x52>
 80115e0:	7da8      	ldrb	r0, [r5, #22]
 80115e2:	2302      	movs	r3, #2
 80115e4:	756b      	strb	r3, [r5, #21]
 80115e6:	f080 0001 	eor.w	r0, r0, #1
 80115ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115ee:	4632      	mov	r2, r6
 80115f0:	68a9      	ldr	r1, [r5, #8]
 80115f2:	4620      	mov	r0, r4
 80115f4:	f008 f81e 	bl	8019634 <memcpy>
 80115f8:	68aa      	ldr	r2, [r5, #8]
 80115fa:	692b      	ldr	r3, [r5, #16]
 80115fc:	4432      	add	r2, r6
 80115fe:	441e      	add	r6, r3
 8011600:	60aa      	str	r2, [r5, #8]
 8011602:	612e      	str	r6, [r5, #16]
 8011604:	e7ec      	b.n	80115e0 <ucdr_deserialize_endian_array_uint16_t+0x80>
 8011606:	bf00      	nop

08011608 <ucdr_serialize_array_double>:
 8011608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801160c:	4604      	mov	r4, r0
 801160e:	460d      	mov	r5, r1
 8011610:	2108      	movs	r1, #8
 8011612:	4616      	mov	r6, r2
 8011614:	f000 fccc 	bl	8011fb0 <ucdr_buffer_alignment>
 8011618:	68a2      	ldr	r2, [r4, #8]
 801161a:	6923      	ldr	r3, [r4, #16]
 801161c:	7d21      	ldrb	r1, [r4, #20]
 801161e:	4402      	add	r2, r0
 8011620:	2901      	cmp	r1, #1
 8011622:	4418      	add	r0, r3
 8011624:	60a2      	str	r2, [r4, #8]
 8011626:	6120      	str	r0, [r4, #16]
 8011628:	d010      	beq.n	801164c <ucdr_serialize_array_double+0x44>
 801162a:	b156      	cbz	r6, 8011642 <ucdr_serialize_array_double+0x3a>
 801162c:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 8011630:	e000      	b.n	8011634 <ucdr_serialize_array_double+0x2c>
 8011632:	7d21      	ldrb	r1, [r4, #20]
 8011634:	ecb5 0b02 	vldmia	r5!, {d0}
 8011638:	4620      	mov	r0, r4
 801163a:	f000 fb95 	bl	8011d68 <ucdr_serialize_endian_double>
 801163e:	42ae      	cmp	r6, r5
 8011640:	d1f7      	bne.n	8011632 <ucdr_serialize_array_double+0x2a>
 8011642:	7da0      	ldrb	r0, [r4, #22]
 8011644:	f080 0001 	eor.w	r0, r0, #1
 8011648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801164c:	00f7      	lsls	r7, r6, #3
 801164e:	4639      	mov	r1, r7
 8011650:	4620      	mov	r0, r4
 8011652:	f000 fc4f 	bl	8011ef4 <ucdr_check_buffer_available_for>
 8011656:	b9f8      	cbnz	r0, 8011698 <ucdr_serialize_array_double+0x90>
 8011658:	46b8      	mov	r8, r7
 801165a:	e00a      	b.n	8011672 <ucdr_serialize_array_double+0x6a>
 801165c:	68a0      	ldr	r0, [r4, #8]
 801165e:	f007 ffe9 	bl	8019634 <memcpy>
 8011662:	68a2      	ldr	r2, [r4, #8]
 8011664:	6923      	ldr	r3, [r4, #16]
 8011666:	4432      	add	r2, r6
 8011668:	4433      	add	r3, r6
 801166a:	eba8 0806 	sub.w	r8, r8, r6
 801166e:	60a2      	str	r2, [r4, #8]
 8011670:	6123      	str	r3, [r4, #16]
 8011672:	2208      	movs	r2, #8
 8011674:	4641      	mov	r1, r8
 8011676:	4620      	mov	r0, r4
 8011678:	f000 fcc4 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 801167c:	eba7 0108 	sub.w	r1, r7, r8
 8011680:	4429      	add	r1, r5
 8011682:	4606      	mov	r6, r0
 8011684:	4602      	mov	r2, r0
 8011686:	2800      	cmp	r0, #0
 8011688:	d1e8      	bne.n	801165c <ucdr_serialize_array_double+0x54>
 801168a:	7da0      	ldrb	r0, [r4, #22]
 801168c:	2308      	movs	r3, #8
 801168e:	7563      	strb	r3, [r4, #21]
 8011690:	f080 0001 	eor.w	r0, r0, #1
 8011694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011698:	463a      	mov	r2, r7
 801169a:	68a0      	ldr	r0, [r4, #8]
 801169c:	4629      	mov	r1, r5
 801169e:	f007 ffc9 	bl	8019634 <memcpy>
 80116a2:	68a2      	ldr	r2, [r4, #8]
 80116a4:	6923      	ldr	r3, [r4, #16]
 80116a6:	443a      	add	r2, r7
 80116a8:	443b      	add	r3, r7
 80116aa:	60a2      	str	r2, [r4, #8]
 80116ac:	6123      	str	r3, [r4, #16]
 80116ae:	e7ec      	b.n	801168a <ucdr_serialize_array_double+0x82>

080116b0 <ucdr_deserialize_array_double>:
 80116b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116b4:	4605      	mov	r5, r0
 80116b6:	460c      	mov	r4, r1
 80116b8:	2108      	movs	r1, #8
 80116ba:	4616      	mov	r6, r2
 80116bc:	f000 fc78 	bl	8011fb0 <ucdr_buffer_alignment>
 80116c0:	68aa      	ldr	r2, [r5, #8]
 80116c2:	692b      	ldr	r3, [r5, #16]
 80116c4:	7d29      	ldrb	r1, [r5, #20]
 80116c6:	4402      	add	r2, r0
 80116c8:	2901      	cmp	r1, #1
 80116ca:	4418      	add	r0, r3
 80116cc:	60aa      	str	r2, [r5, #8]
 80116ce:	6128      	str	r0, [r5, #16]
 80116d0:	d010      	beq.n	80116f4 <ucdr_deserialize_array_double+0x44>
 80116d2:	b156      	cbz	r6, 80116ea <ucdr_deserialize_array_double+0x3a>
 80116d4:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
 80116d8:	e000      	b.n	80116dc <ucdr_deserialize_array_double+0x2c>
 80116da:	7d29      	ldrb	r1, [r5, #20]
 80116dc:	4622      	mov	r2, r4
 80116de:	4628      	mov	r0, r5
 80116e0:	3408      	adds	r4, #8
 80116e2:	f000 fbc9 	bl	8011e78 <ucdr_deserialize_endian_double>
 80116e6:	42a6      	cmp	r6, r4
 80116e8:	d1f7      	bne.n	80116da <ucdr_deserialize_array_double+0x2a>
 80116ea:	7da8      	ldrb	r0, [r5, #22]
 80116ec:	f080 0001 	eor.w	r0, r0, #1
 80116f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116f4:	00f7      	lsls	r7, r6, #3
 80116f6:	4639      	mov	r1, r7
 80116f8:	4628      	mov	r0, r5
 80116fa:	f000 fbfb 	bl	8011ef4 <ucdr_check_buffer_available_for>
 80116fe:	b9f8      	cbnz	r0, 8011740 <ucdr_deserialize_array_double+0x90>
 8011700:	46b8      	mov	r8, r7
 8011702:	e00a      	b.n	801171a <ucdr_deserialize_array_double+0x6a>
 8011704:	68a9      	ldr	r1, [r5, #8]
 8011706:	f007 ff95 	bl	8019634 <memcpy>
 801170a:	68aa      	ldr	r2, [r5, #8]
 801170c:	692b      	ldr	r3, [r5, #16]
 801170e:	4432      	add	r2, r6
 8011710:	4433      	add	r3, r6
 8011712:	eba8 0806 	sub.w	r8, r8, r6
 8011716:	60aa      	str	r2, [r5, #8]
 8011718:	612b      	str	r3, [r5, #16]
 801171a:	2208      	movs	r2, #8
 801171c:	4641      	mov	r1, r8
 801171e:	4628      	mov	r0, r5
 8011720:	f000 fc70 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 8011724:	4606      	mov	r6, r0
 8011726:	eba7 0008 	sub.w	r0, r7, r8
 801172a:	4420      	add	r0, r4
 801172c:	4632      	mov	r2, r6
 801172e:	2e00      	cmp	r6, #0
 8011730:	d1e8      	bne.n	8011704 <ucdr_deserialize_array_double+0x54>
 8011732:	7da8      	ldrb	r0, [r5, #22]
 8011734:	2308      	movs	r3, #8
 8011736:	756b      	strb	r3, [r5, #21]
 8011738:	f080 0001 	eor.w	r0, r0, #1
 801173c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011740:	463a      	mov	r2, r7
 8011742:	68a9      	ldr	r1, [r5, #8]
 8011744:	4620      	mov	r0, r4
 8011746:	f007 ff75 	bl	8019634 <memcpy>
 801174a:	68aa      	ldr	r2, [r5, #8]
 801174c:	692b      	ldr	r3, [r5, #16]
 801174e:	443a      	add	r2, r7
 8011750:	443b      	add	r3, r7
 8011752:	60aa      	str	r2, [r5, #8]
 8011754:	612b      	str	r3, [r5, #16]
 8011756:	e7ec      	b.n	8011732 <ucdr_deserialize_array_double+0x82>

08011758 <ucdr_serialize_bool>:
 8011758:	b538      	push	{r3, r4, r5, lr}
 801175a:	460d      	mov	r5, r1
 801175c:	2101      	movs	r1, #1
 801175e:	4604      	mov	r4, r0
 8011760:	f000 fbd4 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011764:	b148      	cbz	r0, 801177a <ucdr_serialize_bool+0x22>
 8011766:	68a3      	ldr	r3, [r4, #8]
 8011768:	701d      	strb	r5, [r3, #0]
 801176a:	68a2      	ldr	r2, [r4, #8]
 801176c:	6923      	ldr	r3, [r4, #16]
 801176e:	3201      	adds	r2, #1
 8011770:	3301      	adds	r3, #1
 8011772:	2101      	movs	r1, #1
 8011774:	60a2      	str	r2, [r4, #8]
 8011776:	6123      	str	r3, [r4, #16]
 8011778:	7561      	strb	r1, [r4, #21]
 801177a:	7da0      	ldrb	r0, [r4, #22]
 801177c:	f080 0001 	eor.w	r0, r0, #1
 8011780:	bd38      	pop	{r3, r4, r5, pc}
 8011782:	bf00      	nop

08011784 <ucdr_deserialize_bool>:
 8011784:	b538      	push	{r3, r4, r5, lr}
 8011786:	460d      	mov	r5, r1
 8011788:	2101      	movs	r1, #1
 801178a:	4604      	mov	r4, r0
 801178c:	f000 fbbe 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011790:	b168      	cbz	r0, 80117ae <ucdr_deserialize_bool+0x2a>
 8011792:	68a2      	ldr	r2, [r4, #8]
 8011794:	6923      	ldr	r3, [r4, #16]
 8011796:	f812 1b01 	ldrb.w	r1, [r2], #1
 801179a:	3900      	subs	r1, #0
 801179c:	f103 0301 	add.w	r3, r3, #1
 80117a0:	bf18      	it	ne
 80117a2:	2101      	movne	r1, #1
 80117a4:	2001      	movs	r0, #1
 80117a6:	7029      	strb	r1, [r5, #0]
 80117a8:	60a2      	str	r2, [r4, #8]
 80117aa:	6123      	str	r3, [r4, #16]
 80117ac:	7560      	strb	r0, [r4, #21]
 80117ae:	7da0      	ldrb	r0, [r4, #22]
 80117b0:	f080 0001 	eor.w	r0, r0, #1
 80117b4:	bd38      	pop	{r3, r4, r5, pc}
 80117b6:	bf00      	nop

080117b8 <ucdr_serialize_uint8_t>:
 80117b8:	b538      	push	{r3, r4, r5, lr}
 80117ba:	460d      	mov	r5, r1
 80117bc:	2101      	movs	r1, #1
 80117be:	4604      	mov	r4, r0
 80117c0:	f000 fba4 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 80117c4:	b148      	cbz	r0, 80117da <ucdr_serialize_uint8_t+0x22>
 80117c6:	68a3      	ldr	r3, [r4, #8]
 80117c8:	701d      	strb	r5, [r3, #0]
 80117ca:	68a2      	ldr	r2, [r4, #8]
 80117cc:	6923      	ldr	r3, [r4, #16]
 80117ce:	3201      	adds	r2, #1
 80117d0:	3301      	adds	r3, #1
 80117d2:	2101      	movs	r1, #1
 80117d4:	60a2      	str	r2, [r4, #8]
 80117d6:	6123      	str	r3, [r4, #16]
 80117d8:	7561      	strb	r1, [r4, #21]
 80117da:	7da0      	ldrb	r0, [r4, #22]
 80117dc:	f080 0001 	eor.w	r0, r0, #1
 80117e0:	bd38      	pop	{r3, r4, r5, pc}
 80117e2:	bf00      	nop

080117e4 <ucdr_deserialize_uint8_t>:
 80117e4:	b538      	push	{r3, r4, r5, lr}
 80117e6:	460d      	mov	r5, r1
 80117e8:	2101      	movs	r1, #1
 80117ea:	4604      	mov	r4, r0
 80117ec:	f000 fb8e 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 80117f0:	b150      	cbz	r0, 8011808 <ucdr_deserialize_uint8_t+0x24>
 80117f2:	68a3      	ldr	r3, [r4, #8]
 80117f4:	781b      	ldrb	r3, [r3, #0]
 80117f6:	702b      	strb	r3, [r5, #0]
 80117f8:	68a2      	ldr	r2, [r4, #8]
 80117fa:	6923      	ldr	r3, [r4, #16]
 80117fc:	3201      	adds	r2, #1
 80117fe:	3301      	adds	r3, #1
 8011800:	2101      	movs	r1, #1
 8011802:	60a2      	str	r2, [r4, #8]
 8011804:	6123      	str	r3, [r4, #16]
 8011806:	7561      	strb	r1, [r4, #21]
 8011808:	7da0      	ldrb	r0, [r4, #22]
 801180a:	f080 0001 	eor.w	r0, r0, #1
 801180e:	bd38      	pop	{r3, r4, r5, pc}

08011810 <ucdr_serialize_uint16_t>:
 8011810:	b538      	push	{r3, r4, r5, lr}
 8011812:	4604      	mov	r4, r0
 8011814:	460d      	mov	r5, r1
 8011816:	2102      	movs	r1, #2
 8011818:	f000 fbca 	bl	8011fb0 <ucdr_buffer_alignment>
 801181c:	68a2      	ldr	r2, [r4, #8]
 801181e:	6923      	ldr	r3, [r4, #16]
 8011820:	4402      	add	r2, r0
 8011822:	4418      	add	r0, r3
 8011824:	6120      	str	r0, [r4, #16]
 8011826:	60a2      	str	r2, [r4, #8]
 8011828:	4620      	mov	r0, r4
 801182a:	2102      	movs	r1, #2
 801182c:	f000 fb6e 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011830:	b180      	cbz	r0, 8011854 <ucdr_serialize_uint16_t+0x44>
 8011832:	7d23      	ldrb	r3, [r4, #20]
 8011834:	2b01      	cmp	r3, #1
 8011836:	68a3      	ldr	r3, [r4, #8]
 8011838:	d010      	beq.n	801185c <ucdr_serialize_uint16_t+0x4c>
 801183a:	f3c5 2207 	ubfx	r2, r5, #8, #8
 801183e:	701a      	strb	r2, [r3, #0]
 8011840:	68a3      	ldr	r3, [r4, #8]
 8011842:	705d      	strb	r5, [r3, #1]
 8011844:	68a2      	ldr	r2, [r4, #8]
 8011846:	6923      	ldr	r3, [r4, #16]
 8011848:	3202      	adds	r2, #2
 801184a:	3302      	adds	r3, #2
 801184c:	2102      	movs	r1, #2
 801184e:	60a2      	str	r2, [r4, #8]
 8011850:	6123      	str	r3, [r4, #16]
 8011852:	7561      	strb	r1, [r4, #21]
 8011854:	7da0      	ldrb	r0, [r4, #22]
 8011856:	f080 0001 	eor.w	r0, r0, #1
 801185a:	bd38      	pop	{r3, r4, r5, pc}
 801185c:	801d      	strh	r5, [r3, #0]
 801185e:	e7f1      	b.n	8011844 <ucdr_serialize_uint16_t+0x34>

08011860 <ucdr_serialize_endian_uint16_t>:
 8011860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011862:	4604      	mov	r4, r0
 8011864:	460f      	mov	r7, r1
 8011866:	2102      	movs	r1, #2
 8011868:	4616      	mov	r6, r2
 801186a:	f000 fba1 	bl	8011fb0 <ucdr_buffer_alignment>
 801186e:	68a5      	ldr	r5, [r4, #8]
 8011870:	6923      	ldr	r3, [r4, #16]
 8011872:	4405      	add	r5, r0
 8011874:	4418      	add	r0, r3
 8011876:	6120      	str	r0, [r4, #16]
 8011878:	60a5      	str	r5, [r4, #8]
 801187a:	4620      	mov	r0, r4
 801187c:	2102      	movs	r1, #2
 801187e:	f000 fb45 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011882:	b178      	cbz	r0, 80118a4 <ucdr_serialize_endian_uint16_t+0x44>
 8011884:	2f01      	cmp	r7, #1
 8011886:	68a3      	ldr	r3, [r4, #8]
 8011888:	d010      	beq.n	80118ac <ucdr_serialize_endian_uint16_t+0x4c>
 801188a:	f3c6 2207 	ubfx	r2, r6, #8, #8
 801188e:	701a      	strb	r2, [r3, #0]
 8011890:	68a3      	ldr	r3, [r4, #8]
 8011892:	705e      	strb	r6, [r3, #1]
 8011894:	68a2      	ldr	r2, [r4, #8]
 8011896:	6923      	ldr	r3, [r4, #16]
 8011898:	3202      	adds	r2, #2
 801189a:	3302      	adds	r3, #2
 801189c:	2102      	movs	r1, #2
 801189e:	60a2      	str	r2, [r4, #8]
 80118a0:	6123      	str	r3, [r4, #16]
 80118a2:	7561      	strb	r1, [r4, #21]
 80118a4:	7da0      	ldrb	r0, [r4, #22]
 80118a6:	f080 0001 	eor.w	r0, r0, #1
 80118aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118ac:	801e      	strh	r6, [r3, #0]
 80118ae:	e7f1      	b.n	8011894 <ucdr_serialize_endian_uint16_t+0x34>

080118b0 <ucdr_deserialize_uint16_t>:
 80118b0:	b538      	push	{r3, r4, r5, lr}
 80118b2:	4604      	mov	r4, r0
 80118b4:	460d      	mov	r5, r1
 80118b6:	2102      	movs	r1, #2
 80118b8:	f000 fb7a 	bl	8011fb0 <ucdr_buffer_alignment>
 80118bc:	68a2      	ldr	r2, [r4, #8]
 80118be:	6923      	ldr	r3, [r4, #16]
 80118c0:	4402      	add	r2, r0
 80118c2:	4418      	add	r0, r3
 80118c4:	6120      	str	r0, [r4, #16]
 80118c6:	60a2      	str	r2, [r4, #8]
 80118c8:	4620      	mov	r0, r4
 80118ca:	2102      	movs	r1, #2
 80118cc:	f000 fb1e 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 80118d0:	b180      	cbz	r0, 80118f4 <ucdr_deserialize_uint16_t+0x44>
 80118d2:	7d23      	ldrb	r3, [r4, #20]
 80118d4:	2b01      	cmp	r3, #1
 80118d6:	68a3      	ldr	r3, [r4, #8]
 80118d8:	d010      	beq.n	80118fc <ucdr_deserialize_uint16_t+0x4c>
 80118da:	785b      	ldrb	r3, [r3, #1]
 80118dc:	702b      	strb	r3, [r5, #0]
 80118de:	68a3      	ldr	r3, [r4, #8]
 80118e0:	781b      	ldrb	r3, [r3, #0]
 80118e2:	706b      	strb	r3, [r5, #1]
 80118e4:	68a2      	ldr	r2, [r4, #8]
 80118e6:	6923      	ldr	r3, [r4, #16]
 80118e8:	3202      	adds	r2, #2
 80118ea:	3302      	adds	r3, #2
 80118ec:	2102      	movs	r1, #2
 80118ee:	60a2      	str	r2, [r4, #8]
 80118f0:	6123      	str	r3, [r4, #16]
 80118f2:	7561      	strb	r1, [r4, #21]
 80118f4:	7da0      	ldrb	r0, [r4, #22]
 80118f6:	f080 0001 	eor.w	r0, r0, #1
 80118fa:	bd38      	pop	{r3, r4, r5, pc}
 80118fc:	881b      	ldrh	r3, [r3, #0]
 80118fe:	802b      	strh	r3, [r5, #0]
 8011900:	e7f0      	b.n	80118e4 <ucdr_deserialize_uint16_t+0x34>
 8011902:	bf00      	nop

08011904 <ucdr_deserialize_endian_uint16_t>:
 8011904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011906:	4604      	mov	r4, r0
 8011908:	460f      	mov	r7, r1
 801190a:	2102      	movs	r1, #2
 801190c:	4616      	mov	r6, r2
 801190e:	f000 fb4f 	bl	8011fb0 <ucdr_buffer_alignment>
 8011912:	68a5      	ldr	r5, [r4, #8]
 8011914:	6923      	ldr	r3, [r4, #16]
 8011916:	4405      	add	r5, r0
 8011918:	4418      	add	r0, r3
 801191a:	6120      	str	r0, [r4, #16]
 801191c:	60a5      	str	r5, [r4, #8]
 801191e:	4620      	mov	r0, r4
 8011920:	2102      	movs	r1, #2
 8011922:	f000 faf3 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011926:	b178      	cbz	r0, 8011948 <ucdr_deserialize_endian_uint16_t+0x44>
 8011928:	2f01      	cmp	r7, #1
 801192a:	68a3      	ldr	r3, [r4, #8]
 801192c:	d010      	beq.n	8011950 <ucdr_deserialize_endian_uint16_t+0x4c>
 801192e:	785b      	ldrb	r3, [r3, #1]
 8011930:	7033      	strb	r3, [r6, #0]
 8011932:	68a3      	ldr	r3, [r4, #8]
 8011934:	781b      	ldrb	r3, [r3, #0]
 8011936:	7073      	strb	r3, [r6, #1]
 8011938:	68a2      	ldr	r2, [r4, #8]
 801193a:	6923      	ldr	r3, [r4, #16]
 801193c:	3202      	adds	r2, #2
 801193e:	3302      	adds	r3, #2
 8011940:	2102      	movs	r1, #2
 8011942:	60a2      	str	r2, [r4, #8]
 8011944:	6123      	str	r3, [r4, #16]
 8011946:	7561      	strb	r1, [r4, #21]
 8011948:	7da0      	ldrb	r0, [r4, #22]
 801194a:	f080 0001 	eor.w	r0, r0, #1
 801194e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011950:	881b      	ldrh	r3, [r3, #0]
 8011952:	8033      	strh	r3, [r6, #0]
 8011954:	e7f0      	b.n	8011938 <ucdr_deserialize_endian_uint16_t+0x34>
 8011956:	bf00      	nop

08011958 <ucdr_serialize_uint32_t>:
 8011958:	b538      	push	{r3, r4, r5, lr}
 801195a:	4604      	mov	r4, r0
 801195c:	460d      	mov	r5, r1
 801195e:	2104      	movs	r1, #4
 8011960:	f000 fb26 	bl	8011fb0 <ucdr_buffer_alignment>
 8011964:	68a2      	ldr	r2, [r4, #8]
 8011966:	6923      	ldr	r3, [r4, #16]
 8011968:	4402      	add	r2, r0
 801196a:	4418      	add	r0, r3
 801196c:	6120      	str	r0, [r4, #16]
 801196e:	60a2      	str	r2, [r4, #8]
 8011970:	4620      	mov	r0, r4
 8011972:	2104      	movs	r1, #4
 8011974:	f000 faca 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011978:	b1c0      	cbz	r0, 80119ac <ucdr_serialize_uint32_t+0x54>
 801197a:	7d23      	ldrb	r3, [r4, #20]
 801197c:	2b01      	cmp	r3, #1
 801197e:	68a3      	ldr	r3, [r4, #8]
 8011980:	d018      	beq.n	80119b4 <ucdr_serialize_uint32_t+0x5c>
 8011982:	f3c5 6207 	ubfx	r2, r5, #24, #8
 8011986:	701a      	strb	r2, [r3, #0]
 8011988:	68a3      	ldr	r3, [r4, #8]
 801198a:	f3c5 4207 	ubfx	r2, r5, #16, #8
 801198e:	705a      	strb	r2, [r3, #1]
 8011990:	68a3      	ldr	r3, [r4, #8]
 8011992:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8011996:	709a      	strb	r2, [r3, #2]
 8011998:	68a3      	ldr	r3, [r4, #8]
 801199a:	70dd      	strb	r5, [r3, #3]
 801199c:	68a2      	ldr	r2, [r4, #8]
 801199e:	6923      	ldr	r3, [r4, #16]
 80119a0:	3204      	adds	r2, #4
 80119a2:	3304      	adds	r3, #4
 80119a4:	2104      	movs	r1, #4
 80119a6:	60a2      	str	r2, [r4, #8]
 80119a8:	6123      	str	r3, [r4, #16]
 80119aa:	7561      	strb	r1, [r4, #21]
 80119ac:	7da0      	ldrb	r0, [r4, #22]
 80119ae:	f080 0001 	eor.w	r0, r0, #1
 80119b2:	bd38      	pop	{r3, r4, r5, pc}
 80119b4:	601d      	str	r5, [r3, #0]
 80119b6:	e7f1      	b.n	801199c <ucdr_serialize_uint32_t+0x44>

080119b8 <ucdr_serialize_endian_uint32_t>:
 80119b8:	b570      	push	{r4, r5, r6, lr}
 80119ba:	4604      	mov	r4, r0
 80119bc:	460e      	mov	r6, r1
 80119be:	2104      	movs	r1, #4
 80119c0:	4615      	mov	r5, r2
 80119c2:	f000 faf5 	bl	8011fb0 <ucdr_buffer_alignment>
 80119c6:	68a2      	ldr	r2, [r4, #8]
 80119c8:	6923      	ldr	r3, [r4, #16]
 80119ca:	4402      	add	r2, r0
 80119cc:	4418      	add	r0, r3
 80119ce:	6120      	str	r0, [r4, #16]
 80119d0:	60a2      	str	r2, [r4, #8]
 80119d2:	4620      	mov	r0, r4
 80119d4:	2104      	movs	r1, #4
 80119d6:	f000 fa99 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 80119da:	b1b8      	cbz	r0, 8011a0c <ucdr_serialize_endian_uint32_t+0x54>
 80119dc:	2e01      	cmp	r6, #1
 80119de:	68a3      	ldr	r3, [r4, #8]
 80119e0:	d018      	beq.n	8011a14 <ucdr_serialize_endian_uint32_t+0x5c>
 80119e2:	f3c5 6207 	ubfx	r2, r5, #24, #8
 80119e6:	701a      	strb	r2, [r3, #0]
 80119e8:	68a3      	ldr	r3, [r4, #8]
 80119ea:	f3c5 4207 	ubfx	r2, r5, #16, #8
 80119ee:	705a      	strb	r2, [r3, #1]
 80119f0:	68a3      	ldr	r3, [r4, #8]
 80119f2:	f3c5 2207 	ubfx	r2, r5, #8, #8
 80119f6:	709a      	strb	r2, [r3, #2]
 80119f8:	68a3      	ldr	r3, [r4, #8]
 80119fa:	70dd      	strb	r5, [r3, #3]
 80119fc:	68a2      	ldr	r2, [r4, #8]
 80119fe:	6923      	ldr	r3, [r4, #16]
 8011a00:	3204      	adds	r2, #4
 8011a02:	3304      	adds	r3, #4
 8011a04:	2104      	movs	r1, #4
 8011a06:	60a2      	str	r2, [r4, #8]
 8011a08:	6123      	str	r3, [r4, #16]
 8011a0a:	7561      	strb	r1, [r4, #21]
 8011a0c:	7da0      	ldrb	r0, [r4, #22]
 8011a0e:	f080 0001 	eor.w	r0, r0, #1
 8011a12:	bd70      	pop	{r4, r5, r6, pc}
 8011a14:	601d      	str	r5, [r3, #0]
 8011a16:	e7f1      	b.n	80119fc <ucdr_serialize_endian_uint32_t+0x44>

08011a18 <ucdr_deserialize_uint32_t>:
 8011a18:	b538      	push	{r3, r4, r5, lr}
 8011a1a:	4604      	mov	r4, r0
 8011a1c:	460d      	mov	r5, r1
 8011a1e:	2104      	movs	r1, #4
 8011a20:	f000 fac6 	bl	8011fb0 <ucdr_buffer_alignment>
 8011a24:	68a2      	ldr	r2, [r4, #8]
 8011a26:	6923      	ldr	r3, [r4, #16]
 8011a28:	4402      	add	r2, r0
 8011a2a:	4418      	add	r0, r3
 8011a2c:	6120      	str	r0, [r4, #16]
 8011a2e:	60a2      	str	r2, [r4, #8]
 8011a30:	4620      	mov	r0, r4
 8011a32:	2104      	movs	r1, #4
 8011a34:	f000 fa6a 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011a38:	b1b0      	cbz	r0, 8011a68 <ucdr_deserialize_uint32_t+0x50>
 8011a3a:	7d23      	ldrb	r3, [r4, #20]
 8011a3c:	2b01      	cmp	r3, #1
 8011a3e:	68a3      	ldr	r3, [r4, #8]
 8011a40:	d016      	beq.n	8011a70 <ucdr_deserialize_uint32_t+0x58>
 8011a42:	78db      	ldrb	r3, [r3, #3]
 8011a44:	702b      	strb	r3, [r5, #0]
 8011a46:	68a3      	ldr	r3, [r4, #8]
 8011a48:	789b      	ldrb	r3, [r3, #2]
 8011a4a:	706b      	strb	r3, [r5, #1]
 8011a4c:	68a3      	ldr	r3, [r4, #8]
 8011a4e:	785b      	ldrb	r3, [r3, #1]
 8011a50:	70ab      	strb	r3, [r5, #2]
 8011a52:	68a3      	ldr	r3, [r4, #8]
 8011a54:	781b      	ldrb	r3, [r3, #0]
 8011a56:	70eb      	strb	r3, [r5, #3]
 8011a58:	68a2      	ldr	r2, [r4, #8]
 8011a5a:	6923      	ldr	r3, [r4, #16]
 8011a5c:	3204      	adds	r2, #4
 8011a5e:	3304      	adds	r3, #4
 8011a60:	2104      	movs	r1, #4
 8011a62:	60a2      	str	r2, [r4, #8]
 8011a64:	6123      	str	r3, [r4, #16]
 8011a66:	7561      	strb	r1, [r4, #21]
 8011a68:	7da0      	ldrb	r0, [r4, #22]
 8011a6a:	f080 0001 	eor.w	r0, r0, #1
 8011a6e:	bd38      	pop	{r3, r4, r5, pc}
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	602b      	str	r3, [r5, #0]
 8011a74:	e7f0      	b.n	8011a58 <ucdr_deserialize_uint32_t+0x40>
 8011a76:	bf00      	nop

08011a78 <ucdr_deserialize_endian_uint32_t>:
 8011a78:	b570      	push	{r4, r5, r6, lr}
 8011a7a:	4604      	mov	r4, r0
 8011a7c:	460e      	mov	r6, r1
 8011a7e:	2104      	movs	r1, #4
 8011a80:	4615      	mov	r5, r2
 8011a82:	f000 fa95 	bl	8011fb0 <ucdr_buffer_alignment>
 8011a86:	68a2      	ldr	r2, [r4, #8]
 8011a88:	6923      	ldr	r3, [r4, #16]
 8011a8a:	4402      	add	r2, r0
 8011a8c:	4418      	add	r0, r3
 8011a8e:	6120      	str	r0, [r4, #16]
 8011a90:	60a2      	str	r2, [r4, #8]
 8011a92:	4620      	mov	r0, r4
 8011a94:	2104      	movs	r1, #4
 8011a96:	f000 fa39 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011a9a:	b1a8      	cbz	r0, 8011ac8 <ucdr_deserialize_endian_uint32_t+0x50>
 8011a9c:	2e01      	cmp	r6, #1
 8011a9e:	68a3      	ldr	r3, [r4, #8]
 8011aa0:	d016      	beq.n	8011ad0 <ucdr_deserialize_endian_uint32_t+0x58>
 8011aa2:	78db      	ldrb	r3, [r3, #3]
 8011aa4:	702b      	strb	r3, [r5, #0]
 8011aa6:	68a3      	ldr	r3, [r4, #8]
 8011aa8:	789b      	ldrb	r3, [r3, #2]
 8011aaa:	706b      	strb	r3, [r5, #1]
 8011aac:	68a3      	ldr	r3, [r4, #8]
 8011aae:	785b      	ldrb	r3, [r3, #1]
 8011ab0:	70ab      	strb	r3, [r5, #2]
 8011ab2:	68a3      	ldr	r3, [r4, #8]
 8011ab4:	781b      	ldrb	r3, [r3, #0]
 8011ab6:	70eb      	strb	r3, [r5, #3]
 8011ab8:	68a2      	ldr	r2, [r4, #8]
 8011aba:	6923      	ldr	r3, [r4, #16]
 8011abc:	3204      	adds	r2, #4
 8011abe:	3304      	adds	r3, #4
 8011ac0:	2104      	movs	r1, #4
 8011ac2:	60a2      	str	r2, [r4, #8]
 8011ac4:	6123      	str	r3, [r4, #16]
 8011ac6:	7561      	strb	r1, [r4, #21]
 8011ac8:	7da0      	ldrb	r0, [r4, #22]
 8011aca:	f080 0001 	eor.w	r0, r0, #1
 8011ace:	bd70      	pop	{r4, r5, r6, pc}
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	602b      	str	r3, [r5, #0]
 8011ad4:	e7f0      	b.n	8011ab8 <ucdr_deserialize_endian_uint32_t+0x40>
 8011ad6:	bf00      	nop

08011ad8 <ucdr_serialize_uint64_t>:
 8011ad8:	b510      	push	{r4, lr}
 8011ada:	2108      	movs	r1, #8
 8011adc:	4604      	mov	r4, r0
 8011ade:	b082      	sub	sp, #8
 8011ae0:	e9cd 2300 	strd	r2, r3, [sp]
 8011ae4:	f000 fa64 	bl	8011fb0 <ucdr_buffer_alignment>
 8011ae8:	68a2      	ldr	r2, [r4, #8]
 8011aea:	6923      	ldr	r3, [r4, #16]
 8011aec:	4402      	add	r2, r0
 8011aee:	4418      	add	r0, r3
 8011af0:	6120      	str	r0, [r4, #16]
 8011af2:	60a2      	str	r2, [r4, #8]
 8011af4:	4620      	mov	r0, r4
 8011af6:	2108      	movs	r1, #8
 8011af8:	f000 fa08 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011afc:	b350      	cbz	r0, 8011b54 <ucdr_serialize_uint64_t+0x7c>
 8011afe:	7d23      	ldrb	r3, [r4, #20]
 8011b00:	2b01      	cmp	r3, #1
 8011b02:	d02c      	beq.n	8011b5e <ucdr_serialize_uint64_t+0x86>
 8011b04:	68a3      	ldr	r3, [r4, #8]
 8011b06:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8011b0a:	701a      	strb	r2, [r3, #0]
 8011b0c:	68a3      	ldr	r3, [r4, #8]
 8011b0e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011b12:	705a      	strb	r2, [r3, #1]
 8011b14:	68a3      	ldr	r3, [r4, #8]
 8011b16:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011b1a:	709a      	strb	r2, [r3, #2]
 8011b1c:	68a3      	ldr	r3, [r4, #8]
 8011b1e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011b22:	70da      	strb	r2, [r3, #3]
 8011b24:	68a3      	ldr	r3, [r4, #8]
 8011b26:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8011b2a:	711a      	strb	r2, [r3, #4]
 8011b2c:	68a3      	ldr	r3, [r4, #8]
 8011b2e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8011b32:	715a      	strb	r2, [r3, #5]
 8011b34:	68a3      	ldr	r3, [r4, #8]
 8011b36:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8011b3a:	719a      	strb	r2, [r3, #6]
 8011b3c:	68a3      	ldr	r3, [r4, #8]
 8011b3e:	f89d 2000 	ldrb.w	r2, [sp]
 8011b42:	71da      	strb	r2, [r3, #7]
 8011b44:	68a2      	ldr	r2, [r4, #8]
 8011b46:	6923      	ldr	r3, [r4, #16]
 8011b48:	3208      	adds	r2, #8
 8011b4a:	3308      	adds	r3, #8
 8011b4c:	2108      	movs	r1, #8
 8011b4e:	60a2      	str	r2, [r4, #8]
 8011b50:	6123      	str	r3, [r4, #16]
 8011b52:	7561      	strb	r1, [r4, #21]
 8011b54:	7da0      	ldrb	r0, [r4, #22]
 8011b56:	f080 0001 	eor.w	r0, r0, #1
 8011b5a:	b002      	add	sp, #8
 8011b5c:	bd10      	pop	{r4, pc}
 8011b5e:	466b      	mov	r3, sp
 8011b60:	cb03      	ldmia	r3!, {r0, r1}
 8011b62:	68a3      	ldr	r3, [r4, #8]
 8011b64:	6018      	str	r0, [r3, #0]
 8011b66:	6059      	str	r1, [r3, #4]
 8011b68:	e7ec      	b.n	8011b44 <ucdr_serialize_uint64_t+0x6c>
 8011b6a:	bf00      	nop

08011b6c <ucdr_serialize_int8_t>:
 8011b6c:	b538      	push	{r3, r4, r5, lr}
 8011b6e:	460d      	mov	r5, r1
 8011b70:	2101      	movs	r1, #1
 8011b72:	4604      	mov	r4, r0
 8011b74:	f000 f9ca 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011b78:	b148      	cbz	r0, 8011b8e <ucdr_serialize_int8_t+0x22>
 8011b7a:	68a3      	ldr	r3, [r4, #8]
 8011b7c:	701d      	strb	r5, [r3, #0]
 8011b7e:	68a2      	ldr	r2, [r4, #8]
 8011b80:	6923      	ldr	r3, [r4, #16]
 8011b82:	3201      	adds	r2, #1
 8011b84:	3301      	adds	r3, #1
 8011b86:	2101      	movs	r1, #1
 8011b88:	60a2      	str	r2, [r4, #8]
 8011b8a:	6123      	str	r3, [r4, #16]
 8011b8c:	7561      	strb	r1, [r4, #21]
 8011b8e:	7da0      	ldrb	r0, [r4, #22]
 8011b90:	f080 0001 	eor.w	r0, r0, #1
 8011b94:	bd38      	pop	{r3, r4, r5, pc}
 8011b96:	bf00      	nop

08011b98 <ucdr_deserialize_int8_t>:
 8011b98:	b538      	push	{r3, r4, r5, lr}
 8011b9a:	460d      	mov	r5, r1
 8011b9c:	2101      	movs	r1, #1
 8011b9e:	4604      	mov	r4, r0
 8011ba0:	f000 f9b4 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011ba4:	b150      	cbz	r0, 8011bbc <ucdr_deserialize_int8_t+0x24>
 8011ba6:	68a3      	ldr	r3, [r4, #8]
 8011ba8:	781b      	ldrb	r3, [r3, #0]
 8011baa:	702b      	strb	r3, [r5, #0]
 8011bac:	68a2      	ldr	r2, [r4, #8]
 8011bae:	6923      	ldr	r3, [r4, #16]
 8011bb0:	3201      	adds	r2, #1
 8011bb2:	3301      	adds	r3, #1
 8011bb4:	2101      	movs	r1, #1
 8011bb6:	60a2      	str	r2, [r4, #8]
 8011bb8:	6123      	str	r3, [r4, #16]
 8011bba:	7561      	strb	r1, [r4, #21]
 8011bbc:	7da0      	ldrb	r0, [r4, #22]
 8011bbe:	f080 0001 	eor.w	r0, r0, #1
 8011bc2:	bd38      	pop	{r3, r4, r5, pc}

08011bc4 <ucdr_serialize_int16_t>:
 8011bc4:	b538      	push	{r3, r4, r5, lr}
 8011bc6:	4604      	mov	r4, r0
 8011bc8:	460d      	mov	r5, r1
 8011bca:	2102      	movs	r1, #2
 8011bcc:	f000 f9f0 	bl	8011fb0 <ucdr_buffer_alignment>
 8011bd0:	68a2      	ldr	r2, [r4, #8]
 8011bd2:	6923      	ldr	r3, [r4, #16]
 8011bd4:	4402      	add	r2, r0
 8011bd6:	4418      	add	r0, r3
 8011bd8:	6120      	str	r0, [r4, #16]
 8011bda:	60a2      	str	r2, [r4, #8]
 8011bdc:	4620      	mov	r0, r4
 8011bde:	2102      	movs	r1, #2
 8011be0:	f000 f994 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011be4:	b180      	cbz	r0, 8011c08 <ucdr_serialize_int16_t+0x44>
 8011be6:	7d23      	ldrb	r3, [r4, #20]
 8011be8:	2b01      	cmp	r3, #1
 8011bea:	68a3      	ldr	r3, [r4, #8]
 8011bec:	d010      	beq.n	8011c10 <ucdr_serialize_int16_t+0x4c>
 8011bee:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8011bf2:	701a      	strb	r2, [r3, #0]
 8011bf4:	68a3      	ldr	r3, [r4, #8]
 8011bf6:	705d      	strb	r5, [r3, #1]
 8011bf8:	68a2      	ldr	r2, [r4, #8]
 8011bfa:	6923      	ldr	r3, [r4, #16]
 8011bfc:	3202      	adds	r2, #2
 8011bfe:	3302      	adds	r3, #2
 8011c00:	2102      	movs	r1, #2
 8011c02:	60a2      	str	r2, [r4, #8]
 8011c04:	6123      	str	r3, [r4, #16]
 8011c06:	7561      	strb	r1, [r4, #21]
 8011c08:	7da0      	ldrb	r0, [r4, #22]
 8011c0a:	f080 0001 	eor.w	r0, r0, #1
 8011c0e:	bd38      	pop	{r3, r4, r5, pc}
 8011c10:	801d      	strh	r5, [r3, #0]
 8011c12:	e7f1      	b.n	8011bf8 <ucdr_serialize_int16_t+0x34>

08011c14 <ucdr_serialize_int32_t>:
 8011c14:	b538      	push	{r3, r4, r5, lr}
 8011c16:	4604      	mov	r4, r0
 8011c18:	460d      	mov	r5, r1
 8011c1a:	2104      	movs	r1, #4
 8011c1c:	f000 f9c8 	bl	8011fb0 <ucdr_buffer_alignment>
 8011c20:	68a2      	ldr	r2, [r4, #8]
 8011c22:	6923      	ldr	r3, [r4, #16]
 8011c24:	4402      	add	r2, r0
 8011c26:	4418      	add	r0, r3
 8011c28:	6120      	str	r0, [r4, #16]
 8011c2a:	60a2      	str	r2, [r4, #8]
 8011c2c:	4620      	mov	r0, r4
 8011c2e:	2104      	movs	r1, #4
 8011c30:	f000 f96c 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011c34:	b1c0      	cbz	r0, 8011c68 <ucdr_serialize_int32_t+0x54>
 8011c36:	7d23      	ldrb	r3, [r4, #20]
 8011c38:	2b01      	cmp	r3, #1
 8011c3a:	68a3      	ldr	r3, [r4, #8]
 8011c3c:	d018      	beq.n	8011c70 <ucdr_serialize_int32_t+0x5c>
 8011c3e:	f3c5 6207 	ubfx	r2, r5, #24, #8
 8011c42:	701a      	strb	r2, [r3, #0]
 8011c44:	68a3      	ldr	r3, [r4, #8]
 8011c46:	f3c5 4207 	ubfx	r2, r5, #16, #8
 8011c4a:	705a      	strb	r2, [r3, #1]
 8011c4c:	68a3      	ldr	r3, [r4, #8]
 8011c4e:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8011c52:	709a      	strb	r2, [r3, #2]
 8011c54:	68a3      	ldr	r3, [r4, #8]
 8011c56:	70dd      	strb	r5, [r3, #3]
 8011c58:	68a2      	ldr	r2, [r4, #8]
 8011c5a:	6923      	ldr	r3, [r4, #16]
 8011c5c:	3204      	adds	r2, #4
 8011c5e:	3304      	adds	r3, #4
 8011c60:	2104      	movs	r1, #4
 8011c62:	60a2      	str	r2, [r4, #8]
 8011c64:	6123      	str	r3, [r4, #16]
 8011c66:	7561      	strb	r1, [r4, #21]
 8011c68:	7da0      	ldrb	r0, [r4, #22]
 8011c6a:	f080 0001 	eor.w	r0, r0, #1
 8011c6e:	bd38      	pop	{r3, r4, r5, pc}
 8011c70:	601d      	str	r5, [r3, #0]
 8011c72:	e7f1      	b.n	8011c58 <ucdr_serialize_int32_t+0x44>

08011c74 <ucdr_deserialize_int32_t>:
 8011c74:	b538      	push	{r3, r4, r5, lr}
 8011c76:	4604      	mov	r4, r0
 8011c78:	460d      	mov	r5, r1
 8011c7a:	2104      	movs	r1, #4
 8011c7c:	f000 f998 	bl	8011fb0 <ucdr_buffer_alignment>
 8011c80:	68a2      	ldr	r2, [r4, #8]
 8011c82:	6923      	ldr	r3, [r4, #16]
 8011c84:	4402      	add	r2, r0
 8011c86:	4418      	add	r0, r3
 8011c88:	6120      	str	r0, [r4, #16]
 8011c8a:	60a2      	str	r2, [r4, #8]
 8011c8c:	4620      	mov	r0, r4
 8011c8e:	2104      	movs	r1, #4
 8011c90:	f000 f93c 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011c94:	b1b0      	cbz	r0, 8011cc4 <ucdr_deserialize_int32_t+0x50>
 8011c96:	7d23      	ldrb	r3, [r4, #20]
 8011c98:	2b01      	cmp	r3, #1
 8011c9a:	68a3      	ldr	r3, [r4, #8]
 8011c9c:	d016      	beq.n	8011ccc <ucdr_deserialize_int32_t+0x58>
 8011c9e:	78db      	ldrb	r3, [r3, #3]
 8011ca0:	702b      	strb	r3, [r5, #0]
 8011ca2:	68a3      	ldr	r3, [r4, #8]
 8011ca4:	789b      	ldrb	r3, [r3, #2]
 8011ca6:	706b      	strb	r3, [r5, #1]
 8011ca8:	68a3      	ldr	r3, [r4, #8]
 8011caa:	785b      	ldrb	r3, [r3, #1]
 8011cac:	70ab      	strb	r3, [r5, #2]
 8011cae:	68a3      	ldr	r3, [r4, #8]
 8011cb0:	781b      	ldrb	r3, [r3, #0]
 8011cb2:	70eb      	strb	r3, [r5, #3]
 8011cb4:	68a2      	ldr	r2, [r4, #8]
 8011cb6:	6923      	ldr	r3, [r4, #16]
 8011cb8:	3204      	adds	r2, #4
 8011cba:	3304      	adds	r3, #4
 8011cbc:	2104      	movs	r1, #4
 8011cbe:	60a2      	str	r2, [r4, #8]
 8011cc0:	6123      	str	r3, [r4, #16]
 8011cc2:	7561      	strb	r1, [r4, #21]
 8011cc4:	7da0      	ldrb	r0, [r4, #22]
 8011cc6:	f080 0001 	eor.w	r0, r0, #1
 8011cca:	bd38      	pop	{r3, r4, r5, pc}
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	602b      	str	r3, [r5, #0]
 8011cd0:	e7f0      	b.n	8011cb4 <ucdr_deserialize_int32_t+0x40>
 8011cd2:	bf00      	nop

08011cd4 <ucdr_serialize_double>:
 8011cd4:	b510      	push	{r4, lr}
 8011cd6:	2108      	movs	r1, #8
 8011cd8:	4604      	mov	r4, r0
 8011cda:	b082      	sub	sp, #8
 8011cdc:	ed8d 0b00 	vstr	d0, [sp]
 8011ce0:	f000 f966 	bl	8011fb0 <ucdr_buffer_alignment>
 8011ce4:	68a2      	ldr	r2, [r4, #8]
 8011ce6:	6923      	ldr	r3, [r4, #16]
 8011ce8:	4402      	add	r2, r0
 8011cea:	4418      	add	r0, r3
 8011cec:	6120      	str	r0, [r4, #16]
 8011cee:	60a2      	str	r2, [r4, #8]
 8011cf0:	4620      	mov	r0, r4
 8011cf2:	2108      	movs	r1, #8
 8011cf4:	f000 f90a 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011cf8:	b350      	cbz	r0, 8011d50 <ucdr_serialize_double+0x7c>
 8011cfa:	7d23      	ldrb	r3, [r4, #20]
 8011cfc:	2b01      	cmp	r3, #1
 8011cfe:	d02c      	beq.n	8011d5a <ucdr_serialize_double+0x86>
 8011d00:	68a3      	ldr	r3, [r4, #8]
 8011d02:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8011d06:	701a      	strb	r2, [r3, #0]
 8011d08:	68a3      	ldr	r3, [r4, #8]
 8011d0a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011d0e:	705a      	strb	r2, [r3, #1]
 8011d10:	68a3      	ldr	r3, [r4, #8]
 8011d12:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011d16:	709a      	strb	r2, [r3, #2]
 8011d18:	68a3      	ldr	r3, [r4, #8]
 8011d1a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011d1e:	70da      	strb	r2, [r3, #3]
 8011d20:	68a3      	ldr	r3, [r4, #8]
 8011d22:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8011d26:	711a      	strb	r2, [r3, #4]
 8011d28:	68a3      	ldr	r3, [r4, #8]
 8011d2a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8011d2e:	715a      	strb	r2, [r3, #5]
 8011d30:	68a3      	ldr	r3, [r4, #8]
 8011d32:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8011d36:	719a      	strb	r2, [r3, #6]
 8011d38:	68a3      	ldr	r3, [r4, #8]
 8011d3a:	f89d 2000 	ldrb.w	r2, [sp]
 8011d3e:	71da      	strb	r2, [r3, #7]
 8011d40:	68a2      	ldr	r2, [r4, #8]
 8011d42:	6923      	ldr	r3, [r4, #16]
 8011d44:	3208      	adds	r2, #8
 8011d46:	3308      	adds	r3, #8
 8011d48:	2108      	movs	r1, #8
 8011d4a:	60a2      	str	r2, [r4, #8]
 8011d4c:	6123      	str	r3, [r4, #16]
 8011d4e:	7561      	strb	r1, [r4, #21]
 8011d50:	7da0      	ldrb	r0, [r4, #22]
 8011d52:	f080 0001 	eor.w	r0, r0, #1
 8011d56:	b002      	add	sp, #8
 8011d58:	bd10      	pop	{r4, pc}
 8011d5a:	466b      	mov	r3, sp
 8011d5c:	cb03      	ldmia	r3!, {r0, r1}
 8011d5e:	68a3      	ldr	r3, [r4, #8]
 8011d60:	6018      	str	r0, [r3, #0]
 8011d62:	6059      	str	r1, [r3, #4]
 8011d64:	e7ec      	b.n	8011d40 <ucdr_serialize_double+0x6c>
 8011d66:	bf00      	nop

08011d68 <ucdr_serialize_endian_double>:
 8011d68:	b530      	push	{r4, r5, lr}
 8011d6a:	4604      	mov	r4, r0
 8011d6c:	b083      	sub	sp, #12
 8011d6e:	460d      	mov	r5, r1
 8011d70:	2108      	movs	r1, #8
 8011d72:	ed8d 0b00 	vstr	d0, [sp]
 8011d76:	f000 f91b 	bl	8011fb0 <ucdr_buffer_alignment>
 8011d7a:	68a2      	ldr	r2, [r4, #8]
 8011d7c:	6923      	ldr	r3, [r4, #16]
 8011d7e:	4402      	add	r2, r0
 8011d80:	4418      	add	r0, r3
 8011d82:	6120      	str	r0, [r4, #16]
 8011d84:	60a2      	str	r2, [r4, #8]
 8011d86:	4620      	mov	r0, r4
 8011d88:	2108      	movs	r1, #8
 8011d8a:	f000 f8bf 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011d8e:	b348      	cbz	r0, 8011de4 <ucdr_serialize_endian_double+0x7c>
 8011d90:	2d01      	cmp	r5, #1
 8011d92:	d02c      	beq.n	8011dee <ucdr_serialize_endian_double+0x86>
 8011d94:	68a3      	ldr	r3, [r4, #8]
 8011d96:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8011d9a:	701a      	strb	r2, [r3, #0]
 8011d9c:	68a3      	ldr	r3, [r4, #8]
 8011d9e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011da2:	705a      	strb	r2, [r3, #1]
 8011da4:	68a3      	ldr	r3, [r4, #8]
 8011da6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011daa:	709a      	strb	r2, [r3, #2]
 8011dac:	68a3      	ldr	r3, [r4, #8]
 8011dae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011db2:	70da      	strb	r2, [r3, #3]
 8011db4:	68a3      	ldr	r3, [r4, #8]
 8011db6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8011dba:	711a      	strb	r2, [r3, #4]
 8011dbc:	68a3      	ldr	r3, [r4, #8]
 8011dbe:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8011dc2:	715a      	strb	r2, [r3, #5]
 8011dc4:	68a3      	ldr	r3, [r4, #8]
 8011dc6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8011dca:	719a      	strb	r2, [r3, #6]
 8011dcc:	68a3      	ldr	r3, [r4, #8]
 8011dce:	f89d 2000 	ldrb.w	r2, [sp]
 8011dd2:	71da      	strb	r2, [r3, #7]
 8011dd4:	68a2      	ldr	r2, [r4, #8]
 8011dd6:	6923      	ldr	r3, [r4, #16]
 8011dd8:	3208      	adds	r2, #8
 8011dda:	3308      	adds	r3, #8
 8011ddc:	2108      	movs	r1, #8
 8011dde:	60a2      	str	r2, [r4, #8]
 8011de0:	6123      	str	r3, [r4, #16]
 8011de2:	7561      	strb	r1, [r4, #21]
 8011de4:	7da0      	ldrb	r0, [r4, #22]
 8011de6:	f080 0001 	eor.w	r0, r0, #1
 8011dea:	b003      	add	sp, #12
 8011dec:	bd30      	pop	{r4, r5, pc}
 8011dee:	466b      	mov	r3, sp
 8011df0:	cb03      	ldmia	r3!, {r0, r1}
 8011df2:	68a3      	ldr	r3, [r4, #8]
 8011df4:	6018      	str	r0, [r3, #0]
 8011df6:	6059      	str	r1, [r3, #4]
 8011df8:	e7ec      	b.n	8011dd4 <ucdr_serialize_endian_double+0x6c>
 8011dfa:	bf00      	nop

08011dfc <ucdr_deserialize_double>:
 8011dfc:	b538      	push	{r3, r4, r5, lr}
 8011dfe:	4604      	mov	r4, r0
 8011e00:	460d      	mov	r5, r1
 8011e02:	2108      	movs	r1, #8
 8011e04:	f000 f8d4 	bl	8011fb0 <ucdr_buffer_alignment>
 8011e08:	68a2      	ldr	r2, [r4, #8]
 8011e0a:	6923      	ldr	r3, [r4, #16]
 8011e0c:	4402      	add	r2, r0
 8011e0e:	4418      	add	r0, r3
 8011e10:	6120      	str	r0, [r4, #16]
 8011e12:	60a2      	str	r2, [r4, #8]
 8011e14:	4620      	mov	r0, r4
 8011e16:	2108      	movs	r1, #8
 8011e18:	f000 f878 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011e1c:	b310      	cbz	r0, 8011e64 <ucdr_deserialize_double+0x68>
 8011e1e:	7d23      	ldrb	r3, [r4, #20]
 8011e20:	2b01      	cmp	r3, #1
 8011e22:	68a3      	ldr	r3, [r4, #8]
 8011e24:	d022      	beq.n	8011e6c <ucdr_deserialize_double+0x70>
 8011e26:	79db      	ldrb	r3, [r3, #7]
 8011e28:	702b      	strb	r3, [r5, #0]
 8011e2a:	68a3      	ldr	r3, [r4, #8]
 8011e2c:	799b      	ldrb	r3, [r3, #6]
 8011e2e:	706b      	strb	r3, [r5, #1]
 8011e30:	68a3      	ldr	r3, [r4, #8]
 8011e32:	795b      	ldrb	r3, [r3, #5]
 8011e34:	70ab      	strb	r3, [r5, #2]
 8011e36:	68a3      	ldr	r3, [r4, #8]
 8011e38:	791b      	ldrb	r3, [r3, #4]
 8011e3a:	70eb      	strb	r3, [r5, #3]
 8011e3c:	68a3      	ldr	r3, [r4, #8]
 8011e3e:	78db      	ldrb	r3, [r3, #3]
 8011e40:	712b      	strb	r3, [r5, #4]
 8011e42:	68a3      	ldr	r3, [r4, #8]
 8011e44:	789b      	ldrb	r3, [r3, #2]
 8011e46:	716b      	strb	r3, [r5, #5]
 8011e48:	68a3      	ldr	r3, [r4, #8]
 8011e4a:	785b      	ldrb	r3, [r3, #1]
 8011e4c:	71ab      	strb	r3, [r5, #6]
 8011e4e:	68a3      	ldr	r3, [r4, #8]
 8011e50:	781b      	ldrb	r3, [r3, #0]
 8011e52:	71eb      	strb	r3, [r5, #7]
 8011e54:	68a2      	ldr	r2, [r4, #8]
 8011e56:	6923      	ldr	r3, [r4, #16]
 8011e58:	3208      	adds	r2, #8
 8011e5a:	3308      	adds	r3, #8
 8011e5c:	2108      	movs	r1, #8
 8011e5e:	60a2      	str	r2, [r4, #8]
 8011e60:	6123      	str	r3, [r4, #16]
 8011e62:	7561      	strb	r1, [r4, #21]
 8011e64:	7da0      	ldrb	r0, [r4, #22]
 8011e66:	f080 0001 	eor.w	r0, r0, #1
 8011e6a:	bd38      	pop	{r3, r4, r5, pc}
 8011e6c:	681a      	ldr	r2, [r3, #0]
 8011e6e:	685b      	ldr	r3, [r3, #4]
 8011e70:	606b      	str	r3, [r5, #4]
 8011e72:	602a      	str	r2, [r5, #0]
 8011e74:	e7ee      	b.n	8011e54 <ucdr_deserialize_double+0x58>
 8011e76:	bf00      	nop

08011e78 <ucdr_deserialize_endian_double>:
 8011e78:	b570      	push	{r4, r5, r6, lr}
 8011e7a:	4604      	mov	r4, r0
 8011e7c:	460e      	mov	r6, r1
 8011e7e:	2108      	movs	r1, #8
 8011e80:	4615      	mov	r5, r2
 8011e82:	f000 f895 	bl	8011fb0 <ucdr_buffer_alignment>
 8011e86:	68a2      	ldr	r2, [r4, #8]
 8011e88:	6923      	ldr	r3, [r4, #16]
 8011e8a:	4402      	add	r2, r0
 8011e8c:	4418      	add	r0, r3
 8011e8e:	6120      	str	r0, [r4, #16]
 8011e90:	60a2      	str	r2, [r4, #8]
 8011e92:	4620      	mov	r0, r4
 8011e94:	2108      	movs	r1, #8
 8011e96:	f000 f839 	bl	8011f0c <ucdr_check_final_buffer_behavior>
 8011e9a:	b308      	cbz	r0, 8011ee0 <ucdr_deserialize_endian_double+0x68>
 8011e9c:	2e01      	cmp	r6, #1
 8011e9e:	68a3      	ldr	r3, [r4, #8]
 8011ea0:	d022      	beq.n	8011ee8 <ucdr_deserialize_endian_double+0x70>
 8011ea2:	79db      	ldrb	r3, [r3, #7]
 8011ea4:	702b      	strb	r3, [r5, #0]
 8011ea6:	68a3      	ldr	r3, [r4, #8]
 8011ea8:	799b      	ldrb	r3, [r3, #6]
 8011eaa:	706b      	strb	r3, [r5, #1]
 8011eac:	68a3      	ldr	r3, [r4, #8]
 8011eae:	795b      	ldrb	r3, [r3, #5]
 8011eb0:	70ab      	strb	r3, [r5, #2]
 8011eb2:	68a3      	ldr	r3, [r4, #8]
 8011eb4:	791b      	ldrb	r3, [r3, #4]
 8011eb6:	70eb      	strb	r3, [r5, #3]
 8011eb8:	68a3      	ldr	r3, [r4, #8]
 8011eba:	78db      	ldrb	r3, [r3, #3]
 8011ebc:	712b      	strb	r3, [r5, #4]
 8011ebe:	68a3      	ldr	r3, [r4, #8]
 8011ec0:	789b      	ldrb	r3, [r3, #2]
 8011ec2:	716b      	strb	r3, [r5, #5]
 8011ec4:	68a3      	ldr	r3, [r4, #8]
 8011ec6:	785b      	ldrb	r3, [r3, #1]
 8011ec8:	71ab      	strb	r3, [r5, #6]
 8011eca:	68a3      	ldr	r3, [r4, #8]
 8011ecc:	781b      	ldrb	r3, [r3, #0]
 8011ece:	71eb      	strb	r3, [r5, #7]
 8011ed0:	68a2      	ldr	r2, [r4, #8]
 8011ed2:	6923      	ldr	r3, [r4, #16]
 8011ed4:	3208      	adds	r2, #8
 8011ed6:	3308      	adds	r3, #8
 8011ed8:	2108      	movs	r1, #8
 8011eda:	60a2      	str	r2, [r4, #8]
 8011edc:	6123      	str	r3, [r4, #16]
 8011ede:	7561      	strb	r1, [r4, #21]
 8011ee0:	7da0      	ldrb	r0, [r4, #22]
 8011ee2:	f080 0001 	eor.w	r0, r0, #1
 8011ee6:	bd70      	pop	{r4, r5, r6, pc}
 8011ee8:	681a      	ldr	r2, [r3, #0]
 8011eea:	685b      	ldr	r3, [r3, #4]
 8011eec:	606b      	str	r3, [r5, #4]
 8011eee:	602a      	str	r2, [r5, #0]
 8011ef0:	e7ee      	b.n	8011ed0 <ucdr_deserialize_endian_double+0x58>
 8011ef2:	bf00      	nop

08011ef4 <ucdr_check_buffer_available_for>:
 8011ef4:	7d83      	ldrb	r3, [r0, #22]
 8011ef6:	b93b      	cbnz	r3, 8011f08 <ucdr_check_buffer_available_for+0x14>
 8011ef8:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8011efc:	4419      	add	r1, r3
 8011efe:	4288      	cmp	r0, r1
 8011f00:	bf34      	ite	cc
 8011f02:	2000      	movcc	r0, #0
 8011f04:	2001      	movcs	r0, #1
 8011f06:	4770      	bx	lr
 8011f08:	2000      	movs	r0, #0
 8011f0a:	4770      	bx	lr

08011f0c <ucdr_check_final_buffer_behavior>:
 8011f0c:	b538      	push	{r3, r4, r5, lr}
 8011f0e:	7d83      	ldrb	r3, [r0, #22]
 8011f10:	b97b      	cbnz	r3, 8011f32 <ucdr_check_final_buffer_behavior+0x26>
 8011f12:	e9d0 5201 	ldrd	r5, r2, [r0, #4]
 8011f16:	4411      	add	r1, r2
 8011f18:	428d      	cmp	r5, r1
 8011f1a:	4604      	mov	r4, r0
 8011f1c:	d20c      	bcs.n	8011f38 <ucdr_check_final_buffer_behavior+0x2c>
 8011f1e:	6982      	ldr	r2, [r0, #24]
 8011f20:	b16a      	cbz	r2, 8011f3e <ucdr_check_final_buffer_behavior+0x32>
 8011f22:	69c1      	ldr	r1, [r0, #28]
 8011f24:	4790      	blx	r2
 8011f26:	f080 0301 	eor.w	r3, r0, #1
 8011f2a:	b2db      	uxtb	r3, r3
 8011f2c:	75a0      	strb	r0, [r4, #22]
 8011f2e:	4618      	mov	r0, r3
 8011f30:	bd38      	pop	{r3, r4, r5, pc}
 8011f32:	2300      	movs	r3, #0
 8011f34:	4618      	mov	r0, r3
 8011f36:	bd38      	pop	{r3, r4, r5, pc}
 8011f38:	2301      	movs	r3, #1
 8011f3a:	4618      	mov	r0, r3
 8011f3c:	bd38      	pop	{r3, r4, r5, pc}
 8011f3e:	2001      	movs	r0, #1
 8011f40:	75a0      	strb	r0, [r4, #22]
 8011f42:	e7f4      	b.n	8011f2e <ucdr_check_final_buffer_behavior+0x22>

08011f44 <ucdr_set_on_full_buffer_callback>:
 8011f44:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8011f48:	4770      	bx	lr
 8011f4a:	bf00      	nop

08011f4c <ucdr_init_buffer_origin_offset_endian>:
 8011f4c:	b430      	push	{r4, r5}
 8011f4e:	9c02      	ldr	r4, [sp, #8]
 8011f50:	f89d 500c 	ldrb.w	r5, [sp, #12]
 8011f54:	6001      	str	r1, [r0, #0]
 8011f56:	440a      	add	r2, r1
 8011f58:	60c3      	str	r3, [r0, #12]
 8011f5a:	4421      	add	r1, r4
 8011f5c:	441c      	add	r4, r3
 8011f5e:	2300      	movs	r3, #0
 8011f60:	6104      	str	r4, [r0, #16]
 8011f62:	7505      	strb	r5, [r0, #20]
 8011f64:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8011f68:	bc30      	pop	{r4, r5}
 8011f6a:	e9c0 3306 	strd	r3, r3, [r0, #24]
 8011f6e:	7543      	strb	r3, [r0, #21]
 8011f70:	7583      	strb	r3, [r0, #22]
 8011f72:	4770      	bx	lr

08011f74 <ucdr_init_buffer_origin_offset>:
 8011f74:	b510      	push	{r4, lr}
 8011f76:	b082      	sub	sp, #8
 8011f78:	9c04      	ldr	r4, [sp, #16]
 8011f7a:	9400      	str	r4, [sp, #0]
 8011f7c:	2401      	movs	r4, #1
 8011f7e:	9401      	str	r4, [sp, #4]
 8011f80:	f7ff ffe4 	bl	8011f4c <ucdr_init_buffer_origin_offset_endian>
 8011f84:	b002      	add	sp, #8
 8011f86:	bd10      	pop	{r4, pc}

08011f88 <ucdr_init_buffer_origin>:
 8011f88:	b510      	push	{r4, lr}
 8011f8a:	b082      	sub	sp, #8
 8011f8c:	2400      	movs	r4, #0
 8011f8e:	9400      	str	r4, [sp, #0]
 8011f90:	f7ff fff0 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8011f94:	b002      	add	sp, #8
 8011f96:	bd10      	pop	{r4, pc}

08011f98 <ucdr_init_buffer>:
 8011f98:	2300      	movs	r3, #0
 8011f9a:	f7ff bff5 	b.w	8011f88 <ucdr_init_buffer_origin>
 8011f9e:	bf00      	nop

08011fa0 <ucdr_alignment>:
 8011fa0:	fbb0 f3f1 	udiv	r3, r0, r1
 8011fa4:	fb03 0011 	mls	r0, r3, r1, r0
 8011fa8:	1a08      	subs	r0, r1, r0
 8011faa:	3901      	subs	r1, #1
 8011fac:	4008      	ands	r0, r1
 8011fae:	4770      	bx	lr

08011fb0 <ucdr_buffer_alignment>:
 8011fb0:	7d43      	ldrb	r3, [r0, #21]
 8011fb2:	428b      	cmp	r3, r1
 8011fb4:	d20a      	bcs.n	8011fcc <ucdr_buffer_alignment+0x1c>
 8011fb6:	e9d0 0303 	ldrd	r0, r3, [r0, #12]
 8011fba:	1a1b      	subs	r3, r3, r0
 8011fbc:	fbb3 f0f1 	udiv	r0, r3, r1
 8011fc0:	fb01 3010 	mls	r0, r1, r0, r3
 8011fc4:	1a08      	subs	r0, r1, r0
 8011fc6:	3901      	subs	r1, #1
 8011fc8:	4008      	ands	r0, r1
 8011fca:	4770      	bx	lr
 8011fcc:	2000      	movs	r0, #0
 8011fce:	4770      	bx	lr

08011fd0 <ucdr_align_to>:
 8011fd0:	b570      	push	{r4, r5, r6, lr}
 8011fd2:	4604      	mov	r4, r0
 8011fd4:	460e      	mov	r6, r1
 8011fd6:	f7ff ffeb 	bl	8011fb0 <ucdr_buffer_alignment>
 8011fda:	68a5      	ldr	r5, [r4, #8]
 8011fdc:	6863      	ldr	r3, [r4, #4]
 8011fde:	6922      	ldr	r2, [r4, #16]
 8011fe0:	7566      	strb	r6, [r4, #21]
 8011fe2:	4405      	add	r5, r0
 8011fe4:	42ab      	cmp	r3, r5
 8011fe6:	4410      	add	r0, r2
 8011fe8:	bf28      	it	cs
 8011fea:	462b      	movcs	r3, r5
 8011fec:	6120      	str	r0, [r4, #16]
 8011fee:	60a3      	str	r3, [r4, #8]
 8011ff0:	bd70      	pop	{r4, r5, r6, pc}
 8011ff2:	bf00      	nop

08011ff4 <ucdr_buffer_length>:
 8011ff4:	6882      	ldr	r2, [r0, #8]
 8011ff6:	6800      	ldr	r0, [r0, #0]
 8011ff8:	1a10      	subs	r0, r2, r0
 8011ffa:	4770      	bx	lr

08011ffc <ucdr_buffer_remaining>:
 8011ffc:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8012000:	1a10      	subs	r0, r2, r0
 8012002:	4770      	bx	lr

08012004 <ucdr_check_final_buffer_behavior_array>:
 8012004:	b538      	push	{r3, r4, r5, lr}
 8012006:	7d83      	ldrb	r3, [r0, #22]
 8012008:	b96b      	cbnz	r3, 8012026 <ucdr_check_final_buffer_behavior_array+0x22>
 801200a:	460d      	mov	r5, r1
 801200c:	e9d0 1301 	ldrd	r1, r3, [r0, #4]
 8012010:	441a      	add	r2, r3
 8012012:	4291      	cmp	r1, r2
 8012014:	4604      	mov	r4, r0
 8012016:	d208      	bcs.n	801202a <ucdr_check_final_buffer_behavior_array+0x26>
 8012018:	b13d      	cbz	r5, 801202a <ucdr_check_final_buffer_behavior_array+0x26>
 801201a:	6983      	ldr	r3, [r0, #24]
 801201c:	b163      	cbz	r3, 8012038 <ucdr_check_final_buffer_behavior_array+0x34>
 801201e:	69c1      	ldr	r1, [r0, #28]
 8012020:	4798      	blx	r3
 8012022:	75a0      	strb	r0, [r4, #22]
 8012024:	b108      	cbz	r0, 801202a <ucdr_check_final_buffer_behavior_array+0x26>
 8012026:	2000      	movs	r0, #0
 8012028:	bd38      	pop	{r3, r4, r5, pc}
 801202a:	4620      	mov	r0, r4
 801202c:	f7ff ffe6 	bl	8011ffc <ucdr_buffer_remaining>
 8012030:	42a8      	cmp	r0, r5
 8012032:	bf28      	it	cs
 8012034:	4628      	movcs	r0, r5
 8012036:	bd38      	pop	{r3, r4, r5, pc}
 8012038:	2301      	movs	r3, #1
 801203a:	7583      	strb	r3, [r0, #22]
 801203c:	e7f3      	b.n	8012026 <ucdr_check_final_buffer_behavior_array+0x22>
 801203e:	bf00      	nop

08012040 <ucdr_advance_buffer>:
 8012040:	b538      	push	{r3, r4, r5, lr}
 8012042:	4604      	mov	r4, r0
 8012044:	460d      	mov	r5, r1
 8012046:	f7ff ff55 	bl	8011ef4 <ucdr_check_buffer_available_for>
 801204a:	b178      	cbz	r0, 801206c <ucdr_advance_buffer+0x2c>
 801204c:	68a3      	ldr	r3, [r4, #8]
 801204e:	6921      	ldr	r1, [r4, #16]
 8012050:	442b      	add	r3, r5
 8012052:	60a3      	str	r3, [r4, #8]
 8012054:	2301      	movs	r3, #1
 8012056:	4429      	add	r1, r5
 8012058:	7563      	strb	r3, [r4, #21]
 801205a:	6121      	str	r1, [r4, #16]
 801205c:	bd38      	pop	{r3, r4, r5, pc}
 801205e:	68a2      	ldr	r2, [r4, #8]
 8012060:	6923      	ldr	r3, [r4, #16]
 8012062:	4402      	add	r2, r0
 8012064:	4403      	add	r3, r0
 8012066:	1a2d      	subs	r5, r5, r0
 8012068:	60a2      	str	r2, [r4, #8]
 801206a:	6123      	str	r3, [r4, #16]
 801206c:	2201      	movs	r2, #1
 801206e:	4629      	mov	r1, r5
 8012070:	4620      	mov	r0, r4
 8012072:	f7ff ffc7 	bl	8012004 <ucdr_check_final_buffer_behavior_array>
 8012076:	2800      	cmp	r0, #0
 8012078:	d1f1      	bne.n	801205e <ucdr_advance_buffer+0x1e>
 801207a:	2301      	movs	r3, #1
 801207c:	7563      	strb	r3, [r4, #21]
 801207e:	bd38      	pop	{r3, r4, r5, pc}

08012080 <ucdr_serialize_sequence_char>:
 8012080:	b570      	push	{r4, r5, r6, lr}
 8012082:	460e      	mov	r6, r1
 8012084:	4615      	mov	r5, r2
 8012086:	7d01      	ldrb	r1, [r0, #20]
 8012088:	4604      	mov	r4, r0
 801208a:	f7ff fc95 	bl	80119b8 <ucdr_serialize_endian_uint32_t>
 801208e:	b90d      	cbnz	r5, 8012094 <ucdr_serialize_sequence_char+0x14>
 8012090:	2001      	movs	r0, #1
 8012092:	bd70      	pop	{r4, r5, r6, pc}
 8012094:	7d21      	ldrb	r1, [r4, #20]
 8012096:	462b      	mov	r3, r5
 8012098:	4632      	mov	r2, r6
 801209a:	4620      	mov	r0, r4
 801209c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80120a0:	f7ff b910 	b.w	80112c4 <ucdr_serialize_endian_array_char>

080120a4 <ucdr_deserialize_sequence_char>:
 80120a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120a8:	461d      	mov	r5, r3
 80120aa:	4616      	mov	r6, r2
 80120ac:	460f      	mov	r7, r1
 80120ae:	461a      	mov	r2, r3
 80120b0:	7d01      	ldrb	r1, [r0, #20]
 80120b2:	4604      	mov	r4, r0
 80120b4:	f7ff fce0 	bl	8011a78 <ucdr_deserialize_endian_uint32_t>
 80120b8:	682b      	ldr	r3, [r5, #0]
 80120ba:	429e      	cmp	r6, r3
 80120bc:	bf3c      	itt	cc
 80120be:	2201      	movcc	r2, #1
 80120c0:	75a2      	strbcc	r2, [r4, #22]
 80120c2:	b913      	cbnz	r3, 80120ca <ucdr_deserialize_sequence_char+0x26>
 80120c4:	2001      	movs	r0, #1
 80120c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120ca:	7d21      	ldrb	r1, [r4, #20]
 80120cc:	463a      	mov	r2, r7
 80120ce:	4620      	mov	r0, r4
 80120d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80120d4:	f7ff b928 	b.w	8011328 <ucdr_deserialize_endian_array_char>

080120d8 <ucdr_serialize_sequence_uint8_t>:
 80120d8:	b570      	push	{r4, r5, r6, lr}
 80120da:	460e      	mov	r6, r1
 80120dc:	4615      	mov	r5, r2
 80120de:	7d01      	ldrb	r1, [r0, #20]
 80120e0:	4604      	mov	r4, r0
 80120e2:	f7ff fc69 	bl	80119b8 <ucdr_serialize_endian_uint32_t>
 80120e6:	b90d      	cbnz	r5, 80120ec <ucdr_serialize_sequence_uint8_t+0x14>
 80120e8:	2001      	movs	r0, #1
 80120ea:	bd70      	pop	{r4, r5, r6, pc}
 80120ec:	7d21      	ldrb	r1, [r4, #20]
 80120ee:	462b      	mov	r3, r5
 80120f0:	4632      	mov	r2, r6
 80120f2:	4620      	mov	r0, r4
 80120f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80120f8:	f7ff b97a 	b.w	80113f0 <ucdr_serialize_endian_array_uint8_t>

080120fc <ucdr_serialize_sequence_uint16_t>:
 80120fc:	b570      	push	{r4, r5, r6, lr}
 80120fe:	460e      	mov	r6, r1
 8012100:	4615      	mov	r5, r2
 8012102:	7d01      	ldrb	r1, [r0, #20]
 8012104:	4604      	mov	r4, r0
 8012106:	f7ff fc57 	bl	80119b8 <ucdr_serialize_endian_uint32_t>
 801210a:	b90d      	cbnz	r5, 8012110 <ucdr_serialize_sequence_uint16_t+0x14>
 801210c:	2001      	movs	r0, #1
 801210e:	bd70      	pop	{r4, r5, r6, pc}
 8012110:	7d21      	ldrb	r1, [r4, #20]
 8012112:	462b      	mov	r3, r5
 8012114:	4632      	mov	r2, r6
 8012116:	4620      	mov	r0, r4
 8012118:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801211c:	f7ff b9cc 	b.w	80114b8 <ucdr_serialize_endian_array_uint16_t>

08012120 <ucdr_deserialize_sequence_uint16_t>:
 8012120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012124:	461d      	mov	r5, r3
 8012126:	4616      	mov	r6, r2
 8012128:	460f      	mov	r7, r1
 801212a:	461a      	mov	r2, r3
 801212c:	7d01      	ldrb	r1, [r0, #20]
 801212e:	4604      	mov	r4, r0
 8012130:	f7ff fca2 	bl	8011a78 <ucdr_deserialize_endian_uint32_t>
 8012134:	682b      	ldr	r3, [r5, #0]
 8012136:	429e      	cmp	r6, r3
 8012138:	bf3c      	itt	cc
 801213a:	2201      	movcc	r2, #1
 801213c:	75a2      	strbcc	r2, [r4, #22]
 801213e:	b913      	cbnz	r3, 8012146 <ucdr_deserialize_sequence_uint16_t+0x26>
 8012140:	2001      	movs	r0, #1
 8012142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012146:	7d21      	ldrb	r1, [r4, #20]
 8012148:	463a      	mov	r2, r7
 801214a:	4620      	mov	r0, r4
 801214c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012150:	f7ff ba06 	b.w	8011560 <ucdr_deserialize_endian_array_uint16_t>

08012154 <uxr_buffer_delete_entity>:
 8012154:	b530      	push	{r4, r5, lr}
 8012156:	b08f      	sub	sp, #60	; 0x3c
 8012158:	2403      	movs	r4, #3
 801215a:	2500      	movs	r5, #0
 801215c:	e9cd 4500 	strd	r4, r5, [sp]
 8012160:	9202      	str	r2, [sp, #8]
 8012162:	ab06      	add	r3, sp, #24
 8012164:	2204      	movs	r2, #4
 8012166:	9103      	str	r1, [sp, #12]
 8012168:	4604      	mov	r4, r0
 801216a:	f001 f959 	bl	8013420 <uxr_prepare_stream_to_write_submessage>
 801216e:	b918      	cbnz	r0, 8012178 <uxr_buffer_delete_entity+0x24>
 8012170:	4604      	mov	r4, r0
 8012172:	4620      	mov	r0, r4
 8012174:	b00f      	add	sp, #60	; 0x3c
 8012176:	bd30      	pop	{r4, r5, pc}
 8012178:	9902      	ldr	r1, [sp, #8]
 801217a:	aa05      	add	r2, sp, #20
 801217c:	4620      	mov	r0, r4
 801217e:	f001 fa85 	bl	801368c <uxr_init_base_object_request>
 8012182:	a905      	add	r1, sp, #20
 8012184:	4604      	mov	r4, r0
 8012186:	a806      	add	r0, sp, #24
 8012188:	f002 fec0 	bl	8014f0c <uxr_serialize_DELETE_Payload>
 801218c:	4620      	mov	r0, r4
 801218e:	b00f      	add	sp, #60	; 0x3c
 8012190:	bd30      	pop	{r4, r5, pc}
 8012192:	bf00      	nop

08012194 <uxr_common_create_entity>:
 8012194:	b530      	push	{r4, r5, lr}
 8012196:	f3c2 4507 	ubfx	r5, r2, #16, #8
 801219a:	b08d      	sub	sp, #52	; 0x34
 801219c:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80121a0:	2d01      	cmp	r5, #1
 80121a2:	bf0c      	ite	eq
 80121a4:	f003 0201 	andeq.w	r2, r3, #1
 80121a8:	2200      	movne	r2, #0
 80121aa:	330e      	adds	r3, #14
 80121ac:	4604      	mov	r4, r0
 80121ae:	441a      	add	r2, r3
 80121b0:	f89d 0040 	ldrb.w	r0, [sp, #64]	; 0x40
 80121b4:	9001      	str	r0, [sp, #4]
 80121b6:	2101      	movs	r1, #1
 80121b8:	9100      	str	r1, [sp, #0]
 80121ba:	b292      	uxth	r2, r2
 80121bc:	9903      	ldr	r1, [sp, #12]
 80121be:	ab04      	add	r3, sp, #16
 80121c0:	4620      	mov	r0, r4
 80121c2:	f001 f92d 	bl	8013420 <uxr_prepare_stream_to_write_submessage>
 80121c6:	b918      	cbnz	r0, 80121d0 <uxr_common_create_entity+0x3c>
 80121c8:	4604      	mov	r4, r0
 80121ca:	4620      	mov	r0, r4
 80121cc:	b00d      	add	sp, #52	; 0x34
 80121ce:	bd30      	pop	{r4, r5, pc}
 80121d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80121d2:	9902      	ldr	r1, [sp, #8]
 80121d4:	4620      	mov	r0, r4
 80121d6:	f001 fa59 	bl	801368c <uxr_init_base_object_request>
 80121da:	9911      	ldr	r1, [sp, #68]	; 0x44
 80121dc:	4604      	mov	r4, r0
 80121de:	a804      	add	r0, sp, #16
 80121e0:	f002 fdfc 	bl	8014ddc <uxr_serialize_CREATE_Payload>
 80121e4:	4620      	mov	r0, r4
 80121e6:	b00d      	add	sp, #52	; 0x34
 80121e8:	bd30      	pop	{r4, r5, pc}
 80121ea:	bf00      	nop

080121ec <uxr_buffer_create_participant_bin>:
 80121ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80121ee:	f5ad 7d17 	sub.w	sp, sp, #604	; 0x25c
 80121f2:	ac11      	add	r4, sp, #68	; 0x44
 80121f4:	9103      	str	r1, [sp, #12]
 80121f6:	9e9c      	ldr	r6, [sp, #624]	; 0x270
 80121f8:	f8a4 3210 	strh.w	r3, [r4, #528]	; 0x210
 80121fc:	2103      	movs	r1, #3
 80121fe:	7221      	strb	r1, [r4, #8]
 8012200:	2301      	movs	r3, #1
 8012202:	2100      	movs	r1, #0
 8012204:	7123      	strb	r3, [r4, #4]
 8012206:	f89d 7274 	ldrb.w	r7, [sp, #628]	; 0x274
 801220a:	9202      	str	r2, [sp, #8]
 801220c:	4605      	mov	r5, r0
 801220e:	f88d 1014 	strb.w	r1, [sp, #20]
 8012212:	b1ce      	cbz	r6, 8012248 <uxr_buffer_create_participant_bin+0x5c>
 8012214:	f88d 301c 	strb.w	r3, [sp, #28]
 8012218:	9608      	str	r6, [sp, #32]
 801221a:	a809      	add	r0, sp, #36	; 0x24
 801221c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012220:	a915      	add	r1, sp, #84	; 0x54
 8012222:	f7ff feb9 	bl	8011f98 <ucdr_init_buffer>
 8012226:	a905      	add	r1, sp, #20
 8012228:	a809      	add	r0, sp, #36	; 0x24
 801222a:	f002 fb1f 	bl	801486c <uxr_serialize_OBJK_DomainParticipant_Binary>
 801222e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012230:	9401      	str	r4, [sp, #4]
 8012232:	b283      	uxth	r3, r0
 8012234:	9700      	str	r7, [sp, #0]
 8012236:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801223a:	60e0      	str	r0, [r4, #12]
 801223c:	4628      	mov	r0, r5
 801223e:	f7ff ffa9 	bl	8012194 <uxr_common_create_entity>
 8012242:	f50d 7d17 	add.w	sp, sp, #604	; 0x25c
 8012246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012248:	f88d 601c 	strb.w	r6, [sp, #28]
 801224c:	e7e5      	b.n	801221a <uxr_buffer_create_participant_bin+0x2e>
 801224e:	bf00      	nop

08012250 <uxr_buffer_create_topic_bin>:
 8012250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012252:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8012256:	ac13      	add	r4, sp, #76	; 0x4c
 8012258:	4605      	mov	r5, r0
 801225a:	9105      	str	r1, [sp, #20]
 801225c:	4618      	mov	r0, r3
 801225e:	a997      	add	r1, sp, #604	; 0x25c
 8012260:	2602      	movs	r6, #2
 8012262:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8012266:	f89d 7280 	ldrb.w	r7, [sp, #640]	; 0x280
 801226a:	f88d 6050 	strb.w	r6, [sp, #80]	; 0x50
 801226e:	9e9f      	ldr	r6, [sp, #636]	; 0x27c
 8012270:	f000 fa60 	bl	8012734 <uxr_object_id_to_raw>
 8012274:	9a9e      	ldr	r2, [sp, #632]	; 0x278
 8012276:	9206      	str	r2, [sp, #24]
 8012278:	2303      	movs	r3, #3
 801227a:	2101      	movs	r1, #1
 801227c:	7223      	strb	r3, [r4, #8]
 801227e:	a80b      	add	r0, sp, #44	; 0x2c
 8012280:	2300      	movs	r3, #0
 8012282:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012286:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 801228a:	a917      	add	r1, sp, #92	; 0x5c
 801228c:	f88d 301c 	strb.w	r3, [sp, #28]
 8012290:	960a      	str	r6, [sp, #40]	; 0x28
 8012292:	f7ff fe81 	bl	8011f98 <ucdr_init_buffer>
 8012296:	a906      	add	r1, sp, #24
 8012298:	a80b      	add	r0, sp, #44	; 0x2c
 801229a:	f002 fb09 	bl	80148b0 <uxr_serialize_OBJK_Topic_Binary>
 801229e:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80122a0:	9401      	str	r4, [sp, #4]
 80122a2:	9700      	str	r7, [sp, #0]
 80122a4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80122a8:	4628      	mov	r0, r5
 80122aa:	b2b3      	uxth	r3, r6
 80122ac:	60e6      	str	r6, [r4, #12]
 80122ae:	f7ff ff71 	bl	8012194 <uxr_common_create_entity>
 80122b2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80122b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080122b8 <uxr_buffer_create_publisher_bin>:
 80122b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80122ba:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 80122be:	ac0e      	add	r4, sp, #56	; 0x38
 80122c0:	4605      	mov	r5, r0
 80122c2:	9105      	str	r1, [sp, #20]
 80122c4:	4618      	mov	r0, r3
 80122c6:	2603      	movs	r6, #3
 80122c8:	a992      	add	r1, sp, #584	; 0x248
 80122ca:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80122ce:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 80122d2:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 80122d6:	f000 fa2d 	bl	8012734 <uxr_object_id_to_raw>
 80122da:	2300      	movs	r3, #0
 80122dc:	a806      	add	r0, sp, #24
 80122de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80122e2:	a912      	add	r1, sp, #72	; 0x48
 80122e4:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 80122e8:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 80122ec:	7226      	strb	r6, [r4, #8]
 80122ee:	f7ff fe53 	bl	8011f98 <ucdr_init_buffer>
 80122f2:	a993      	add	r1, sp, #588	; 0x24c
 80122f4:	a806      	add	r0, sp, #24
 80122f6:	f002 fb8f 	bl	8014a18 <uxr_serialize_OBJK_Publisher_Binary>
 80122fa:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80122fc:	9700      	str	r7, [sp, #0]
 80122fe:	9401      	str	r4, [sp, #4]
 8012300:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012304:	4628      	mov	r0, r5
 8012306:	b2b3      	uxth	r3, r6
 8012308:	60e6      	str	r6, [r4, #12]
 801230a:	f7ff ff43 	bl	8012194 <uxr_common_create_entity>
 801230e:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8012312:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012314 <uxr_buffer_create_subscriber_bin>:
 8012314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012316:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 801231a:	ac0e      	add	r4, sp, #56	; 0x38
 801231c:	4605      	mov	r5, r0
 801231e:	9105      	str	r1, [sp, #20]
 8012320:	4618      	mov	r0, r3
 8012322:	a992      	add	r1, sp, #584	; 0x248
 8012324:	2604      	movs	r6, #4
 8012326:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801232a:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 801232e:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 8012332:	f000 f9ff 	bl	8012734 <uxr_object_id_to_raw>
 8012336:	2103      	movs	r1, #3
 8012338:	2300      	movs	r3, #0
 801233a:	a806      	add	r0, sp, #24
 801233c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012340:	7221      	strb	r1, [r4, #8]
 8012342:	a912      	add	r1, sp, #72	; 0x48
 8012344:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8012348:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 801234c:	f7ff fe24 	bl	8011f98 <ucdr_init_buffer>
 8012350:	a993      	add	r1, sp, #588	; 0x24c
 8012352:	a806      	add	r0, sp, #24
 8012354:	f002 fc10 	bl	8014b78 <uxr_serialize_OBJK_Subscriber_Binary>
 8012358:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801235a:	9700      	str	r7, [sp, #0]
 801235c:	9401      	str	r4, [sp, #4]
 801235e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012362:	4628      	mov	r0, r5
 8012364:	b2b3      	uxth	r3, r6
 8012366:	60e6      	str	r6, [r4, #12]
 8012368:	f7ff ff14 	bl	8012194 <uxr_common_create_entity>
 801236c:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8012370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012372:	bf00      	nop

08012374 <uxr_buffer_create_datawriter_bin>:
 8012374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012378:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801237c:	ac1d      	add	r4, sp, #116	; 0x74
 801237e:	f8bd 92bc 	ldrh.w	r9, [sp, #700]	; 0x2bc
 8012382:	9105      	str	r1, [sp, #20]
 8012384:	2605      	movs	r6, #5
 8012386:	a9a1      	add	r1, sp, #644	; 0x284
 8012388:	4605      	mov	r5, r0
 801238a:	4618      	mov	r0, r3
 801238c:	9204      	str	r2, [sp, #16]
 801238e:	9303      	str	r3, [sp, #12]
 8012390:	f89d b2b4 	ldrb.w	fp, [sp, #692]	; 0x2b4
 8012394:	7126      	strb	r6, [r4, #4]
 8012396:	f89d a2b8 	ldrb.w	sl, [sp, #696]	; 0x2b8
 801239a:	f89d 62c0 	ldrb.w	r6, [sp, #704]	; 0x2c0
 801239e:	f89d 82c4 	ldrb.w	r8, [sp, #708]	; 0x2c4
 80123a2:	2703      	movs	r7, #3
 80123a4:	f000 f9c6 	bl	8012734 <uxr_object_id_to_raw>
 80123a8:	a90e      	add	r1, sp, #56	; 0x38
 80123aa:	98ac      	ldr	r0, [sp, #688]	; 0x2b0
 80123ac:	7227      	strb	r7, [r4, #8]
 80123ae:	f000 f9c1 	bl	8012734 <uxr_object_id_to_raw>
 80123b2:	f1b9 0100 	subs.w	r1, r9, #0
 80123b6:	f04f 0300 	mov.w	r3, #0
 80123ba:	bf18      	it	ne
 80123bc:	2101      	movne	r1, #1
 80123be:	2201      	movs	r2, #1
 80123c0:	f8ad 9044 	strh.w	r9, [sp, #68]	; 0x44
 80123c4:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
 80123c8:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
 80123cc:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 80123d0:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 80123d4:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 80123d8:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80123dc:	f1bb 0f00 	cmp.w	fp, #0
 80123e0:	d131      	bne.n	8012446 <uxr_buffer_create_datawriter_bin+0xd2>
 80123e2:	f8ad b040 	strh.w	fp, [sp, #64]	; 0x40
 80123e6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 80123ea:	f04f 0c12 	mov.w	ip, #18
 80123ee:	200a      	movs	r0, #10
 80123f0:	2320      	movs	r3, #32
 80123f2:	2210      	movs	r2, #16
 80123f4:	2108      	movs	r1, #8
 80123f6:	2702      	movs	r7, #2
 80123f8:	f1ba 0f00 	cmp.w	sl, #0
 80123fc:	d004      	beq.n	8012408 <uxr_buffer_create_datawriter_bin+0x94>
 80123fe:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8012402:	4673      	mov	r3, lr
 8012404:	4662      	mov	r2, ip
 8012406:	4601      	mov	r1, r0
 8012408:	2e02      	cmp	r6, #2
 801240a:	d027      	beq.n	801245c <uxr_buffer_create_datawriter_bin+0xe8>
 801240c:	2e03      	cmp	r6, #3
 801240e:	d02b      	beq.n	8012468 <uxr_buffer_create_datawriter_bin+0xf4>
 8012410:	2e01      	cmp	r6, #1
 8012412:	d026      	beq.n	8012462 <uxr_buffer_create_datawriter_bin+0xee>
 8012414:	a806      	add	r0, sp, #24
 8012416:	f44f 7200 	mov.w	r2, #512	; 0x200
 801241a:	a921      	add	r1, sp, #132	; 0x84
 801241c:	f7ff fdbc 	bl	8011f98 <ucdr_init_buffer>
 8012420:	a90e      	add	r1, sp, #56	; 0x38
 8012422:	a806      	add	r0, sp, #24
 8012424:	f002 fc5a 	bl	8014cdc <uxr_serialize_OBJK_DataWriter_Binary>
 8012428:	980a      	ldr	r0, [sp, #40]	; 0x28
 801242a:	9401      	str	r4, [sp, #4]
 801242c:	b283      	uxth	r3, r0
 801242e:	f8cd 8000 	str.w	r8, [sp]
 8012432:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012436:	60e0      	str	r0, [r4, #12]
 8012438:	4628      	mov	r0, r5
 801243a:	f7ff feab 	bl	8012194 <uxr_common_create_entity>
 801243e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8012442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012446:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801244a:	f04f 0e23 	mov.w	lr, #35	; 0x23
 801244e:	f04f 0c13 	mov.w	ip, #19
 8012452:	200b      	movs	r0, #11
 8012454:	2321      	movs	r3, #33	; 0x21
 8012456:	2211      	movs	r2, #17
 8012458:	2109      	movs	r1, #9
 801245a:	e7cd      	b.n	80123f8 <uxr_buffer_create_datawriter_bin+0x84>
 801245c:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8012460:	e7d8      	b.n	8012414 <uxr_buffer_create_datawriter_bin+0xa0>
 8012462:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8012466:	e7d5      	b.n	8012414 <uxr_buffer_create_datawriter_bin+0xa0>
 8012468:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 801246c:	e7d2      	b.n	8012414 <uxr_buffer_create_datawriter_bin+0xa0>
 801246e:	bf00      	nop

08012470 <uxr_buffer_create_datareader_bin>:
 8012470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012474:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 8012478:	ac1f      	add	r4, sp, #124	; 0x7c
 801247a:	f8bd 92c4 	ldrh.w	r9, [sp, #708]	; 0x2c4
 801247e:	9105      	str	r1, [sp, #20]
 8012480:	2606      	movs	r6, #6
 8012482:	a9a3      	add	r1, sp, #652	; 0x28c
 8012484:	4605      	mov	r5, r0
 8012486:	4618      	mov	r0, r3
 8012488:	9204      	str	r2, [sp, #16]
 801248a:	9303      	str	r3, [sp, #12]
 801248c:	f89d b2bc 	ldrb.w	fp, [sp, #700]	; 0x2bc
 8012490:	7126      	strb	r6, [r4, #4]
 8012492:	f89d a2c0 	ldrb.w	sl, [sp, #704]	; 0x2c0
 8012496:	f89d 62c8 	ldrb.w	r6, [sp, #712]	; 0x2c8
 801249a:	f89d 82cc 	ldrb.w	r8, [sp, #716]	; 0x2cc
 801249e:	2703      	movs	r7, #3
 80124a0:	f000 f948 	bl	8012734 <uxr_object_id_to_raw>
 80124a4:	a90e      	add	r1, sp, #56	; 0x38
 80124a6:	98ae      	ldr	r0, [sp, #696]	; 0x2b8
 80124a8:	7227      	strb	r7, [r4, #8]
 80124aa:	f000 f943 	bl	8012734 <uxr_object_id_to_raw>
 80124ae:	f1b9 0100 	subs.w	r1, r9, #0
 80124b2:	f04f 0300 	mov.w	r3, #0
 80124b6:	bf18      	it	ne
 80124b8:	2101      	movne	r1, #1
 80124ba:	2201      	movs	r2, #1
 80124bc:	f8ad 9044 	strh.w	r9, [sp, #68]	; 0x44
 80124c0:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
 80124c4:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
 80124c8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 80124cc:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 80124d0:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 80124d4:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 80124d8:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80124dc:	f1bb 0f00 	cmp.w	fp, #0
 80124e0:	d131      	bne.n	8012546 <uxr_buffer_create_datareader_bin+0xd6>
 80124e2:	f8ad b040 	strh.w	fp, [sp, #64]	; 0x40
 80124e6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 80124ea:	f04f 0c12 	mov.w	ip, #18
 80124ee:	200a      	movs	r0, #10
 80124f0:	2320      	movs	r3, #32
 80124f2:	2210      	movs	r2, #16
 80124f4:	2108      	movs	r1, #8
 80124f6:	2702      	movs	r7, #2
 80124f8:	f1ba 0f00 	cmp.w	sl, #0
 80124fc:	d004      	beq.n	8012508 <uxr_buffer_create_datareader_bin+0x98>
 80124fe:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8012502:	4673      	mov	r3, lr
 8012504:	4662      	mov	r2, ip
 8012506:	4601      	mov	r1, r0
 8012508:	2e02      	cmp	r6, #2
 801250a:	d027      	beq.n	801255c <uxr_buffer_create_datareader_bin+0xec>
 801250c:	2e03      	cmp	r6, #3
 801250e:	d02b      	beq.n	8012568 <uxr_buffer_create_datareader_bin+0xf8>
 8012510:	2e01      	cmp	r6, #1
 8012512:	d026      	beq.n	8012562 <uxr_buffer_create_datareader_bin+0xf2>
 8012514:	a806      	add	r0, sp, #24
 8012516:	f44f 7200 	mov.w	r2, #512	; 0x200
 801251a:	a923      	add	r1, sp, #140	; 0x8c
 801251c:	f7ff fd3c 	bl	8011f98 <ucdr_init_buffer>
 8012520:	a90e      	add	r1, sp, #56	; 0x38
 8012522:	a806      	add	r0, sp, #24
 8012524:	f002 fb9e 	bl	8014c64 <uxr_serialize_OBJK_DataReader_Binary>
 8012528:	980a      	ldr	r0, [sp, #40]	; 0x28
 801252a:	9401      	str	r4, [sp, #4]
 801252c:	b283      	uxth	r3, r0
 801252e:	f8cd 8000 	str.w	r8, [sp]
 8012532:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012536:	60e0      	str	r0, [r4, #12]
 8012538:	4628      	mov	r0, r5
 801253a:	f7ff fe2b 	bl	8012194 <uxr_common_create_entity>
 801253e:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8012542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012546:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801254a:	f04f 0e23 	mov.w	lr, #35	; 0x23
 801254e:	f04f 0c13 	mov.w	ip, #19
 8012552:	200b      	movs	r0, #11
 8012554:	2321      	movs	r3, #33	; 0x21
 8012556:	2211      	movs	r2, #17
 8012558:	2109      	movs	r1, #9
 801255a:	e7cd      	b.n	80124f8 <uxr_buffer_create_datareader_bin+0x88>
 801255c:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8012560:	e7d8      	b.n	8012514 <uxr_buffer_create_datareader_bin+0xa4>
 8012562:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8012566:	e7d5      	b.n	8012514 <uxr_buffer_create_datareader_bin+0xa4>
 8012568:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 801256c:	e7d2      	b.n	8012514 <uxr_buffer_create_datareader_bin+0xa4>
 801256e:	bf00      	nop

08012570 <get_custom_error>:
 8012570:	4b01      	ldr	r3, [pc, #4]	; (8012578 <get_custom_error+0x8>)
 8012572:	7818      	ldrb	r0, [r3, #0]
 8012574:	4770      	bx	lr
 8012576:	bf00      	nop
 8012578:	20010464 	.word	0x20010464

0801257c <recv_custom_msg>:
 801257c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012580:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 8012584:	b089      	sub	sp, #36	; 0x24
 8012586:	2600      	movs	r6, #0
 8012588:	4604      	mov	r4, r0
 801258a:	9305      	str	r3, [sp, #20]
 801258c:	468a      	mov	sl, r1
 801258e:	4693      	mov	fp, r2
 8012590:	f88d 601e 	strb.w	r6, [sp, #30]
 8012594:	b325      	cbz	r5, 80125e0 <recv_custom_msg+0x64>
 8012596:	f200 2902 	addw	r9, r0, #514	; 0x202
 801259a:	f10d 081f 	add.w	r8, sp, #31
 801259e:	af05      	add	r7, sp, #20
 80125a0:	f10d 061e 	add.w	r6, sp, #30
 80125a4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80125a8:	e002      	b.n	80125b0 <recv_custom_msg+0x34>
 80125aa:	9b05      	ldr	r3, [sp, #20]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	dd0f      	ble.n	80125d0 <recv_custom_msg+0x54>
 80125b0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80125b4:	e9cd 5600 	strd	r5, r6, [sp]
 80125b8:	4623      	mov	r3, r4
 80125ba:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 80125be:	4622      	mov	r2, r4
 80125c0:	4648      	mov	r0, r9
 80125c2:	f001 fa87 	bl	8013ad4 <uxr_read_framed_msg>
 80125c6:	2800      	cmp	r0, #0
 80125c8:	d0ef      	beq.n	80125aa <recv_custom_msg+0x2e>
 80125ca:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80125ce:	b1b3      	cbz	r3, 80125fe <recv_custom_msg+0x82>
 80125d0:	4b0f      	ldr	r3, [pc, #60]	; (8012610 <recv_custom_msg+0x94>)
 80125d2:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80125d6:	701a      	strb	r2, [r3, #0]
 80125d8:	2000      	movs	r0, #0
 80125da:	b009      	add	sp, #36	; 0x24
 80125dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125e0:	f10d 021f 	add.w	r2, sp, #31
 80125e4:	9200      	str	r2, [sp, #0]
 80125e6:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 80125ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80125ee:	4601      	mov	r1, r0
 80125f0:	47a8      	blx	r5
 80125f2:	2800      	cmp	r0, #0
 80125f4:	d0ec      	beq.n	80125d0 <recv_custom_msg+0x54>
 80125f6:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d1e8      	bne.n	80125d0 <recv_custom_msg+0x54>
 80125fe:	f8cb 0000 	str.w	r0, [fp]
 8012602:	2001      	movs	r0, #1
 8012604:	f8ca 4000 	str.w	r4, [sl]
 8012608:	b009      	add	sp, #36	; 0x24
 801260a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801260e:	bf00      	nop
 8012610:	20010464 	.word	0x20010464

08012614 <send_custom_msg>:
 8012614:	b570      	push	{r4, r5, r6, lr}
 8012616:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 801261a:	b086      	sub	sp, #24
 801261c:	4616      	mov	r6, r2
 801261e:	b975      	cbnz	r5, 801263e <send_custom_msg+0x2a>
 8012620:	f8d0 4270 	ldr.w	r4, [r0, #624]	; 0x270
 8012624:	f10d 0317 	add.w	r3, sp, #23
 8012628:	47a0      	blx	r4
 801262a:	b108      	cbz	r0, 8012630 <send_custom_msg+0x1c>
 801262c:	42b0      	cmp	r0, r6
 801262e:	d015      	beq.n	801265c <send_custom_msg+0x48>
 8012630:	4b0c      	ldr	r3, [pc, #48]	; (8012664 <send_custom_msg+0x50>)
 8012632:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8012636:	701a      	strb	r2, [r3, #0]
 8012638:	2000      	movs	r0, #0
 801263a:	b006      	add	sp, #24
 801263c:	bd70      	pop	{r4, r5, r6, pc}
 801263e:	460b      	mov	r3, r1
 8012640:	2200      	movs	r2, #0
 8012642:	f10d 0117 	add.w	r1, sp, #23
 8012646:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801264a:	9600      	str	r6, [sp, #0]
 801264c:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 8012650:	4602      	mov	r2, r0
 8012652:	f200 2002 	addw	r0, r0, #514	; 0x202
 8012656:	f001 f84f 	bl	80136f8 <uxr_write_framed_msg>
 801265a:	e7e6      	b.n	801262a <send_custom_msg+0x16>
 801265c:	2001      	movs	r0, #1
 801265e:	b006      	add	sp, #24
 8012660:	bd70      	pop	{r4, r5, r6, pc}
 8012662:	bf00      	nop
 8012664:	20010464 	.word	0x20010464

08012668 <uxr_set_custom_transport_callbacks>:
 8012668:	b430      	push	{r4, r5}
 801266a:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 801266e:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 8012672:	e9c0 549c 	strd	r5, r4, [r0, #624]	; 0x270
 8012676:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 801267a:	bc30      	pop	{r4, r5}
 801267c:	4770      	bx	lr
 801267e:	bf00      	nop

08012680 <uxr_init_custom_transport>:
 8012680:	b538      	push	{r3, r4, r5, lr}
 8012682:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 8012686:	b303      	cbz	r3, 80126ca <uxr_init_custom_transport+0x4a>
 8012688:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 801268c:	4604      	mov	r4, r0
 801268e:	b1e2      	cbz	r2, 80126ca <uxr_init_custom_transport+0x4a>
 8012690:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 8012694:	b1ca      	cbz	r2, 80126ca <uxr_init_custom_transport+0x4a>
 8012696:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 801269a:	b1b2      	cbz	r2, 80126ca <uxr_init_custom_transport+0x4a>
 801269c:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 80126a0:	4798      	blx	r3
 80126a2:	4605      	mov	r5, r0
 80126a4:	b188      	cbz	r0, 80126ca <uxr_init_custom_transport+0x4a>
 80126a6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80126aa:	b98b      	cbnz	r3, 80126d0 <uxr_init_custom_transport+0x50>
 80126ac:	480b      	ldr	r0, [pc, #44]	; (80126dc <uxr_init_custom_transport+0x5c>)
 80126ae:	490c      	ldr	r1, [pc, #48]	; (80126e0 <uxr_init_custom_transport+0x60>)
 80126b0:	4a0c      	ldr	r2, [pc, #48]	; (80126e4 <uxr_init_custom_transport+0x64>)
 80126b2:	f8c4 4278 	str.w	r4, [r4, #632]	; 0x278
 80126b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80126ba:	e9c4 019f 	strd	r0, r1, [r4, #636]	; 0x27c
 80126be:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 80126c2:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 80126c6:	4628      	mov	r0, r5
 80126c8:	bd38      	pop	{r3, r4, r5, pc}
 80126ca:	2500      	movs	r5, #0
 80126cc:	4628      	mov	r0, r5
 80126ce:	bd38      	pop	{r3, r4, r5, pc}
 80126d0:	2100      	movs	r1, #0
 80126d2:	f204 2002 	addw	r0, r4, #514	; 0x202
 80126d6:	f001 f809 	bl	80136ec <uxr_init_framing_io>
 80126da:	e7e7      	b.n	80126ac <uxr_init_custom_transport+0x2c>
 80126dc:	08012615 	.word	0x08012615
 80126e0:	0801257d 	.word	0x0801257d
 80126e4:	08012571 	.word	0x08012571

080126e8 <uxr_close_custom_transport>:
 80126e8:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 80126ec:	4718      	bx	r3
 80126ee:	bf00      	nop

080126f0 <uxr_object_id>:
 80126f0:	b082      	sub	sp, #8
 80126f2:	2300      	movs	r3, #0
 80126f4:	f88d 1006 	strb.w	r1, [sp, #6]
 80126f8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80126fc:	f360 030f 	bfi	r3, r0, #0, #16
 8012700:	f362 431f 	bfi	r3, r2, #16, #16
 8012704:	4618      	mov	r0, r3
 8012706:	b002      	add	sp, #8
 8012708:	4770      	bx	lr
 801270a:	bf00      	nop

0801270c <uxr_object_id_from_raw>:
 801270c:	7843      	ldrb	r3, [r0, #1]
 801270e:	7801      	ldrb	r1, [r0, #0]
 8012710:	b082      	sub	sp, #8
 8012712:	f003 000f 	and.w	r0, r3, #15
 8012716:	f88d 0006 	strb.w	r0, [sp, #6]
 801271a:	091b      	lsrs	r3, r3, #4
 801271c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8012720:	2200      	movs	r2, #0
 8012722:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8012726:	f363 020f 	bfi	r2, r3, #0, #16
 801272a:	f361 421f 	bfi	r2, r1, #16, #16
 801272e:	4610      	mov	r0, r2
 8012730:	b002      	add	sp, #8
 8012732:	4770      	bx	lr

08012734 <uxr_object_id_to_raw>:
 8012734:	4602      	mov	r2, r0
 8012736:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801273a:	b082      	sub	sp, #8
 801273c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8012740:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8012744:	700a      	strb	r2, [r1, #0]
 8012746:	704b      	strb	r3, [r1, #1]
 8012748:	b002      	add	sp, #8
 801274a:	4770      	bx	lr

0801274c <uxr_buffer_request_data>:
 801274c:	b530      	push	{r4, r5, lr}
 801274e:	b095      	sub	sp, #84	; 0x54
 8012750:	4604      	mov	r4, r0
 8012752:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8012754:	9105      	str	r1, [sp, #20]
 8012756:	2d00      	cmp	r5, #0
 8012758:	bf14      	ite	ne
 801275a:	2101      	movne	r1, #1
 801275c:	2100      	moveq	r1, #0
 801275e:	9204      	str	r2, [sp, #16]
 8012760:	f04f 0200 	mov.w	r2, #0
 8012764:	9303      	str	r3, [sp, #12]
 8012766:	f88d 301c 	strb.w	r3, [sp, #28]
 801276a:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 801276e:	f88d 201d 	strb.w	r2, [sp, #29]
 8012772:	f88d 201e 	strb.w	r2, [sp, #30]
 8012776:	d021      	beq.n	80127bc <uxr_buffer_request_data+0x70>
 8012778:	686a      	ldr	r2, [r5, #4]
 801277a:	682b      	ldr	r3, [r5, #0]
 801277c:	f8cd 202a 	str.w	r2, [sp, #42]	; 0x2a
 8012780:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 8012784:	2210      	movs	r2, #16
 8012786:	2000      	movs	r0, #0
 8012788:	2108      	movs	r1, #8
 801278a:	e9cd 1000 	strd	r1, r0, [sp]
 801278e:	ab0c      	add	r3, sp, #48	; 0x30
 8012790:	9905      	ldr	r1, [sp, #20]
 8012792:	4620      	mov	r0, r4
 8012794:	f000 fe44 	bl	8013420 <uxr_prepare_stream_to_write_submessage>
 8012798:	b918      	cbnz	r0, 80127a2 <uxr_buffer_request_data+0x56>
 801279a:	4604      	mov	r4, r0
 801279c:	4620      	mov	r0, r4
 801279e:	b015      	add	sp, #84	; 0x54
 80127a0:	bd30      	pop	{r4, r5, pc}
 80127a2:	9904      	ldr	r1, [sp, #16]
 80127a4:	aa06      	add	r2, sp, #24
 80127a6:	4620      	mov	r0, r4
 80127a8:	f000 ff70 	bl	801368c <uxr_init_base_object_request>
 80127ac:	a906      	add	r1, sp, #24
 80127ae:	4604      	mov	r4, r0
 80127b0:	a80c      	add	r0, sp, #48	; 0x30
 80127b2:	f002 fc09 	bl	8014fc8 <uxr_serialize_READ_DATA_Payload>
 80127b6:	4620      	mov	r0, r4
 80127b8:	b015      	add	sp, #84	; 0x54
 80127ba:	bd30      	pop	{r4, r5, pc}
 80127bc:	2208      	movs	r2, #8
 80127be:	e7e2      	b.n	8012786 <uxr_buffer_request_data+0x3a>

080127c0 <read_submessage_format>:
 80127c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80127c4:	b095      	sub	sp, #84	; 0x54
 80127c6:	f8bd 9078 	ldrh.w	r9, [sp, #120]	; 0x78
 80127ca:	b113      	cbz	r3, 80127d2 <read_submessage_format+0x12>
 80127cc:	b015      	add	sp, #84	; 0x54
 80127ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80127d2:	460c      	mov	r4, r1
 80127d4:	4616      	mov	r6, r2
 80127d6:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80127da:	461d      	mov	r5, r3
 80127dc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80127de:	9304      	str	r3, [sp, #16]
 80127e0:	1a52      	subs	r2, r2, r1
 80127e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80127e4:	9305      	str	r3, [sp, #20]
 80127e6:	4607      	mov	r7, r0
 80127e8:	a80c      	add	r0, sp, #48	; 0x30
 80127ea:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 80127ee:	f7ff fbd3 	bl	8011f98 <ucdr_init_buffer>
 80127f2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80127f6:	a80c      	add	r0, sp, #48	; 0x30
 80127f8:	f7ff fba4 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 80127fc:	69e3      	ldr	r3, [r4, #28]
 80127fe:	b193      	cbz	r3, 8012826 <read_submessage_format+0x66>
 8012800:	f1b8 0f07 	cmp.w	r8, #7
 8012804:	751d      	strb	r5, [r3, #20]
 8012806:	d03e      	beq.n	8012886 <read_submessage_format+0xc6>
 8012808:	f1b8 0f08 	cmp.w	r8, #8
 801280c:	d02c      	beq.n	8012868 <read_submessage_format+0xa8>
 801280e:	f1b8 0f06 	cmp.w	r8, #6
 8012812:	d011      	beq.n	8012838 <read_submessage_format+0x78>
 8012814:	2201      	movs	r2, #1
 8012816:	751a      	strb	r2, [r3, #20]
 8012818:	4631      	mov	r1, r6
 801281a:	4620      	mov	r0, r4
 801281c:	f7ff fc10 	bl	8012040 <ucdr_advance_buffer>
 8012820:	b015      	add	sp, #84	; 0x54
 8012822:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012826:	f1b8 0f07 	cmp.w	r8, #7
 801282a:	d02c      	beq.n	8012886 <read_submessage_format+0xc6>
 801282c:	f1b8 0f08 	cmp.w	r8, #8
 8012830:	d01a      	beq.n	8012868 <read_submessage_format+0xa8>
 8012832:	f1b8 0f06 	cmp.w	r8, #6
 8012836:	d1ef      	bne.n	8012818 <read_submessage_format+0x58>
 8012838:	f8d7 5088 	ldr.w	r5, [r7, #136]	; 0x88
 801283c:	b18d      	cbz	r5, 8012862 <read_submessage_format+0xa2>
 801283e:	2306      	movs	r3, #6
 8012840:	f88d 3016 	strb.w	r3, [sp, #22]
 8012844:	aa0c      	add	r2, sp, #48	; 0x30
 8012846:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801284a:	9302      	str	r3, [sp, #8]
 801284c:	9200      	str	r2, [sp, #0]
 801284e:	9b04      	ldr	r3, [sp, #16]
 8012850:	9905      	ldr	r1, [sp, #20]
 8012852:	9601      	str	r6, [sp, #4]
 8012854:	464a      	mov	r2, r9
 8012856:	4638      	mov	r0, r7
 8012858:	47a8      	blx	r5
 801285a:	2301      	movs	r3, #1
 801285c:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 8012860:	69e3      	ldr	r3, [r4, #28]
 8012862:	2b00      	cmp	r3, #0
 8012864:	d1d6      	bne.n	8012814 <read_submessage_format+0x54>
 8012866:	e7d7      	b.n	8012818 <read_submessage_format+0x58>
 8012868:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 801286c:	2a00      	cmp	r2, #0
 801286e:	d0f8      	beq.n	8012862 <read_submessage_format+0xa2>
 8012870:	a906      	add	r1, sp, #24
 8012872:	a80c      	add	r0, sp, #48	; 0x30
 8012874:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8012876:	f002 fc7b 	bl	8015170 <uxr_deserialize_SampleIdentity>
 801287a:	2800      	cmp	r0, #0
 801287c:	d13c      	bne.n	80128f8 <read_submessage_format+0x138>
 801287e:	69e3      	ldr	r3, [r4, #28]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d1c7      	bne.n	8012814 <read_submessage_format+0x54>
 8012884:	e7c8      	b.n	8012818 <read_submessage_format+0x58>
 8012886:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 801288a:	b132      	cbz	r2, 801289a <read_submessage_format+0xda>
 801288c:	a906      	add	r1, sp, #24
 801288e:	a80c      	add	r0, sp, #48	; 0x30
 8012890:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8012892:	f002 fa4f 	bl	8014d34 <uxr_deserialize_BaseObjectRequest>
 8012896:	b930      	cbnz	r0, 80128a6 <read_submessage_format+0xe6>
 8012898:	69e3      	ldr	r3, [r4, #28]
 801289a:	68a2      	ldr	r2, [r4, #8]
 801289c:	4432      	add	r2, r6
 801289e:	60a2      	str	r2, [r4, #8]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d1b7      	bne.n	8012814 <read_submessage_format+0x54>
 80128a4:	e7b8      	b.n	8012818 <read_submessage_format+0x58>
 80128a6:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 80128aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80128ac:	1a52      	subs	r2, r2, r1
 80128ae:	a80c      	add	r0, sp, #48	; 0x30
 80128b0:	1aed      	subs	r5, r5, r3
 80128b2:	f7ff fb71 	bl	8011f98 <ucdr_init_buffer>
 80128b6:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80128ba:	a80c      	add	r0, sp, #48	; 0x30
 80128bc:	f7ff fb42 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 80128c0:	4435      	add	r5, r6
 80128c2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80128c6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80128ca:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80128ce:	9002      	str	r0, [sp, #8]
 80128d0:	2207      	movs	r2, #7
 80128d2:	f88d 2016 	strb.w	r2, [sp, #22]
 80128d6:	b2ad      	uxth	r5, r5
 80128d8:	aa0c      	add	r2, sp, #48	; 0x30
 80128da:	9200      	str	r2, [sp, #0]
 80128dc:	9501      	str	r5, [sp, #4]
 80128de:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80128e2:	b29b      	uxth	r3, r3
 80128e4:	9905      	ldr	r1, [sp, #20]
 80128e6:	f8d7 50ac 	ldr.w	r5, [r7, #172]	; 0xac
 80128ea:	464a      	mov	r2, r9
 80128ec:	4638      	mov	r0, r7
 80128ee:	47a8      	blx	r5
 80128f0:	2301      	movs	r3, #1
 80128f2:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 80128f6:	e7cf      	b.n	8012898 <read_submessage_format+0xd8>
 80128f8:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 80128fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80128fe:	1a52      	subs	r2, r2, r1
 8012900:	a80c      	add	r0, sp, #48	; 0x30
 8012902:	1aed      	subs	r5, r5, r3
 8012904:	f7ff fb48 	bl	8011f98 <ucdr_init_buffer>
 8012908:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801290c:	a80c      	add	r0, sp, #48	; 0x30
 801290e:	f7ff fb19 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 8012912:	4435      	add	r5, r6
 8012914:	2308      	movs	r3, #8
 8012916:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 801291a:	f88d 3016 	strb.w	r3, [sp, #22]
 801291e:	b2ad      	uxth	r5, r5
 8012920:	ab0c      	add	r3, sp, #48	; 0x30
 8012922:	9300      	str	r3, [sp, #0]
 8012924:	9002      	str	r0, [sp, #8]
 8012926:	9501      	str	r5, [sp, #4]
 8012928:	ab06      	add	r3, sp, #24
 801292a:	9905      	ldr	r1, [sp, #20]
 801292c:	f8d7 50a4 	ldr.w	r5, [r7, #164]	; 0xa4
 8012930:	464a      	mov	r2, r9
 8012932:	4638      	mov	r0, r7
 8012934:	47a8      	blx	r5
 8012936:	2301      	movs	r3, #1
 8012938:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 801293c:	e79f      	b.n	801287e <read_submessage_format+0xbe>
 801293e:	bf00      	nop

08012940 <on_get_fragmentation_info>:
 8012940:	b500      	push	{lr}
 8012942:	b08b      	sub	sp, #44	; 0x2c
 8012944:	4601      	mov	r1, r0
 8012946:	2204      	movs	r2, #4
 8012948:	a802      	add	r0, sp, #8
 801294a:	f7ff fb25 	bl	8011f98 <ucdr_init_buffer>
 801294e:	f10d 0305 	add.w	r3, sp, #5
 8012952:	a802      	add	r0, sp, #8
 8012954:	f10d 0206 	add.w	r2, sp, #6
 8012958:	a901      	add	r1, sp, #4
 801295a:	f001 fc9f 	bl	801429c <uxr_read_submessage_header>
 801295e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012962:	2b0d      	cmp	r3, #13
 8012964:	d003      	beq.n	801296e <on_get_fragmentation_info+0x2e>
 8012966:	2000      	movs	r0, #0
 8012968:	b00b      	add	sp, #44	; 0x2c
 801296a:	f85d fb04 	ldr.w	pc, [sp], #4
 801296e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012972:	f013 0f02 	tst.w	r3, #2
 8012976:	bf14      	ite	ne
 8012978:	2002      	movne	r0, #2
 801297a:	2001      	moveq	r0, #1
 801297c:	b00b      	add	sp, #44	; 0x2c
 801297e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012982:	bf00      	nop

08012984 <write_submessage_acknack.isra.0>:
 8012984:	b570      	push	{r4, r5, r6, lr}
 8012986:	b092      	sub	sp, #72	; 0x48
 8012988:	4605      	mov	r5, r0
 801298a:	460e      	mov	r6, r1
 801298c:	4614      	mov	r4, r2
 801298e:	f000 fe75 	bl	801367c <uxr_session_header_offset>
 8012992:	a905      	add	r1, sp, #20
 8012994:	9000      	str	r0, [sp, #0]
 8012996:	2300      	movs	r3, #0
 8012998:	a80a      	add	r0, sp, #40	; 0x28
 801299a:	2211      	movs	r2, #17
 801299c:	f7ff faea 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 80129a0:	2218      	movs	r2, #24
 80129a2:	fb02 5404 	mla	r4, r2, r4, r5
 80129a6:	2300      	movs	r3, #0
 80129a8:	2205      	movs	r2, #5
 80129aa:	3450      	adds	r4, #80	; 0x50
 80129ac:	a80a      	add	r0, sp, #40	; 0x28
 80129ae:	210a      	movs	r1, #10
 80129b0:	f001 fc5a 	bl	8014268 <uxr_buffer_submessage_header>
 80129b4:	a903      	add	r1, sp, #12
 80129b6:	4620      	mov	r0, r4
 80129b8:	f005 ff5c 	bl	8018874 <uxr_compute_acknack>
 80129bc:	a903      	add	r1, sp, #12
 80129be:	ba43      	rev16	r3, r0
 80129c0:	a80a      	add	r0, sp, #40	; 0x28
 80129c2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80129c6:	f88d 6010 	strb.w	r6, [sp, #16]
 80129ca:	f002 fb21 	bl	8015010 <uxr_serialize_ACKNACK_Payload>
 80129ce:	2200      	movs	r2, #0
 80129d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80129d2:	4611      	mov	r1, r2
 80129d4:	4628      	mov	r0, r5
 80129d6:	f000 fdf9 	bl	80135cc <uxr_stamp_session_header>
 80129da:	a80a      	add	r0, sp, #40	; 0x28
 80129dc:	f7ff fb0a 	bl	8011ff4 <ucdr_buffer_length>
 80129e0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80129e2:	4602      	mov	r2, r0
 80129e4:	a905      	add	r1, sp, #20
 80129e6:	e9d3 0400 	ldrd	r0, r4, [r3]
 80129ea:	47a0      	blx	r4
 80129ec:	b012      	add	sp, #72	; 0x48
 80129ee:	bd70      	pop	{r4, r5, r6, pc}

080129f0 <read_submessage_list>:
 80129f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129f4:	b098      	sub	sp, #96	; 0x60
 80129f6:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 8012cdc <read_submessage_list+0x2ec>
 80129fa:	920b      	str	r2, [sp, #44]	; 0x2c
 80129fc:	4604      	mov	r4, r0
 80129fe:	4688      	mov	r8, r1
 8012a00:	f10d 0337 	add.w	r3, sp, #55	; 0x37
 8012a04:	aa0e      	add	r2, sp, #56	; 0x38
 8012a06:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 8012a0a:	4640      	mov	r0, r8
 8012a0c:	f001 fc46 	bl	801429c <uxr_read_submessage_header>
 8012a10:	2800      	cmp	r0, #0
 8012a12:	f000 8107 	beq.w	8012c24 <read_submessage_list+0x234>
 8012a16:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 8012a1a:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
 8012a1e:	3b04      	subs	r3, #4
 8012a20:	2b0b      	cmp	r3, #11
 8012a22:	d8ed      	bhi.n	8012a00 <read_submessage_list+0x10>
 8012a24:	a101      	add	r1, pc, #4	; (adr r1, 8012a2c <read_submessage_list+0x3c>)
 8012a26:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012a2a:	bf00      	nop
 8012a2c:	08012c15 	.word	0x08012c15
 8012a30:	08012c09 	.word	0x08012c09
 8012a34:	08012a01 	.word	0x08012a01
 8012a38:	08012a01 	.word	0x08012a01
 8012a3c:	08012a01 	.word	0x08012a01
 8012a40:	08012b6b 	.word	0x08012b6b
 8012a44:	08012afd 	.word	0x08012afd
 8012a48:	08012abb 	.word	0x08012abb
 8012a4c:	08012a01 	.word	0x08012a01
 8012a50:	08012a01 	.word	0x08012a01
 8012a54:	08012a01 	.word	0x08012a01
 8012a58:	08012a5d 	.word	0x08012a5d
 8012a5c:	a912      	add	r1, sp, #72	; 0x48
 8012a5e:	4640      	mov	r0, r8
 8012a60:	f002 fb34 	bl	80150cc <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8012a64:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
 8012a68:	2d00      	cmp	r5, #0
 8012a6a:	f000 810a 	beq.w	8012c82 <read_submessage_list+0x292>
 8012a6e:	f001 fc5d 	bl	801432c <uxr_nanos>
 8012a72:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8012a74:	460b      	mov	r3, r1
 8012a76:	9916      	ldr	r1, [sp, #88]	; 0x58
 8012a78:	2700      	movs	r7, #0
 8012a7a:	fbc9 6701 	smlal	r6, r7, r9, r1
 8012a7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012a82:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012a84:	4602      	mov	r2, r0
 8012a86:	9812      	ldr	r0, [sp, #72]	; 0x48
 8012a88:	460e      	mov	r6, r1
 8012a8a:	2700      	movs	r7, #0
 8012a8c:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8012a90:	9106      	str	r1, [sp, #24]
 8012a92:	fbc9 6700 	smlal	r6, r7, r9, r0
 8012a96:	9915      	ldr	r1, [sp, #84]	; 0x54
 8012a98:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8012a9c:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8012a9e:	2700      	movs	r7, #0
 8012aa0:	4608      	mov	r0, r1
 8012aa2:	4639      	mov	r1, r7
 8012aa4:	fbc9 0106 	smlal	r0, r1, r9, r6
 8012aa8:	e9cd 0100 	strd	r0, r1, [sp]
 8012aac:	4620      	mov	r0, r4
 8012aae:	47a8      	blx	r5
 8012ab0:	f04f 0301 	mov.w	r3, #1
 8012ab4:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8012ab8:	e7a2      	b.n	8012a00 <read_submessage_list+0x10>
 8012aba:	a912      	add	r1, sp, #72	; 0x48
 8012abc:	4640      	mov	r0, r8
 8012abe:	f002 fae5 	bl	801508c <uxr_deserialize_HEARTBEAT_Payload>
 8012ac2:	2100      	movs	r1, #0
 8012ac4:	f89d 004c 	ldrb.w	r0, [sp, #76]	; 0x4c
 8012ac8:	f001 fabe 	bl	8014048 <uxr_stream_id_from_raw>
 8012acc:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8012ad0:	4603      	mov	r3, r0
 8012ad2:	4629      	mov	r1, r5
 8012ad4:	f104 0008 	add.w	r0, r4, #8
 8012ad8:	9311      	str	r3, [sp, #68]	; 0x44
 8012ada:	f001 fba3 	bl	8014224 <uxr_get_input_reliable_stream>
 8012ade:	2800      	cmp	r0, #0
 8012ae0:	d08e      	beq.n	8012a00 <read_submessage_list+0x10>
 8012ae2:	f8bd 204a 	ldrh.w	r2, [sp, #74]	; 0x4a
 8012ae6:	f8bd 1048 	ldrh.w	r1, [sp, #72]	; 0x48
 8012aea:	f005 feb7 	bl	801885c <uxr_process_heartbeat>
 8012aee:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 8012af2:	462a      	mov	r2, r5
 8012af4:	4620      	mov	r0, r4
 8012af6:	f7ff ff45 	bl	8012984 <write_submessage_acknack.isra.0>
 8012afa:	e781      	b.n	8012a00 <read_submessage_list+0x10>
 8012afc:	a912      	add	r1, sp, #72	; 0x48
 8012afe:	4640      	mov	r0, r8
 8012b00:	f002 fa9c 	bl	801503c <uxr_deserialize_ACKNACK_Payload>
 8012b04:	2100      	movs	r1, #0
 8012b06:	f89d 004c 	ldrb.w	r0, [sp, #76]	; 0x4c
 8012b0a:	f001 fa9d 	bl	8014048 <uxr_stream_id_from_raw>
 8012b0e:	4603      	mov	r3, r0
 8012b10:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8012b14:	f104 0008 	add.w	r0, r4, #8
 8012b18:	930f      	str	r3, [sp, #60]	; 0x3c
 8012b1a:	f001 fb6d 	bl	80141f8 <uxr_get_output_reliable_stream>
 8012b1e:	4605      	mov	r5, r0
 8012b20:	2800      	cmp	r0, #0
 8012b22:	f43f af6d 	beq.w	8012a00 <read_submessage_list+0x10>
 8012b26:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
 8012b2a:	f89d 104b 	ldrb.w	r1, [sp, #75]	; 0x4b
 8012b2e:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
 8012b32:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8012b36:	b289      	uxth	r1, r1
 8012b38:	f006 f9ca 	bl	8018ed0 <uxr_process_acknack>
 8012b3c:	4628      	mov	r0, r5
 8012b3e:	f006 f98d 	bl	8018e5c <uxr_begin_output_nack_buffer_it>
 8012b42:	af10      	add	r7, sp, #64	; 0x40
 8012b44:	f8ad 003a 	strh.w	r0, [sp, #58]	; 0x3a
 8012b48:	e005      	b.n	8012b56 <read_submessage_list+0x166>
 8012b4a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8012b4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012b4e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012b50:	e9d3 0600 	ldrd	r0, r6, [r3]
 8012b54:	47b0      	blx	r6
 8012b56:	f10d 033a 	add.w	r3, sp, #58	; 0x3a
 8012b5a:	aa11      	add	r2, sp, #68	; 0x44
 8012b5c:	4639      	mov	r1, r7
 8012b5e:	4628      	mov	r0, r5
 8012b60:	f006 f97e 	bl	8018e60 <uxr_next_reliable_nack_buffer_to_send>
 8012b64:	2800      	cmp	r0, #0
 8012b66:	d1f0      	bne.n	8012b4a <read_submessage_list+0x15a>
 8012b68:	e74a      	b.n	8012a00 <read_submessage_list+0x10>
 8012b6a:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
 8012b6e:	f88d 203e 	strb.w	r2, [sp, #62]	; 0x3e
 8012b72:	af10      	add	r7, sp, #64	; 0x40
 8012b74:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 8012b78:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
 8012b7c:	4639      	mov	r1, r7
 8012b7e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8012b82:	f89d 6037 	ldrb.w	r6, [sp, #55]	; 0x37
 8012b86:	f8bd 5038 	ldrh.w	r5, [sp, #56]	; 0x38
 8012b8a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8012b8e:	4640      	mov	r0, r8
 8012b90:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 8012b94:	f002 f8ce 	bl	8014d34 <uxr_deserialize_BaseObjectRequest>
 8012b98:	4638      	mov	r0, r7
 8012b9a:	a911      	add	r1, sp, #68	; 0x44
 8012b9c:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
 8012ba0:	f000 fd92 	bl	80136c8 <uxr_parse_base_object_request>
 8012ba4:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 8012ba8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012baa:	f8bd 703a 	ldrh.w	r7, [sp, #58]	; 0x3a
 8012bae:	9112      	str	r1, [sp, #72]	; 0x48
 8012bb0:	3d04      	subs	r5, #4
 8012bb2:	f006 060e 	and.w	r6, r6, #14
 8012bb6:	b2ad      	uxth	r5, r5
 8012bb8:	f1ba 0f00 	cmp.w	sl, #0
 8012bbc:	d006      	beq.n	8012bcc <read_submessage_list+0x1dc>
 8012bbe:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8012bc2:	9300      	str	r3, [sp, #0]
 8012bc4:	463a      	mov	r2, r7
 8012bc6:	2300      	movs	r3, #0
 8012bc8:	4620      	mov	r0, r4
 8012bca:	47d0      	blx	sl
 8012bcc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8012bce:	b168      	cbz	r0, 8012bec <read_submessage_list+0x1fc>
 8012bd0:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8012bd2:	2300      	movs	r3, #0
 8012bd4:	3902      	subs	r1, #2
 8012bd6:	e002      	b.n	8012bde <read_submessage_list+0x1ee>
 8012bd8:	3301      	adds	r3, #1
 8012bda:	4283      	cmp	r3, r0
 8012bdc:	d006      	beq.n	8012bec <read_submessage_list+0x1fc>
 8012bde:	f831 2f02 	ldrh.w	r2, [r1, #2]!
 8012be2:	42ba      	cmp	r2, r7
 8012be4:	d1f8      	bne.n	8012bd8 <read_submessage_list+0x1e8>
 8012be6:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8012be8:	2100      	movs	r1, #0
 8012bea:	54d1      	strb	r1, [r2, r3]
 8012bec:	9811      	ldr	r0, [sp, #68]	; 0x44
 8012bee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012bf0:	f8bd 303a 	ldrh.w	r3, [sp, #58]	; 0x3a
 8012bf4:	9302      	str	r3, [sp, #8]
 8012bf6:	e9cd 1000 	strd	r1, r0, [sp]
 8012bfa:	4633      	mov	r3, r6
 8012bfc:	462a      	mov	r2, r5
 8012bfe:	4641      	mov	r1, r8
 8012c00:	4620      	mov	r0, r4
 8012c02:	f7ff fddd 	bl	80127c0 <read_submessage_format>
 8012c06:	e6fb      	b.n	8012a00 <read_submessage_list+0x10>
 8012c08:	b97a      	cbnz	r2, 8012c2a <read_submessage_list+0x23a>
 8012c0a:	4641      	mov	r1, r8
 8012c0c:	4620      	mov	r0, r4
 8012c0e:	f000 fcab 	bl	8013568 <uxr_read_delete_session_status>
 8012c12:	e6f5      	b.n	8012a00 <read_submessage_list+0x10>
 8012c14:	2a00      	cmp	r2, #0
 8012c16:	f47f aef3 	bne.w	8012a00 <read_submessage_list+0x10>
 8012c1a:	4641      	mov	r1, r8
 8012c1c:	4620      	mov	r0, r4
 8012c1e:	f000 fc97 	bl	8013550 <uxr_read_create_session_status>
 8012c22:	e6ed      	b.n	8012a00 <read_submessage_list+0x10>
 8012c24:	b018      	add	sp, #96	; 0x60
 8012c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c2a:	a912      	add	r1, sp, #72	; 0x48
 8012c2c:	4640      	mov	r0, r8
 8012c2e:	f002 f9ad 	bl	8014f8c <uxr_deserialize_STATUS_Payload>
 8012c32:	a910      	add	r1, sp, #64	; 0x40
 8012c34:	aa0f      	add	r2, sp, #60	; 0x3c
 8012c36:	a812      	add	r0, sp, #72	; 0x48
 8012c38:	f000 fd46 	bl	80136c8 <uxr_parse_base_object_request>
 8012c3c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8012c40:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012c42:	f89d 704c 	ldrb.w	r7, [sp, #76]	; 0x4c
 8012c46:	f8bd 603c 	ldrh.w	r6, [sp, #60]	; 0x3c
 8012c4a:	9111      	str	r1, [sp, #68]	; 0x44
 8012c4c:	b135      	cbz	r5, 8012c5c <read_submessage_list+0x26c>
 8012c4e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8012c52:	9300      	str	r3, [sp, #0]
 8012c54:	4632      	mov	r2, r6
 8012c56:	463b      	mov	r3, r7
 8012c58:	4620      	mov	r0, r4
 8012c5a:	47a8      	blx	r5
 8012c5c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	f43f aece 	beq.w	8012a00 <read_submessage_list+0x10>
 8012c64:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8012c66:	2100      	movs	r1, #0
 8012c68:	3802      	subs	r0, #2
 8012c6a:	e003      	b.n	8012c74 <read_submessage_list+0x284>
 8012c6c:	3101      	adds	r1, #1
 8012c6e:	4299      	cmp	r1, r3
 8012c70:	f43f aec6 	beq.w	8012a00 <read_submessage_list+0x10>
 8012c74:	f830 2f02 	ldrh.w	r2, [r0, #2]!
 8012c78:	42b2      	cmp	r2, r6
 8012c7a:	d1f7      	bne.n	8012c6c <read_submessage_list+0x27c>
 8012c7c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8012c7e:	545f      	strb	r7, [r3, r1]
 8012c80:	e6be      	b.n	8012a00 <read_submessage_list+0x10>
 8012c82:	f001 fb53 	bl	801432c <uxr_nanos>
 8012c86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012c88:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8012c8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012c8c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8012c8e:	2700      	movs	r7, #0
 8012c90:	fbc9 6703 	smlal	r6, r7, r9, r3
 8012c94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012c96:	eb16 0c00 	adds.w	ip, r6, r0
 8012c9a:	4618      	mov	r0, r3
 8012c9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012c9e:	eb47 0e01 	adc.w	lr, r7, r1
 8012ca2:	461e      	mov	r6, r3
 8012ca4:	2100      	movs	r1, #0
 8012ca6:	2700      	movs	r7, #0
 8012ca8:	fbc9 0105 	smlal	r0, r1, r9, r5
 8012cac:	fbc9 6702 	smlal	r6, r7, r9, r2
 8012cb0:	1983      	adds	r3, r0, r6
 8012cb2:	eb41 0207 	adc.w	r2, r1, r7
 8012cb6:	ebbc 0303 	subs.w	r3, ip, r3
 8012cba:	9308      	str	r3, [sp, #32]
 8012cbc:	eb6e 0302 	sbc.w	r3, lr, r2
 8012cc0:	9309      	str	r3, [sp, #36]	; 0x24
 8012cc2:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8012cc6:	0fd3      	lsrs	r3, r2, #31
 8012cc8:	18c9      	adds	r1, r1, r3
 8012cca:	f142 0200 	adc.w	r2, r2, #0
 8012cce:	084b      	lsrs	r3, r1, #1
 8012cd0:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8012cd4:	1052      	asrs	r2, r2, #1
 8012cd6:	e9c4 3226 	strd	r3, r2, [r4, #152]	; 0x98
 8012cda:	e6e9      	b.n	8012ab0 <read_submessage_list+0xc0>
 8012cdc:	3b9aca00 	.word	0x3b9aca00

08012ce0 <listen_message>:
 8012ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ce4:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8012ce6:	b09a      	sub	sp, #104	; 0x68
 8012ce8:	6894      	ldr	r4, [r2, #8]
 8012cea:	460b      	mov	r3, r1
 8012cec:	4605      	mov	r5, r0
 8012cee:	a906      	add	r1, sp, #24
 8012cf0:	6810      	ldr	r0, [r2, #0]
 8012cf2:	aa07      	add	r2, sp, #28
 8012cf4:	47a0      	blx	r4
 8012cf6:	4604      	mov	r4, r0
 8012cf8:	b918      	cbnz	r0, 8012d02 <listen_message+0x22>
 8012cfa:	4620      	mov	r0, r4
 8012cfc:	b01a      	add	sp, #104	; 0x68
 8012cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d02:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8012d06:	a80a      	add	r0, sp, #40	; 0x28
 8012d08:	f7ff f946 	bl	8011f98 <ucdr_init_buffer>
 8012d0c:	a90a      	add	r1, sp, #40	; 0x28
 8012d0e:	f10d 0316 	add.w	r3, sp, #22
 8012d12:	aa05      	add	r2, sp, #20
 8012d14:	4628      	mov	r0, r5
 8012d16:	f000 fc6f 	bl	80135f8 <uxr_read_session_header>
 8012d1a:	2800      	cmp	r0, #0
 8012d1c:	d0ed      	beq.n	8012cfa <listen_message+0x1a>
 8012d1e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 8012d22:	2100      	movs	r1, #0
 8012d24:	f001 f990 	bl	8014048 <uxr_stream_id_from_raw>
 8012d28:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8012d2c:	2f01      	cmp	r7, #1
 8012d2e:	f8bd a016 	ldrh.w	sl, [sp, #22]
 8012d32:	9009      	str	r0, [sp, #36]	; 0x24
 8012d34:	fa5f f880 	uxtb.w	r8, r0
 8012d38:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8012d3c:	d041      	beq.n	8012dc2 <listen_message+0xe2>
 8012d3e:	2f02      	cmp	r7, #2
 8012d40:	d00b      	beq.n	8012d5a <listen_message+0x7a>
 8012d42:	2f00      	cmp	r7, #0
 8012d44:	d1d9      	bne.n	8012cfa <listen_message+0x1a>
 8012d46:	4639      	mov	r1, r7
 8012d48:	4638      	mov	r0, r7
 8012d4a:	f001 f97d 	bl	8014048 <uxr_stream_id_from_raw>
 8012d4e:	a90a      	add	r1, sp, #40	; 0x28
 8012d50:	4602      	mov	r2, r0
 8012d52:	4628      	mov	r0, r5
 8012d54:	f7ff fe4c 	bl	80129f0 <read_submessage_list>
 8012d58:	e7cf      	b.n	8012cfa <listen_message+0x1a>
 8012d5a:	4631      	mov	r1, r6
 8012d5c:	f105 0008 	add.w	r0, r5, #8
 8012d60:	f001 fa60 	bl	8014224 <uxr_get_input_reliable_stream>
 8012d64:	4681      	mov	r9, r0
 8012d66:	b330      	cbz	r0, 8012db6 <listen_message+0xd6>
 8012d68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012d6a:	9203      	str	r2, [sp, #12]
 8012d6c:	a80a      	add	r0, sp, #40	; 0x28
 8012d6e:	f7ff f945 	bl	8011ffc <ucdr_buffer_remaining>
 8012d72:	4603      	mov	r3, r0
 8012d74:	f10d 0015 	add.w	r0, sp, #21
 8012d78:	9000      	str	r0, [sp, #0]
 8012d7a:	9a03      	ldr	r2, [sp, #12]
 8012d7c:	4651      	mov	r1, sl
 8012d7e:	4648      	mov	r0, r9
 8012d80:	f005 fc6e 	bl	8018660 <uxr_receive_reliable_message>
 8012d84:	b1b8      	cbz	r0, 8012db6 <listen_message+0xd6>
 8012d86:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8012d8a:	b393      	cbz	r3, 8012df2 <listen_message+0x112>
 8012d8c:	2702      	movs	r7, #2
 8012d8e:	e008      	b.n	8012da2 <listen_message+0xc2>
 8012d90:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
 8012d94:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8012d98:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
 8012d9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012d9e:	f7ff fe27 	bl	80129f0 <read_submessage_list>
 8012da2:	a912      	add	r1, sp, #72	; 0x48
 8012da4:	2204      	movs	r2, #4
 8012da6:	4648      	mov	r0, r9
 8012da8:	f005 fcda 	bl	8018760 <uxr_next_input_reliable_buffer_available>
 8012dac:	4603      	mov	r3, r0
 8012dae:	a912      	add	r1, sp, #72	; 0x48
 8012db0:	4628      	mov	r0, r5
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d1ec      	bne.n	8012d90 <listen_message+0xb0>
 8012db6:	4632      	mov	r2, r6
 8012db8:	4641      	mov	r1, r8
 8012dba:	4628      	mov	r0, r5
 8012dbc:	f7ff fde2 	bl	8012984 <write_submessage_acknack.isra.0>
 8012dc0:	e79b      	b.n	8012cfa <listen_message+0x1a>
 8012dc2:	4631      	mov	r1, r6
 8012dc4:	f105 0008 	add.w	r0, r5, #8
 8012dc8:	f001 fa22 	bl	8014210 <uxr_get_input_best_effort_stream>
 8012dcc:	2800      	cmp	r0, #0
 8012dce:	d094      	beq.n	8012cfa <listen_message+0x1a>
 8012dd0:	4651      	mov	r1, sl
 8012dd2:	f005 fbc1 	bl	8018558 <uxr_receive_best_effort_message>
 8012dd6:	2800      	cmp	r0, #0
 8012dd8:	d08f      	beq.n	8012cfa <listen_message+0x1a>
 8012dda:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
 8012dde:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8012de2:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
 8012de6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012de8:	a90a      	add	r1, sp, #40	; 0x28
 8012dea:	4628      	mov	r0, r5
 8012dec:	f7ff fe00 	bl	80129f0 <read_submessage_list>
 8012df0:	e783      	b.n	8012cfa <listen_message+0x1a>
 8012df2:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
 8012df6:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8012dfa:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
 8012dfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012e00:	a90a      	add	r1, sp, #40	; 0x28
 8012e02:	4628      	mov	r0, r5
 8012e04:	f7ff fdf4 	bl	80129f0 <read_submessage_list>
 8012e08:	e7c0      	b.n	8012d8c <listen_message+0xac>
 8012e0a:	bf00      	nop

08012e0c <listen_message_reliably>:
 8012e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e10:	1e0b      	subs	r3, r1, #0
 8012e12:	b095      	sub	sp, #84	; 0x54
 8012e14:	bfb8      	it	lt
 8012e16:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8012e1a:	4683      	mov	fp, r0
 8012e1c:	9303      	str	r3, [sp, #12]
 8012e1e:	f001 fa69 	bl	80142f4 <uxr_millis>
 8012e22:	f89b 3048 	ldrb.w	r3, [fp, #72]	; 0x48
 8012e26:	4688      	mov	r8, r1
 8012e28:	4607      	mov	r7, r0
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	f000 8093 	beq.w	8012f56 <listen_message_reliably+0x14a>
 8012e30:	2600      	movs	r6, #0
 8012e32:	4630      	mov	r0, r6
 8012e34:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8012e38:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8012e3c:	e00f      	b.n	8012e5e <listen_message_reliably+0x52>
 8012e3e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8012e42:	454a      	cmp	r2, r9
 8012e44:	eb73 010a 	sbcs.w	r1, r3, sl
 8012e48:	bfb8      	it	lt
 8012e4a:	469a      	movlt	sl, r3
 8012e4c:	f106 0601 	add.w	r6, r6, #1
 8012e50:	f89b 3048 	ldrb.w	r3, [fp, #72]	; 0x48
 8012e54:	b2f0      	uxtb	r0, r6
 8012e56:	bfb8      	it	lt
 8012e58:	4691      	movlt	r9, r2
 8012e5a:	4283      	cmp	r3, r0
 8012e5c:	d953      	bls.n	8012f06 <listen_message_reliably+0xfa>
 8012e5e:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8012e62:	2201      	movs	r2, #1
 8012e64:	2102      	movs	r1, #2
 8012e66:	f001 f8c5 	bl	8013ff4 <uxr_stream_id>
 8012e6a:	00e4      	lsls	r4, r4, #3
 8012e6c:	f104 0520 	add.w	r5, r4, #32
 8012e70:	445d      	add	r5, fp
 8012e72:	4601      	mov	r1, r0
 8012e74:	4643      	mov	r3, r8
 8012e76:	463a      	mov	r2, r7
 8012e78:	4628      	mov	r0, r5
 8012e7a:	9104      	str	r1, [sp, #16]
 8012e7c:	f005 ffc2 	bl	8018e04 <uxr_update_output_stream_heartbeat_timestamp>
 8012e80:	eb0b 0304 	add.w	r3, fp, r4
 8012e84:	2800      	cmp	r0, #0
 8012e86:	d0da      	beq.n	8012e3e <listen_message_reliably+0x32>
 8012e88:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8012e8c:	f89d 5011 	ldrb.w	r5, [sp, #17]
 8012e90:	9302      	str	r3, [sp, #8]
 8012e92:	4658      	mov	r0, fp
 8012e94:	f000 fbf2 	bl	801367c <uxr_session_header_offset>
 8012e98:	3501      	adds	r5, #1
 8012e9a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8012e9e:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 8012ea2:	9000      	str	r0, [sp, #0]
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	a80c      	add	r0, sp, #48	; 0x30
 8012ea8:	2211      	movs	r2, #17
 8012eaa:	a907      	add	r1, sp, #28
 8012eac:	f7ff f862 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	2205      	movs	r2, #5
 8012eb4:	210b      	movs	r1, #11
 8012eb6:	a80c      	add	r0, sp, #48	; 0x30
 8012eb8:	f001 f9d6 	bl	8014268 <uxr_buffer_submessage_header>
 8012ebc:	8968      	ldrh	r0, [r5, #10]
 8012ebe:	2101      	movs	r1, #1
 8012ec0:	f006 f85e 	bl	8018f80 <uxr_seq_num_add>
 8012ec4:	9902      	ldr	r1, [sp, #8]
 8012ec6:	892a      	ldrh	r2, [r5, #8]
 8012ec8:	f88d 1018 	strb.w	r1, [sp, #24]
 8012ecc:	4603      	mov	r3, r0
 8012ece:	a905      	add	r1, sp, #20
 8012ed0:	a80c      	add	r0, sp, #48	; 0x30
 8012ed2:	f8ad 2016 	strh.w	r2, [sp, #22]
 8012ed6:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012eda:	f002 f8c3 	bl	8015064 <uxr_serialize_HEARTBEAT_Payload>
 8012ede:	2200      	movs	r2, #0
 8012ee0:	4611      	mov	r1, r2
 8012ee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012ee4:	4658      	mov	r0, fp
 8012ee6:	f000 fb71 	bl	80135cc <uxr_stamp_session_header>
 8012eea:	a80c      	add	r0, sp, #48	; 0x30
 8012eec:	f7ff f882 	bl	8011ff4 <ucdr_buffer_length>
 8012ef0:	f8db 3070 	ldr.w	r3, [fp, #112]	; 0x70
 8012ef4:	4602      	mov	r2, r0
 8012ef6:	a907      	add	r1, sp, #28
 8012ef8:	e9d3 0500 	ldrd	r0, r5, [r3]
 8012efc:	445c      	add	r4, fp
 8012efe:	47a8      	blx	r5
 8012f00:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8012f04:	e79d      	b.n	8012e42 <listen_message_reliably+0x36>
 8012f06:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8012f0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012f0e:	45a2      	cmp	sl, r4
 8012f10:	bf08      	it	eq
 8012f12:	4599      	cmpeq	r9, r3
 8012f14:	d01f      	beq.n	8012f56 <listen_message_reliably+0x14a>
 8012f16:	eba9 0107 	sub.w	r1, r9, r7
 8012f1a:	2900      	cmp	r1, #0
 8012f1c:	9c03      	ldr	r4, [sp, #12]
 8012f1e:	bf08      	it	eq
 8012f20:	2101      	moveq	r1, #1
 8012f22:	428c      	cmp	r4, r1
 8012f24:	4623      	mov	r3, r4
 8012f26:	bfa8      	it	ge
 8012f28:	460b      	movge	r3, r1
 8012f2a:	4619      	mov	r1, r3
 8012f2c:	4658      	mov	r0, fp
 8012f2e:	461f      	mov	r7, r3
 8012f30:	f7ff fed6 	bl	8012ce0 <listen_message>
 8012f34:	b110      	cbz	r0, 8012f3c <listen_message_reliably+0x130>
 8012f36:	b015      	add	sp, #84	; 0x54
 8012f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f3c:	1be3      	subs	r3, r4, r7
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	9303      	str	r3, [sp, #12]
 8012f42:	ddf8      	ble.n	8012f36 <listen_message_reliably+0x12a>
 8012f44:	f001 f9d6 	bl	80142f4 <uxr_millis>
 8012f48:	f89b 3048 	ldrb.w	r3, [fp, #72]	; 0x48
 8012f4c:	4688      	mov	r8, r1
 8012f4e:	4607      	mov	r7, r0
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	f47f af6d 	bne.w	8012e30 <listen_message_reliably+0x24>
 8012f56:	9903      	ldr	r1, [sp, #12]
 8012f58:	e7df      	b.n	8012f1a <listen_message_reliably+0x10e>
 8012f5a:	bf00      	nop

08012f5c <uxr_init_session>:
 8012f5c:	b5d0      	push	{r4, r6, r7, lr}
 8012f5e:	2300      	movs	r3, #0
 8012f60:	2600      	movs	r6, #0
 8012f62:	2700      	movs	r7, #0
 8012f64:	e9c0 6726 	strd	r6, r7, [r0, #152]	; 0x98
 8012f68:	4604      	mov	r4, r0
 8012f6a:	6701      	str	r1, [r0, #112]	; 0x70
 8012f6c:	e9c0 331d 	strd	r3, r3, [r0, #116]	; 0x74
 8012f70:	e9c0 331f 	strd	r3, r3, [r0, #124]	; 0x7c
 8012f74:	e9c0 3321 	strd	r3, r3, [r0, #132]	; 0x84
 8012f78:	e9c0 3323 	strd	r3, r3, [r0, #140]	; 0x8c
 8012f7c:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
 8012f80:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 8012f84:	2181      	movs	r1, #129	; 0x81
 8012f86:	f000 fa8f 	bl	80134a8 <uxr_init_session_info>
 8012f8a:	f104 0008 	add.w	r0, r4, #8
 8012f8e:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
 8012f92:	f001 b885 	b.w	80140a0 <uxr_init_stream_storage>
 8012f96:	bf00      	nop

08012f98 <uxr_set_status_callback>:
 8012f98:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 8012f9c:	4770      	bx	lr
 8012f9e:	bf00      	nop

08012fa0 <uxr_set_topic_callback>:
 8012fa0:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8012fa4:	4770      	bx	lr
 8012fa6:	bf00      	nop

08012fa8 <uxr_set_request_callback>:
 8012fa8:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 8012fac:	4770      	bx	lr
 8012fae:	bf00      	nop

08012fb0 <uxr_set_reply_callback>:
 8012fb0:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 8012fb4:	4770      	bx	lr
 8012fb6:	bf00      	nop

08012fb8 <uxr_create_session>:
 8012fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012fba:	4604      	mov	r4, r0
 8012fbc:	b093      	sub	sp, #76	; 0x4c
 8012fbe:	3008      	adds	r0, #8
 8012fc0:	f001 f878 	bl	80140b4 <uxr_reset_stream_storage>
 8012fc4:	4620      	mov	r0, r4
 8012fc6:	f000 fb59 	bl	801367c <uxr_session_header_offset>
 8012fca:	a903      	add	r1, sp, #12
 8012fcc:	9000      	str	r0, [sp, #0]
 8012fce:	2300      	movs	r3, #0
 8012fd0:	a80a      	add	r0, sp, #40	; 0x28
 8012fd2:	221c      	movs	r2, #28
 8012fd4:	f7fe ffce 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8012fd8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8012fda:	8a1a      	ldrh	r2, [r3, #16]
 8012fdc:	3a04      	subs	r2, #4
 8012fde:	b292      	uxth	r2, r2
 8012fe0:	4620      	mov	r0, r4
 8012fe2:	a90a      	add	r1, sp, #40	; 0x28
 8012fe4:	f000 fa72 	bl	80134cc <uxr_buffer_create_session>
 8012fe8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012fea:	4620      	mov	r0, r4
 8012fec:	f000 fada 	bl	80135a4 <uxr_stamp_create_session_header>
 8012ff0:	a80a      	add	r0, sp, #40	; 0x28
 8012ff2:	f7fe ffff 	bl	8011ff4 <ucdr_buffer_length>
 8012ff6:	23ff      	movs	r3, #255	; 0xff
 8012ff8:	4606      	mov	r6, r0
 8012ffa:	7163      	strb	r3, [r4, #5]
 8012ffc:	250a      	movs	r5, #10
 8012ffe:	e001      	b.n	8013004 <uxr_create_session+0x4c>
 8013000:	28ff      	cmp	r0, #255	; 0xff
 8013002:	d10d      	bne.n	8013020 <uxr_create_session+0x68>
 8013004:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013006:	4632      	mov	r2, r6
 8013008:	e9d3 0700 	ldrd	r0, r7, [r3]
 801300c:	a903      	add	r1, sp, #12
 801300e:	47b8      	blx	r7
 8013010:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013014:	4620      	mov	r0, r4
 8013016:	f7ff fe63 	bl	8012ce0 <listen_message>
 801301a:	3d01      	subs	r5, #1
 801301c:	7960      	ldrb	r0, [r4, #5]
 801301e:	d1ef      	bne.n	8013000 <uxr_create_session+0x48>
 8013020:	fab0 f080 	clz	r0, r0
 8013024:	0940      	lsrs	r0, r0, #5
 8013026:	b013      	add	sp, #76	; 0x4c
 8013028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801302a:	bf00      	nop

0801302c <uxr_delete_session_retries>:
 801302c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801302e:	b091      	sub	sp, #68	; 0x44
 8013030:	4604      	mov	r4, r0
 8013032:	460d      	mov	r5, r1
 8013034:	f000 fb22 	bl	801367c <uxr_session_header_offset>
 8013038:	2300      	movs	r3, #0
 801303a:	2210      	movs	r2, #16
 801303c:	9000      	str	r0, [sp, #0]
 801303e:	a904      	add	r1, sp, #16
 8013040:	a808      	add	r0, sp, #32
 8013042:	f7fe ff97 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8013046:	a908      	add	r1, sp, #32
 8013048:	4620      	mov	r0, r4
 801304a:	f000 fa65 	bl	8013518 <uxr_buffer_delete_session>
 801304e:	2200      	movs	r2, #0
 8013050:	9b08      	ldr	r3, [sp, #32]
 8013052:	4611      	mov	r1, r2
 8013054:	4620      	mov	r0, r4
 8013056:	f000 fab9 	bl	80135cc <uxr_stamp_session_header>
 801305a:	a808      	add	r0, sp, #32
 801305c:	f7fe ffca 	bl	8011ff4 <ucdr_buffer_length>
 8013060:	23ff      	movs	r3, #255	; 0xff
 8013062:	4602      	mov	r2, r0
 8013064:	7163      	strb	r3, [r4, #5]
 8013066:	b1ed      	cbz	r5, 80130a4 <uxr_delete_session_retries+0x78>
 8013068:	2600      	movs	r6, #0
 801306a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801306c:	9203      	str	r2, [sp, #12]
 801306e:	e9d3 0700 	ldrd	r0, r7, [r3]
 8013072:	a904      	add	r1, sp, #16
 8013074:	47b8      	blx	r7
 8013076:	3601      	adds	r6, #1
 8013078:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801307c:	4620      	mov	r0, r4
 801307e:	f7ff fe2f 	bl	8012ce0 <listen_message>
 8013082:	42b5      	cmp	r5, r6
 8013084:	7963      	ldrb	r3, [r4, #5]
 8013086:	d007      	beq.n	8013098 <uxr_delete_session_retries+0x6c>
 8013088:	2bff      	cmp	r3, #255	; 0xff
 801308a:	9a03      	ldr	r2, [sp, #12]
 801308c:	d0ed      	beq.n	801306a <uxr_delete_session_retries+0x3e>
 801308e:	fab3 f083 	clz	r0, r3
 8013092:	0940      	lsrs	r0, r0, #5
 8013094:	b011      	add	sp, #68	; 0x44
 8013096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013098:	2bff      	cmp	r3, #255	; 0xff
 801309a:	bf08      	it	eq
 801309c:	2000      	moveq	r0, #0
 801309e:	d1f6      	bne.n	801308e <uxr_delete_session_retries+0x62>
 80130a0:	b011      	add	sp, #68	; 0x44
 80130a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130a4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80130a6:	a904      	add	r1, sp, #16
 80130a8:	e9d3 0500 	ldrd	r0, r5, [r3]
 80130ac:	47a8      	blx	r5
 80130ae:	7963      	ldrb	r3, [r4, #5]
 80130b0:	fab3 f083 	clz	r0, r3
 80130b4:	0940      	lsrs	r0, r0, #5
 80130b6:	e7ed      	b.n	8013094 <uxr_delete_session_retries+0x68>

080130b8 <uxr_create_output_best_effort_stream>:
 80130b8:	b510      	push	{r4, lr}
 80130ba:	b084      	sub	sp, #16
 80130bc:	e9cd 2100 	strd	r2, r1, [sp]
 80130c0:	4604      	mov	r4, r0
 80130c2:	f000 fadb 	bl	801367c <uxr_session_header_offset>
 80130c6:	e9dd 2100 	ldrd	r2, r1, [sp]
 80130ca:	4603      	mov	r3, r0
 80130cc:	f104 0008 	add.w	r0, r4, #8
 80130d0:	b004      	add	sp, #16
 80130d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80130d6:	f001 b82d 	b.w	8014134 <uxr_add_output_best_effort_buffer>
 80130da:	bf00      	nop

080130dc <uxr_create_output_reliable_stream>:
 80130dc:	b530      	push	{r4, r5, lr}
 80130de:	b089      	sub	sp, #36	; 0x24
 80130e0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80130e4:	9303      	str	r3, [sp, #12]
 80130e6:	4604      	mov	r4, r0
 80130e8:	f000 fac8 	bl	801367c <uxr_session_header_offset>
 80130ec:	4605      	mov	r5, r0
 80130ee:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80130f2:	9905      	ldr	r1, [sp, #20]
 80130f4:	9500      	str	r5, [sp, #0]
 80130f6:	f104 0008 	add.w	r0, r4, #8
 80130fa:	f001 f82d 	bl	8014158 <uxr_add_output_reliable_buffer>
 80130fe:	2200      	movs	r2, #0
 8013100:	b2c3      	uxtb	r3, r0
 8013102:	f363 0207 	bfi	r2, r3, #0, #8
 8013106:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801310a:	f363 220f 	bfi	r2, r3, #8, #8
 801310e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013112:	f363 4217 	bfi	r2, r3, #16, #8
 8013116:	0e03      	lsrs	r3, r0, #24
 8013118:	f363 621f 	bfi	r2, r3, #24, #8
 801311c:	4610      	mov	r0, r2
 801311e:	b009      	add	sp, #36	; 0x24
 8013120:	bd30      	pop	{r4, r5, pc}
 8013122:	bf00      	nop

08013124 <uxr_create_input_best_effort_stream>:
 8013124:	b082      	sub	sp, #8
 8013126:	3008      	adds	r0, #8
 8013128:	b002      	add	sp, #8
 801312a:	f001 b82f 	b.w	801418c <uxr_add_input_best_effort_buffer>
 801312e:	bf00      	nop

08013130 <uxr_create_input_reliable_stream>:
 8013130:	b510      	push	{r4, lr}
 8013132:	b084      	sub	sp, #16
 8013134:	4c0b      	ldr	r4, [pc, #44]	; (8013164 <uxr_create_input_reliable_stream+0x34>)
 8013136:	9400      	str	r4, [sp, #0]
 8013138:	3008      	adds	r0, #8
 801313a:	f001 f83d 	bl	80141b8 <uxr_add_input_reliable_buffer>
 801313e:	2200      	movs	r2, #0
 8013140:	b2c3      	uxtb	r3, r0
 8013142:	f363 0207 	bfi	r2, r3, #0, #8
 8013146:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801314a:	f363 220f 	bfi	r2, r3, #8, #8
 801314e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013152:	f363 4217 	bfi	r2, r3, #16, #8
 8013156:	0e03      	lsrs	r3, r0, #24
 8013158:	f363 621f 	bfi	r2, r3, #24, #8
 801315c:	4610      	mov	r0, r2
 801315e:	b004      	add	sp, #16
 8013160:	bd10      	pop	{r4, pc}
 8013162:	bf00      	nop
 8013164:	08012941 	.word	0x08012941

08013168 <uxr_sync_session>:
 8013168:	b5f0      	push	{r4, r5, r6, r7, lr}
 801316a:	b093      	sub	sp, #76	; 0x4c
 801316c:	4604      	mov	r4, r0
 801316e:	460d      	mov	r5, r1
 8013170:	f000 fa84 	bl	801367c <uxr_session_header_offset>
 8013174:	a905      	add	r1, sp, #20
 8013176:	9000      	str	r0, [sp, #0]
 8013178:	2300      	movs	r3, #0
 801317a:	a80a      	add	r0, sp, #40	; 0x28
 801317c:	2214      	movs	r2, #20
 801317e:	f7fe fef9 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8013182:	2300      	movs	r3, #0
 8013184:	2208      	movs	r2, #8
 8013186:	210e      	movs	r1, #14
 8013188:	a80a      	add	r0, sp, #40	; 0x28
 801318a:	f001 f86d 	bl	8014268 <uxr_buffer_submessage_header>
 801318e:	f001 f8cd 	bl	801432c <uxr_nanos>
 8013192:	a31b      	add	r3, pc, #108	; (adr r3, 8013200 <uxr_sync_session+0x98>)
 8013194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013198:	4606      	mov	r6, r0
 801319a:	460f      	mov	r7, r1
 801319c:	f7ed fd84 	bl	8000ca8 <__aeabi_ldivmod>
 80131a0:	a317      	add	r3, pc, #92	; (adr r3, 8013200 <uxr_sync_session+0x98>)
 80131a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131a6:	4684      	mov	ip, r0
 80131a8:	4639      	mov	r1, r7
 80131aa:	4630      	mov	r0, r6
 80131ac:	f8cd c00c 	str.w	ip, [sp, #12]
 80131b0:	f7ed fd7a 	bl	8000ca8 <__aeabi_ldivmod>
 80131b4:	a903      	add	r1, sp, #12
 80131b6:	a80a      	add	r0, sp, #40	; 0x28
 80131b8:	9204      	str	r2, [sp, #16]
 80131ba:	f001 ff79 	bl	80150b0 <uxr_serialize_TIMESTAMP_Payload>
 80131be:	2200      	movs	r2, #0
 80131c0:	4611      	mov	r1, r2
 80131c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80131c4:	4620      	mov	r0, r4
 80131c6:	f000 fa01 	bl	80135cc <uxr_stamp_session_header>
 80131ca:	a80a      	add	r0, sp, #40	; 0x28
 80131cc:	f7fe ff12 	bl	8011ff4 <ucdr_buffer_length>
 80131d0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80131d2:	4602      	mov	r2, r0
 80131d4:	a905      	add	r1, sp, #20
 80131d6:	e9d3 0600 	ldrd	r0, r6, [r3]
 80131da:	47b0      	blx	r6
 80131dc:	2300      	movs	r3, #0
 80131de:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 80131e2:	e002      	b.n	80131ea <uxr_sync_session+0x82>
 80131e4:	f894 00a0 	ldrb.w	r0, [r4, #160]	; 0xa0
 80131e8:	b938      	cbnz	r0, 80131fa <uxr_sync_session+0x92>
 80131ea:	4629      	mov	r1, r5
 80131ec:	4620      	mov	r0, r4
 80131ee:	f7ff fe0d 	bl	8012e0c <listen_message_reliably>
 80131f2:	2800      	cmp	r0, #0
 80131f4:	d1f6      	bne.n	80131e4 <uxr_sync_session+0x7c>
 80131f6:	f894 00a0 	ldrb.w	r0, [r4, #160]	; 0xa0
 80131fa:	b013      	add	sp, #76	; 0x4c
 80131fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80131fe:	bf00      	nop
 8013200:	3b9aca00 	.word	0x3b9aca00
 8013204:	00000000 	.word	0x00000000

08013208 <uxr_epoch_nanos>:
 8013208:	b510      	push	{r4, lr}
 801320a:	4604      	mov	r4, r0
 801320c:	f001 f88e 	bl	801432c <uxr_nanos>
 8013210:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 8013214:	1ac0      	subs	r0, r0, r3
 8013216:	eb61 0102 	sbc.w	r1, r1, r2
 801321a:	bd10      	pop	{r4, pc}

0801321c <uxr_flash_output_streams>:
 801321c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013220:	7e03      	ldrb	r3, [r0, #24]
 8013222:	b084      	sub	sp, #16
 8013224:	4604      	mov	r4, r0
 8013226:	b1fb      	cbz	r3, 8013268 <uxr_flash_output_streams+0x4c>
 8013228:	f04f 0900 	mov.w	r9, #0
 801322c:	4648      	mov	r0, r9
 801322e:	f10d 0802 	add.w	r8, sp, #2
 8013232:	af03      	add	r7, sp, #12
 8013234:	ae02      	add	r6, sp, #8
 8013236:	2201      	movs	r2, #1
 8013238:	4611      	mov	r1, r2
 801323a:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 801323e:	f000 fed9 	bl	8013ff4 <uxr_stream_id>
 8013242:	3508      	adds	r5, #8
 8013244:	4684      	mov	ip, r0
 8013246:	4643      	mov	r3, r8
 8013248:	4628      	mov	r0, r5
 801324a:	463a      	mov	r2, r7
 801324c:	4631      	mov	r1, r6
 801324e:	f8cd c004 	str.w	ip, [sp, #4]
 8013252:	f005 fb97 	bl	8018984 <uxr_prepare_best_effort_buffer_to_send>
 8013256:	2800      	cmp	r0, #0
 8013258:	d13d      	bne.n	80132d6 <uxr_flash_output_streams+0xba>
 801325a:	7e23      	ldrb	r3, [r4, #24]
 801325c:	f109 0901 	add.w	r9, r9, #1
 8013260:	fa5f f089 	uxtb.w	r0, r9
 8013264:	4283      	cmp	r3, r0
 8013266:	d8e6      	bhi.n	8013236 <uxr_flash_output_streams+0x1a>
 8013268:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 801326c:	b383      	cbz	r3, 80132d0 <uxr_flash_output_streams+0xb4>
 801326e:	f04f 0900 	mov.w	r9, #0
 8013272:	4648      	mov	r0, r9
 8013274:	f10d 0802 	add.w	r8, sp, #2
 8013278:	af03      	add	r7, sp, #12
 801327a:	ae02      	add	r6, sp, #8
 801327c:	2201      	movs	r2, #1
 801327e:	2102      	movs	r1, #2
 8013280:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8013284:	f000 feb6 	bl	8013ff4 <uxr_stream_id>
 8013288:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 801328c:	3520      	adds	r5, #32
 801328e:	9001      	str	r0, [sp, #4]
 8013290:	e00c      	b.n	80132ac <uxr_flash_output_streams+0x90>
 8013292:	9b02      	ldr	r3, [sp, #8]
 8013294:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8013298:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801329c:	f000 f996 	bl	80135cc <uxr_stamp_session_header>
 80132a0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80132a2:	9a03      	ldr	r2, [sp, #12]
 80132a4:	9902      	ldr	r1, [sp, #8]
 80132a6:	e9d3 0a00 	ldrd	r0, sl, [r3]
 80132aa:	47d0      	blx	sl
 80132ac:	4643      	mov	r3, r8
 80132ae:	463a      	mov	r2, r7
 80132b0:	4631      	mov	r1, r6
 80132b2:	4628      	mov	r0, r5
 80132b4:	f005 fd64 	bl	8018d80 <uxr_prepare_next_reliable_buffer_to_send>
 80132b8:	4603      	mov	r3, r0
 80132ba:	4620      	mov	r0, r4
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d1e8      	bne.n	8013292 <uxr_flash_output_streams+0x76>
 80132c0:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80132c4:	f109 0901 	add.w	r9, r9, #1
 80132c8:	fa5f f089 	uxtb.w	r0, r9
 80132cc:	4283      	cmp	r3, r0
 80132ce:	d8d5      	bhi.n	801327c <uxr_flash_output_streams+0x60>
 80132d0:	b004      	add	sp, #16
 80132d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80132d6:	9b02      	ldr	r3, [sp, #8]
 80132d8:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80132dc:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80132e0:	4620      	mov	r0, r4
 80132e2:	f000 f973 	bl	80135cc <uxr_stamp_session_header>
 80132e6:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80132e8:	9a03      	ldr	r2, [sp, #12]
 80132ea:	9902      	ldr	r1, [sp, #8]
 80132ec:	e9d3 0500 	ldrd	r0, r5, [r3]
 80132f0:	47a8      	blx	r5
 80132f2:	f109 0901 	add.w	r9, r9, #1
 80132f6:	7e23      	ldrb	r3, [r4, #24]
 80132f8:	fa5f f089 	uxtb.w	r0, r9
 80132fc:	4283      	cmp	r3, r0
 80132fe:	d89a      	bhi.n	8013236 <uxr_flash_output_streams+0x1a>
 8013300:	e7b2      	b.n	8013268 <uxr_flash_output_streams+0x4c>
 8013302:	bf00      	nop

08013304 <uxr_run_session_until_data>:
 8013304:	b570      	push	{r4, r5, r6, lr}
 8013306:	4604      	mov	r4, r0
 8013308:	460d      	mov	r5, r1
 801330a:	f000 fff3 	bl	80142f4 <uxr_millis>
 801330e:	4606      	mov	r6, r0
 8013310:	4620      	mov	r0, r4
 8013312:	f7ff ff83 	bl	801321c <uxr_flash_output_streams>
 8013316:	2300      	movs	r3, #0
 8013318:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 801331c:	4629      	mov	r1, r5
 801331e:	e005      	b.n	801332c <uxr_run_session_until_data+0x28>
 8013320:	f000 ffe8 	bl	80142f4 <uxr_millis>
 8013324:	1b83      	subs	r3, r0, r6
 8013326:	1ae9      	subs	r1, r5, r3
 8013328:	2900      	cmp	r1, #0
 801332a:	dd07      	ble.n	801333c <uxr_run_session_until_data+0x38>
 801332c:	4620      	mov	r0, r4
 801332e:	f7ff fd6d 	bl	8012e0c <listen_message_reliably>
 8013332:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8013336:	2800      	cmp	r0, #0
 8013338:	d0f2      	beq.n	8013320 <uxr_run_session_until_data+0x1c>
 801333a:	bd70      	pop	{r4, r5, r6, pc}
 801333c:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8013340:	bd70      	pop	{r4, r5, r6, pc}
 8013342:	bf00      	nop

08013344 <uxr_run_session_until_confirm_delivery>:
 8013344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013346:	4605      	mov	r5, r0
 8013348:	460e      	mov	r6, r1
 801334a:	f100 0708 	add.w	r7, r0, #8
 801334e:	2400      	movs	r4, #0
 8013350:	f7ff ff64 	bl	801321c <uxr_flash_output_streams>
 8013354:	e005      	b.n	8013362 <uxr_run_session_until_confirm_delivery+0x1e>
 8013356:	b964      	cbnz	r4, 8013372 <uxr_run_session_until_confirm_delivery+0x2e>
 8013358:	f7ff fd58 	bl	8012e0c <listen_message_reliably>
 801335c:	f080 0001 	eor.w	r0, r0, #1
 8013360:	b2c4      	uxtb	r4, r0
 8013362:	4638      	mov	r0, r7
 8013364:	f000 ff6a 	bl	801423c <uxr_output_streams_confirmed>
 8013368:	4603      	mov	r3, r0
 801336a:	4631      	mov	r1, r6
 801336c:	4628      	mov	r0, r5
 801336e:	2b00      	cmp	r3, #0
 8013370:	d0f1      	beq.n	8013356 <uxr_run_session_until_confirm_delivery+0x12>
 8013372:	4638      	mov	r0, r7
 8013374:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013378:	f000 bf60 	b.w	801423c <uxr_output_streams_confirmed>

0801337c <uxr_run_session_until_all_status>:
 801337c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013380:	9d08      	ldr	r5, [sp, #32]
 8013382:	460f      	mov	r7, r1
 8013384:	4692      	mov	sl, r2
 8013386:	461c      	mov	r4, r3
 8013388:	4606      	mov	r6, r0
 801338a:	f7ff ff47 	bl	801321c <uxr_flash_output_streams>
 801338e:	b125      	cbz	r5, 801339a <uxr_run_session_until_all_status+0x1e>
 8013390:	462a      	mov	r2, r5
 8013392:	21ff      	movs	r1, #255	; 0xff
 8013394:	4620      	mov	r0, r4
 8013396:	f006 f975 	bl	8019684 <memset>
 801339a:	e9c6 a41d 	strd	sl, r4, [r6, #116]	; 0x74
 801339e:	67f5      	str	r5, [r6, #124]	; 0x7c
 80133a0:	f000 ffa8 	bl	80142f4 <uxr_millis>
 80133a4:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 80133a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80133ac:	4680      	mov	r8, r0
 80133ae:	4639      	mov	r1, r7
 80133b0:	4630      	mov	r0, r6
 80133b2:	f7ff fd2b 	bl	8012e0c <listen_message_reliably>
 80133b6:	f000 ff9d 	bl	80142f4 <uxr_millis>
 80133ba:	eba0 0008 	sub.w	r0, r0, r8
 80133be:	1a39      	subs	r1, r7, r0
 80133c0:	b33d      	cbz	r5, 8013412 <uxr_run_session_until_all_status+0x96>
 80133c2:	46cc      	mov	ip, r9
 80133c4:	464a      	mov	r2, r9
 80133c6:	2301      	movs	r3, #1
 80133c8:	e002      	b.n	80133d0 <uxr_run_session_until_all_status+0x54>
 80133ca:	42ab      	cmp	r3, r5
 80133cc:	d20c      	bcs.n	80133e8 <uxr_run_session_until_all_status+0x6c>
 80133ce:	3301      	adds	r3, #1
 80133d0:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 80133d4:	2cff      	cmp	r4, #255	; 0xff
 80133d6:	d1f8      	bne.n	80133ca <uxr_run_session_until_all_status+0x4e>
 80133d8:	42ab      	cmp	r3, r5
 80133da:	f83a 0013 	ldrh.w	r0, [sl, r3, lsl #1]
 80133de:	d213      	bcs.n	8013408 <uxr_run_session_until_all_status+0x8c>
 80133e0:	2800      	cmp	r0, #0
 80133e2:	d0f4      	beq.n	80133ce <uxr_run_session_until_all_status+0x52>
 80133e4:	2900      	cmp	r1, #0
 80133e6:	dce3      	bgt.n	80133b0 <uxr_run_session_until_all_status+0x34>
 80133e8:	2300      	movs	r3, #0
 80133ea:	444d      	add	r5, r9
 80133ec:	67f3      	str	r3, [r6, #124]	; 0x7c
 80133ee:	e001      	b.n	80133f4 <uxr_run_session_until_all_status+0x78>
 80133f0:	2b01      	cmp	r3, #1
 80133f2:	d812      	bhi.n	801341a <uxr_run_session_until_all_status+0x9e>
 80133f4:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 80133f8:	4565      	cmp	r5, ip
 80133fa:	d1f9      	bne.n	80133f0 <uxr_run_session_until_all_status+0x74>
 80133fc:	2b01      	cmp	r3, #1
 80133fe:	bf8c      	ite	hi
 8013400:	2000      	movhi	r0, #0
 8013402:	2001      	movls	r0, #1
 8013404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013408:	2900      	cmp	r1, #0
 801340a:	dded      	ble.n	80133e8 <uxr_run_session_until_all_status+0x6c>
 801340c:	2800      	cmp	r0, #0
 801340e:	d1cf      	bne.n	80133b0 <uxr_run_session_until_all_status+0x34>
 8013410:	e7ea      	b.n	80133e8 <uxr_run_session_until_all_status+0x6c>
 8013412:	67f5      	str	r5, [r6, #124]	; 0x7c
 8013414:	2001      	movs	r0, #1
 8013416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801341a:	2000      	movs	r0, #0
 801341c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013420 <uxr_prepare_stream_to_write_submessage>:
 8013420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013424:	b082      	sub	sp, #8
 8013426:	4682      	mov	sl, r0
 8013428:	4610      	mov	r0, r2
 801342a:	4615      	mov	r5, r2
 801342c:	461e      	mov	r6, r3
 801342e:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8013432:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8013436:	9101      	str	r1, [sp, #4]
 8013438:	f3c1 2407 	ubfx	r4, r1, #8, #8
 801343c:	f000 ff54 	bl	80142e8 <uxr_submessage_padding>
 8013440:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013444:	f105 0904 	add.w	r9, r5, #4
 8013448:	2b01      	cmp	r3, #1
 801344a:	4481      	add	r9, r0
 801344c:	d01d      	beq.n	801348a <uxr_prepare_stream_to_write_submessage+0x6a>
 801344e:	2b02      	cmp	r3, #2
 8013450:	d116      	bne.n	8013480 <uxr_prepare_stream_to_write_submessage+0x60>
 8013452:	4621      	mov	r1, r4
 8013454:	f10a 0008 	add.w	r0, sl, #8
 8013458:	f000 fece 	bl	80141f8 <uxr_get_output_reliable_stream>
 801345c:	4604      	mov	r4, r0
 801345e:	b158      	cbz	r0, 8013478 <uxr_prepare_stream_to_write_submessage+0x58>
 8013460:	4649      	mov	r1, r9
 8013462:	4632      	mov	r2, r6
 8013464:	f005 fb32 	bl	8018acc <uxr_prepare_reliable_buffer_to_write>
 8013468:	4604      	mov	r4, r0
 801346a:	b12c      	cbz	r4, 8013478 <uxr_prepare_stream_to_write_submessage+0x58>
 801346c:	4643      	mov	r3, r8
 801346e:	b2aa      	uxth	r2, r5
 8013470:	4639      	mov	r1, r7
 8013472:	4630      	mov	r0, r6
 8013474:	f000 fef8 	bl	8014268 <uxr_buffer_submessage_header>
 8013478:	4620      	mov	r0, r4
 801347a:	b002      	add	sp, #8
 801347c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013480:	2400      	movs	r4, #0
 8013482:	4620      	mov	r0, r4
 8013484:	b002      	add	sp, #8
 8013486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801348a:	4621      	mov	r1, r4
 801348c:	f10a 0008 	add.w	r0, sl, #8
 8013490:	f000 feaa 	bl	80141e8 <uxr_get_output_best_effort_stream>
 8013494:	4604      	mov	r4, r0
 8013496:	2800      	cmp	r0, #0
 8013498:	d0ee      	beq.n	8013478 <uxr_prepare_stream_to_write_submessage+0x58>
 801349a:	4649      	mov	r1, r9
 801349c:	4632      	mov	r2, r6
 801349e:	f005 fa51 	bl	8018944 <uxr_prepare_best_effort_buffer_to_write>
 80134a2:	4604      	mov	r4, r0
 80134a4:	e7e1      	b.n	801346a <uxr_prepare_stream_to_write_submessage+0x4a>
 80134a6:	bf00      	nop

080134a8 <uxr_init_session_info>:
 80134a8:	b470      	push	{r4, r5, r6}
 80134aa:	7102      	strb	r2, [r0, #4]
 80134ac:	0e16      	lsrs	r6, r2, #24
 80134ae:	f3c2 4507 	ubfx	r5, r2, #16, #8
 80134b2:	f3c2 2407 	ubfx	r4, r2, #8, #8
 80134b6:	23ff      	movs	r3, #255	; 0xff
 80134b8:	2209      	movs	r2, #9
 80134ba:	7046      	strb	r6, [r0, #1]
 80134bc:	7085      	strb	r5, [r0, #2]
 80134be:	70c4      	strb	r4, [r0, #3]
 80134c0:	7001      	strb	r1, [r0, #0]
 80134c2:	bc70      	pop	{r4, r5, r6}
 80134c4:	80c2      	strh	r2, [r0, #6]
 80134c6:	7143      	strb	r3, [r0, #5]
 80134c8:	4770      	bx	lr
 80134ca:	bf00      	nop

080134cc <uxr_buffer_create_session>:
 80134cc:	b570      	push	{r4, r5, r6, lr}
 80134ce:	4d11      	ldr	r5, [pc, #68]	; (8013514 <uxr_buffer_create_session+0x48>)
 80134d0:	f8d0 3001 	ldr.w	r3, [r0, #1]
 80134d4:	7806      	ldrb	r6, [r0, #0]
 80134d6:	b088      	sub	sp, #32
 80134d8:	460c      	mov	r4, r1
 80134da:	9302      	str	r3, [sp, #8]
 80134dc:	2101      	movs	r1, #1
 80134de:	2300      	movs	r3, #0
 80134e0:	f8ad 201c 	strh.w	r2, [sp, #28]
 80134e4:	88aa      	ldrh	r2, [r5, #4]
 80134e6:	80c1      	strh	r1, [r0, #6]
 80134e8:	f88d 600c 	strb.w	r6, [sp, #12]
 80134ec:	f8ad 1004 	strh.w	r1, [sp, #4]
 80134f0:	682e      	ldr	r6, [r5, #0]
 80134f2:	f8ad 2006 	strh.w	r2, [sp, #6]
 80134f6:	4619      	mov	r1, r3
 80134f8:	2210      	movs	r2, #16
 80134fa:	4620      	mov	r0, r4
 80134fc:	f88d 300d 	strb.w	r3, [sp, #13]
 8013500:	9600      	str	r6, [sp, #0]
 8013502:	f000 feb1 	bl	8014268 <uxr_buffer_submessage_header>
 8013506:	4620      	mov	r0, r4
 8013508:	4669      	mov	r1, sp
 801350a:	f001 fc65 	bl	8014dd8 <uxr_serialize_CREATE_CLIENT_Payload>
 801350e:	b008      	add	sp, #32
 8013510:	bd70      	pop	{r4, r5, r6, pc}
 8013512:	bf00      	nop
 8013514:	0801e938 	.word	0x0801e938

08013518 <uxr_buffer_delete_session>:
 8013518:	b530      	push	{r4, r5, lr}
 801351a:	4b0c      	ldr	r3, [pc, #48]	; (801354c <uxr_buffer_delete_session+0x34>)
 801351c:	b083      	sub	sp, #12
 801351e:	891b      	ldrh	r3, [r3, #8]
 8013520:	f8ad 3006 	strh.w	r3, [sp, #6]
 8013524:	2202      	movs	r2, #2
 8013526:	460c      	mov	r4, r1
 8013528:	80c2      	strh	r2, [r0, #6]
 801352a:	2300      	movs	r3, #0
 801352c:	2204      	movs	r2, #4
 801352e:	4608      	mov	r0, r1
 8013530:	f44f 7500 	mov.w	r5, #512	; 0x200
 8013534:	2103      	movs	r1, #3
 8013536:	f8ad 5004 	strh.w	r5, [sp, #4]
 801353a:	f000 fe95 	bl	8014268 <uxr_buffer_submessage_header>
 801353e:	4620      	mov	r0, r4
 8013540:	a901      	add	r1, sp, #4
 8013542:	f001 fce3 	bl	8014f0c <uxr_serialize_DELETE_Payload>
 8013546:	b003      	add	sp, #12
 8013548:	bd30      	pop	{r4, r5, pc}
 801354a:	bf00      	nop
 801354c:	0801e938 	.word	0x0801e938

08013550 <uxr_read_create_session_status>:
 8013550:	b510      	push	{r4, lr}
 8013552:	b088      	sub	sp, #32
 8013554:	4604      	mov	r4, r0
 8013556:	4608      	mov	r0, r1
 8013558:	a901      	add	r1, sp, #4
 801355a:	f001 fce7 	bl	8014f2c <uxr_deserialize_STATUS_AGENT_Payload>
 801355e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013562:	7163      	strb	r3, [r4, #5]
 8013564:	b008      	add	sp, #32
 8013566:	bd10      	pop	{r4, pc}

08013568 <uxr_read_delete_session_status>:
 8013568:	b510      	push	{r4, lr}
 801356a:	4604      	mov	r4, r0
 801356c:	b084      	sub	sp, #16
 801356e:	4608      	mov	r0, r1
 8013570:	a902      	add	r1, sp, #8
 8013572:	f001 fd0b 	bl	8014f8c <uxr_deserialize_STATUS_Payload>
 8013576:	88e3      	ldrh	r3, [r4, #6]
 8013578:	2b02      	cmp	r3, #2
 801357a:	d001      	beq.n	8013580 <uxr_read_delete_session_status+0x18>
 801357c:	b004      	add	sp, #16
 801357e:	bd10      	pop	{r4, pc}
 8013580:	f10d 000a 	add.w	r0, sp, #10
 8013584:	f7ff f8c2 	bl	801270c <uxr_object_id_from_raw>
 8013588:	f89d 2008 	ldrb.w	r2, [sp, #8]
 801358c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8013590:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8013594:	b29b      	uxth	r3, r3
 8013596:	2b02      	cmp	r3, #2
 8013598:	bf04      	itt	eq
 801359a:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 801359e:	7163      	strbeq	r3, [r4, #5]
 80135a0:	b004      	add	sp, #16
 80135a2:	bd10      	pop	{r4, pc}

080135a4 <uxr_stamp_create_session_header>:
 80135a4:	b510      	push	{r4, lr}
 80135a6:	4604      	mov	r4, r0
 80135a8:	b08a      	sub	sp, #40	; 0x28
 80135aa:	a802      	add	r0, sp, #8
 80135ac:	2208      	movs	r2, #8
 80135ae:	f7fe fcf3 	bl	8011f98 <ucdr_init_buffer>
 80135b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135b6:	9400      	str	r4, [sp, #0]
 80135b8:	2300      	movs	r3, #0
 80135ba:	a802      	add	r0, sp, #8
 80135bc:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80135c0:	461a      	mov	r2, r3
 80135c2:	f001 f845 	bl	8014650 <uxr_serialize_message_header>
 80135c6:	b00a      	add	sp, #40	; 0x28
 80135c8:	bd10      	pop	{r4, pc}
 80135ca:	bf00      	nop

080135cc <uxr_stamp_session_header>:
 80135cc:	b570      	push	{r4, r5, r6, lr}
 80135ce:	4604      	mov	r4, r0
 80135d0:	b08c      	sub	sp, #48	; 0x30
 80135d2:	460d      	mov	r5, r1
 80135d4:	4616      	mov	r6, r2
 80135d6:	4619      	mov	r1, r3
 80135d8:	a804      	add	r0, sp, #16
 80135da:	2208      	movs	r2, #8
 80135dc:	9603      	str	r6, [sp, #12]
 80135de:	f7fe fcdb 	bl	8011f98 <ucdr_init_buffer>
 80135e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135e6:	9b03      	ldr	r3, [sp, #12]
 80135e8:	9400      	str	r4, [sp, #0]
 80135ea:	462a      	mov	r2, r5
 80135ec:	a804      	add	r0, sp, #16
 80135ee:	f001 f82f 	bl	8014650 <uxr_serialize_message_header>
 80135f2:	b00c      	add	sp, #48	; 0x30
 80135f4:	bd70      	pop	{r4, r5, r6, pc}
 80135f6:	bf00      	nop

080135f8 <uxr_read_session_header>:
 80135f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135fc:	4607      	mov	r7, r0
 80135fe:	b084      	sub	sp, #16
 8013600:	4608      	mov	r0, r1
 8013602:	460c      	mov	r4, r1
 8013604:	4615      	mov	r5, r2
 8013606:	461e      	mov	r6, r3
 8013608:	f7fe fcf8 	bl	8011ffc <ucdr_buffer_remaining>
 801360c:	2808      	cmp	r0, #8
 801360e:	d803      	bhi.n	8013618 <uxr_read_session_header+0x20>
 8013610:	2000      	movs	r0, #0
 8013612:	b004      	add	sp, #16
 8013614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013618:	f10d 080c 	add.w	r8, sp, #12
 801361c:	4633      	mov	r3, r6
 801361e:	462a      	mov	r2, r5
 8013620:	4620      	mov	r0, r4
 8013622:	f8cd 8000 	str.w	r8, [sp]
 8013626:	f10d 010b 	add.w	r1, sp, #11
 801362a:	f001 f82f 	bl	801468c <uxr_deserialize_message_header>
 801362e:	783a      	ldrb	r2, [r7, #0]
 8013630:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8013634:	4293      	cmp	r3, r2
 8013636:	d1eb      	bne.n	8013610 <uxr_read_session_header+0x18>
 8013638:	061b      	lsls	r3, r3, #24
 801363a:	d41c      	bmi.n	8013676 <uxr_read_session_header+0x7e>
 801363c:	f898 2000 	ldrb.w	r2, [r8]
 8013640:	787b      	ldrb	r3, [r7, #1]
 8013642:	429a      	cmp	r2, r3
 8013644:	d003      	beq.n	801364e <uxr_read_session_header+0x56>
 8013646:	2001      	movs	r0, #1
 8013648:	f080 0001 	eor.w	r0, r0, #1
 801364c:	e7e1      	b.n	8013612 <uxr_read_session_header+0x1a>
 801364e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8013652:	78bb      	ldrb	r3, [r7, #2]
 8013654:	429a      	cmp	r2, r3
 8013656:	f107 0102 	add.w	r1, r7, #2
 801365a:	d1f4      	bne.n	8013646 <uxr_read_session_header+0x4e>
 801365c:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8013660:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013664:	429a      	cmp	r2, r3
 8013666:	d1ee      	bne.n	8013646 <uxr_read_session_header+0x4e>
 8013668:	784b      	ldrb	r3, [r1, #1]
 801366a:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801366e:	429a      	cmp	r2, r3
 8013670:	d1e9      	bne.n	8013646 <uxr_read_session_header+0x4e>
 8013672:	2000      	movs	r0, #0
 8013674:	e7e8      	b.n	8013648 <uxr_read_session_header+0x50>
 8013676:	2001      	movs	r0, #1
 8013678:	e7cb      	b.n	8013612 <uxr_read_session_header+0x1a>
 801367a:	bf00      	nop

0801367c <uxr_session_header_offset>:
 801367c:	f990 3000 	ldrsb.w	r3, [r0]
 8013680:	2b00      	cmp	r3, #0
 8013682:	bfac      	ite	ge
 8013684:	2008      	movge	r0, #8
 8013686:	2004      	movlt	r0, #4
 8013688:	4770      	bx	lr
 801368a:	bf00      	nop

0801368c <uxr_init_base_object_request>:
 801368c:	b530      	push	{r4, r5, lr}
 801368e:	88c3      	ldrh	r3, [r0, #6]
 8013690:	b083      	sub	sp, #12
 8013692:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 8013696:	9101      	str	r1, [sp, #4]
 8013698:	f1a3 010a 	sub.w	r1, r3, #10
 801369c:	b289      	uxth	r1, r1
 801369e:	42a1      	cmp	r1, r4
 80136a0:	d80e      	bhi.n	80136c0 <uxr_init_base_object_request+0x34>
 80136a2:	3301      	adds	r3, #1
 80136a4:	b29c      	uxth	r4, r3
 80136a6:	f3c3 2507 	ubfx	r5, r3, #8, #8
 80136aa:	b2db      	uxtb	r3, r3
 80136ac:	80c4      	strh	r4, [r0, #6]
 80136ae:	1c91      	adds	r1, r2, #2
 80136b0:	9801      	ldr	r0, [sp, #4]
 80136b2:	7015      	strb	r5, [r2, #0]
 80136b4:	7053      	strb	r3, [r2, #1]
 80136b6:	f7ff f83d 	bl	8012734 <uxr_object_id_to_raw>
 80136ba:	4620      	mov	r0, r4
 80136bc:	b003      	add	sp, #12
 80136be:	bd30      	pop	{r4, r5, pc}
 80136c0:	230a      	movs	r3, #10
 80136c2:	461c      	mov	r4, r3
 80136c4:	2500      	movs	r5, #0
 80136c6:	e7f1      	b.n	80136ac <uxr_init_base_object_request+0x20>

080136c8 <uxr_parse_base_object_request>:
 80136c8:	b570      	push	{r4, r5, r6, lr}
 80136ca:	4604      	mov	r4, r0
 80136cc:	3002      	adds	r0, #2
 80136ce:	460d      	mov	r5, r1
 80136d0:	4616      	mov	r6, r2
 80136d2:	f7ff f81b 	bl	801270c <uxr_object_id_from_raw>
 80136d6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80136da:	8028      	strh	r0, [r5, #0]
 80136dc:	806b      	strh	r3, [r5, #2]
 80136de:	7822      	ldrb	r2, [r4, #0]
 80136e0:	7863      	ldrb	r3, [r4, #1]
 80136e2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80136e6:	8033      	strh	r3, [r6, #0]
 80136e8:	bd70      	pop	{r4, r5, r6, pc}
 80136ea:	bf00      	nop

080136ec <uxr_init_framing_io>:
 80136ec:	2300      	movs	r3, #0
 80136ee:	7041      	strb	r1, [r0, #1]
 80136f0:	7003      	strb	r3, [r0, #0]
 80136f2:	8583      	strh	r3, [r0, #44]	; 0x2c
 80136f4:	4770      	bx	lr
 80136f6:	bf00      	nop

080136f8 <uxr_write_framed_msg>:
 80136f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136fc:	7845      	ldrb	r5, [r0, #1]
 80136fe:	b085      	sub	sp, #20
 8013700:	4604      	mov	r4, r0
 8013702:	f1a5 0c7d 	sub.w	ip, r5, #125	; 0x7d
 8013706:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 801370a:	f1bc 0f01 	cmp.w	ip, #1
 801370e:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8013712:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8013716:	f884 e038 	strb.w	lr, [r4, #56]	; 0x38
 801371a:	460e      	mov	r6, r1
 801371c:	4617      	mov	r7, r2
 801371e:	469b      	mov	fp, r3
 8013720:	f240 811c 	bls.w	801395c <uxr_write_framed_msg+0x264>
 8013724:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8013728:	2302      	movs	r3, #2
 801372a:	2a01      	cmp	r2, #1
 801372c:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
 8013730:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8013734:	f240 8096 	bls.w	8013864 <uxr_write_framed_msg+0x16c>
 8013738:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801373a:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 801373e:	b2d9      	uxtb	r1, r3
 8013740:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 8013744:	2203      	movs	r2, #3
 8013746:	2b01      	cmp	r3, #1
 8013748:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801374c:	f240 809f 	bls.w	801388e <uxr_write_framed_msg+0x196>
 8013750:	18a3      	adds	r3, r4, r2
 8013752:	3201      	adds	r2, #1
 8013754:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 8013758:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801375c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801375e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8013762:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 8013766:	2901      	cmp	r1, #1
 8013768:	eb04 0102 	add.w	r1, r4, r2
 801376c:	f240 8107 	bls.w	801397e <uxr_write_framed_msg+0x286>
 8013770:	f881 3038 	strb.w	r3, [r1, #56]	; 0x38
 8013774:	3201      	adds	r2, #1
 8013776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013778:	b2d2      	uxtb	r2, r2
 801377a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801377e:	2b00      	cmp	r3, #0
 8013780:	f000 810c 	beq.w	801399c <uxr_write_framed_msg+0x2a4>
 8013784:	f04f 0a00 	mov.w	sl, #0
 8013788:	46d1      	mov	r9, sl
 801378a:	4653      	mov	r3, sl
 801378c:	f81b 3003 	ldrb.w	r3, [fp, r3]
 8013790:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 8013794:	2901      	cmp	r1, #1
 8013796:	f240 80a8 	bls.w	80138ea <uxr_write_framed_msg+0x1f2>
 801379a:	2a29      	cmp	r2, #41	; 0x29
 801379c:	f200 8083 	bhi.w	80138a6 <uxr_write_framed_msg+0x1ae>
 80137a0:	18a1      	adds	r1, r4, r2
 80137a2:	3201      	adds	r2, #1
 80137a4:	b2d2      	uxtb	r2, r2
 80137a6:	f881 3038 	strb.w	r3, [r1, #56]	; 0x38
 80137aa:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80137ae:	ea8a 0303 	eor.w	r3, sl, r3
 80137b2:	4986      	ldr	r1, [pc, #536]	; (80139cc <uxr_write_framed_msg+0x2d4>)
 80137b4:	b2db      	uxtb	r3, r3
 80137b6:	f109 0901 	add.w	r9, r9, #1
 80137ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80137be:	990e      	ldr	r1, [sp, #56]	; 0x38
 80137c0:	fa1f f989 	uxth.w	r9, r9
 80137c4:	4549      	cmp	r1, r9
 80137c6:	ea83 2a1a 	eor.w	sl, r3, sl, lsr #8
 80137ca:	464b      	mov	r3, r9
 80137cc:	d8de      	bhi.n	801378c <uxr_write_framed_msg+0x94>
 80137ce:	ea4f 231a 	mov.w	r3, sl, lsr #8
 80137d2:	fa5f f98a 	uxtb.w	r9, sl
 80137d6:	9301      	str	r3, [sp, #4]
 80137d8:	f04f 0b00 	mov.w	fp, #0
 80137dc:	f88d 900c 	strb.w	r9, [sp, #12]
 80137e0:	f88d 300d 	strb.w	r3, [sp, #13]
 80137e4:	f1a9 0a7d 	sub.w	sl, r9, #125	; 0x7d
 80137e8:	fa5f f18a 	uxtb.w	r1, sl
 80137ec:	2901      	cmp	r1, #1
 80137ee:	d920      	bls.n	8013832 <uxr_write_framed_msg+0x13a>
 80137f0:	2a29      	cmp	r2, #41	; 0x29
 80137f2:	f240 808c 	bls.w	801390e <uxr_write_framed_msg+0x216>
 80137f6:	2500      	movs	r5, #0
 80137f8:	e000      	b.n	80137fc <uxr_write_framed_msg+0x104>
 80137fa:	b160      	cbz	r0, 8013816 <uxr_write_framed_msg+0x11e>
 80137fc:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8013800:	1b52      	subs	r2, r2, r5
 8013802:	4421      	add	r1, r4
 8013804:	4643      	mov	r3, r8
 8013806:	4638      	mov	r0, r7
 8013808:	47b0      	blx	r6
 801380a:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 801380e:	4405      	add	r5, r0
 8013810:	4295      	cmp	r5, r2
 8013812:	d3f2      	bcc.n	80137fa <uxr_write_framed_msg+0x102>
 8013814:	d003      	beq.n	801381e <uxr_write_framed_msg+0x126>
 8013816:	2000      	movs	r0, #0
 8013818:	b005      	add	sp, #20
 801381a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801381e:	fa5f f18a 	uxtb.w	r1, sl
 8013822:	f04f 0300 	mov.w	r3, #0
 8013826:	2901      	cmp	r1, #1
 8013828:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 801382c:	f04f 0200 	mov.w	r2, #0
 8013830:	d86d      	bhi.n	801390e <uxr_write_framed_msg+0x216>
 8013832:	1c51      	adds	r1, r2, #1
 8013834:	b2c9      	uxtb	r1, r1
 8013836:	2929      	cmp	r1, #41	; 0x29
 8013838:	d8dd      	bhi.n	80137f6 <uxr_write_framed_msg+0xfe>
 801383a:	18a0      	adds	r0, r4, r2
 801383c:	3202      	adds	r2, #2
 801383e:	f089 0920 	eor.w	r9, r9, #32
 8013842:	b2d2      	uxtb	r2, r2
 8013844:	4659      	mov	r1, fp
 8013846:	f04f 037d 	mov.w	r3, #125	; 0x7d
 801384a:	f880 9039 	strb.w	r9, [r0, #57]	; 0x39
 801384e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8013852:	f04f 0b01 	mov.w	fp, #1
 8013856:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801385a:	2900      	cmp	r1, #0
 801385c:	d163      	bne.n	8013926 <uxr_write_framed_msg+0x22e>
 801385e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8013862:	e7bf      	b.n	80137e4 <uxr_write_framed_msg+0xec>
 8013864:	2204      	movs	r2, #4
 8013866:	2503      	movs	r5, #3
 8013868:	990e      	ldr	r1, [sp, #56]	; 0x38
 801386a:	4423      	add	r3, r4
 801386c:	b2c9      	uxtb	r1, r1
 801386e:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8013872:	f883 c038 	strb.w	ip, [r3, #56]	; 0x38
 8013876:	4425      	add	r5, r4
 8013878:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 801387c:	f080 0020 	eor.w	r0, r0, #32
 8013880:	2b01      	cmp	r3, #1
 8013882:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 8013886:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801388a:	f63f af61 	bhi.w	8013750 <uxr_write_framed_msg+0x58>
 801388e:	18a3      	adds	r3, r4, r2
 8013890:	f081 0120 	eor.w	r1, r1, #32
 8013894:	3202      	adds	r2, #2
 8013896:	207d      	movs	r0, #125	; 0x7d
 8013898:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 801389c:	f883 0038 	strb.w	r0, [r3, #56]	; 0x38
 80138a0:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80138a4:	e75a      	b.n	801375c <uxr_write_framed_msg+0x64>
 80138a6:	2500      	movs	r5, #0
 80138a8:	e001      	b.n	80138ae <uxr_write_framed_msg+0x1b6>
 80138aa:	2800      	cmp	r0, #0
 80138ac:	d0b3      	beq.n	8013816 <uxr_write_framed_msg+0x11e>
 80138ae:	f105 0138 	add.w	r1, r5, #56	; 0x38
 80138b2:	1b52      	subs	r2, r2, r5
 80138b4:	4421      	add	r1, r4
 80138b6:	4643      	mov	r3, r8
 80138b8:	4638      	mov	r0, r7
 80138ba:	47b0      	blx	r6
 80138bc:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80138c0:	4405      	add	r5, r0
 80138c2:	4295      	cmp	r5, r2
 80138c4:	d3f1      	bcc.n	80138aa <uxr_write_framed_msg+0x1b2>
 80138c6:	d1a6      	bne.n	8013816 <uxr_write_framed_msg+0x11e>
 80138c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80138ca:	f04f 0300 	mov.w	r3, #0
 80138ce:	454a      	cmp	r2, r9
 80138d0:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 80138d4:	464b      	mov	r3, r9
 80138d6:	d971      	bls.n	80139bc <uxr_write_framed_msg+0x2c4>
 80138d8:	f81b 3003 	ldrb.w	r3, [fp, r3]
 80138dc:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 80138e0:	2901      	cmp	r1, #1
 80138e2:	f04f 0200 	mov.w	r2, #0
 80138e6:	f63f af58 	bhi.w	801379a <uxr_write_framed_msg+0xa2>
 80138ea:	1c51      	adds	r1, r2, #1
 80138ec:	b2c9      	uxtb	r1, r1
 80138ee:	2929      	cmp	r1, #41	; 0x29
 80138f0:	d8d9      	bhi.n	80138a6 <uxr_write_framed_msg+0x1ae>
 80138f2:	18a0      	adds	r0, r4, r2
 80138f4:	3202      	adds	r2, #2
 80138f6:	b2d2      	uxtb	r2, r2
 80138f8:	f083 0120 	eor.w	r1, r3, #32
 80138fc:	f04f 057d 	mov.w	r5, #125	; 0x7d
 8013900:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
 8013904:	f880 1039 	strb.w	r1, [r0, #57]	; 0x39
 8013908:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801390c:	e74f      	b.n	80137ae <uxr_write_framed_msg+0xb6>
 801390e:	18a0      	adds	r0, r4, r2
 8013910:	3201      	adds	r2, #1
 8013912:	b2d2      	uxtb	r2, r2
 8013914:	4659      	mov	r1, fp
 8013916:	f880 9038 	strb.w	r9, [r0, #56]	; 0x38
 801391a:	f04f 0b01 	mov.w	fp, #1
 801391e:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8013922:	2900      	cmp	r1, #0
 8013924:	d09b      	beq.n	801385e <uxr_write_framed_msg+0x166>
 8013926:	2500      	movs	r5, #0
 8013928:	e002      	b.n	8013930 <uxr_write_framed_msg+0x238>
 801392a:	2800      	cmp	r0, #0
 801392c:	f43f af73 	beq.w	8013816 <uxr_write_framed_msg+0x11e>
 8013930:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8013934:	1b52      	subs	r2, r2, r5
 8013936:	4421      	add	r1, r4
 8013938:	4643      	mov	r3, r8
 801393a:	4638      	mov	r0, r7
 801393c:	47b0      	blx	r6
 801393e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8013942:	4405      	add	r5, r0
 8013944:	4295      	cmp	r5, r2
 8013946:	d3f0      	bcc.n	801392a <uxr_write_framed_msg+0x232>
 8013948:	f47f af65 	bne.w	8013816 <uxr_write_framed_msg+0x11e>
 801394c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801394e:	2300      	movs	r3, #0
 8013950:	b290      	uxth	r0, r2
 8013952:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8013956:	b005      	add	sp, #20
 8013958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801395c:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8013960:	f085 0520 	eor.w	r5, r5, #32
 8013964:	2303      	movs	r3, #3
 8013966:	217d      	movs	r1, #125	; 0x7d
 8013968:	2a01      	cmp	r2, #1
 801396a:	f884 503a 	strb.w	r5, [r4, #58]	; 0x3a
 801396e:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8013972:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 8013976:	d814      	bhi.n	80139a2 <uxr_write_framed_msg+0x2aa>
 8013978:	2205      	movs	r2, #5
 801397a:	2504      	movs	r5, #4
 801397c:	e774      	b.n	8013868 <uxr_write_framed_msg+0x170>
 801397e:	f083 0320 	eor.w	r3, r3, #32
 8013982:	f881 3039 	strb.w	r3, [r1, #57]	; 0x39
 8013986:	3202      	adds	r2, #2
 8013988:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801398a:	b2d2      	uxtb	r2, r2
 801398c:	207d      	movs	r0, #125	; 0x7d
 801398e:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 8013992:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8013996:	2b00      	cmp	r3, #0
 8013998:	f47f aef4 	bne.w	8013784 <uxr_write_framed_msg+0x8c>
 801399c:	9301      	str	r3, [sp, #4]
 801399e:	4699      	mov	r9, r3
 80139a0:	e71a      	b.n	80137d8 <uxr_write_framed_msg+0xe0>
 80139a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80139a4:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 80139a8:	b2d9      	uxtb	r1, r3
 80139aa:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 80139ae:	2204      	movs	r2, #4
 80139b0:	2b01      	cmp	r3, #1
 80139b2:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80139b6:	f63f aecb 	bhi.w	8013750 <uxr_write_framed_msg+0x58>
 80139ba:	e768      	b.n	801388e <uxr_write_framed_msg+0x196>
 80139bc:	ea4f 231a 	mov.w	r3, sl, lsr #8
 80139c0:	fa5f f98a 	uxtb.w	r9, sl
 80139c4:	9301      	str	r3, [sp, #4]
 80139c6:	2200      	movs	r2, #0
 80139c8:	e706      	b.n	80137d8 <uxr_write_framed_msg+0xe0>
 80139ca:	bf00      	nop
 80139cc:	0801ed78 	.word	0x0801ed78

080139d0 <uxr_framing_read_transport>:
 80139d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139d4:	4604      	mov	r4, r0
 80139d6:	b083      	sub	sp, #12
 80139d8:	461f      	mov	r7, r3
 80139da:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80139de:	4689      	mov	r9, r1
 80139e0:	4692      	mov	sl, r2
 80139e2:	f000 fc87 	bl	80142f4 <uxr_millis>
 80139e6:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80139ea:	f894 602d 	ldrb.w	r6, [r4, #45]	; 0x2d
 80139ee:	42b3      	cmp	r3, r6
 80139f0:	4680      	mov	r8, r0
 80139f2:	d05f      	beq.n	8013ab4 <uxr_framing_read_transport+0xe4>
 80139f4:	d81b      	bhi.n	8013a2e <uxr_framing_read_transport+0x5e>
 80139f6:	1e75      	subs	r5, r6, #1
 80139f8:	1aed      	subs	r5, r5, r3
 80139fa:	b2ed      	uxtb	r5, r5
 80139fc:	2600      	movs	r6, #0
 80139fe:	455d      	cmp	r5, fp
 8013a00:	d81e      	bhi.n	8013a40 <uxr_framing_read_transport+0x70>
 8013a02:	19ab      	adds	r3, r5, r6
 8013a04:	455b      	cmp	r3, fp
 8013a06:	bf84      	itt	hi
 8013a08:	ebab 0605 	subhi.w	r6, fp, r5
 8013a0c:	b2f6      	uxtbhi	r6, r6
 8013a0e:	b9e5      	cbnz	r5, 8013a4a <uxr_framing_read_transport+0x7a>
 8013a10:	f04f 0b00 	mov.w	fp, #0
 8013a14:	f000 fc6e 	bl	80142f4 <uxr_millis>
 8013a18:	683b      	ldr	r3, [r7, #0]
 8013a1a:	eba0 0008 	sub.w	r0, r0, r8
 8013a1e:	1a1b      	subs	r3, r3, r0
 8013a20:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013a24:	4658      	mov	r0, fp
 8013a26:	603b      	str	r3, [r7, #0]
 8013a28:	b003      	add	sp, #12
 8013a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a2e:	2e00      	cmp	r6, #0
 8013a30:	d048      	beq.n	8013ac4 <uxr_framing_read_transport+0xf4>
 8013a32:	f1c3 052a 	rsb	r5, r3, #42	; 0x2a
 8013a36:	b2ed      	uxtb	r5, r5
 8013a38:	3e01      	subs	r6, #1
 8013a3a:	455d      	cmp	r5, fp
 8013a3c:	b2f6      	uxtb	r6, r6
 8013a3e:	d9e0      	bls.n	8013a02 <uxr_framing_read_transport+0x32>
 8013a40:	fa5f f58b 	uxtb.w	r5, fp
 8013a44:	2600      	movs	r6, #0
 8013a46:	2d00      	cmp	r5, #0
 8013a48:	d0e2      	beq.n	8013a10 <uxr_framing_read_transport+0x40>
 8013a4a:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8013a4e:	3102      	adds	r1, #2
 8013a50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013a52:	9300      	str	r3, [sp, #0]
 8013a54:	683b      	ldr	r3, [r7, #0]
 8013a56:	4421      	add	r1, r4
 8013a58:	462a      	mov	r2, r5
 8013a5a:	4650      	mov	r0, sl
 8013a5c:	47c8      	blx	r9
 8013a5e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8013a62:	4a1b      	ldr	r2, [pc, #108]	; (8013ad0 <uxr_framing_read_transport+0x100>)
 8013a64:	4403      	add	r3, r0
 8013a66:	0859      	lsrs	r1, r3, #1
 8013a68:	fba2 2101 	umull	r2, r1, r2, r1
 8013a6c:	0889      	lsrs	r1, r1, #2
 8013a6e:	222a      	movs	r2, #42	; 0x2a
 8013a70:	fb02 3111 	mls	r1, r2, r1, r3
 8013a74:	4683      	mov	fp, r0
 8013a76:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8013a7a:	2800      	cmp	r0, #0
 8013a7c:	d0c8      	beq.n	8013a10 <uxr_framing_read_transport+0x40>
 8013a7e:	42a8      	cmp	r0, r5
 8013a80:	d1c8      	bne.n	8013a14 <uxr_framing_read_transport+0x44>
 8013a82:	b31e      	cbz	r6, 8013acc <uxr_framing_read_transport+0xfc>
 8013a84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013a86:	9300      	str	r3, [sp, #0]
 8013a88:	3102      	adds	r1, #2
 8013a8a:	4421      	add	r1, r4
 8013a8c:	4632      	mov	r2, r6
 8013a8e:	2300      	movs	r3, #0
 8013a90:	4650      	mov	r0, sl
 8013a92:	47c8      	blx	r9
 8013a94:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8013a98:	490d      	ldr	r1, [pc, #52]	; (8013ad0 <uxr_framing_read_transport+0x100>)
 8013a9a:	181a      	adds	r2, r3, r0
 8013a9c:	0853      	lsrs	r3, r2, #1
 8013a9e:	fba1 1303 	umull	r1, r3, r1, r3
 8013aa2:	089b      	lsrs	r3, r3, #2
 8013aa4:	212a      	movs	r1, #42	; 0x2a
 8013aa6:	fb01 2313 	mls	r3, r1, r3, r2
 8013aaa:	eb00 0b05 	add.w	fp, r0, r5
 8013aae:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8013ab2:	e7af      	b.n	8013a14 <uxr_framing_read_transport+0x44>
 8013ab4:	2600      	movs	r6, #0
 8013ab6:	f1bb 0f28 	cmp.w	fp, #40	; 0x28
 8013aba:	85a6      	strh	r6, [r4, #44]	; 0x2c
 8013abc:	d9c0      	bls.n	8013a40 <uxr_framing_read_transport+0x70>
 8013abe:	2102      	movs	r1, #2
 8013ac0:	2529      	movs	r5, #41	; 0x29
 8013ac2:	e7c5      	b.n	8013a50 <uxr_framing_read_transport+0x80>
 8013ac4:	f1c3 0529 	rsb	r5, r3, #41	; 0x29
 8013ac8:	b2ed      	uxtb	r5, r5
 8013aca:	e798      	b.n	80139fe <uxr_framing_read_transport+0x2e>
 8013acc:	46ab      	mov	fp, r5
 8013ace:	e7a1      	b.n	8013a14 <uxr_framing_read_transport+0x44>
 8013ad0:	30c30c31 	.word	0x30c30c31

08013ad4 <uxr_read_framed_msg>:
 8013ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ad8:	f890 602c 	ldrb.w	r6, [r0, #44]	; 0x2c
 8013adc:	f890 502d 	ldrb.w	r5, [r0, #45]	; 0x2d
 8013ae0:	42ae      	cmp	r6, r5
 8013ae2:	b083      	sub	sp, #12
 8013ae4:	4604      	mov	r4, r0
 8013ae6:	461f      	mov	r7, r3
 8013ae8:	4689      	mov	r9, r1
 8013aea:	4692      	mov	sl, r2
 8013aec:	f000 817d 	beq.w	8013dea <uxr_read_framed_msg+0x316>
 8013af0:	7823      	ldrb	r3, [r4, #0]
 8013af2:	4ecc      	ldr	r6, [pc, #816]	; (8013e24 <uxr_read_framed_msg+0x350>)
 8013af4:	f8df 8330 	ldr.w	r8, [pc, #816]	; 8013e28 <uxr_read_framed_msg+0x354>
 8013af8:	2b07      	cmp	r3, #7
 8013afa:	d8fd      	bhi.n	8013af8 <uxr_read_framed_msg+0x24>
 8013afc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8013b00:	00f40113 	.word	0x00f40113
 8013b04:	00b700d4 	.word	0x00b700d4
 8013b08:	004d008e 	.word	0x004d008e
 8013b0c:	00080030 	.word	0x00080030
 8013b10:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013b14:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013b18:	4298      	cmp	r0, r3
 8013b1a:	f000 8141 	beq.w	8013da0 <uxr_read_framed_msg+0x2cc>
 8013b1e:	18e2      	adds	r2, r4, r3
 8013b20:	7891      	ldrb	r1, [r2, #2]
 8013b22:	297d      	cmp	r1, #125	; 0x7d
 8013b24:	f000 81a2 	beq.w	8013e6c <uxr_read_framed_msg+0x398>
 8013b28:	3301      	adds	r3, #1
 8013b2a:	085a      	lsrs	r2, r3, #1
 8013b2c:	fba6 0202 	umull	r0, r2, r6, r2
 8013b30:	0892      	lsrs	r2, r2, #2
 8013b32:	202a      	movs	r0, #42	; 0x2a
 8013b34:	fb00 3312 	mls	r3, r0, r2, r3
 8013b38:	297e      	cmp	r1, #126	; 0x7e
 8013b3a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013b3e:	f000 8251 	beq.w	8013fe4 <uxr_read_framed_msg+0x510>
 8013b42:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8013b44:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8013b46:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8013b4a:	b29b      	uxth	r3, r3
 8013b4c:	2100      	movs	r1, #0
 8013b4e:	429a      	cmp	r2, r3
 8013b50:	86a3      	strh	r3, [r4, #52]	; 0x34
 8013b52:	7021      	strb	r1, [r4, #0]
 8013b54:	f000 8182 	beq.w	8013e5c <uxr_read_framed_msg+0x388>
 8013b58:	2000      	movs	r0, #0
 8013b5a:	b003      	add	sp, #12
 8013b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b60:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013b64:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013b68:	4298      	cmp	r0, r3
 8013b6a:	f000 8128 	beq.w	8013dbe <uxr_read_framed_msg+0x2ea>
 8013b6e:	18e2      	adds	r2, r4, r3
 8013b70:	7891      	ldrb	r1, [r2, #2]
 8013b72:	297d      	cmp	r1, #125	; 0x7d
 8013b74:	f000 8196 	beq.w	8013ea4 <uxr_read_framed_msg+0x3d0>
 8013b78:	3301      	adds	r3, #1
 8013b7a:	085a      	lsrs	r2, r3, #1
 8013b7c:	fba6 0202 	umull	r0, r2, r6, r2
 8013b80:	0892      	lsrs	r2, r2, #2
 8013b82:	202a      	movs	r0, #42	; 0x2a
 8013b84:	fb00 3312 	mls	r3, r0, r2, r3
 8013b88:	297e      	cmp	r1, #126	; 0x7e
 8013b8a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013b8e:	f000 8219 	beq.w	8013fc4 <uxr_read_framed_msg+0x4f0>
 8013b92:	2307      	movs	r3, #7
 8013b94:	86a1      	strh	r1, [r4, #52]	; 0x34
 8013b96:	7023      	strb	r3, [r4, #0]
 8013b98:	e7ae      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013b9a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8013b9c:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8013b9e:	429d      	cmp	r5, r3
 8013ba0:	d937      	bls.n	8013c12 <uxr_read_framed_msg+0x13e>
 8013ba2:	ee07 9a90 	vmov	s15, r9
 8013ba6:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8013baa:	e01e      	b.n	8013bea <uxr_read_framed_msg+0x116>
 8013bac:	f89e e002 	ldrb.w	lr, [lr, #2]
 8013bb0:	f1be 0f7d 	cmp.w	lr, #125	; 0x7d
 8013bb4:	f000 80d2 	beq.w	8013d5c <uxr_read_framed_msg+0x288>
 8013bb8:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 8013bbc:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013bc0:	f000 8214 	beq.w	8013fec <uxr_read_framed_msg+0x518>
 8013bc4:	f807 e003 	strb.w	lr, [r7, r3]
 8013bc8:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 8013bca:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8013bcc:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8013bce:	ea80 010e 	eor.w	r1, r0, lr
 8013bd2:	b2c9      	uxtb	r1, r1
 8013bd4:	3301      	adds	r3, #1
 8013bd6:	f838 2011 	ldrh.w	r2, [r8, r1, lsl #1]
 8013bda:	b29b      	uxth	r3, r3
 8013bdc:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8013be0:	42ab      	cmp	r3, r5
 8013be2:	86e2      	strh	r2, [r4, #54]	; 0x36
 8013be4:	8663      	strh	r3, [r4, #50]	; 0x32
 8013be6:	f080 8121 	bcs.w	8013e2c <uxr_read_framed_msg+0x358>
 8013bea:	f894 102d 	ldrb.w	r1, [r4, #45]	; 0x2d
 8013bee:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013bf2:	f101 0b01 	add.w	fp, r1, #1
 8013bf6:	ea4f 025b 	mov.w	r2, fp, lsr #1
 8013bfa:	fba6 9202 	umull	r9, r2, r6, r2
 8013bfe:	0892      	lsrs	r2, r2, #2
 8013c00:	4288      	cmp	r0, r1
 8013c02:	eb04 0e01 	add.w	lr, r4, r1
 8013c06:	fb0c b212 	mls	r2, ip, r2, fp
 8013c0a:	d1cf      	bne.n	8013bac <uxr_read_framed_msg+0xd8>
 8013c0c:	ee17 9a90 	vmov	r9, s15
 8013c10:	429d      	cmp	r5, r3
 8013c12:	f040 8112 	bne.w	8013e3a <uxr_read_framed_msg+0x366>
 8013c16:	2306      	movs	r3, #6
 8013c18:	7023      	strb	r3, [r4, #0]
 8013c1a:	e76d      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013c1c:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013c20:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013c24:	4298      	cmp	r0, r3
 8013c26:	f000 80bb 	beq.w	8013da0 <uxr_read_framed_msg+0x2cc>
 8013c2a:	18e2      	adds	r2, r4, r3
 8013c2c:	7891      	ldrb	r1, [r2, #2]
 8013c2e:	297d      	cmp	r1, #125	; 0x7d
 8013c30:	f000 8153 	beq.w	8013eda <uxr_read_framed_msg+0x406>
 8013c34:	3301      	adds	r3, #1
 8013c36:	085a      	lsrs	r2, r3, #1
 8013c38:	fba6 0202 	umull	r0, r2, r6, r2
 8013c3c:	0892      	lsrs	r2, r2, #2
 8013c3e:	202a      	movs	r0, #42	; 0x2a
 8013c40:	fb00 3212 	mls	r2, r0, r2, r3
 8013c44:	297e      	cmp	r1, #126	; 0x7e
 8013c46:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013c4a:	f000 81cb 	beq.w	8013fe4 <uxr_read_framed_msg+0x510>
 8013c4e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8013c50:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8013c54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013c56:	b29b      	uxth	r3, r3
 8013c58:	2000      	movs	r0, #0
 8013c5a:	428b      	cmp	r3, r1
 8013c5c:	8623      	strh	r3, [r4, #48]	; 0x30
 8013c5e:	8660      	strh	r0, [r4, #50]	; 0x32
 8013c60:	86e0      	strh	r0, [r4, #54]	; 0x36
 8013c62:	f240 80db 	bls.w	8013e1c <uxr_read_framed_msg+0x348>
 8013c66:	7020      	strb	r0, [r4, #0]
 8013c68:	b003      	add	sp, #12
 8013c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c6e:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013c72:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013c76:	4298      	cmp	r0, r3
 8013c78:	f000 80a1 	beq.w	8013dbe <uxr_read_framed_msg+0x2ea>
 8013c7c:	18e2      	adds	r2, r4, r3
 8013c7e:	7891      	ldrb	r1, [r2, #2]
 8013c80:	297d      	cmp	r1, #125	; 0x7d
 8013c82:	f000 8167 	beq.w	8013f54 <uxr_read_framed_msg+0x480>
 8013c86:	3301      	adds	r3, #1
 8013c88:	085a      	lsrs	r2, r3, #1
 8013c8a:	fba6 0202 	umull	r0, r2, r6, r2
 8013c8e:	0892      	lsrs	r2, r2, #2
 8013c90:	202a      	movs	r0, #42	; 0x2a
 8013c92:	fb00 3312 	mls	r3, r0, r2, r3
 8013c96:	297e      	cmp	r1, #126	; 0x7e
 8013c98:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013c9c:	f000 8192 	beq.w	8013fc4 <uxr_read_framed_msg+0x4f0>
 8013ca0:	2304      	movs	r3, #4
 8013ca2:	8621      	strh	r1, [r4, #48]	; 0x30
 8013ca4:	7023      	strb	r3, [r4, #0]
 8013ca6:	e727      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013ca8:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013cac:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8013cb0:	4290      	cmp	r0, r2
 8013cb2:	f000 80b1 	beq.w	8013e18 <uxr_read_framed_msg+0x344>
 8013cb6:	18a3      	adds	r3, r4, r2
 8013cb8:	7899      	ldrb	r1, [r3, #2]
 8013cba:	297d      	cmp	r1, #125	; 0x7d
 8013cbc:	f000 8166 	beq.w	8013f8c <uxr_read_framed_msg+0x4b8>
 8013cc0:	3201      	adds	r2, #1
 8013cc2:	0850      	lsrs	r0, r2, #1
 8013cc4:	fba6 3000 	umull	r3, r0, r6, r0
 8013cc8:	0880      	lsrs	r0, r0, #2
 8013cca:	232a      	movs	r3, #42	; 0x2a
 8013ccc:	fb03 2210 	mls	r2, r3, r0, r2
 8013cd0:	297e      	cmp	r1, #126	; 0x7e
 8013cd2:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013cd6:	f000 8187 	beq.w	8013fe8 <uxr_read_framed_msg+0x514>
 8013cda:	7863      	ldrb	r3, [r4, #1]
 8013cdc:	428b      	cmp	r3, r1
 8013cde:	bf0c      	ite	eq
 8013ce0:	2303      	moveq	r3, #3
 8013ce2:	2300      	movne	r3, #0
 8013ce4:	7023      	strb	r3, [r4, #0]
 8013ce6:	e707      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013ce8:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8013cec:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013cf0:	2200      	movs	r2, #0
 8013cf2:	4299      	cmp	r1, r3
 8013cf4:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
 8013cf8:	d063      	beq.n	8013dc2 <uxr_read_framed_msg+0x2ee>
 8013cfa:	18e2      	adds	r2, r4, r3
 8013cfc:	7892      	ldrb	r2, [r2, #2]
 8013cfe:	2a7d      	cmp	r2, #125	; 0x7d
 8013d00:	f000 8107 	beq.w	8013f12 <uxr_read_framed_msg+0x43e>
 8013d04:	1c59      	adds	r1, r3, #1
 8013d06:	084b      	lsrs	r3, r1, #1
 8013d08:	fba6 0303 	umull	r0, r3, r6, r3
 8013d0c:	089b      	lsrs	r3, r3, #2
 8013d0e:	202a      	movs	r0, #42	; 0x2a
 8013d10:	fb00 1313 	mls	r3, r0, r3, r1
 8013d14:	2a7e      	cmp	r2, #126	; 0x7e
 8013d16:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
 8013d1a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013d1e:	d050      	beq.n	8013dc2 <uxr_read_framed_msg+0x2ee>
 8013d20:	2302      	movs	r3, #2
 8013d22:	7023      	strb	r3, [r4, #0]
 8013d24:	e6e8      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013d26:	f894 e02c 	ldrb.w	lr, [r4, #44]	; 0x2c
 8013d2a:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8013d2e:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8013d32:	1c51      	adds	r1, r2, #1
 8013d34:	084b      	lsrs	r3, r1, #1
 8013d36:	fba6 5303 	umull	r5, r3, r6, r3
 8013d3a:	089b      	lsrs	r3, r3, #2
 8013d3c:	fb0c 1313 	mls	r3, ip, r3, r1
 8013d40:	4596      	cmp	lr, r2
 8013d42:	eb04 0002 	add.w	r0, r4, r2
 8013d46:	b2da      	uxtb	r2, r3
 8013d48:	f43f af06 	beq.w	8013b58 <uxr_read_framed_msg+0x84>
 8013d4c:	7883      	ldrb	r3, [r0, #2]
 8013d4e:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013d52:	2b7e      	cmp	r3, #126	; 0x7e
 8013d54:	d1ed      	bne.n	8013d32 <uxr_read_framed_msg+0x25e>
 8013d56:	2301      	movs	r3, #1
 8013d58:	7023      	strb	r3, [r4, #0]
 8013d5a:	e6cd      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013d5c:	f101 0b01 	add.w	fp, r1, #1
 8013d60:	ea4f 025b 	mov.w	r2, fp, lsr #1
 8013d64:	fba6 e202 	umull	lr, r2, r6, r2
 8013d68:	3102      	adds	r1, #2
 8013d6a:	0892      	lsrs	r2, r2, #2
 8013d6c:	ea4f 0e51 	mov.w	lr, r1, lsr #1
 8013d70:	fb0c b212 	mls	r2, ip, r2, fp
 8013d74:	fba6 9e0e 	umull	r9, lr, r6, lr
 8013d78:	eb04 0b02 	add.w	fp, r4, r2
 8013d7c:	b2d2      	uxtb	r2, r2
 8013d7e:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
 8013d82:	4290      	cmp	r0, r2
 8013d84:	fb0c 111e 	mls	r1, ip, lr, r1
 8013d88:	f43f af40 	beq.w	8013c0c <uxr_read_framed_msg+0x138>
 8013d8c:	f89b e002 	ldrb.w	lr, [fp, #2]
 8013d90:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 8013d94:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 8013d98:	d036      	beq.n	8013e08 <uxr_read_framed_msg+0x334>
 8013d9a:	f08e 0e20 	eor.w	lr, lr, #32
 8013d9e:	e711      	b.n	8013bc4 <uxr_read_framed_msg+0xf0>
 8013da0:	2301      	movs	r3, #1
 8013da2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013da4:	4649      	mov	r1, r9
 8013da6:	e9cd 2300 	strd	r2, r3, [sp]
 8013daa:	4620      	mov	r0, r4
 8013dac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013dae:	4652      	mov	r2, sl
 8013db0:	f7ff fe0e 	bl	80139d0 <uxr_framing_read_transport>
 8013db4:	2800      	cmp	r0, #0
 8013db6:	f43f aecf 	beq.w	8013b58 <uxr_read_framed_msg+0x84>
 8013dba:	7823      	ldrb	r3, [r4, #0]
 8013dbc:	e69c      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013dbe:	2302      	movs	r3, #2
 8013dc0:	e7ef      	b.n	8013da2 <uxr_read_framed_msg+0x2ce>
 8013dc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013dc4:	2304      	movs	r3, #4
 8013dc6:	e9cd 2300 	strd	r2, r3, [sp]
 8013dca:	4649      	mov	r1, r9
 8013dcc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013dce:	4652      	mov	r2, sl
 8013dd0:	4620      	mov	r0, r4
 8013dd2:	f7ff fdfd 	bl	80139d0 <uxr_framing_read_transport>
 8013dd6:	2800      	cmp	r0, #0
 8013dd8:	d1ef      	bne.n	8013dba <uxr_read_framed_msg+0x2e6>
 8013dda:	f894 002e 	ldrb.w	r0, [r4, #46]	; 0x2e
 8013dde:	387e      	subs	r0, #126	; 0x7e
 8013de0:	bf18      	it	ne
 8013de2:	2001      	movne	r0, #1
 8013de4:	2800      	cmp	r0, #0
 8013de6:	d0e8      	beq.n	8013dba <uxr_read_framed_msg+0x2e6>
 8013de8:	e6b6      	b.n	8013b58 <uxr_read_framed_msg+0x84>
 8013dea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8013dec:	2305      	movs	r3, #5
 8013dee:	e9cd 5300 	strd	r5, r3, [sp]
 8013df2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013df4:	f7ff fdec 	bl	80139d0 <uxr_framing_read_transport>
 8013df8:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8013dfc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8013e00:	429a      	cmp	r2, r3
 8013e02:	f43f aea9 	beq.w	8013b58 <uxr_read_framed_msg+0x84>
 8013e06:	e673      	b.n	8013af0 <uxr_read_framed_msg+0x1c>
 8013e08:	429d      	cmp	r5, r3
 8013e0a:	ee17 9a90 	vmov	r9, s15
 8013e0e:	f43f af02 	beq.w	8013c16 <uxr_read_framed_msg+0x142>
 8013e12:	2301      	movs	r3, #1
 8013e14:	7023      	strb	r3, [r4, #0]
 8013e16:	e66f      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013e18:	2303      	movs	r3, #3
 8013e1a:	e7c2      	b.n	8013da2 <uxr_read_framed_msg+0x2ce>
 8013e1c:	2305      	movs	r3, #5
 8013e1e:	7023      	strb	r3, [r4, #0]
 8013e20:	e66a      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013e22:	bf00      	nop
 8013e24:	30c30c31 	.word	0x30c30c31
 8013e28:	0801ed78 	.word	0x0801ed78
 8013e2c:	ee17 9a90 	vmov	r9, s15
 8013e30:	f43f aef1 	beq.w	8013c16 <uxr_read_framed_msg+0x142>
 8013e34:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 8013e38:	d08d      	beq.n	8013d56 <uxr_read_framed_msg+0x282>
 8013e3a:	1aeb      	subs	r3, r5, r3
 8013e3c:	3302      	adds	r3, #2
 8013e3e:	9301      	str	r3, [sp, #4]
 8013e40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013e42:	9300      	str	r3, [sp, #0]
 8013e44:	4652      	mov	r2, sl
 8013e46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013e48:	4649      	mov	r1, r9
 8013e4a:	4620      	mov	r0, r4
 8013e4c:	f7ff fdc0 	bl	80139d0 <uxr_framing_read_transport>
 8013e50:	fab0 f080 	clz	r0, r0
 8013e54:	0940      	lsrs	r0, r0, #5
 8013e56:	2800      	cmp	r0, #0
 8013e58:	d0af      	beq.n	8013dba <uxr_read_framed_msg+0x2e6>
 8013e5a:	e67d      	b.n	8013b58 <uxr_read_framed_msg+0x84>
 8013e5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013e5e:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8013e62:	7013      	strb	r3, [r2, #0]
 8013e64:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 8013e66:	b003      	add	sp, #12
 8013e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e6c:	1c59      	adds	r1, r3, #1
 8013e6e:	084a      	lsrs	r2, r1, #1
 8013e70:	fba6 5202 	umull	r5, r2, r6, r2
 8013e74:	0892      	lsrs	r2, r2, #2
 8013e76:	252a      	movs	r5, #42	; 0x2a
 8013e78:	fb05 1212 	mls	r2, r5, r2, r1
 8013e7c:	b2d1      	uxtb	r1, r2
 8013e7e:	4288      	cmp	r0, r1
 8013e80:	d08e      	beq.n	8013da0 <uxr_read_framed_msg+0x2cc>
 8013e82:	3302      	adds	r3, #2
 8013e84:	4422      	add	r2, r4
 8013e86:	0858      	lsrs	r0, r3, #1
 8013e88:	fba6 1000 	umull	r1, r0, r6, r0
 8013e8c:	7891      	ldrb	r1, [r2, #2]
 8013e8e:	0882      	lsrs	r2, r0, #2
 8013e90:	fb05 3312 	mls	r3, r5, r2, r3
 8013e94:	297e      	cmp	r1, #126	; 0x7e
 8013e96:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013e9a:	f000 80a3 	beq.w	8013fe4 <uxr_read_framed_msg+0x510>
 8013e9e:	f081 0120 	eor.w	r1, r1, #32
 8013ea2:	e64e      	b.n	8013b42 <uxr_read_framed_msg+0x6e>
 8013ea4:	1c59      	adds	r1, r3, #1
 8013ea6:	084a      	lsrs	r2, r1, #1
 8013ea8:	fba6 5202 	umull	r5, r2, r6, r2
 8013eac:	0892      	lsrs	r2, r2, #2
 8013eae:	252a      	movs	r5, #42	; 0x2a
 8013eb0:	fb05 1212 	mls	r2, r5, r2, r1
 8013eb4:	b2d1      	uxtb	r1, r2
 8013eb6:	4288      	cmp	r0, r1
 8013eb8:	d081      	beq.n	8013dbe <uxr_read_framed_msg+0x2ea>
 8013eba:	3302      	adds	r3, #2
 8013ebc:	4422      	add	r2, r4
 8013ebe:	0858      	lsrs	r0, r3, #1
 8013ec0:	fba6 1000 	umull	r1, r0, r6, r0
 8013ec4:	7891      	ldrb	r1, [r2, #2]
 8013ec6:	0882      	lsrs	r2, r0, #2
 8013ec8:	fb05 3312 	mls	r3, r5, r2, r3
 8013ecc:	297e      	cmp	r1, #126	; 0x7e
 8013ece:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013ed2:	d077      	beq.n	8013fc4 <uxr_read_framed_msg+0x4f0>
 8013ed4:	f081 0120 	eor.w	r1, r1, #32
 8013ed8:	e65b      	b.n	8013b92 <uxr_read_framed_msg+0xbe>
 8013eda:	1c59      	adds	r1, r3, #1
 8013edc:	084a      	lsrs	r2, r1, #1
 8013ede:	fba6 5202 	umull	r5, r2, r6, r2
 8013ee2:	0892      	lsrs	r2, r2, #2
 8013ee4:	252a      	movs	r5, #42	; 0x2a
 8013ee6:	fb05 1212 	mls	r2, r5, r2, r1
 8013eea:	b2d1      	uxtb	r1, r2
 8013eec:	4288      	cmp	r0, r1
 8013eee:	f43f af57 	beq.w	8013da0 <uxr_read_framed_msg+0x2cc>
 8013ef2:	3302      	adds	r3, #2
 8013ef4:	4422      	add	r2, r4
 8013ef6:	0858      	lsrs	r0, r3, #1
 8013ef8:	fba6 1000 	umull	r1, r0, r6, r0
 8013efc:	7891      	ldrb	r1, [r2, #2]
 8013efe:	0882      	lsrs	r2, r0, #2
 8013f00:	fb05 3312 	mls	r3, r5, r2, r3
 8013f04:	297e      	cmp	r1, #126	; 0x7e
 8013f06:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013f0a:	d06b      	beq.n	8013fe4 <uxr_read_framed_msg+0x510>
 8013f0c:	f081 0120 	eor.w	r1, r1, #32
 8013f10:	e69d      	b.n	8013c4e <uxr_read_framed_msg+0x17a>
 8013f12:	1c5d      	adds	r5, r3, #1
 8013f14:	086a      	lsrs	r2, r5, #1
 8013f16:	fba6 0202 	umull	r0, r2, r6, r2
 8013f1a:	0892      	lsrs	r2, r2, #2
 8013f1c:	202a      	movs	r0, #42	; 0x2a
 8013f1e:	fb00 5212 	mls	r2, r0, r2, r5
 8013f22:	b2d5      	uxtb	r5, r2
 8013f24:	42a9      	cmp	r1, r5
 8013f26:	f43f af4c 	beq.w	8013dc2 <uxr_read_framed_msg+0x2ee>
 8013f2a:	3302      	adds	r3, #2
 8013f2c:	4422      	add	r2, r4
 8013f2e:	0859      	lsrs	r1, r3, #1
 8013f30:	fba6 5101 	umull	r5, r1, r6, r1
 8013f34:	7895      	ldrb	r5, [r2, #2]
 8013f36:	f884 502e 	strb.w	r5, [r4, #46]	; 0x2e
 8013f3a:	088a      	lsrs	r2, r1, #2
 8013f3c:	fb00 3312 	mls	r3, r0, r2, r3
 8013f40:	2d7e      	cmp	r5, #126	; 0x7e
 8013f42:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013f46:	f43f af3c 	beq.w	8013dc2 <uxr_read_framed_msg+0x2ee>
 8013f4a:	f085 0520 	eor.w	r5, r5, #32
 8013f4e:	f884 502e 	strb.w	r5, [r4, #46]	; 0x2e
 8013f52:	e6e5      	b.n	8013d20 <uxr_read_framed_msg+0x24c>
 8013f54:	1c59      	adds	r1, r3, #1
 8013f56:	084a      	lsrs	r2, r1, #1
 8013f58:	fba6 5202 	umull	r5, r2, r6, r2
 8013f5c:	0892      	lsrs	r2, r2, #2
 8013f5e:	252a      	movs	r5, #42	; 0x2a
 8013f60:	fb05 1212 	mls	r2, r5, r2, r1
 8013f64:	b2d1      	uxtb	r1, r2
 8013f66:	4288      	cmp	r0, r1
 8013f68:	f43f af29 	beq.w	8013dbe <uxr_read_framed_msg+0x2ea>
 8013f6c:	3302      	adds	r3, #2
 8013f6e:	4422      	add	r2, r4
 8013f70:	0858      	lsrs	r0, r3, #1
 8013f72:	fba6 1000 	umull	r1, r0, r6, r0
 8013f76:	7891      	ldrb	r1, [r2, #2]
 8013f78:	0882      	lsrs	r2, r0, #2
 8013f7a:	fb05 3312 	mls	r3, r5, r2, r3
 8013f7e:	297e      	cmp	r1, #126	; 0x7e
 8013f80:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013f84:	d01e      	beq.n	8013fc4 <uxr_read_framed_msg+0x4f0>
 8013f86:	f081 0120 	eor.w	r1, r1, #32
 8013f8a:	e689      	b.n	8013ca0 <uxr_read_framed_msg+0x1cc>
 8013f8c:	1c51      	adds	r1, r2, #1
 8013f8e:	084b      	lsrs	r3, r1, #1
 8013f90:	fba6 5303 	umull	r5, r3, r6, r3
 8013f94:	089b      	lsrs	r3, r3, #2
 8013f96:	252a      	movs	r5, #42	; 0x2a
 8013f98:	fb05 1313 	mls	r3, r5, r3, r1
 8013f9c:	b2d9      	uxtb	r1, r3
 8013f9e:	4288      	cmp	r0, r1
 8013fa0:	f43f af3a 	beq.w	8013e18 <uxr_read_framed_msg+0x344>
 8013fa4:	3202      	adds	r2, #2
 8013fa6:	4423      	add	r3, r4
 8013fa8:	0850      	lsrs	r0, r2, #1
 8013faa:	789b      	ldrb	r3, [r3, #2]
 8013fac:	fba6 1000 	umull	r1, r0, r6, r0
 8013fb0:	0880      	lsrs	r0, r0, #2
 8013fb2:	fb05 2210 	mls	r2, r5, r0, r2
 8013fb6:	2b7e      	cmp	r3, #126	; 0x7e
 8013fb8:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013fbc:	d014      	beq.n	8013fe8 <uxr_read_framed_msg+0x514>
 8013fbe:	f083 0120 	eor.w	r1, r3, #32
 8013fc2:	e68a      	b.n	8013cda <uxr_read_framed_msg+0x206>
 8013fc4:	2302      	movs	r3, #2
 8013fc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013fc8:	4649      	mov	r1, r9
 8013fca:	e9cd 2300 	strd	r2, r3, [sp]
 8013fce:	4620      	mov	r0, r4
 8013fd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013fd2:	4652      	mov	r2, sl
 8013fd4:	f7ff fcfc 	bl	80139d0 <uxr_framing_read_transport>
 8013fd8:	2800      	cmp	r0, #0
 8013fda:	f47f aeee 	bne.w	8013dba <uxr_read_framed_msg+0x2e6>
 8013fde:	2301      	movs	r3, #1
 8013fe0:	7023      	strb	r3, [r4, #0]
 8013fe2:	e589      	b.n	8013af8 <uxr_read_framed_msg+0x24>
 8013fe4:	2301      	movs	r3, #1
 8013fe6:	e7ee      	b.n	8013fc6 <uxr_read_framed_msg+0x4f2>
 8013fe8:	2303      	movs	r3, #3
 8013fea:	e7ec      	b.n	8013fc6 <uxr_read_framed_msg+0x4f2>
 8013fec:	ee17 9a90 	vmov	r9, s15
 8013ff0:	e6b1      	b.n	8013d56 <uxr_read_framed_msg+0x282>
 8013ff2:	bf00      	nop

08013ff4 <uxr_stream_id>:
 8013ff4:	b410      	push	{r4}
 8013ff6:	2901      	cmp	r1, #1
 8013ff8:	b083      	sub	sp, #12
 8013ffa:	d01f      	beq.n	801403c <uxr_stream_id+0x48>
 8013ffc:	2902      	cmp	r1, #2
 8013ffe:	f04f 0400 	mov.w	r4, #0
 8014002:	d01e      	beq.n	8014042 <uxr_stream_id+0x4e>
 8014004:	2300      	movs	r3, #0
 8014006:	f364 0307 	bfi	r3, r4, #0, #8
 801400a:	f360 230f 	bfi	r3, r0, #8, #8
 801400e:	f361 4317 	bfi	r3, r1, #16, #8
 8014012:	f362 631f 	bfi	r3, r2, #24, #8
 8014016:	b2da      	uxtb	r2, r3
 8014018:	2000      	movs	r0, #0
 801401a:	f362 0007 	bfi	r0, r2, #0, #8
 801401e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8014022:	f362 200f 	bfi	r0, r2, #8, #8
 8014026:	f3c3 4207 	ubfx	r2, r3, #16, #8
 801402a:	f362 4017 	bfi	r0, r2, #16, #8
 801402e:	0e1b      	lsrs	r3, r3, #24
 8014030:	f363 601f 	bfi	r0, r3, #24, #8
 8014034:	b003      	add	sp, #12
 8014036:	f85d 4b04 	ldr.w	r4, [sp], #4
 801403a:	4770      	bx	lr
 801403c:	1c44      	adds	r4, r0, #1
 801403e:	b2e4      	uxtb	r4, r4
 8014040:	e7e0      	b.n	8014004 <uxr_stream_id+0x10>
 8014042:	f080 0480 	eor.w	r4, r0, #128	; 0x80
 8014046:	e7dd      	b.n	8014004 <uxr_stream_id+0x10>

08014048 <uxr_stream_id_from_raw>:
 8014048:	b410      	push	{r4}
 801404a:	b083      	sub	sp, #12
 801404c:	b128      	cbz	r0, 801405a <uxr_stream_id_from_raw+0x12>
 801404e:	0603      	lsls	r3, r0, #24
 8014050:	d421      	bmi.n	8014096 <uxr_stream_id_from_raw+0x4e>
 8014052:	1e42      	subs	r2, r0, #1
 8014054:	b2d2      	uxtb	r2, r2
 8014056:	2401      	movs	r4, #1
 8014058:	e001      	b.n	801405e <uxr_stream_id_from_raw+0x16>
 801405a:	4604      	mov	r4, r0
 801405c:	4602      	mov	r2, r0
 801405e:	2300      	movs	r3, #0
 8014060:	f360 0307 	bfi	r3, r0, #0, #8
 8014064:	f362 230f 	bfi	r3, r2, #8, #8
 8014068:	f364 4317 	bfi	r3, r4, #16, #8
 801406c:	f361 631f 	bfi	r3, r1, #24, #8
 8014070:	b2da      	uxtb	r2, r3
 8014072:	2000      	movs	r0, #0
 8014074:	f362 0007 	bfi	r0, r2, #0, #8
 8014078:	f3c3 2207 	ubfx	r2, r3, #8, #8
 801407c:	f362 200f 	bfi	r0, r2, #8, #8
 8014080:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8014084:	f362 4017 	bfi	r0, r2, #16, #8
 8014088:	0e1b      	lsrs	r3, r3, #24
 801408a:	f363 601f 	bfi	r0, r3, #24, #8
 801408e:	b003      	add	sp, #12
 8014090:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014094:	4770      	bx	lr
 8014096:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 801409a:	2402      	movs	r4, #2
 801409c:	e7df      	b.n	801405e <uxr_stream_id_from_raw+0x16>
 801409e:	bf00      	nop

080140a0 <uxr_init_stream_storage>:
 80140a0:	2300      	movs	r3, #0
 80140a2:	7403      	strb	r3, [r0, #16]
 80140a4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80140a8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80140ac:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 80140b0:	4770      	bx	lr
 80140b2:	bf00      	nop

080140b4 <uxr_reset_stream_storage>:
 80140b4:	b570      	push	{r4, r5, r6, lr}
 80140b6:	7c03      	ldrb	r3, [r0, #16]
 80140b8:	4604      	mov	r4, r0
 80140ba:	b153      	cbz	r3, 80140d2 <uxr_reset_stream_storage+0x1e>
 80140bc:	4606      	mov	r6, r0
 80140be:	2500      	movs	r5, #0
 80140c0:	4630      	mov	r0, r6
 80140c2:	f004 fc39 	bl	8018938 <uxr_reset_output_best_effort_stream>
 80140c6:	7c23      	ldrb	r3, [r4, #16]
 80140c8:	3501      	adds	r5, #1
 80140ca:	42ab      	cmp	r3, r5
 80140cc:	f106 0610 	add.w	r6, r6, #16
 80140d0:	d8f6      	bhi.n	80140c0 <uxr_reset_stream_storage+0xc>
 80140d2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80140d6:	b163      	cbz	r3, 80140f2 <uxr_reset_stream_storage+0x3e>
 80140d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80140dc:	2500      	movs	r5, #0
 80140de:	4630      	mov	r0, r6
 80140e0:	f004 fa36 	bl	8018550 <uxr_reset_input_best_effort_stream>
 80140e4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80140e8:	3501      	adds	r5, #1
 80140ea:	42ab      	cmp	r3, r5
 80140ec:	f106 0602 	add.w	r6, r6, #2
 80140f0:	d8f5      	bhi.n	80140de <uxr_reset_stream_storage+0x2a>
 80140f2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80140f6:	b163      	cbz	r3, 8014112 <uxr_reset_stream_storage+0x5e>
 80140f8:	f104 0618 	add.w	r6, r4, #24
 80140fc:	2500      	movs	r5, #0
 80140fe:	4630      	mov	r0, r6
 8014100:	f004 fcba 	bl	8018a78 <uxr_reset_output_reliable_stream>
 8014104:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8014108:	3501      	adds	r5, #1
 801410a:	42ab      	cmp	r3, r5
 801410c:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8014110:	d8f5      	bhi.n	80140fe <uxr_reset_stream_storage+0x4a>
 8014112:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8014116:	b163      	cbz	r3, 8014132 <uxr_reset_stream_storage+0x7e>
 8014118:	f104 0648 	add.w	r6, r4, #72	; 0x48
 801411c:	2500      	movs	r5, #0
 801411e:	4630      	mov	r0, r6
 8014120:	f004 fa7e 	bl	8018620 <uxr_reset_input_reliable_stream>
 8014124:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8014128:	3501      	adds	r5, #1
 801412a:	42ab      	cmp	r3, r5
 801412c:	f106 0618 	add.w	r6, r6, #24
 8014130:	d8f5      	bhi.n	801411e <uxr_reset_stream_storage+0x6a>
 8014132:	bd70      	pop	{r4, r5, r6, pc}

08014134 <uxr_add_output_best_effort_buffer>:
 8014134:	b530      	push	{r4, r5, lr}
 8014136:	7c04      	ldrb	r4, [r0, #16]
 8014138:	1c65      	adds	r5, r4, #1
 801413a:	b083      	sub	sp, #12
 801413c:	7405      	strb	r5, [r0, #16]
 801413e:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8014142:	f004 fbed 	bl	8018920 <uxr_init_output_best_effort_stream>
 8014146:	2201      	movs	r2, #1
 8014148:	4620      	mov	r0, r4
 801414a:	4611      	mov	r1, r2
 801414c:	b003      	add	sp, #12
 801414e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014152:	f7ff bf4f 	b.w	8013ff4 <uxr_stream_id>
 8014156:	bf00      	nop

08014158 <uxr_add_output_reliable_buffer>:
 8014158:	b570      	push	{r4, r5, r6, lr}
 801415a:	b084      	sub	sp, #16
 801415c:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8014160:	f89d 6020 	ldrb.w	r6, [sp, #32]
 8014164:	9600      	str	r6, [sp, #0]
 8014166:	2528      	movs	r5, #40	; 0x28
 8014168:	1c66      	adds	r6, r4, #1
 801416a:	fb05 0504 	mla	r5, r5, r4, r0
 801416e:	f880 6040 	strb.w	r6, [r0, #64]	; 0x40
 8014172:	f105 0018 	add.w	r0, r5, #24
 8014176:	f004 fc4d 	bl	8018a14 <uxr_init_output_reliable_stream>
 801417a:	4620      	mov	r0, r4
 801417c:	2201      	movs	r2, #1
 801417e:	2102      	movs	r1, #2
 8014180:	b004      	add	sp, #16
 8014182:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014186:	f7ff bf35 	b.w	8013ff4 <uxr_stream_id>
 801418a:	bf00      	nop

0801418c <uxr_add_input_best_effort_buffer>:
 801418c:	b510      	push	{r4, lr}
 801418e:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 8014192:	1c62      	adds	r2, r4, #1
 8014194:	f104 0321 	add.w	r3, r4, #33	; 0x21
 8014198:	b082      	sub	sp, #8
 801419a:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 801419e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80141a2:	f004 f9d1 	bl	8018548 <uxr_init_input_best_effort_stream>
 80141a6:	4620      	mov	r0, r4
 80141a8:	2200      	movs	r2, #0
 80141aa:	2101      	movs	r1, #1
 80141ac:	b002      	add	sp, #8
 80141ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80141b2:	f7ff bf1f 	b.w	8013ff4 <uxr_stream_id>
 80141b6:	bf00      	nop

080141b8 <uxr_add_input_reliable_buffer>:
 80141b8:	b570      	push	{r4, r5, r6, lr}
 80141ba:	b084      	sub	sp, #16
 80141bc:	f890 4060 	ldrb.w	r4, [r0, #96]	; 0x60
 80141c0:	9e08      	ldr	r6, [sp, #32]
 80141c2:	9600      	str	r6, [sp, #0]
 80141c4:	2518      	movs	r5, #24
 80141c6:	1c66      	adds	r6, r4, #1
 80141c8:	fb05 0504 	mla	r5, r5, r4, r0
 80141cc:	f880 6060 	strb.w	r6, [r0, #96]	; 0x60
 80141d0:	f105 0048 	add.w	r0, r5, #72	; 0x48
 80141d4:	f004 fa00 	bl	80185d8 <uxr_init_input_reliable_stream>
 80141d8:	4620      	mov	r0, r4
 80141da:	2200      	movs	r2, #0
 80141dc:	2102      	movs	r1, #2
 80141de:	b004      	add	sp, #16
 80141e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80141e4:	f7ff bf06 	b.w	8013ff4 <uxr_stream_id>

080141e8 <uxr_get_output_best_effort_stream>:
 80141e8:	7c03      	ldrb	r3, [r0, #16]
 80141ea:	428b      	cmp	r3, r1
 80141ec:	bf8c      	ite	hi
 80141ee:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80141f2:	2000      	movls	r0, #0
 80141f4:	4770      	bx	lr
 80141f6:	bf00      	nop

080141f8 <uxr_get_output_reliable_stream>:
 80141f8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80141fc:	428b      	cmp	r3, r1
 80141fe:	bf83      	ittte	hi
 8014200:	2328      	movhi	r3, #40	; 0x28
 8014202:	fb03 0101 	mlahi	r1, r3, r1, r0
 8014206:	f101 0018 	addhi.w	r0, r1, #24
 801420a:	2000      	movls	r0, #0
 801420c:	4770      	bx	lr
 801420e:	bf00      	nop

08014210 <uxr_get_input_best_effort_stream>:
 8014210:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8014214:	428b      	cmp	r3, r1
 8014216:	bf86      	itte	hi
 8014218:	3121      	addhi	r1, #33	; 0x21
 801421a:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 801421e:	2000      	movls	r0, #0
 8014220:	4770      	bx	lr
 8014222:	bf00      	nop

08014224 <uxr_get_input_reliable_stream>:
 8014224:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8014228:	428b      	cmp	r3, r1
 801422a:	bf83      	ittte	hi
 801422c:	2318      	movhi	r3, #24
 801422e:	fb03 0101 	mlahi	r1, r3, r1, r0
 8014232:	f101 0048 	addhi.w	r0, r1, #72	; 0x48
 8014236:	2000      	movls	r0, #0
 8014238:	4770      	bx	lr
 801423a:	bf00      	nop

0801423c <uxr_output_streams_confirmed>:
 801423c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8014240:	b183      	cbz	r3, 8014264 <uxr_output_streams_confirmed+0x28>
 8014242:	b570      	push	{r4, r5, r6, lr}
 8014244:	4606      	mov	r6, r0
 8014246:	f100 0518 	add.w	r5, r0, #24
 801424a:	2400      	movs	r4, #0
 801424c:	e001      	b.n	8014252 <uxr_output_streams_confirmed+0x16>
 801424e:	3528      	adds	r5, #40	; 0x28
 8014250:	b138      	cbz	r0, 8014262 <uxr_output_streams_confirmed+0x26>
 8014252:	4628      	mov	r0, r5
 8014254:	f004 fe6a 	bl	8018f2c <uxr_is_output_up_to_date>
 8014258:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 801425c:	3401      	adds	r4, #1
 801425e:	42a3      	cmp	r3, r4
 8014260:	d8f5      	bhi.n	801424e <uxr_output_streams_confirmed+0x12>
 8014262:	bd70      	pop	{r4, r5, r6, pc}
 8014264:	2001      	movs	r0, #1
 8014266:	4770      	bx	lr

08014268 <uxr_buffer_submessage_header>:
 8014268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801426a:	4604      	mov	r4, r0
 801426c:	460e      	mov	r6, r1
 801426e:	2104      	movs	r1, #4
 8014270:	4615      	mov	r5, r2
 8014272:	461f      	mov	r7, r3
 8014274:	f7fd feac 	bl	8011fd0 <ucdr_align_to>
 8014278:	2301      	movs	r3, #1
 801427a:	ea47 0203 	orr.w	r2, r7, r3
 801427e:	4631      	mov	r1, r6
 8014280:	7523      	strb	r3, [r4, #20]
 8014282:	4620      	mov	r0, r4
 8014284:	462b      	mov	r3, r5
 8014286:	f000 fa21 	bl	80146cc <uxr_serialize_submessage_header>
 801428a:	4620      	mov	r0, r4
 801428c:	f7fd feb6 	bl	8011ffc <ucdr_buffer_remaining>
 8014290:	42a8      	cmp	r0, r5
 8014292:	bf34      	ite	cc
 8014294:	2000      	movcc	r0, #0
 8014296:	2001      	movcs	r0, #1
 8014298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801429a:	bf00      	nop

0801429c <uxr_read_submessage_header>:
 801429c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142a0:	4604      	mov	r4, r0
 80142a2:	460d      	mov	r5, r1
 80142a4:	2104      	movs	r1, #4
 80142a6:	4616      	mov	r6, r2
 80142a8:	4698      	mov	r8, r3
 80142aa:	f7fd fe91 	bl	8011fd0 <ucdr_align_to>
 80142ae:	4620      	mov	r0, r4
 80142b0:	f7fd fea4 	bl	8011ffc <ucdr_buffer_remaining>
 80142b4:	2803      	cmp	r0, #3
 80142b6:	bf8c      	ite	hi
 80142b8:	2701      	movhi	r7, #1
 80142ba:	2700      	movls	r7, #0
 80142bc:	d802      	bhi.n	80142c4 <uxr_read_submessage_header+0x28>
 80142be:	4638      	mov	r0, r7
 80142c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142c4:	4633      	mov	r3, r6
 80142c6:	4642      	mov	r2, r8
 80142c8:	4620      	mov	r0, r4
 80142ca:	4629      	mov	r1, r5
 80142cc:	f000 fa12 	bl	80146f4 <uxr_deserialize_submessage_header>
 80142d0:	f898 3000 	ldrb.w	r3, [r8]
 80142d4:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 80142d8:	f003 0301 	and.w	r3, r3, #1
 80142dc:	f888 2000 	strb.w	r2, [r8]
 80142e0:	7523      	strb	r3, [r4, #20]
 80142e2:	4638      	mov	r0, r7
 80142e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080142e8 <uxr_submessage_padding>:
 80142e8:	f010 0003 	ands.w	r0, r0, #3
 80142ec:	bf18      	it	ne
 80142ee:	f1c0 0004 	rsbne	r0, r0, #4
 80142f2:	4770      	bx	lr

080142f4 <uxr_millis>:
 80142f4:	b510      	push	{r4, lr}
 80142f6:	b084      	sub	sp, #16
 80142f8:	4669      	mov	r1, sp
 80142fa:	2001      	movs	r0, #1
 80142fc:	f7ee fb80 	bl	8002a00 <clock_gettime>
 8014300:	e9dd 2400 	ldrd	r2, r4, [sp]
 8014304:	4907      	ldr	r1, [pc, #28]	; (8014324 <uxr_millis+0x30>)
 8014306:	9802      	ldr	r0, [sp, #8]
 8014308:	fba2 2301 	umull	r2, r3, r2, r1
 801430c:	fb01 3304 	mla	r3, r1, r4, r3
 8014310:	4604      	mov	r4, r0
 8014312:	1810      	adds	r0, r2, r0
 8014314:	eb43 71e4 	adc.w	r1, r3, r4, asr #31
 8014318:	4a03      	ldr	r2, [pc, #12]	; (8014328 <uxr_millis+0x34>)
 801431a:	2300      	movs	r3, #0
 801431c:	f7ec fcc4 	bl	8000ca8 <__aeabi_ldivmod>
 8014320:	b004      	add	sp, #16
 8014322:	bd10      	pop	{r4, pc}
 8014324:	3b9aca00 	.word	0x3b9aca00
 8014328:	000f4240 	.word	0x000f4240

0801432c <uxr_nanos>:
 801432c:	b510      	push	{r4, lr}
 801432e:	b084      	sub	sp, #16
 8014330:	4669      	mov	r1, sp
 8014332:	2001      	movs	r0, #1
 8014334:	f7ee fb64 	bl	8002a00 <clock_gettime>
 8014338:	e9dd 2400 	ldrd	r2, r4, [sp]
 801433c:	4905      	ldr	r1, [pc, #20]	; (8014354 <uxr_nanos+0x28>)
 801433e:	9802      	ldr	r0, [sp, #8]
 8014340:	fba2 2301 	umull	r2, r3, r2, r1
 8014344:	fb01 3304 	mla	r3, r1, r4, r3
 8014348:	4604      	mov	r4, r0
 801434a:	1810      	adds	r0, r2, r0
 801434c:	eb43 71e4 	adc.w	r1, r3, r4, asr #31
 8014350:	b004      	add	sp, #16
 8014352:	bd10      	pop	{r4, pc}
 8014354:	3b9aca00 	.word	0x3b9aca00

08014358 <on_full_output_buffer_fragmented>:
 8014358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801435c:	460c      	mov	r4, r1
 801435e:	b08a      	sub	sp, #40	; 0x28
 8014360:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 8014364:	4606      	mov	r6, r0
 8014366:	f104 0008 	add.w	r0, r4, #8
 801436a:	f7ff ff45 	bl	80141f8 <uxr_get_output_reliable_stream>
 801436e:	4605      	mov	r5, r0
 8014370:	f004 fde6 	bl	8018f40 <get_available_free_slots>
 8014374:	b968      	cbnz	r0, 8014392 <on_full_output_buffer_fragmented+0x3a>
 8014376:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 801437a:	4620      	mov	r0, r4
 801437c:	4798      	blx	r3
 801437e:	b918      	cbnz	r0, 8014388 <on_full_output_buffer_fragmented+0x30>
 8014380:	2001      	movs	r0, #1
 8014382:	b00a      	add	sp, #40	; 0x28
 8014384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014388:	4628      	mov	r0, r5
 801438a:	f004 fdd9 	bl	8018f40 <get_available_free_slots>
 801438e:	2800      	cmp	r0, #0
 8014390:	d0f6      	beq.n	8014380 <on_full_output_buffer_fragmented+0x28>
 8014392:	8928      	ldrh	r0, [r5, #8]
 8014394:	89eb      	ldrh	r3, [r5, #14]
 8014396:	7b2a      	ldrb	r2, [r5, #12]
 8014398:	fbb3 f1f0 	udiv	r1, r3, r0
 801439c:	f5c2 427f 	rsb	r2, r2, #65280	; 0xff00
 80143a0:	fb00 3111 	mls	r1, r0, r1, r3
 80143a4:	b28b      	uxth	r3, r1
 80143a6:	32fc      	adds	r2, #252	; 0xfc
 80143a8:	6869      	ldr	r1, [r5, #4]
 80143aa:	fbb1 f1f0 	udiv	r1, r1, r0
 80143ae:	1f0f      	subs	r7, r1, #4
 80143b0:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 80143b4:	fb01 f103 	mul.w	r1, r1, r3
 80143b8:	443a      	add	r2, r7
 80143ba:	682b      	ldr	r3, [r5, #0]
 80143bc:	fa1f f882 	uxth.w	r8, r2
 80143c0:	3104      	adds	r1, #4
 80143c2:	4419      	add	r1, r3
 80143c4:	eba0 0008 	sub.w	r0, r0, r8
 80143c8:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
 80143cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80143d0:	9300      	str	r3, [sp, #0]
 80143d2:	463a      	mov	r2, r7
 80143d4:	a802      	add	r0, sp, #8
 80143d6:	2300      	movs	r3, #0
 80143d8:	f7fd fdcc 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 80143dc:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80143e0:	42ba      	cmp	r2, r7
 80143e2:	d927      	bls.n	8014434 <on_full_output_buffer_fragmented+0xdc>
 80143e4:	4642      	mov	r2, r8
 80143e6:	2300      	movs	r3, #0
 80143e8:	210d      	movs	r1, #13
 80143ea:	a802      	add	r0, sp, #8
 80143ec:	f7ff ff3c 	bl	8014268 <uxr_buffer_submessage_header>
 80143f0:	8928      	ldrh	r0, [r5, #8]
 80143f2:	89eb      	ldrh	r3, [r5, #14]
 80143f4:	fbb3 f1f0 	udiv	r1, r3, r0
 80143f8:	fb00 3111 	mls	r1, r0, r1, r3
 80143fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014400:	b289      	uxth	r1, r1
 8014402:	fbb3 f3f0 	udiv	r3, r3, r0
 8014406:	fb03 f301 	mul.w	r3, r3, r1
 801440a:	50d7      	str	r7, [r2, r3]
 801440c:	89e8      	ldrh	r0, [r5, #14]
 801440e:	2101      	movs	r1, #1
 8014410:	f004 fdb6 	bl	8018f80 <uxr_seq_num_add>
 8014414:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 8014418:	81e8      	strh	r0, [r5, #14]
 801441a:	1a52      	subs	r2, r2, r1
 801441c:	4630      	mov	r0, r6
 801441e:	f7fd fdbb 	bl	8011f98 <ucdr_init_buffer>
 8014422:	4630      	mov	r0, r6
 8014424:	490f      	ldr	r1, [pc, #60]	; (8014464 <on_full_output_buffer_fragmented+0x10c>)
 8014426:	4622      	mov	r2, r4
 8014428:	f7fd fd8c 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 801442c:	2000      	movs	r0, #0
 801442e:	b00a      	add	sp, #40	; 0x28
 8014430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014434:	b292      	uxth	r2, r2
 8014436:	2302      	movs	r3, #2
 8014438:	210d      	movs	r1, #13
 801443a:	a802      	add	r0, sp, #8
 801443c:	f7ff ff14 	bl	8014268 <uxr_buffer_submessage_header>
 8014440:	8928      	ldrh	r0, [r5, #8]
 8014442:	89eb      	ldrh	r3, [r5, #14]
 8014444:	fbb3 f2f0 	udiv	r2, r3, r0
 8014448:	fb00 3212 	mls	r2, r0, r2, r3
 801444c:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 8014450:	686b      	ldr	r3, [r5, #4]
 8014452:	fbb3 f3f0 	udiv	r3, r3, r0
 8014456:	b292      	uxth	r2, r2
 8014458:	6828      	ldr	r0, [r5, #0]
 801445a:	fb03 f302 	mul.w	r3, r3, r2
 801445e:	3108      	adds	r1, #8
 8014460:	50c1      	str	r1, [r0, r3]
 8014462:	e7d3      	b.n	801440c <on_full_output_buffer_fragmented+0xb4>
 8014464:	08014359 	.word	0x08014359

08014468 <uxr_prepare_output_stream>:
 8014468:	b5f0      	push	{r4, r5, r6, r7, lr}
 801446a:	b087      	sub	sp, #28
 801446c:	2407      	movs	r4, #7
 801446e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8014470:	9202      	str	r2, [sp, #8]
 8014472:	2500      	movs	r5, #0
 8014474:	1d32      	adds	r2, r6, #4
 8014476:	e9cd 4500 	strd	r4, r5, [sp]
 801447a:	9103      	str	r1, [sp, #12]
 801447c:	461c      	mov	r4, r3
 801447e:	4606      	mov	r6, r0
 8014480:	f7fe ffce 	bl	8013420 <uxr_prepare_stream_to_write_submessage>
 8014484:	f080 0201 	eor.w	r2, r0, #1
 8014488:	b2d2      	uxtb	r2, r2
 801448a:	75a2      	strb	r2, [r4, #22]
 801448c:	b112      	cbz	r2, 8014494 <uxr_prepare_output_stream+0x2c>
 801448e:	4628      	mov	r0, r5
 8014490:	b007      	add	sp, #28
 8014492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014494:	aa05      	add	r2, sp, #20
 8014496:	9902      	ldr	r1, [sp, #8]
 8014498:	4630      	mov	r0, r6
 801449a:	f7ff f8f7 	bl	801368c <uxr_init_base_object_request>
 801449e:	a905      	add	r1, sp, #20
 80144a0:	4605      	mov	r5, r0
 80144a2:	4620      	mov	r0, r4
 80144a4:	f000 fda4 	bl	8014ff0 <uxr_serialize_WRITE_DATA_Payload_Data>
 80144a8:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80144ac:	e9d4 6706 	ldrd	r6, r7, [r4, #24]
 80144b0:	1a52      	subs	r2, r2, r1
 80144b2:	4620      	mov	r0, r4
 80144b4:	f7fd fd70 	bl	8011f98 <ucdr_init_buffer>
 80144b8:	4620      	mov	r0, r4
 80144ba:	463a      	mov	r2, r7
 80144bc:	4631      	mov	r1, r6
 80144be:	f7fd fd41 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 80144c2:	4628      	mov	r0, r5
 80144c4:	b007      	add	sp, #28
 80144c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080144c8 <uxr_prepare_output_stream_fragmented>:
 80144c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144cc:	b091      	sub	sp, #68	; 0x44
 80144ce:	4605      	mov	r5, r0
 80144d0:	9105      	str	r1, [sp, #20]
 80144d2:	3008      	adds	r0, #8
 80144d4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80144d8:	9302      	str	r3, [sp, #8]
 80144da:	9204      	str	r2, [sp, #16]
 80144dc:	f7ff fe8c 	bl	80141f8 <uxr_get_output_reliable_stream>
 80144e0:	2800      	cmp	r0, #0
 80144e2:	f000 808d 	beq.w	8014600 <uxr_prepare_output_stream_fragmented+0x138>
 80144e6:	4604      	mov	r4, r0
 80144e8:	f004 fd2a 	bl	8018f40 <get_available_free_slots>
 80144ec:	2800      	cmp	r0, #0
 80144ee:	f000 8082 	beq.w	80145f6 <uxr_prepare_output_stream_fragmented+0x12e>
 80144f2:	8922      	ldrh	r2, [r4, #8]
 80144f4:	89e7      	ldrh	r7, [r4, #14]
 80144f6:	fbb7 f8f2 	udiv	r8, r7, r2
 80144fa:	e9d4 3100 	ldrd	r3, r1, [r4]
 80144fe:	fb02 7818 	mls	r8, r2, r8, r7
 8014502:	fa1f f888 	uxth.w	r8, r8
 8014506:	fbb1 f2f2 	udiv	r2, r1, r2
 801450a:	fb02 f808 	mul.w	r8, r2, r8
 801450e:	f108 0804 	add.w	r8, r8, #4
 8014512:	4498      	add	r8, r3
 8014514:	7b23      	ldrb	r3, [r4, #12]
 8014516:	f858 ac04 	ldr.w	sl, [r8, #-4]
 801451a:	9203      	str	r2, [sp, #12]
 801451c:	4553      	cmp	r3, sl
 801451e:	f1a2 0b04 	sub.w	fp, r2, #4
 8014522:	d379      	bcc.n	8014618 <uxr_prepare_output_stream_fragmented+0x150>
 8014524:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8014526:	f8cd a000 	str.w	sl, [sp]
 801452a:	f1ab 0904 	sub.w	r9, fp, #4
 801452e:	eba9 0903 	sub.w	r9, r9, r3
 8014532:	a808      	add	r0, sp, #32
 8014534:	465a      	mov	r2, fp
 8014536:	4641      	mov	r1, r8
 8014538:	3608      	adds	r6, #8
 801453a:	fa1f f989 	uxth.w	r9, r9
 801453e:	2300      	movs	r3, #0
 8014540:	f7fd fd18 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8014544:	455e      	cmp	r6, fp
 8014546:	bf34      	ite	cc
 8014548:	2302      	movcc	r3, #2
 801454a:	2300      	movcs	r3, #0
 801454c:	464a      	mov	r2, r9
 801454e:	a808      	add	r0, sp, #32
 8014550:	210d      	movs	r1, #13
 8014552:	f7ff fe89 	bl	8014268 <uxr_buffer_submessage_header>
 8014556:	8920      	ldrh	r0, [r4, #8]
 8014558:	fbb7 f3f0 	udiv	r3, r7, r0
 801455c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8014560:	fb00 7313 	mls	r3, r0, r3, r7
 8014564:	b29b      	uxth	r3, r3
 8014566:	fbb1 f1f0 	udiv	r1, r1, r0
 801456a:	fb03 f301 	mul.w	r3, r3, r1
 801456e:	4638      	mov	r0, r7
 8014570:	f842 b003 	str.w	fp, [r2, r3]
 8014574:	2101      	movs	r1, #1
 8014576:	f004 fd03 	bl	8018f80 <uxr_seq_num_add>
 801457a:	9a03      	ldr	r2, [sp, #12]
 801457c:	f10a 0104 	add.w	r1, sl, #4
 8014580:	4441      	add	r1, r8
 8014582:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8014586:	3a08      	subs	r2, #8
 8014588:	4607      	mov	r7, r0
 801458a:	eba2 020a 	sub.w	r2, r2, sl
 801458e:	4640      	mov	r0, r8
 8014590:	f7fd fd02 	bl	8011f98 <ucdr_init_buffer>
 8014594:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8014596:	81e7      	strh	r7, [r4, #14]
 8014598:	3204      	adds	r2, #4
 801459a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 801459e:	bf28      	it	cs
 80145a0:	2200      	movcs	r2, #0
 80145a2:	2300      	movs	r3, #0
 80145a4:	b292      	uxth	r2, r2
 80145a6:	2107      	movs	r1, #7
 80145a8:	4640      	mov	r0, r8
 80145aa:	f7ff fe5d 	bl	8014268 <uxr_buffer_submessage_header>
 80145ae:	aa07      	add	r2, sp, #28
 80145b0:	9904      	ldr	r1, [sp, #16]
 80145b2:	4628      	mov	r0, r5
 80145b4:	f7ff f86a 	bl	801368c <uxr_init_base_object_request>
 80145b8:	a907      	add	r1, sp, #28
 80145ba:	4604      	mov	r4, r0
 80145bc:	4640      	mov	r0, r8
 80145be:	f000 fd17 	bl	8014ff0 <uxr_serialize_WRITE_DATA_Payload_Data>
 80145c2:	e9d8 2101 	ldrd	r2, r1, [r8, #4]
 80145c6:	4640      	mov	r0, r8
 80145c8:	1a52      	subs	r2, r2, r1
 80145ca:	f7fd fce5 	bl	8011f98 <ucdr_init_buffer>
 80145ce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80145d0:	9b05      	ldr	r3, [sp, #20]
 80145d2:	f8c5 20b8 	str.w	r2, [r5, #184]	; 0xb8
 80145d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80145d8:	f8c5 20bc 	str.w	r2, [r5, #188]	; 0xbc
 80145dc:	4640      	mov	r0, r8
 80145de:	491b      	ldr	r1, [pc, #108]	; (801464c <uxr_prepare_output_stream_fragmented+0x184>)
 80145e0:	f8c5 60c4 	str.w	r6, [r5, #196]	; 0xc4
 80145e4:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 80145e8:	462a      	mov	r2, r5
 80145ea:	f7fd fcab 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 80145ee:	4620      	mov	r0, r4
 80145f0:	b011      	add	sp, #68	; 0x44
 80145f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80145f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80145fa:	4628      	mov	r0, r5
 80145fc:	4798      	blx	r3
 80145fe:	b920      	cbnz	r0, 801460a <uxr_prepare_output_stream_fragmented+0x142>
 8014600:	2400      	movs	r4, #0
 8014602:	4620      	mov	r0, r4
 8014604:	b011      	add	sp, #68	; 0x44
 8014606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801460a:	4620      	mov	r0, r4
 801460c:	f004 fc98 	bl	8018f40 <get_available_free_slots>
 8014610:	2800      	cmp	r0, #0
 8014612:	f47f af6e 	bne.w	80144f2 <uxr_prepare_output_stream_fragmented+0x2a>
 8014616:	e7f3      	b.n	8014600 <uxr_prepare_output_stream_fragmented+0x138>
 8014618:	4638      	mov	r0, r7
 801461a:	2101      	movs	r1, #1
 801461c:	f004 fcb0 	bl	8018f80 <uxr_seq_num_add>
 8014620:	8922      	ldrh	r2, [r4, #8]
 8014622:	fbb0 f8f2 	udiv	r8, r0, r2
 8014626:	fb02 0818 	mls	r8, r2, r8, r0
 801462a:	fa1f f888 	uxth.w	r8, r8
 801462e:	6863      	ldr	r3, [r4, #4]
 8014630:	fbb3 f3f2 	udiv	r3, r3, r2
 8014634:	6822      	ldr	r2, [r4, #0]
 8014636:	fb08 f803 	mul.w	r8, r8, r3
 801463a:	f108 0804 	add.w	r8, r8, #4
 801463e:	4490      	add	r8, r2
 8014640:	7b23      	ldrb	r3, [r4, #12]
 8014642:	f858 ac04 	ldr.w	sl, [r8, #-4]
 8014646:	4607      	mov	r7, r0
 8014648:	e76c      	b.n	8014524 <uxr_prepare_output_stream_fragmented+0x5c>
 801464a:	bf00      	nop
 801464c:	08014359 	.word	0x08014359

08014650 <uxr_serialize_message_header>:
 8014650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014652:	b083      	sub	sp, #12
 8014654:	4616      	mov	r6, r2
 8014656:	4604      	mov	r4, r0
 8014658:	9301      	str	r3, [sp, #4]
 801465a:	460d      	mov	r5, r1
 801465c:	9f08      	ldr	r7, [sp, #32]
 801465e:	f7fd f8ab 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014662:	4631      	mov	r1, r6
 8014664:	4620      	mov	r0, r4
 8014666:	f7fd f8a7 	bl	80117b8 <ucdr_serialize_uint8_t>
 801466a:	9a01      	ldr	r2, [sp, #4]
 801466c:	4620      	mov	r0, r4
 801466e:	2101      	movs	r1, #1
 8014670:	f7fd f8f6 	bl	8011860 <ucdr_serialize_endian_uint16_t>
 8014674:	062b      	lsls	r3, r5, #24
 8014676:	d501      	bpl.n	801467c <uxr_serialize_message_header+0x2c>
 8014678:	b003      	add	sp, #12
 801467a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801467c:	4639      	mov	r1, r7
 801467e:	4620      	mov	r0, r4
 8014680:	2204      	movs	r2, #4
 8014682:	b003      	add	sp, #12
 8014684:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014688:	f7fc be80 	b.w	801138c <ucdr_serialize_array_uint8_t>

0801468c <uxr_deserialize_message_header>:
 801468c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801468e:	b083      	sub	sp, #12
 8014690:	4616      	mov	r6, r2
 8014692:	4604      	mov	r4, r0
 8014694:	9301      	str	r3, [sp, #4]
 8014696:	460d      	mov	r5, r1
 8014698:	9f08      	ldr	r7, [sp, #32]
 801469a:	f7fd f8a3 	bl	80117e4 <ucdr_deserialize_uint8_t>
 801469e:	4631      	mov	r1, r6
 80146a0:	4620      	mov	r0, r4
 80146a2:	f7fd f89f 	bl	80117e4 <ucdr_deserialize_uint8_t>
 80146a6:	9a01      	ldr	r2, [sp, #4]
 80146a8:	4620      	mov	r0, r4
 80146aa:	2101      	movs	r1, #1
 80146ac:	f7fd f92a 	bl	8011904 <ucdr_deserialize_endian_uint16_t>
 80146b0:	f995 3000 	ldrsb.w	r3, [r5]
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	da01      	bge.n	80146bc <uxr_deserialize_message_header+0x30>
 80146b8:	b003      	add	sp, #12
 80146ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80146bc:	4639      	mov	r1, r7
 80146be:	4620      	mov	r0, r4
 80146c0:	2204      	movs	r2, #4
 80146c2:	b003      	add	sp, #12
 80146c4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80146c8:	f7fc bec4 	b.w	8011454 <ucdr_deserialize_array_uint8_t>

080146cc <uxr_serialize_submessage_header>:
 80146cc:	b530      	push	{r4, r5, lr}
 80146ce:	b083      	sub	sp, #12
 80146d0:	4615      	mov	r5, r2
 80146d2:	4604      	mov	r4, r0
 80146d4:	9301      	str	r3, [sp, #4]
 80146d6:	f7fd f86f 	bl	80117b8 <ucdr_serialize_uint8_t>
 80146da:	4629      	mov	r1, r5
 80146dc:	4620      	mov	r0, r4
 80146de:	f7fd f86b 	bl	80117b8 <ucdr_serialize_uint8_t>
 80146e2:	9a01      	ldr	r2, [sp, #4]
 80146e4:	4620      	mov	r0, r4
 80146e6:	2101      	movs	r1, #1
 80146e8:	b003      	add	sp, #12
 80146ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80146ee:	f7fd b8b7 	b.w	8011860 <ucdr_serialize_endian_uint16_t>
 80146f2:	bf00      	nop

080146f4 <uxr_deserialize_submessage_header>:
 80146f4:	b530      	push	{r4, r5, lr}
 80146f6:	b083      	sub	sp, #12
 80146f8:	4615      	mov	r5, r2
 80146fa:	4604      	mov	r4, r0
 80146fc:	9301      	str	r3, [sp, #4]
 80146fe:	f7fd f871 	bl	80117e4 <ucdr_deserialize_uint8_t>
 8014702:	4629      	mov	r1, r5
 8014704:	4620      	mov	r0, r4
 8014706:	f7fd f86d 	bl	80117e4 <ucdr_deserialize_uint8_t>
 801470a:	9a01      	ldr	r2, [sp, #4]
 801470c:	4620      	mov	r0, r4
 801470e:	2101      	movs	r1, #1
 8014710:	b003      	add	sp, #12
 8014712:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014716:	f7fd b8f5 	b.w	8011904 <ucdr_deserialize_endian_uint16_t>
 801471a:	bf00      	nop

0801471c <uxr_serialize_CLIENT_Representation>:
 801471c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014720:	2204      	movs	r2, #4
 8014722:	460c      	mov	r4, r1
 8014724:	4605      	mov	r5, r0
 8014726:	f7fc fe31 	bl	801138c <ucdr_serialize_array_uint8_t>
 801472a:	1d21      	adds	r1, r4, #4
 801472c:	4607      	mov	r7, r0
 801472e:	2202      	movs	r2, #2
 8014730:	4628      	mov	r0, r5
 8014732:	f7fc fe2b 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014736:	1da1      	adds	r1, r4, #6
 8014738:	4007      	ands	r7, r0
 801473a:	2202      	movs	r2, #2
 801473c:	4628      	mov	r0, r5
 801473e:	f7fc fe25 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014742:	fa5f f887 	uxtb.w	r8, r7
 8014746:	2204      	movs	r2, #4
 8014748:	4607      	mov	r7, r0
 801474a:	f104 0108 	add.w	r1, r4, #8
 801474e:	4628      	mov	r0, r5
 8014750:	f7fc fe1c 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014754:	ea08 0707 	and.w	r7, r8, r7
 8014758:	7b21      	ldrb	r1, [r4, #12]
 801475a:	4680      	mov	r8, r0
 801475c:	4628      	mov	r0, r5
 801475e:	f7fd f82b 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014762:	ea08 0807 	and.w	r8, r8, r7
 8014766:	7b61      	ldrb	r1, [r4, #13]
 8014768:	4607      	mov	r7, r0
 801476a:	4628      	mov	r0, r5
 801476c:	f7fc fff4 	bl	8011758 <ucdr_serialize_bool>
 8014770:	7b63      	ldrb	r3, [r4, #13]
 8014772:	ea08 0707 	and.w	r7, r8, r7
 8014776:	ea07 0600 	and.w	r6, r7, r0
 801477a:	b933      	cbnz	r3, 801478a <uxr_serialize_CLIENT_Representation+0x6e>
 801477c:	8ba1      	ldrh	r1, [r4, #28]
 801477e:	4628      	mov	r0, r5
 8014780:	f7fd f846 	bl	8011810 <ucdr_serialize_uint16_t>
 8014784:	4030      	ands	r0, r6
 8014786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801478a:	6921      	ldr	r1, [r4, #16]
 801478c:	4628      	mov	r0, r5
 801478e:	f7fd f8e3 	bl	8011958 <ucdr_serialize_uint32_t>
 8014792:	6923      	ldr	r3, [r4, #16]
 8014794:	b1cb      	cbz	r3, 80147ca <uxr_serialize_CLIENT_Representation+0xae>
 8014796:	b1d0      	cbz	r0, 80147ce <uxr_serialize_CLIENT_Representation+0xb2>
 8014798:	46a0      	mov	r8, r4
 801479a:	f04f 0900 	mov.w	r9, #0
 801479e:	e002      	b.n	80147a6 <uxr_serialize_CLIENT_Representation+0x8a>
 80147a0:	f108 0808 	add.w	r8, r8, #8
 80147a4:	b198      	cbz	r0, 80147ce <uxr_serialize_CLIENT_Representation+0xb2>
 80147a6:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80147aa:	4628      	mov	r0, r5
 80147ac:	f003 febc 	bl	8018528 <ucdr_serialize_string>
 80147b0:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80147b4:	4607      	mov	r7, r0
 80147b6:	4628      	mov	r0, r5
 80147b8:	f003 feb6 	bl	8018528 <ucdr_serialize_string>
 80147bc:	6923      	ldr	r3, [r4, #16]
 80147be:	f109 0901 	add.w	r9, r9, #1
 80147c2:	4038      	ands	r0, r7
 80147c4:	4599      	cmp	r9, r3
 80147c6:	b2c0      	uxtb	r0, r0
 80147c8:	d3ea      	bcc.n	80147a0 <uxr_serialize_CLIENT_Representation+0x84>
 80147ca:	4006      	ands	r6, r0
 80147cc:	e7d6      	b.n	801477c <uxr_serialize_CLIENT_Representation+0x60>
 80147ce:	2600      	movs	r6, #0
 80147d0:	e7d4      	b.n	801477c <uxr_serialize_CLIENT_Representation+0x60>
 80147d2:	bf00      	nop

080147d4 <uxr_serialize_AGENT_Representation>:
 80147d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80147d8:	2204      	movs	r2, #4
 80147da:	460c      	mov	r4, r1
 80147dc:	4605      	mov	r5, r0
 80147de:	f7fc fdd5 	bl	801138c <ucdr_serialize_array_uint8_t>
 80147e2:	1d21      	adds	r1, r4, #4
 80147e4:	4606      	mov	r6, r0
 80147e6:	2202      	movs	r2, #2
 80147e8:	4628      	mov	r0, r5
 80147ea:	f7fc fdcf 	bl	801138c <ucdr_serialize_array_uint8_t>
 80147ee:	1da1      	adds	r1, r4, #6
 80147f0:	4006      	ands	r6, r0
 80147f2:	2202      	movs	r2, #2
 80147f4:	4628      	mov	r0, r5
 80147f6:	f7fc fdc9 	bl	801138c <ucdr_serialize_array_uint8_t>
 80147fa:	b2f6      	uxtb	r6, r6
 80147fc:	4603      	mov	r3, r0
 80147fe:	7a21      	ldrb	r1, [r4, #8]
 8014800:	4628      	mov	r0, r5
 8014802:	401e      	ands	r6, r3
 8014804:	f7fc ffa8 	bl	8011758 <ucdr_serialize_bool>
 8014808:	7a23      	ldrb	r3, [r4, #8]
 801480a:	ea00 0706 	and.w	r7, r0, r6
 801480e:	b913      	cbnz	r3, 8014816 <uxr_serialize_AGENT_Representation+0x42>
 8014810:	4638      	mov	r0, r7
 8014812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014816:	68e1      	ldr	r1, [r4, #12]
 8014818:	4628      	mov	r0, r5
 801481a:	f7fd f89d 	bl	8011958 <ucdr_serialize_uint32_t>
 801481e:	68e3      	ldr	r3, [r4, #12]
 8014820:	b313      	cbz	r3, 8014868 <uxr_serialize_AGENT_Representation+0x94>
 8014822:	b1e8      	cbz	r0, 8014860 <uxr_serialize_AGENT_Representation+0x8c>
 8014824:	46a0      	mov	r8, r4
 8014826:	f04f 0900 	mov.w	r9, #0
 801482a:	e002      	b.n	8014832 <uxr_serialize_AGENT_Representation+0x5e>
 801482c:	f108 0808 	add.w	r8, r8, #8
 8014830:	b1b3      	cbz	r3, 8014860 <uxr_serialize_AGENT_Representation+0x8c>
 8014832:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014836:	4628      	mov	r0, r5
 8014838:	f003 fe76 	bl	8018528 <ucdr_serialize_string>
 801483c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8014840:	4606      	mov	r6, r0
 8014842:	4628      	mov	r0, r5
 8014844:	f003 fe70 	bl	8018528 <ucdr_serialize_string>
 8014848:	68e2      	ldr	r2, [r4, #12]
 801484a:	f109 0901 	add.w	r9, r9, #1
 801484e:	ea06 0300 	and.w	r3, r6, r0
 8014852:	4591      	cmp	r9, r2
 8014854:	b2db      	uxtb	r3, r3
 8014856:	d3e9      	bcc.n	801482c <uxr_serialize_AGENT_Representation+0x58>
 8014858:	401f      	ands	r7, r3
 801485a:	4638      	mov	r0, r7
 801485c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014860:	2700      	movs	r7, #0
 8014862:	4638      	mov	r0, r7
 8014864:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014868:	4007      	ands	r7, r0
 801486a:	e7d1      	b.n	8014810 <uxr_serialize_AGENT_Representation+0x3c>

0801486c <uxr_serialize_OBJK_DomainParticipant_Binary>:
 801486c:	b570      	push	{r4, r5, r6, lr}
 801486e:	460d      	mov	r5, r1
 8014870:	7809      	ldrb	r1, [r1, #0]
 8014872:	4606      	mov	r6, r0
 8014874:	f7fc ff70 	bl	8011758 <ucdr_serialize_bool>
 8014878:	782b      	ldrb	r3, [r5, #0]
 801487a:	4604      	mov	r4, r0
 801487c:	b94b      	cbnz	r3, 8014892 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 801487e:	7a29      	ldrb	r1, [r5, #8]
 8014880:	4630      	mov	r0, r6
 8014882:	f7fc ff69 	bl	8011758 <ucdr_serialize_bool>
 8014886:	7a2b      	ldrb	r3, [r5, #8]
 8014888:	4004      	ands	r4, r0
 801488a:	b2e4      	uxtb	r4, r4
 801488c:	b943      	cbnz	r3, 80148a0 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 801488e:	4620      	mov	r0, r4
 8014890:	bd70      	pop	{r4, r5, r6, pc}
 8014892:	6869      	ldr	r1, [r5, #4]
 8014894:	4630      	mov	r0, r6
 8014896:	f003 fe47 	bl	8018528 <ucdr_serialize_string>
 801489a:	4004      	ands	r4, r0
 801489c:	b2e4      	uxtb	r4, r4
 801489e:	e7ee      	b.n	801487e <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80148a0:	68e9      	ldr	r1, [r5, #12]
 80148a2:	4630      	mov	r0, r6
 80148a4:	f003 fe40 	bl	8018528 <ucdr_serialize_string>
 80148a8:	4004      	ands	r4, r0
 80148aa:	4620      	mov	r0, r4
 80148ac:	bd70      	pop	{r4, r5, r6, pc}
 80148ae:	bf00      	nop

080148b0 <uxr_serialize_OBJK_Topic_Binary>:
 80148b0:	b570      	push	{r4, r5, r6, lr}
 80148b2:	460d      	mov	r5, r1
 80148b4:	6809      	ldr	r1, [r1, #0]
 80148b6:	4606      	mov	r6, r0
 80148b8:	f003 fe36 	bl	8018528 <ucdr_serialize_string>
 80148bc:	7929      	ldrb	r1, [r5, #4]
 80148be:	4604      	mov	r4, r0
 80148c0:	4630      	mov	r0, r6
 80148c2:	f7fc ff49 	bl	8011758 <ucdr_serialize_bool>
 80148c6:	792b      	ldrb	r3, [r5, #4]
 80148c8:	4004      	ands	r4, r0
 80148ca:	b2e4      	uxtb	r4, r4
 80148cc:	b943      	cbnz	r3, 80148e0 <uxr_serialize_OBJK_Topic_Binary+0x30>
 80148ce:	7b29      	ldrb	r1, [r5, #12]
 80148d0:	4630      	mov	r0, r6
 80148d2:	f7fc ff41 	bl	8011758 <ucdr_serialize_bool>
 80148d6:	7b2b      	ldrb	r3, [r5, #12]
 80148d8:	4004      	ands	r4, r0
 80148da:	b93b      	cbnz	r3, 80148ec <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80148dc:	4620      	mov	r0, r4
 80148de:	bd70      	pop	{r4, r5, r6, pc}
 80148e0:	68a9      	ldr	r1, [r5, #8]
 80148e2:	4630      	mov	r0, r6
 80148e4:	f003 fe20 	bl	8018528 <ucdr_serialize_string>
 80148e8:	4004      	ands	r4, r0
 80148ea:	e7f0      	b.n	80148ce <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80148ec:	6929      	ldr	r1, [r5, #16]
 80148ee:	4630      	mov	r0, r6
 80148f0:	f003 fe1a 	bl	8018528 <ucdr_serialize_string>
 80148f4:	4004      	ands	r4, r0
 80148f6:	b2e4      	uxtb	r4, r4
 80148f8:	4620      	mov	r0, r4
 80148fa:	bd70      	pop	{r4, r5, r6, pc}

080148fc <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80148fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014900:	460c      	mov	r4, r1
 8014902:	7809      	ldrb	r1, [r1, #0]
 8014904:	4606      	mov	r6, r0
 8014906:	f7fc ff27 	bl	8011758 <ucdr_serialize_bool>
 801490a:	7823      	ldrb	r3, [r4, #0]
 801490c:	4605      	mov	r5, r0
 801490e:	b96b      	cbnz	r3, 801492c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8014910:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8014914:	4630      	mov	r0, r6
 8014916:	f7fc ff1f 	bl	8011758 <ucdr_serialize_bool>
 801491a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 801491e:	4005      	ands	r5, r0
 8014920:	b2ed      	uxtb	r5, r5
 8014922:	2b00      	cmp	r3, #0
 8014924:	d169      	bne.n	80149fa <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8014926:	4628      	mov	r0, r5
 8014928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801492c:	6861      	ldr	r1, [r4, #4]
 801492e:	4630      	mov	r0, r6
 8014930:	f7fd f812 	bl	8011958 <ucdr_serialize_uint32_t>
 8014934:	6863      	ldr	r3, [r4, #4]
 8014936:	2b00      	cmp	r3, #0
 8014938:	d06b      	beq.n	8014a12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 801493a:	2800      	cmp	r0, #0
 801493c:	d067      	beq.n	8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801493e:	68a1      	ldr	r1, [r4, #8]
 8014940:	4630      	mov	r0, r6
 8014942:	f003 fdf1 	bl	8018528 <ucdr_serialize_string>
 8014946:	6863      	ldr	r3, [r4, #4]
 8014948:	2b01      	cmp	r3, #1
 801494a:	d953      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801494c:	2800      	cmp	r0, #0
 801494e:	d05e      	beq.n	8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014950:	68e1      	ldr	r1, [r4, #12]
 8014952:	4630      	mov	r0, r6
 8014954:	f003 fde8 	bl	8018528 <ucdr_serialize_string>
 8014958:	6863      	ldr	r3, [r4, #4]
 801495a:	2b02      	cmp	r3, #2
 801495c:	d94a      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801495e:	2800      	cmp	r0, #0
 8014960:	d055      	beq.n	8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014962:	6921      	ldr	r1, [r4, #16]
 8014964:	4630      	mov	r0, r6
 8014966:	f003 fddf 	bl	8018528 <ucdr_serialize_string>
 801496a:	6863      	ldr	r3, [r4, #4]
 801496c:	2b03      	cmp	r3, #3
 801496e:	d941      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014970:	2800      	cmp	r0, #0
 8014972:	d04c      	beq.n	8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014974:	6961      	ldr	r1, [r4, #20]
 8014976:	4630      	mov	r0, r6
 8014978:	f003 fdd6 	bl	8018528 <ucdr_serialize_string>
 801497c:	6863      	ldr	r3, [r4, #4]
 801497e:	2b04      	cmp	r3, #4
 8014980:	d938      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014982:	2800      	cmp	r0, #0
 8014984:	d043      	beq.n	8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014986:	69a1      	ldr	r1, [r4, #24]
 8014988:	4630      	mov	r0, r6
 801498a:	f003 fdcd 	bl	8018528 <ucdr_serialize_string>
 801498e:	6863      	ldr	r3, [r4, #4]
 8014990:	2b05      	cmp	r3, #5
 8014992:	d92f      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014994:	2800      	cmp	r0, #0
 8014996:	d03a      	beq.n	8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014998:	69e1      	ldr	r1, [r4, #28]
 801499a:	4630      	mov	r0, r6
 801499c:	f003 fdc4 	bl	8018528 <ucdr_serialize_string>
 80149a0:	6863      	ldr	r3, [r4, #4]
 80149a2:	2b06      	cmp	r3, #6
 80149a4:	d926      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80149a6:	b390      	cbz	r0, 8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80149a8:	6a21      	ldr	r1, [r4, #32]
 80149aa:	4630      	mov	r0, r6
 80149ac:	f003 fdbc 	bl	8018528 <ucdr_serialize_string>
 80149b0:	6863      	ldr	r3, [r4, #4]
 80149b2:	2b07      	cmp	r3, #7
 80149b4:	d91e      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80149b6:	b350      	cbz	r0, 8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80149b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80149ba:	4630      	mov	r0, r6
 80149bc:	f003 fdb4 	bl	8018528 <ucdr_serialize_string>
 80149c0:	6863      	ldr	r3, [r4, #4]
 80149c2:	2b08      	cmp	r3, #8
 80149c4:	d916      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80149c6:	b310      	cbz	r0, 8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80149c8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80149ca:	4630      	mov	r0, r6
 80149cc:	f003 fdac 	bl	8018528 <ucdr_serialize_string>
 80149d0:	6863      	ldr	r3, [r4, #4]
 80149d2:	2b09      	cmp	r3, #9
 80149d4:	d90e      	bls.n	80149f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80149d6:	b1d0      	cbz	r0, 8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80149d8:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 80149dc:	2709      	movs	r7, #9
 80149de:	e000      	b.n	80149e2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 80149e0:	b1a8      	cbz	r0, 8014a0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80149e2:	f858 1b04 	ldr.w	r1, [r8], #4
 80149e6:	4630      	mov	r0, r6
 80149e8:	f003 fd9e 	bl	8018528 <ucdr_serialize_string>
 80149ec:	6862      	ldr	r2, [r4, #4]
 80149ee:	3701      	adds	r7, #1
 80149f0:	4297      	cmp	r7, r2
 80149f2:	d3f5      	bcc.n	80149e0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 80149f4:	4005      	ands	r5, r0
 80149f6:	b2ed      	uxtb	r5, r5
 80149f8:	e78a      	b.n	8014910 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 80149fa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80149fc:	4630      	mov	r0, r6
 80149fe:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8014a02:	f7fd fb69 	bl	80120d8 <ucdr_serialize_sequence_uint8_t>
 8014a06:	4005      	ands	r5, r0
 8014a08:	4628      	mov	r0, r5
 8014a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a0e:	2500      	movs	r5, #0
 8014a10:	e77e      	b.n	8014910 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8014a12:	4028      	ands	r0, r5
 8014a14:	b2c5      	uxtb	r5, r0
 8014a16:	e77b      	b.n	8014910 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08014a18 <uxr_serialize_OBJK_Publisher_Binary>:
 8014a18:	b570      	push	{r4, r5, r6, lr}
 8014a1a:	460d      	mov	r5, r1
 8014a1c:	7809      	ldrb	r1, [r1, #0]
 8014a1e:	4606      	mov	r6, r0
 8014a20:	f7fc fe9a 	bl	8011758 <ucdr_serialize_bool>
 8014a24:	782b      	ldrb	r3, [r5, #0]
 8014a26:	4604      	mov	r4, r0
 8014a28:	b94b      	cbnz	r3, 8014a3e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8014a2a:	7a29      	ldrb	r1, [r5, #8]
 8014a2c:	4630      	mov	r0, r6
 8014a2e:	f7fc fe93 	bl	8011758 <ucdr_serialize_bool>
 8014a32:	7a2b      	ldrb	r3, [r5, #8]
 8014a34:	4004      	ands	r4, r0
 8014a36:	b2e4      	uxtb	r4, r4
 8014a38:	b943      	cbnz	r3, 8014a4c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8014a3a:	4620      	mov	r0, r4
 8014a3c:	bd70      	pop	{r4, r5, r6, pc}
 8014a3e:	6869      	ldr	r1, [r5, #4]
 8014a40:	4630      	mov	r0, r6
 8014a42:	f003 fd71 	bl	8018528 <ucdr_serialize_string>
 8014a46:	4004      	ands	r4, r0
 8014a48:	b2e4      	uxtb	r4, r4
 8014a4a:	e7ee      	b.n	8014a2a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8014a4c:	f105 010c 	add.w	r1, r5, #12
 8014a50:	4630      	mov	r0, r6
 8014a52:	f7ff ff53 	bl	80148fc <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8014a56:	4004      	ands	r4, r0
 8014a58:	4620      	mov	r0, r4
 8014a5a:	bd70      	pop	{r4, r5, r6, pc}

08014a5c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8014a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a60:	460c      	mov	r4, r1
 8014a62:	7809      	ldrb	r1, [r1, #0]
 8014a64:	4606      	mov	r6, r0
 8014a66:	f7fc fe77 	bl	8011758 <ucdr_serialize_bool>
 8014a6a:	7823      	ldrb	r3, [r4, #0]
 8014a6c:	4605      	mov	r5, r0
 8014a6e:	b96b      	cbnz	r3, 8014a8c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8014a70:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8014a74:	4630      	mov	r0, r6
 8014a76:	f7fc fe6f 	bl	8011758 <ucdr_serialize_bool>
 8014a7a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8014a7e:	4005      	ands	r5, r0
 8014a80:	b2ed      	uxtb	r5, r5
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d169      	bne.n	8014b5a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8014a86:	4628      	mov	r0, r5
 8014a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a8c:	6861      	ldr	r1, [r4, #4]
 8014a8e:	4630      	mov	r0, r6
 8014a90:	f7fc ff62 	bl	8011958 <ucdr_serialize_uint32_t>
 8014a94:	6863      	ldr	r3, [r4, #4]
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d06b      	beq.n	8014b72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8014a9a:	2800      	cmp	r0, #0
 8014a9c:	d067      	beq.n	8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014a9e:	68a1      	ldr	r1, [r4, #8]
 8014aa0:	4630      	mov	r0, r6
 8014aa2:	f003 fd41 	bl	8018528 <ucdr_serialize_string>
 8014aa6:	6863      	ldr	r3, [r4, #4]
 8014aa8:	2b01      	cmp	r3, #1
 8014aaa:	d953      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014aac:	2800      	cmp	r0, #0
 8014aae:	d05e      	beq.n	8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014ab0:	68e1      	ldr	r1, [r4, #12]
 8014ab2:	4630      	mov	r0, r6
 8014ab4:	f003 fd38 	bl	8018528 <ucdr_serialize_string>
 8014ab8:	6863      	ldr	r3, [r4, #4]
 8014aba:	2b02      	cmp	r3, #2
 8014abc:	d94a      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014abe:	2800      	cmp	r0, #0
 8014ac0:	d055      	beq.n	8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014ac2:	6921      	ldr	r1, [r4, #16]
 8014ac4:	4630      	mov	r0, r6
 8014ac6:	f003 fd2f 	bl	8018528 <ucdr_serialize_string>
 8014aca:	6863      	ldr	r3, [r4, #4]
 8014acc:	2b03      	cmp	r3, #3
 8014ace:	d941      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014ad0:	2800      	cmp	r0, #0
 8014ad2:	d04c      	beq.n	8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014ad4:	6961      	ldr	r1, [r4, #20]
 8014ad6:	4630      	mov	r0, r6
 8014ad8:	f003 fd26 	bl	8018528 <ucdr_serialize_string>
 8014adc:	6863      	ldr	r3, [r4, #4]
 8014ade:	2b04      	cmp	r3, #4
 8014ae0:	d938      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014ae2:	2800      	cmp	r0, #0
 8014ae4:	d043      	beq.n	8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014ae6:	69a1      	ldr	r1, [r4, #24]
 8014ae8:	4630      	mov	r0, r6
 8014aea:	f003 fd1d 	bl	8018528 <ucdr_serialize_string>
 8014aee:	6863      	ldr	r3, [r4, #4]
 8014af0:	2b05      	cmp	r3, #5
 8014af2:	d92f      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014af4:	2800      	cmp	r0, #0
 8014af6:	d03a      	beq.n	8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014af8:	69e1      	ldr	r1, [r4, #28]
 8014afa:	4630      	mov	r0, r6
 8014afc:	f003 fd14 	bl	8018528 <ucdr_serialize_string>
 8014b00:	6863      	ldr	r3, [r4, #4]
 8014b02:	2b06      	cmp	r3, #6
 8014b04:	d926      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014b06:	b390      	cbz	r0, 8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014b08:	6a21      	ldr	r1, [r4, #32]
 8014b0a:	4630      	mov	r0, r6
 8014b0c:	f003 fd0c 	bl	8018528 <ucdr_serialize_string>
 8014b10:	6863      	ldr	r3, [r4, #4]
 8014b12:	2b07      	cmp	r3, #7
 8014b14:	d91e      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014b16:	b350      	cbz	r0, 8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014b18:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8014b1a:	4630      	mov	r0, r6
 8014b1c:	f003 fd04 	bl	8018528 <ucdr_serialize_string>
 8014b20:	6863      	ldr	r3, [r4, #4]
 8014b22:	2b08      	cmp	r3, #8
 8014b24:	d916      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014b26:	b310      	cbz	r0, 8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014b28:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8014b2a:	4630      	mov	r0, r6
 8014b2c:	f003 fcfc 	bl	8018528 <ucdr_serialize_string>
 8014b30:	6863      	ldr	r3, [r4, #4]
 8014b32:	2b09      	cmp	r3, #9
 8014b34:	d90e      	bls.n	8014b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014b36:	b1d0      	cbz	r0, 8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014b38:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8014b3c:	2709      	movs	r7, #9
 8014b3e:	e000      	b.n	8014b42 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8014b40:	b1a8      	cbz	r0, 8014b6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014b42:	f858 1b04 	ldr.w	r1, [r8], #4
 8014b46:	4630      	mov	r0, r6
 8014b48:	f003 fcee 	bl	8018528 <ucdr_serialize_string>
 8014b4c:	6862      	ldr	r2, [r4, #4]
 8014b4e:	3701      	adds	r7, #1
 8014b50:	4297      	cmp	r7, r2
 8014b52:	d3f5      	bcc.n	8014b40 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8014b54:	4005      	ands	r5, r0
 8014b56:	b2ed      	uxtb	r5, r5
 8014b58:	e78a      	b.n	8014a70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8014b5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8014b5c:	4630      	mov	r0, r6
 8014b5e:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8014b62:	f7fd fab9 	bl	80120d8 <ucdr_serialize_sequence_uint8_t>
 8014b66:	4005      	ands	r5, r0
 8014b68:	4628      	mov	r0, r5
 8014b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b6e:	2500      	movs	r5, #0
 8014b70:	e77e      	b.n	8014a70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8014b72:	4028      	ands	r0, r5
 8014b74:	b2c5      	uxtb	r5, r0
 8014b76:	e77b      	b.n	8014a70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08014b78 <uxr_serialize_OBJK_Subscriber_Binary>:
 8014b78:	b570      	push	{r4, r5, r6, lr}
 8014b7a:	460d      	mov	r5, r1
 8014b7c:	7809      	ldrb	r1, [r1, #0]
 8014b7e:	4606      	mov	r6, r0
 8014b80:	f7fc fdea 	bl	8011758 <ucdr_serialize_bool>
 8014b84:	782b      	ldrb	r3, [r5, #0]
 8014b86:	4604      	mov	r4, r0
 8014b88:	b94b      	cbnz	r3, 8014b9e <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8014b8a:	7a29      	ldrb	r1, [r5, #8]
 8014b8c:	4630      	mov	r0, r6
 8014b8e:	f7fc fde3 	bl	8011758 <ucdr_serialize_bool>
 8014b92:	7a2b      	ldrb	r3, [r5, #8]
 8014b94:	4004      	ands	r4, r0
 8014b96:	b2e4      	uxtb	r4, r4
 8014b98:	b943      	cbnz	r3, 8014bac <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8014b9a:	4620      	mov	r0, r4
 8014b9c:	bd70      	pop	{r4, r5, r6, pc}
 8014b9e:	6869      	ldr	r1, [r5, #4]
 8014ba0:	4630      	mov	r0, r6
 8014ba2:	f003 fcc1 	bl	8018528 <ucdr_serialize_string>
 8014ba6:	4004      	ands	r4, r0
 8014ba8:	b2e4      	uxtb	r4, r4
 8014baa:	e7ee      	b.n	8014b8a <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8014bac:	f105 010c 	add.w	r1, r5, #12
 8014bb0:	4630      	mov	r0, r6
 8014bb2:	f7ff ff53 	bl	8014a5c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8014bb6:	4004      	ands	r4, r0
 8014bb8:	4620      	mov	r0, r4
 8014bba:	bd70      	pop	{r4, r5, r6, pc}

08014bbc <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8014bbc:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8014bc0:	4688      	mov	r8, r1
 8014bc2:	8809      	ldrh	r1, [r1, #0]
 8014bc4:	4681      	mov	r9, r0
 8014bc6:	f7fc fe23 	bl	8011810 <ucdr_serialize_uint16_t>
 8014bca:	f898 1002 	ldrb.w	r1, [r8, #2]
 8014bce:	4606      	mov	r6, r0
 8014bd0:	4648      	mov	r0, r9
 8014bd2:	f7fc fdc1 	bl	8011758 <ucdr_serialize_bool>
 8014bd6:	f898 3002 	ldrb.w	r3, [r8, #2]
 8014bda:	4030      	ands	r0, r6
 8014bdc:	b2c5      	uxtb	r5, r0
 8014bde:	b9eb      	cbnz	r3, 8014c1c <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8014be0:	f898 1006 	ldrb.w	r1, [r8, #6]
 8014be4:	4648      	mov	r0, r9
 8014be6:	f7fc fdb7 	bl	8011758 <ucdr_serialize_bool>
 8014bea:	f898 3006 	ldrb.w	r3, [r8, #6]
 8014bee:	4005      	ands	r5, r0
 8014bf0:	bb7b      	cbnz	r3, 8014c52 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8014bf2:	f898 100c 	ldrb.w	r1, [r8, #12]
 8014bf6:	4648      	mov	r0, r9
 8014bf8:	f7fc fdae 	bl	8011758 <ucdr_serialize_bool>
 8014bfc:	f898 300c 	ldrb.w	r3, [r8, #12]
 8014c00:	4005      	ands	r5, r0
 8014c02:	b9f3      	cbnz	r3, 8014c42 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8014c04:	f898 1014 	ldrb.w	r1, [r8, #20]
 8014c08:	4648      	mov	r0, r9
 8014c0a:	f7fc fda5 	bl	8011758 <ucdr_serialize_bool>
 8014c0e:	f898 3014 	ldrb.w	r3, [r8, #20]
 8014c12:	4005      	ands	r5, r0
 8014c14:	b94b      	cbnz	r3, 8014c2a <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8014c16:	4628      	mov	r0, r5
 8014c18:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8014c1c:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8014c20:	4648      	mov	r0, r9
 8014c22:	f7fc fdf5 	bl	8011810 <ucdr_serialize_uint16_t>
 8014c26:	4005      	ands	r5, r0
 8014c28:	e7da      	b.n	8014be0 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8014c2a:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8014c2e:	4648      	mov	r0, r9
 8014c30:	f108 011c 	add.w	r1, r8, #28
 8014c34:	f7fd fa50 	bl	80120d8 <ucdr_serialize_sequence_uint8_t>
 8014c38:	4028      	ands	r0, r5
 8014c3a:	b2c5      	uxtb	r5, r0
 8014c3c:	4628      	mov	r0, r5
 8014c3e:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8014c42:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014c46:	4648      	mov	r0, r9
 8014c48:	f7fc fe86 	bl	8011958 <ucdr_serialize_uint32_t>
 8014c4c:	4028      	ands	r0, r5
 8014c4e:	b2c5      	uxtb	r5, r0
 8014c50:	e7d8      	b.n	8014c04 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8014c52:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8014c56:	4648      	mov	r0, r9
 8014c58:	f7fc fe7e 	bl	8011958 <ucdr_serialize_uint32_t>
 8014c5c:	4028      	ands	r0, r5
 8014c5e:	b2c5      	uxtb	r5, r0
 8014c60:	e7c7      	b.n	8014bf2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8014c62:	bf00      	nop

08014c64 <uxr_serialize_OBJK_DataReader_Binary>:
 8014c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c66:	2202      	movs	r2, #2
 8014c68:	460c      	mov	r4, r1
 8014c6a:	4606      	mov	r6, r0
 8014c6c:	f7fc fb8e 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014c70:	78a1      	ldrb	r1, [r4, #2]
 8014c72:	4605      	mov	r5, r0
 8014c74:	4630      	mov	r0, r6
 8014c76:	f7fc fd6f 	bl	8011758 <ucdr_serialize_bool>
 8014c7a:	78a3      	ldrb	r3, [r4, #2]
 8014c7c:	4005      	ands	r5, r0
 8014c7e:	b2ed      	uxtb	r5, r5
 8014c80:	b90b      	cbnz	r3, 8014c86 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8014c82:	4628      	mov	r0, r5
 8014c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c86:	f104 0108 	add.w	r1, r4, #8
 8014c8a:	4630      	mov	r0, r6
 8014c8c:	f7ff ff96 	bl	8014bbc <uxr_serialize_OBJK_Endpoint_QosBinary>
 8014c90:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014c94:	4607      	mov	r7, r0
 8014c96:	4630      	mov	r0, r6
 8014c98:	f7fc fd5e 	bl	8011758 <ucdr_serialize_bool>
 8014c9c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8014ca0:	4038      	ands	r0, r7
 8014ca2:	b2c7      	uxtb	r7, r0
 8014ca4:	b95b      	cbnz	r3, 8014cbe <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8014ca6:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 8014caa:	4630      	mov	r0, r6
 8014cac:	f7fc fd54 	bl	8011758 <ucdr_serialize_bool>
 8014cb0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8014cb4:	4007      	ands	r7, r0
 8014cb6:	b94b      	cbnz	r3, 8014ccc <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8014cb8:	403d      	ands	r5, r7
 8014cba:	4628      	mov	r0, r5
 8014cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014cbe:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 8014cc2:	4630      	mov	r0, r6
 8014cc4:	f7fc ff08 	bl	8011ad8 <ucdr_serialize_uint64_t>
 8014cc8:	4007      	ands	r7, r0
 8014cca:	e7ec      	b.n	8014ca6 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8014ccc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8014cce:	4630      	mov	r0, r6
 8014cd0:	f003 fc2a 	bl	8018528 <ucdr_serialize_string>
 8014cd4:	4007      	ands	r7, r0
 8014cd6:	b2ff      	uxtb	r7, r7
 8014cd8:	e7ee      	b.n	8014cb8 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8014cda:	bf00      	nop

08014cdc <uxr_serialize_OBJK_DataWriter_Binary>:
 8014cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cde:	2202      	movs	r2, #2
 8014ce0:	460d      	mov	r5, r1
 8014ce2:	4606      	mov	r6, r0
 8014ce4:	f7fc fb52 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014ce8:	78a9      	ldrb	r1, [r5, #2]
 8014cea:	4604      	mov	r4, r0
 8014cec:	4630      	mov	r0, r6
 8014cee:	f7fc fd33 	bl	8011758 <ucdr_serialize_bool>
 8014cf2:	78ab      	ldrb	r3, [r5, #2]
 8014cf4:	4004      	ands	r4, r0
 8014cf6:	b2e4      	uxtb	r4, r4
 8014cf8:	b90b      	cbnz	r3, 8014cfe <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8014cfa:	4620      	mov	r0, r4
 8014cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014cfe:	f105 0108 	add.w	r1, r5, #8
 8014d02:	4630      	mov	r0, r6
 8014d04:	f7ff ff5a 	bl	8014bbc <uxr_serialize_OBJK_Endpoint_QosBinary>
 8014d08:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8014d0c:	4607      	mov	r7, r0
 8014d0e:	4630      	mov	r0, r6
 8014d10:	f7fc fd22 	bl	8011758 <ucdr_serialize_bool>
 8014d14:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8014d18:	4007      	ands	r7, r0
 8014d1a:	b2ff      	uxtb	r7, r7
 8014d1c:	b913      	cbnz	r3, 8014d24 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8014d1e:	403c      	ands	r4, r7
 8014d20:	4620      	mov	r0, r4
 8014d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d24:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 8014d28:	4630      	mov	r0, r6
 8014d2a:	f7fc fed5 	bl	8011ad8 <ucdr_serialize_uint64_t>
 8014d2e:	4007      	ands	r7, r0
 8014d30:	e7f5      	b.n	8014d1e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8014d32:	bf00      	nop

08014d34 <uxr_deserialize_BaseObjectRequest>:
 8014d34:	b570      	push	{r4, r5, r6, lr}
 8014d36:	2202      	movs	r2, #2
 8014d38:	4605      	mov	r5, r0
 8014d3a:	460e      	mov	r6, r1
 8014d3c:	f7fc fb8a 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8014d40:	1cb1      	adds	r1, r6, #2
 8014d42:	4604      	mov	r4, r0
 8014d44:	2202      	movs	r2, #2
 8014d46:	4628      	mov	r0, r5
 8014d48:	f7fc fb84 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8014d4c:	4020      	ands	r0, r4
 8014d4e:	b2c0      	uxtb	r0, r0
 8014d50:	bd70      	pop	{r4, r5, r6, pc}
 8014d52:	bf00      	nop

08014d54 <uxr_serialize_ReadSpecification>:
 8014d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d58:	460e      	mov	r6, r1
 8014d5a:	7809      	ldrb	r1, [r1, #0]
 8014d5c:	4607      	mov	r7, r0
 8014d5e:	f7fc fd2b 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014d62:	7871      	ldrb	r1, [r6, #1]
 8014d64:	4604      	mov	r4, r0
 8014d66:	4638      	mov	r0, r7
 8014d68:	f7fc fd26 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014d6c:	78b1      	ldrb	r1, [r6, #2]
 8014d6e:	4004      	ands	r4, r0
 8014d70:	4638      	mov	r0, r7
 8014d72:	f7fc fcf1 	bl	8011758 <ucdr_serialize_bool>
 8014d76:	78b3      	ldrb	r3, [r6, #2]
 8014d78:	b2e4      	uxtb	r4, r4
 8014d7a:	4004      	ands	r4, r0
 8014d7c:	b94b      	cbnz	r3, 8014d92 <uxr_serialize_ReadSpecification+0x3e>
 8014d7e:	7a31      	ldrb	r1, [r6, #8]
 8014d80:	4638      	mov	r0, r7
 8014d82:	f7fc fce9 	bl	8011758 <ucdr_serialize_bool>
 8014d86:	7a33      	ldrb	r3, [r6, #8]
 8014d88:	4004      	ands	r4, r0
 8014d8a:	b943      	cbnz	r3, 8014d9e <uxr_serialize_ReadSpecification+0x4a>
 8014d8c:	4620      	mov	r0, r4
 8014d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d92:	6871      	ldr	r1, [r6, #4]
 8014d94:	4638      	mov	r0, r7
 8014d96:	f003 fbc7 	bl	8018528 <ucdr_serialize_string>
 8014d9a:	4004      	ands	r4, r0
 8014d9c:	e7ef      	b.n	8014d7e <uxr_serialize_ReadSpecification+0x2a>
 8014d9e:	8971      	ldrh	r1, [r6, #10]
 8014da0:	4638      	mov	r0, r7
 8014da2:	f7fc fd35 	bl	8011810 <ucdr_serialize_uint16_t>
 8014da6:	89b1      	ldrh	r1, [r6, #12]
 8014da8:	4605      	mov	r5, r0
 8014daa:	4638      	mov	r0, r7
 8014dac:	f7fc fd30 	bl	8011810 <ucdr_serialize_uint16_t>
 8014db0:	89f1      	ldrh	r1, [r6, #14]
 8014db2:	4005      	ands	r5, r0
 8014db4:	4638      	mov	r0, r7
 8014db6:	f7fc fd2b 	bl	8011810 <ucdr_serialize_uint16_t>
 8014dba:	8a31      	ldrh	r1, [r6, #16]
 8014dbc:	4680      	mov	r8, r0
 8014dbe:	4638      	mov	r0, r7
 8014dc0:	f7fc fd26 	bl	8011810 <ucdr_serialize_uint16_t>
 8014dc4:	b2ed      	uxtb	r5, r5
 8014dc6:	4025      	ands	r5, r4
 8014dc8:	ea08 0505 	and.w	r5, r8, r5
 8014dcc:	ea00 0405 	and.w	r4, r0, r5
 8014dd0:	4620      	mov	r0, r4
 8014dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014dd6:	bf00      	nop

08014dd8 <uxr_serialize_CREATE_CLIENT_Payload>:
 8014dd8:	f7ff bca0 	b.w	801471c <uxr_serialize_CLIENT_Representation>

08014ddc <uxr_serialize_CREATE_Payload>:
 8014ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014dde:	2202      	movs	r2, #2
 8014de0:	4606      	mov	r6, r0
 8014de2:	460d      	mov	r5, r1
 8014de4:	f7fc fad2 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014de8:	1ca9      	adds	r1, r5, #2
 8014dea:	4604      	mov	r4, r0
 8014dec:	2202      	movs	r2, #2
 8014dee:	4630      	mov	r0, r6
 8014df0:	f7fc facc 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014df4:	7929      	ldrb	r1, [r5, #4]
 8014df6:	4607      	mov	r7, r0
 8014df8:	4630      	mov	r0, r6
 8014dfa:	f7fc fcdd 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014dfe:	b328      	cbz	r0, 8014e4c <uxr_serialize_CREATE_Payload+0x70>
 8014e00:	792b      	ldrb	r3, [r5, #4]
 8014e02:	403c      	ands	r4, r7
 8014e04:	3b01      	subs	r3, #1
 8014e06:	b2e4      	uxtb	r4, r4
 8014e08:	2b0d      	cmp	r3, #13
 8014e0a:	d81d      	bhi.n	8014e48 <uxr_serialize_CREATE_Payload+0x6c>
 8014e0c:	e8df f003 	tbb	[pc, r3]
 8014e10:	32320753 	.word	0x32320753
 8014e14:	07070707 	.word	0x07070707
 8014e18:	2121211c 	.word	0x2121211c
 8014e1c:	684c      	.short	0x684c
 8014e1e:	7a29      	ldrb	r1, [r5, #8]
 8014e20:	4630      	mov	r0, r6
 8014e22:	f7fc fcc9 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014e26:	4607      	mov	r7, r0
 8014e28:	b130      	cbz	r0, 8014e38 <uxr_serialize_CREATE_Payload+0x5c>
 8014e2a:	7a2b      	ldrb	r3, [r5, #8]
 8014e2c:	2b02      	cmp	r3, #2
 8014e2e:	d035      	beq.n	8014e9c <uxr_serialize_CREATE_Payload+0xc0>
 8014e30:	2b03      	cmp	r3, #3
 8014e32:	d02b      	beq.n	8014e8c <uxr_serialize_CREATE_Payload+0xb0>
 8014e34:	2b01      	cmp	r3, #1
 8014e36:	d031      	beq.n	8014e9c <uxr_serialize_CREATE_Payload+0xc0>
 8014e38:	f505 7104 	add.w	r1, r5, #528	; 0x210
 8014e3c:	4630      	mov	r0, r6
 8014e3e:	2202      	movs	r2, #2
 8014e40:	f7fc faa4 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014e44:	4038      	ands	r0, r7
 8014e46:	4004      	ands	r4, r0
 8014e48:	4620      	mov	r0, r4
 8014e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014e4c:	2400      	movs	r4, #0
 8014e4e:	4620      	mov	r0, r4
 8014e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014e52:	7a29      	ldrb	r1, [r5, #8]
 8014e54:	4630      	mov	r0, r6
 8014e56:	f7fc fcaf 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014e5a:	2800      	cmp	r0, #0
 8014e5c:	d0f6      	beq.n	8014e4c <uxr_serialize_CREATE_Payload+0x70>
 8014e5e:	7a2b      	ldrb	r3, [r5, #8]
 8014e60:	2b01      	cmp	r3, #1
 8014e62:	d001      	beq.n	8014e68 <uxr_serialize_CREATE_Payload+0x8c>
 8014e64:	2b02      	cmp	r3, #2
 8014e66:	d1ef      	bne.n	8014e48 <uxr_serialize_CREATE_Payload+0x6c>
 8014e68:	68e9      	ldr	r1, [r5, #12]
 8014e6a:	4630      	mov	r0, r6
 8014e6c:	f003 fb5c 	bl	8018528 <ucdr_serialize_string>
 8014e70:	4004      	ands	r4, r0
 8014e72:	e7e9      	b.n	8014e48 <uxr_serialize_CREATE_Payload+0x6c>
 8014e74:	7a29      	ldrb	r1, [r5, #8]
 8014e76:	4630      	mov	r0, r6
 8014e78:	f7fc fc9e 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014e7c:	4607      	mov	r7, r0
 8014e7e:	2800      	cmp	r0, #0
 8014e80:	d0da      	beq.n	8014e38 <uxr_serialize_CREATE_Payload+0x5c>
 8014e82:	7a2b      	ldrb	r3, [r5, #8]
 8014e84:	2b02      	cmp	r3, #2
 8014e86:	d009      	beq.n	8014e9c <uxr_serialize_CREATE_Payload+0xc0>
 8014e88:	2b03      	cmp	r3, #3
 8014e8a:	d1d5      	bne.n	8014e38 <uxr_serialize_CREATE_Payload+0x5c>
 8014e8c:	68ea      	ldr	r2, [r5, #12]
 8014e8e:	f105 0110 	add.w	r1, r5, #16
 8014e92:	4630      	mov	r0, r6
 8014e94:	f7fd f920 	bl	80120d8 <ucdr_serialize_sequence_uint8_t>
 8014e98:	4607      	mov	r7, r0
 8014e9a:	e7cd      	b.n	8014e38 <uxr_serialize_CREATE_Payload+0x5c>
 8014e9c:	68e9      	ldr	r1, [r5, #12]
 8014e9e:	4630      	mov	r0, r6
 8014ea0:	f003 fb42 	bl	8018528 <ucdr_serialize_string>
 8014ea4:	4607      	mov	r7, r0
 8014ea6:	e7c7      	b.n	8014e38 <uxr_serialize_CREATE_Payload+0x5c>
 8014ea8:	f105 0108 	add.w	r1, r5, #8
 8014eac:	4630      	mov	r0, r6
 8014eae:	f7ff fc91 	bl	80147d4 <uxr_serialize_AGENT_Representation>
 8014eb2:	4004      	ands	r4, r0
 8014eb4:	e7c8      	b.n	8014e48 <uxr_serialize_CREATE_Payload+0x6c>
 8014eb6:	7a29      	ldrb	r1, [r5, #8]
 8014eb8:	4630      	mov	r0, r6
 8014eba:	f7fc fc7d 	bl	80117b8 <ucdr_serialize_uint8_t>
 8014ebe:	4607      	mov	r7, r0
 8014ec0:	b130      	cbz	r0, 8014ed0 <uxr_serialize_CREATE_Payload+0xf4>
 8014ec2:	7a2b      	ldrb	r3, [r5, #8]
 8014ec4:	2b02      	cmp	r3, #2
 8014ec6:	d012      	beq.n	8014eee <uxr_serialize_CREATE_Payload+0x112>
 8014ec8:	2b03      	cmp	r3, #3
 8014eca:	d016      	beq.n	8014efa <uxr_serialize_CREATE_Payload+0x11e>
 8014ecc:	2b01      	cmp	r3, #1
 8014ece:	d00e      	beq.n	8014eee <uxr_serialize_CREATE_Payload+0x112>
 8014ed0:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	; 0x210
 8014ed4:	4630      	mov	r0, r6
 8014ed6:	f7fc fe75 	bl	8011bc4 <ucdr_serialize_int16_t>
 8014eda:	4038      	ands	r0, r7
 8014edc:	4004      	ands	r4, r0
 8014ede:	e7b3      	b.n	8014e48 <uxr_serialize_CREATE_Payload+0x6c>
 8014ee0:	f105 0108 	add.w	r1, r5, #8
 8014ee4:	4630      	mov	r0, r6
 8014ee6:	f7ff fc19 	bl	801471c <uxr_serialize_CLIENT_Representation>
 8014eea:	4004      	ands	r4, r0
 8014eec:	e7ac      	b.n	8014e48 <uxr_serialize_CREATE_Payload+0x6c>
 8014eee:	68e9      	ldr	r1, [r5, #12]
 8014ef0:	4630      	mov	r0, r6
 8014ef2:	f003 fb19 	bl	8018528 <ucdr_serialize_string>
 8014ef6:	4607      	mov	r7, r0
 8014ef8:	e7ea      	b.n	8014ed0 <uxr_serialize_CREATE_Payload+0xf4>
 8014efa:	68ea      	ldr	r2, [r5, #12]
 8014efc:	f105 0110 	add.w	r1, r5, #16
 8014f00:	4630      	mov	r0, r6
 8014f02:	f7fd f8e9 	bl	80120d8 <ucdr_serialize_sequence_uint8_t>
 8014f06:	4607      	mov	r7, r0
 8014f08:	e7e2      	b.n	8014ed0 <uxr_serialize_CREATE_Payload+0xf4>
 8014f0a:	bf00      	nop

08014f0c <uxr_serialize_DELETE_Payload>:
 8014f0c:	b570      	push	{r4, r5, r6, lr}
 8014f0e:	2202      	movs	r2, #2
 8014f10:	4605      	mov	r5, r0
 8014f12:	460e      	mov	r6, r1
 8014f14:	f7fc fa3a 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014f18:	1cb1      	adds	r1, r6, #2
 8014f1a:	4604      	mov	r4, r0
 8014f1c:	2202      	movs	r2, #2
 8014f1e:	4628      	mov	r0, r5
 8014f20:	f7fc fa34 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014f24:	4020      	ands	r0, r4
 8014f26:	b2c0      	uxtb	r0, r0
 8014f28:	bd70      	pop	{r4, r5, r6, pc}
 8014f2a:	bf00      	nop

08014f2c <uxr_deserialize_STATUS_AGENT_Payload>:
 8014f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014f30:	4606      	mov	r6, r0
 8014f32:	460f      	mov	r7, r1
 8014f34:	f7fc fc56 	bl	80117e4 <ucdr_deserialize_uint8_t>
 8014f38:	1c79      	adds	r1, r7, #1
 8014f3a:	4605      	mov	r5, r0
 8014f3c:	4630      	mov	r0, r6
 8014f3e:	f7fc fc51 	bl	80117e4 <ucdr_deserialize_uint8_t>
 8014f42:	1d39      	adds	r1, r7, #4
 8014f44:	4681      	mov	r9, r0
 8014f46:	2204      	movs	r2, #4
 8014f48:	4630      	mov	r0, r6
 8014f4a:	f7fc fa83 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8014f4e:	f107 0108 	add.w	r1, r7, #8
 8014f52:	4604      	mov	r4, r0
 8014f54:	2202      	movs	r2, #2
 8014f56:	4630      	mov	r0, r6
 8014f58:	f7fc fa7c 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8014f5c:	f107 010a 	add.w	r1, r7, #10
 8014f60:	4680      	mov	r8, r0
 8014f62:	2202      	movs	r2, #2
 8014f64:	4630      	mov	r0, r6
 8014f66:	f7fc fa75 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8014f6a:	ea05 0509 	and.w	r5, r5, r9
 8014f6e:	b2ed      	uxtb	r5, r5
 8014f70:	402c      	ands	r4, r5
 8014f72:	f107 010c 	add.w	r1, r7, #12
 8014f76:	4605      	mov	r5, r0
 8014f78:	4630      	mov	r0, r6
 8014f7a:	f7fc fc03 	bl	8011784 <ucdr_deserialize_bool>
 8014f7e:	ea08 0404 	and.w	r4, r8, r4
 8014f82:	4025      	ands	r5, r4
 8014f84:	4028      	ands	r0, r5
 8014f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014f8a:	bf00      	nop

08014f8c <uxr_deserialize_STATUS_Payload>:
 8014f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f90:	2202      	movs	r2, #2
 8014f92:	4606      	mov	r6, r0
 8014f94:	460f      	mov	r7, r1
 8014f96:	f7fc fa5d 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8014f9a:	2202      	movs	r2, #2
 8014f9c:	1cb9      	adds	r1, r7, #2
 8014f9e:	4605      	mov	r5, r0
 8014fa0:	4630      	mov	r0, r6
 8014fa2:	f7fc fa57 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8014fa6:	1d39      	adds	r1, r7, #4
 8014fa8:	4680      	mov	r8, r0
 8014faa:	4630      	mov	r0, r6
 8014fac:	f7fc fc1a 	bl	80117e4 <ucdr_deserialize_uint8_t>
 8014fb0:	1d79      	adds	r1, r7, #5
 8014fb2:	4604      	mov	r4, r0
 8014fb4:	4630      	mov	r0, r6
 8014fb6:	f7fc fc15 	bl	80117e4 <ucdr_deserialize_uint8_t>
 8014fba:	ea05 0508 	and.w	r5, r5, r8
 8014fbe:	402c      	ands	r4, r5
 8014fc0:	4020      	ands	r0, r4
 8014fc2:	b2c0      	uxtb	r0, r0
 8014fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014fc8 <uxr_serialize_READ_DATA_Payload>:
 8014fc8:	b570      	push	{r4, r5, r6, lr}
 8014fca:	2202      	movs	r2, #2
 8014fcc:	4605      	mov	r5, r0
 8014fce:	460e      	mov	r6, r1
 8014fd0:	f7fc f9dc 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014fd4:	1cb1      	adds	r1, r6, #2
 8014fd6:	2202      	movs	r2, #2
 8014fd8:	4604      	mov	r4, r0
 8014fda:	4628      	mov	r0, r5
 8014fdc:	f7fc f9d6 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014fe0:	1d31      	adds	r1, r6, #4
 8014fe2:	4004      	ands	r4, r0
 8014fe4:	4628      	mov	r0, r5
 8014fe6:	f7ff feb5 	bl	8014d54 <uxr_serialize_ReadSpecification>
 8014fea:	b2e4      	uxtb	r4, r4
 8014fec:	4020      	ands	r0, r4
 8014fee:	bd70      	pop	{r4, r5, r6, pc}

08014ff0 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8014ff0:	b570      	push	{r4, r5, r6, lr}
 8014ff2:	2202      	movs	r2, #2
 8014ff4:	4605      	mov	r5, r0
 8014ff6:	460e      	mov	r6, r1
 8014ff8:	f7fc f9c8 	bl	801138c <ucdr_serialize_array_uint8_t>
 8014ffc:	1cb1      	adds	r1, r6, #2
 8014ffe:	4604      	mov	r4, r0
 8015000:	2202      	movs	r2, #2
 8015002:	4628      	mov	r0, r5
 8015004:	f7fc f9c2 	bl	801138c <ucdr_serialize_array_uint8_t>
 8015008:	4020      	ands	r0, r4
 801500a:	b2c0      	uxtb	r0, r0
 801500c:	bd70      	pop	{r4, r5, r6, pc}
 801500e:	bf00      	nop

08015010 <uxr_serialize_ACKNACK_Payload>:
 8015010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015012:	460f      	mov	r7, r1
 8015014:	460e      	mov	r6, r1
 8015016:	f837 1b02 	ldrh.w	r1, [r7], #2
 801501a:	4605      	mov	r5, r0
 801501c:	f7fc fbf8 	bl	8011810 <ucdr_serialize_uint16_t>
 8015020:	4639      	mov	r1, r7
 8015022:	2202      	movs	r2, #2
 8015024:	4604      	mov	r4, r0
 8015026:	4628      	mov	r0, r5
 8015028:	f7fc f9b0 	bl	801138c <ucdr_serialize_array_uint8_t>
 801502c:	7931      	ldrb	r1, [r6, #4]
 801502e:	4004      	ands	r4, r0
 8015030:	4628      	mov	r0, r5
 8015032:	f7fc fbc1 	bl	80117b8 <ucdr_serialize_uint8_t>
 8015036:	b2e4      	uxtb	r4, r4
 8015038:	4020      	ands	r0, r4
 801503a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801503c <uxr_deserialize_ACKNACK_Payload>:
 801503c:	b570      	push	{r4, r5, r6, lr}
 801503e:	4605      	mov	r5, r0
 8015040:	460e      	mov	r6, r1
 8015042:	f7fc fc35 	bl	80118b0 <ucdr_deserialize_uint16_t>
 8015046:	1cb1      	adds	r1, r6, #2
 8015048:	2202      	movs	r2, #2
 801504a:	4604      	mov	r4, r0
 801504c:	4628      	mov	r0, r5
 801504e:	f7fc fa01 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8015052:	1d31      	adds	r1, r6, #4
 8015054:	4004      	ands	r4, r0
 8015056:	4628      	mov	r0, r5
 8015058:	f7fc fbc4 	bl	80117e4 <ucdr_deserialize_uint8_t>
 801505c:	b2e4      	uxtb	r4, r4
 801505e:	4020      	ands	r0, r4
 8015060:	bd70      	pop	{r4, r5, r6, pc}
 8015062:	bf00      	nop

08015064 <uxr_serialize_HEARTBEAT_Payload>:
 8015064:	b570      	push	{r4, r5, r6, lr}
 8015066:	460d      	mov	r5, r1
 8015068:	8809      	ldrh	r1, [r1, #0]
 801506a:	4606      	mov	r6, r0
 801506c:	f7fc fbd0 	bl	8011810 <ucdr_serialize_uint16_t>
 8015070:	8869      	ldrh	r1, [r5, #2]
 8015072:	4604      	mov	r4, r0
 8015074:	4630      	mov	r0, r6
 8015076:	f7fc fbcb 	bl	8011810 <ucdr_serialize_uint16_t>
 801507a:	7929      	ldrb	r1, [r5, #4]
 801507c:	4004      	ands	r4, r0
 801507e:	4630      	mov	r0, r6
 8015080:	f7fc fb9a 	bl	80117b8 <ucdr_serialize_uint8_t>
 8015084:	b2e4      	uxtb	r4, r4
 8015086:	4020      	ands	r0, r4
 8015088:	bd70      	pop	{r4, r5, r6, pc}
 801508a:	bf00      	nop

0801508c <uxr_deserialize_HEARTBEAT_Payload>:
 801508c:	b570      	push	{r4, r5, r6, lr}
 801508e:	4605      	mov	r5, r0
 8015090:	460e      	mov	r6, r1
 8015092:	f7fc fc0d 	bl	80118b0 <ucdr_deserialize_uint16_t>
 8015096:	1cb1      	adds	r1, r6, #2
 8015098:	4604      	mov	r4, r0
 801509a:	4628      	mov	r0, r5
 801509c:	f7fc fc08 	bl	80118b0 <ucdr_deserialize_uint16_t>
 80150a0:	1d31      	adds	r1, r6, #4
 80150a2:	4004      	ands	r4, r0
 80150a4:	4628      	mov	r0, r5
 80150a6:	f7fc fb9d 	bl	80117e4 <ucdr_deserialize_uint8_t>
 80150aa:	b2e4      	uxtb	r4, r4
 80150ac:	4020      	ands	r0, r4
 80150ae:	bd70      	pop	{r4, r5, r6, pc}

080150b0 <uxr_serialize_TIMESTAMP_Payload>:
 80150b0:	b570      	push	{r4, r5, r6, lr}
 80150b2:	460d      	mov	r5, r1
 80150b4:	6809      	ldr	r1, [r1, #0]
 80150b6:	4606      	mov	r6, r0
 80150b8:	f7fc fdac 	bl	8011c14 <ucdr_serialize_int32_t>
 80150bc:	6869      	ldr	r1, [r5, #4]
 80150be:	4604      	mov	r4, r0
 80150c0:	4630      	mov	r0, r6
 80150c2:	f7fc fc49 	bl	8011958 <ucdr_serialize_uint32_t>
 80150c6:	4020      	ands	r0, r4
 80150c8:	b2c0      	uxtb	r0, r0
 80150ca:	bd70      	pop	{r4, r5, r6, pc}

080150cc <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 80150cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80150d0:	4605      	mov	r5, r0
 80150d2:	460e      	mov	r6, r1
 80150d4:	f7fc fdce 	bl	8011c74 <ucdr_deserialize_int32_t>
 80150d8:	1d31      	adds	r1, r6, #4
 80150da:	4607      	mov	r7, r0
 80150dc:	4628      	mov	r0, r5
 80150de:	f7fc fc9b 	bl	8011a18 <ucdr_deserialize_uint32_t>
 80150e2:	f106 0108 	add.w	r1, r6, #8
 80150e6:	4680      	mov	r8, r0
 80150e8:	4628      	mov	r0, r5
 80150ea:	f7fc fdc3 	bl	8011c74 <ucdr_deserialize_int32_t>
 80150ee:	f106 010c 	add.w	r1, r6, #12
 80150f2:	4604      	mov	r4, r0
 80150f4:	4628      	mov	r0, r5
 80150f6:	f7fc fc8f 	bl	8011a18 <ucdr_deserialize_uint32_t>
 80150fa:	ea07 0708 	and.w	r7, r7, r8
 80150fe:	403c      	ands	r4, r7
 8015100:	f106 0110 	add.w	r1, r6, #16
 8015104:	4004      	ands	r4, r0
 8015106:	4628      	mov	r0, r5
 8015108:	f7fc fdb4 	bl	8011c74 <ucdr_deserialize_int32_t>
 801510c:	f106 0114 	add.w	r1, r6, #20
 8015110:	4603      	mov	r3, r0
 8015112:	4628      	mov	r0, r5
 8015114:	461d      	mov	r5, r3
 8015116:	f7fc fc7f 	bl	8011a18 <ucdr_deserialize_uint32_t>
 801511a:	b2e4      	uxtb	r4, r4
 801511c:	402c      	ands	r4, r5
 801511e:	4020      	ands	r0, r4
 8015120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015124 <uxr_serialize_SampleIdentity>:
 8015124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015128:	220c      	movs	r2, #12
 801512a:	4604      	mov	r4, r0
 801512c:	460d      	mov	r5, r1
 801512e:	f7fc f92d 	bl	801138c <ucdr_serialize_array_uint8_t>
 8015132:	2203      	movs	r2, #3
 8015134:	f105 010c 	add.w	r1, r5, #12
 8015138:	4607      	mov	r7, r0
 801513a:	4620      	mov	r0, r4
 801513c:	f7fc f926 	bl	801138c <ucdr_serialize_array_uint8_t>
 8015140:	7be9      	ldrb	r1, [r5, #15]
 8015142:	4680      	mov	r8, r0
 8015144:	4620      	mov	r0, r4
 8015146:	f7fc fb37 	bl	80117b8 <ucdr_serialize_uint8_t>
 801514a:	6929      	ldr	r1, [r5, #16]
 801514c:	4606      	mov	r6, r0
 801514e:	4620      	mov	r0, r4
 8015150:	f7fc fd60 	bl	8011c14 <ucdr_serialize_int32_t>
 8015154:	6969      	ldr	r1, [r5, #20]
 8015156:	4603      	mov	r3, r0
 8015158:	4620      	mov	r0, r4
 801515a:	ea07 0708 	and.w	r7, r7, r8
 801515e:	461c      	mov	r4, r3
 8015160:	f7fc fbfa 	bl	8011958 <ucdr_serialize_uint32_t>
 8015164:	403e      	ands	r6, r7
 8015166:	4034      	ands	r4, r6
 8015168:	4020      	ands	r0, r4
 801516a:	b2c0      	uxtb	r0, r0
 801516c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015170 <uxr_deserialize_SampleIdentity>:
 8015170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015174:	220c      	movs	r2, #12
 8015176:	4604      	mov	r4, r0
 8015178:	460d      	mov	r5, r1
 801517a:	f7fc f96b 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 801517e:	2203      	movs	r2, #3
 8015180:	f105 010c 	add.w	r1, r5, #12
 8015184:	4607      	mov	r7, r0
 8015186:	4620      	mov	r0, r4
 8015188:	f7fc f964 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 801518c:	f105 010f 	add.w	r1, r5, #15
 8015190:	4680      	mov	r8, r0
 8015192:	4620      	mov	r0, r4
 8015194:	f7fc fb26 	bl	80117e4 <ucdr_deserialize_uint8_t>
 8015198:	f105 0110 	add.w	r1, r5, #16
 801519c:	4606      	mov	r6, r0
 801519e:	4620      	mov	r0, r4
 80151a0:	f7fc fd68 	bl	8011c74 <ucdr_deserialize_int32_t>
 80151a4:	f105 0114 	add.w	r1, r5, #20
 80151a8:	4603      	mov	r3, r0
 80151aa:	4620      	mov	r0, r4
 80151ac:	ea07 0708 	and.w	r7, r7, r8
 80151b0:	461c      	mov	r4, r3
 80151b2:	f7fc fc31 	bl	8011a18 <ucdr_deserialize_uint32_t>
 80151b6:	403e      	ands	r6, r7
 80151b8:	4034      	ands	r4, r6
 80151ba:	4020      	ands	r0, r4
 80151bc:	b2c0      	uxtb	r0, r0
 80151be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80151c2:	bf00      	nop

080151c4 <rcl_client_get_rmw_handle>:
 80151c4:	b110      	cbz	r0, 80151cc <rcl_client_get_rmw_handle+0x8>
 80151c6:	6800      	ldr	r0, [r0, #0]
 80151c8:	b100      	cbz	r0, 80151cc <rcl_client_get_rmw_handle+0x8>
 80151ca:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80151cc:	4770      	bx	lr
 80151ce:	bf00      	nop

080151d0 <rcl_take_response>:
 80151d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80151d2:	460e      	mov	r6, r1
 80151d4:	460c      	mov	r4, r1
 80151d6:	4607      	mov	r7, r0
 80151d8:	4694      	mov	ip, r2
 80151da:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80151dc:	b08d      	sub	sp, #52	; 0x34
 80151de:	ad06      	add	r5, sp, #24
 80151e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80151e2:	e896 0003 	ldmia.w	r6, {r0, r1}
 80151e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80151ea:	b337      	cbz	r7, 801523a <rcl_take_response+0x6a>
 80151ec:	683b      	ldr	r3, [r7, #0]
 80151ee:	b323      	cbz	r3, 801523a <rcl_take_response+0x6a>
 80151f0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80151f2:	b310      	cbz	r0, 801523a <rcl_take_response+0x6a>
 80151f4:	4662      	mov	r2, ip
 80151f6:	b31a      	cbz	r2, 8015240 <rcl_take_response+0x70>
 80151f8:	2300      	movs	r3, #0
 80151fa:	2600      	movs	r6, #0
 80151fc:	2700      	movs	r7, #0
 80151fe:	f88d 3007 	strb.w	r3, [sp, #7]
 8015202:	a902      	add	r1, sp, #8
 8015204:	f10d 0307 	add.w	r3, sp, #7
 8015208:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801520c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015210:	f002 fee0 	bl	8017fd4 <rmw_take_response>
 8015214:	4606      	mov	r6, r0
 8015216:	b9a8      	cbnz	r0, 8015244 <rcl_take_response+0x74>
 8015218:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801521c:	f240 13f5 	movw	r3, #501	; 0x1f5
 8015220:	2a00      	cmp	r2, #0
 8015222:	bf08      	it	eq
 8015224:	461e      	moveq	r6, r3
 8015226:	ad06      	add	r5, sp, #24
 8015228:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801522a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801522c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8015230:	e884 0003 	stmia.w	r4, {r0, r1}
 8015234:	4630      	mov	r0, r6
 8015236:	b00d      	add	sp, #52	; 0x34
 8015238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801523a:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 801523e:	e7f2      	b.n	8015226 <rcl_take_response+0x56>
 8015240:	260b      	movs	r6, #11
 8015242:	e7f0      	b.n	8015226 <rcl_take_response+0x56>
 8015244:	2601      	movs	r6, #1
 8015246:	e7ee      	b.n	8015226 <rcl_take_response+0x56>

08015248 <rcl_convert_rmw_ret_to_rcl_ret>:
 8015248:	280b      	cmp	r0, #11
 801524a:	dc0d      	bgt.n	8015268 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 801524c:	2800      	cmp	r0, #0
 801524e:	db09      	blt.n	8015264 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8015250:	280b      	cmp	r0, #11
 8015252:	d807      	bhi.n	8015264 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8015254:	e8df f000 	tbb	[pc, r0]
 8015258:	07060607 	.word	0x07060607
 801525c:	06060606 	.word	0x06060606
 8015260:	07070606 	.word	0x07070606
 8015264:	2001      	movs	r0, #1
 8015266:	4770      	bx	lr
 8015268:	28cb      	cmp	r0, #203	; 0xcb
 801526a:	bf18      	it	ne
 801526c:	2001      	movne	r0, #1
 801526e:	4770      	bx	lr

08015270 <rcl_get_zero_initialized_context>:
 8015270:	4b06      	ldr	r3, [pc, #24]	; (801528c <rcl_get_zero_initialized_context+0x1c>)
 8015272:	b430      	push	{r4, r5}
 8015274:	2400      	movs	r4, #0
 8015276:	2500      	movs	r5, #0
 8015278:	e9c3 4502 	strd	r4, r5, [r3, #8]
 801527c:	4604      	mov	r4, r0
 801527e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015280:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015284:	4620      	mov	r0, r4
 8015286:	bc30      	pop	{r4, r5}
 8015288:	4770      	bx	lr
 801528a:	bf00      	nop
 801528c:	20010468 	.word	0x20010468

08015290 <rcl_context_is_valid>:
 8015290:	b150      	cbz	r0, 80152a8 <rcl_context_is_valid+0x18>
 8015292:	b508      	push	{r3, lr}
 8015294:	3008      	adds	r0, #8
 8015296:	2105      	movs	r1, #5
 8015298:	f002 f912 	bl	80174c0 <__atomic_load_8>
 801529c:	ea51 0300 	orrs.w	r3, r1, r0
 80152a0:	bf14      	ite	ne
 80152a2:	2001      	movne	r0, #1
 80152a4:	2000      	moveq	r0, #0
 80152a6:	bd08      	pop	{r3, pc}
 80152a8:	4770      	bx	lr
 80152aa:	bf00      	nop

080152ac <__cleanup_context>:
 80152ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80152b0:	b087      	sub	sp, #28
 80152b2:	4606      	mov	r6, r0
 80152b4:	2305      	movs	r3, #5
 80152b6:	3008      	adds	r0, #8
 80152b8:	9300      	str	r3, [sp, #0]
 80152ba:	2200      	movs	r2, #0
 80152bc:	2300      	movs	r3, #0
 80152be:	f002 f933 	bl	8017528 <__atomic_store_8>
 80152c2:	6830      	ldr	r0, [r6, #0]
 80152c4:	2800      	cmp	r0, #0
 80152c6:	d056      	beq.n	8015376 <__cleanup_context+0xca>
 80152c8:	6947      	ldr	r7, [r0, #20]
 80152ca:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80152ce:	f8d0 9010 	ldr.w	r9, [r0, #16]
 80152d2:	b137      	cbz	r7, 80152e2 <__cleanup_context+0x36>
 80152d4:	3014      	adds	r0, #20
 80152d6:	f7f8 fe05 	bl	800dee4 <rcl_init_options_fini>
 80152da:	4607      	mov	r7, r0
 80152dc:	2800      	cmp	r0, #0
 80152de:	d14c      	bne.n	801537a <__cleanup_context+0xce>
 80152e0:	6830      	ldr	r0, [r6, #0]
 80152e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80152e4:	b143      	cbz	r3, 80152f8 <__cleanup_context+0x4c>
 80152e6:	3028      	adds	r0, #40	; 0x28
 80152e8:	f7fa fc0e 	bl	800fb08 <rmw_context_fini>
 80152ec:	b118      	cbz	r0, 80152f6 <__cleanup_context+0x4a>
 80152ee:	2f00      	cmp	r7, #0
 80152f0:	d046      	beq.n	8015380 <__cleanup_context+0xd4>
 80152f2:	f7f9 ffa3 	bl	800f23c <rcutils_reset_error>
 80152f6:	6830      	ldr	r0, [r6, #0]
 80152f8:	f8d0 c020 	ldr.w	ip, [r0, #32]
 80152fc:	f1bc 0f00 	cmp.w	ip, #0
 8015300:	d01c      	beq.n	801533c <__cleanup_context+0x90>
 8015302:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8015306:	2a01      	cmp	r2, #1
 8015308:	f173 0100 	sbcs.w	r1, r3, #0
 801530c:	db12      	blt.n	8015334 <__cleanup_context+0x88>
 801530e:	2400      	movs	r4, #0
 8015310:	2500      	movs	r5, #0
 8015312:	f85c 0024 	ldr.w	r0, [ip, r4, lsl #2]
 8015316:	4649      	mov	r1, r9
 8015318:	b308      	cbz	r0, 801535e <__cleanup_context+0xb2>
 801531a:	47c0      	blx	r8
 801531c:	6831      	ldr	r1, [r6, #0]
 801531e:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 8015322:	3401      	adds	r4, #1
 8015324:	f145 0500 	adc.w	r5, r5, #0
 8015328:	4294      	cmp	r4, r2
 801532a:	f8d1 c020 	ldr.w	ip, [r1, #32]
 801532e:	eb75 0103 	sbcs.w	r1, r5, r3
 8015332:	dbee      	blt.n	8015312 <__cleanup_context+0x66>
 8015334:	4660      	mov	r0, ip
 8015336:	4649      	mov	r1, r9
 8015338:	47c0      	blx	r8
 801533a:	6830      	ldr	r0, [r6, #0]
 801533c:	4649      	mov	r1, r9
 801533e:	47c0      	blx	r8
 8015340:	4b11      	ldr	r3, [pc, #68]	; (8015388 <__cleanup_context+0xdc>)
 8015342:	2000      	movs	r0, #0
 8015344:	2100      	movs	r1, #0
 8015346:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801534a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801534c:	ac02      	add	r4, sp, #8
 801534e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015352:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8015356:	4638      	mov	r0, r7
 8015358:	b007      	add	sp, #28
 801535a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801535e:	3401      	adds	r4, #1
 8015360:	f145 0500 	adc.w	r5, r5, #0
 8015364:	4294      	cmp	r4, r2
 8015366:	eb75 0103 	sbcs.w	r1, r5, r3
 801536a:	dbd2      	blt.n	8015312 <__cleanup_context+0x66>
 801536c:	4660      	mov	r0, ip
 801536e:	4649      	mov	r1, r9
 8015370:	47c0      	blx	r8
 8015372:	6830      	ldr	r0, [r6, #0]
 8015374:	e7e2      	b.n	801533c <__cleanup_context+0x90>
 8015376:	4607      	mov	r7, r0
 8015378:	e7e2      	b.n	8015340 <__cleanup_context+0x94>
 801537a:	f7f9 ff5f 	bl	800f23c <rcutils_reset_error>
 801537e:	e7af      	b.n	80152e0 <__cleanup_context+0x34>
 8015380:	f7ff ff62 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 8015384:	4607      	mov	r7, r0
 8015386:	e7b4      	b.n	80152f2 <__cleanup_context+0x46>
 8015388:	20010468 	.word	0x20010468

0801538c <rcl_expand_topic_name>:
 801538c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015390:	b08b      	sub	sp, #44	; 0x2c
 8015392:	9306      	str	r3, [sp, #24]
 8015394:	2800      	cmp	r0, #0
 8015396:	f000 80d2 	beq.w	801553e <rcl_expand_topic_name+0x1b2>
 801539a:	460e      	mov	r6, r1
 801539c:	2900      	cmp	r1, #0
 801539e:	f000 80ce 	beq.w	801553e <rcl_expand_topic_name+0x1b2>
 80153a2:	4617      	mov	r7, r2
 80153a4:	2a00      	cmp	r2, #0
 80153a6:	f000 80ca 	beq.w	801553e <rcl_expand_topic_name+0x1b2>
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	f000 80c7 	beq.w	801553e <rcl_expand_topic_name+0x1b2>
 80153b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	f000 80c3 	beq.w	801553e <rcl_expand_topic_name+0x1b2>
 80153b8:	a909      	add	r1, sp, #36	; 0x24
 80153ba:	2200      	movs	r2, #0
 80153bc:	4680      	mov	r8, r0
 80153be:	f001 f9a1 	bl	8016704 <rcl_validate_topic_name>
 80153c2:	4604      	mov	r4, r0
 80153c4:	2800      	cmp	r0, #0
 80153c6:	f040 80b6 	bne.w	8015536 <rcl_expand_topic_name+0x1aa>
 80153ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	f040 80bf 	bne.w	8015550 <rcl_expand_topic_name+0x1c4>
 80153d2:	4602      	mov	r2, r0
 80153d4:	a909      	add	r1, sp, #36	; 0x24
 80153d6:	4630      	mov	r0, r6
 80153d8:	f002 fb3a 	bl	8017a50 <rmw_validate_node_name>
 80153dc:	2800      	cmp	r0, #0
 80153de:	f040 80b3 	bne.w	8015548 <rcl_expand_topic_name+0x1bc>
 80153e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80153e4:	2a00      	cmp	r2, #0
 80153e6:	f040 80b8 	bne.w	801555a <rcl_expand_topic_name+0x1ce>
 80153ea:	a909      	add	r1, sp, #36	; 0x24
 80153ec:	4638      	mov	r0, r7
 80153ee:	f002 fb11 	bl	8017a14 <rmw_validate_namespace>
 80153f2:	2800      	cmp	r0, #0
 80153f4:	f040 80a8 	bne.w	8015548 <rcl_expand_topic_name+0x1bc>
 80153f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80153fa:	2c00      	cmp	r4, #0
 80153fc:	f040 80f6 	bne.w	80155ec <rcl_expand_topic_name+0x260>
 8015400:	217b      	movs	r1, #123	; 0x7b
 8015402:	4640      	mov	r0, r8
 8015404:	f004 fd79 	bl	8019efa <strchr>
 8015408:	f898 3000 	ldrb.w	r3, [r8]
 801540c:	2b2f      	cmp	r3, #47	; 0x2f
 801540e:	4605      	mov	r5, r0
 8015410:	f000 80c4 	beq.w	801559c <rcl_expand_topic_name+0x210>
 8015414:	2b7e      	cmp	r3, #126	; 0x7e
 8015416:	d16f      	bne.n	80154f8 <rcl_expand_topic_name+0x16c>
 8015418:	4638      	mov	r0, r7
 801541a:	f7ea fee3 	bl	80001e4 <strlen>
 801541e:	4b87      	ldr	r3, [pc, #540]	; (801563c <rcl_expand_topic_name+0x2b0>)
 8015420:	4987      	ldr	r1, [pc, #540]	; (8015640 <rcl_expand_topic_name+0x2b4>)
 8015422:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8015424:	9604      	str	r6, [sp, #16]
 8015426:	2801      	cmp	r0, #1
 8015428:	bf0c      	ite	eq
 801542a:	4618      	moveq	r0, r3
 801542c:	4608      	movne	r0, r1
 801542e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8015432:	e9cd 2300 	strd	r2, r3, [sp]
 8015436:	e9cd 0702 	strd	r0, r7, [sp, #8]
 801543a:	f108 0101 	add.w	r1, r8, #1
 801543e:	9105      	str	r1, [sp, #20]
 8015440:	ab14      	add	r3, sp, #80	; 0x50
 8015442:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015444:	f002 f928 	bl	8017698 <rcutils_format_string_limit>
 8015448:	4682      	mov	sl, r0
 801544a:	2800      	cmp	r0, #0
 801544c:	f000 80d0 	beq.w	80155f0 <rcl_expand_topic_name+0x264>
 8015450:	2d00      	cmp	r5, #0
 8015452:	f000 80aa 	beq.w	80155aa <rcl_expand_topic_name+0x21e>
 8015456:	217b      	movs	r1, #123	; 0x7b
 8015458:	f004 fd4f 	bl	8019efa <strchr>
 801545c:	46d1      	mov	r9, sl
 801545e:	4605      	mov	r5, r0
 8015460:	9407      	str	r4, [sp, #28]
 8015462:	46d3      	mov	fp, sl
 8015464:	464c      	mov	r4, r9
 8015466:	2d00      	cmp	r5, #0
 8015468:	f000 80c7 	beq.w	80155fa <rcl_expand_topic_name+0x26e>
 801546c:	217d      	movs	r1, #125	; 0x7d
 801546e:	4620      	mov	r0, r4
 8015470:	f004 fd43 	bl	8019efa <strchr>
 8015474:	eba0 0905 	sub.w	r9, r0, r5
 8015478:	f109 0a01 	add.w	sl, r9, #1
 801547c:	4871      	ldr	r0, [pc, #452]	; (8015644 <rcl_expand_topic_name+0x2b8>)
 801547e:	4652      	mov	r2, sl
 8015480:	4629      	mov	r1, r5
 8015482:	f004 fd4f 	bl	8019f24 <strncmp>
 8015486:	2800      	cmp	r0, #0
 8015488:	f000 808d 	beq.w	80155a6 <rcl_expand_topic_name+0x21a>
 801548c:	486e      	ldr	r0, [pc, #440]	; (8015648 <rcl_expand_topic_name+0x2bc>)
 801548e:	4652      	mov	r2, sl
 8015490:	4629      	mov	r1, r5
 8015492:	f004 fd47 	bl	8019f24 <strncmp>
 8015496:	b130      	cbz	r0, 80154a6 <rcl_expand_topic_name+0x11a>
 8015498:	486c      	ldr	r0, [pc, #432]	; (801564c <rcl_expand_topic_name+0x2c0>)
 801549a:	4652      	mov	r2, sl
 801549c:	4629      	mov	r1, r5
 801549e:	f004 fd41 	bl	8019f24 <strncmp>
 80154a2:	2800      	cmp	r0, #0
 80154a4:	d15b      	bne.n	801555e <rcl_expand_topic_name+0x1d2>
 80154a6:	46b9      	mov	r9, r7
 80154a8:	ab16      	add	r3, sp, #88	; 0x58
 80154aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80154ae:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80154b2:	ab14      	add	r3, sp, #80	; 0x50
 80154b4:	4628      	mov	r0, r5
 80154b6:	cb0c      	ldmia	r3, {r2, r3}
 80154b8:	4651      	mov	r1, sl
 80154ba:	f002 fa39 	bl	8017930 <rcutils_strndup>
 80154be:	4605      	mov	r5, r0
 80154c0:	2800      	cmp	r0, #0
 80154c2:	f000 80a4 	beq.w	801560e <rcl_expand_topic_name+0x282>
 80154c6:	464a      	mov	r2, r9
 80154c8:	4620      	mov	r0, r4
 80154ca:	ab14      	add	r3, sp, #80	; 0x50
 80154cc:	4629      	mov	r1, r5
 80154ce:	f002 f935 	bl	801773c <rcutils_repl_str>
 80154d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80154d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80154d6:	4604      	mov	r4, r0
 80154d8:	4628      	mov	r0, r5
 80154da:	4798      	blx	r3
 80154dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80154de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80154e0:	4658      	mov	r0, fp
 80154e2:	4798      	blx	r3
 80154e4:	2c00      	cmp	r4, #0
 80154e6:	f000 8083 	beq.w	80155f0 <rcl_expand_topic_name+0x264>
 80154ea:	217b      	movs	r1, #123	; 0x7b
 80154ec:	4620      	mov	r0, r4
 80154ee:	f004 fd04 	bl	8019efa <strchr>
 80154f2:	46a3      	mov	fp, r4
 80154f4:	4605      	mov	r5, r0
 80154f6:	e7b6      	b.n	8015466 <rcl_expand_topic_name+0xda>
 80154f8:	2800      	cmp	r0, #0
 80154fa:	d151      	bne.n	80155a0 <rcl_expand_topic_name+0x214>
 80154fc:	4638      	mov	r0, r7
 80154fe:	f7ea fe71 	bl	80001e4 <strlen>
 8015502:	4b53      	ldr	r3, [pc, #332]	; (8015650 <rcl_expand_topic_name+0x2c4>)
 8015504:	4a53      	ldr	r2, [pc, #332]	; (8015654 <rcl_expand_topic_name+0x2c8>)
 8015506:	f8cd 8010 	str.w	r8, [sp, #16]
 801550a:	2801      	cmp	r0, #1
 801550c:	bf0c      	ite	eq
 801550e:	4618      	moveq	r0, r3
 8015510:	4610      	movne	r0, r2
 8015512:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8015514:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015518:	e9cd 3200 	strd	r3, r2, [sp]
 801551c:	e9cd 0702 	strd	r0, r7, [sp, #8]
 8015520:	ab14      	add	r3, sp, #80	; 0x50
 8015522:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015524:	f002 f8b8 	bl	8017698 <rcutils_format_string_limit>
 8015528:	4682      	mov	sl, r0
 801552a:	4653      	mov	r3, sl
 801552c:	2b00      	cmp	r3, #0
 801552e:	d05f      	beq.n	80155f0 <rcl_expand_topic_name+0x264>
 8015530:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015532:	f8c3 a000 	str.w	sl, [r3]
 8015536:	4620      	mov	r0, r4
 8015538:	b00b      	add	sp, #44	; 0x2c
 801553a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801553e:	240b      	movs	r4, #11
 8015540:	4620      	mov	r0, r4
 8015542:	b00b      	add	sp, #44	; 0x2c
 8015544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015548:	f7ff fe7e 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 801554c:	4604      	mov	r4, r0
 801554e:	e7f2      	b.n	8015536 <rcl_expand_topic_name+0x1aa>
 8015550:	2467      	movs	r4, #103	; 0x67
 8015552:	4620      	mov	r0, r4
 8015554:	b00b      	add	sp, #44	; 0x2c
 8015556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801555a:	24c9      	movs	r4, #201	; 0xc9
 801555c:	e7eb      	b.n	8015536 <rcl_expand_topic_name+0x1aa>
 801555e:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 8015562:	9806      	ldr	r0, [sp, #24]
 8015564:	1c69      	adds	r1, r5, #1
 8015566:	f7f9 ff85 	bl	800f474 <rcutils_string_map_getn>
 801556a:	4681      	mov	r9, r0
 801556c:	2800      	cmp	r0, #0
 801556e:	d19b      	bne.n	80154a8 <rcl_expand_topic_name+0x11c>
 8015570:	aa16      	add	r2, sp, #88	; 0x58
 8015572:	ca07      	ldmia	r2, {r0, r1, r2}
 8015574:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015576:	f8c3 9000 	str.w	r9, [r3]
 801557a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801557e:	ab14      	add	r3, sp, #80	; 0x50
 8015580:	cb0c      	ldmia	r3, {r2, r3}
 8015582:	4651      	mov	r1, sl
 8015584:	4628      	mov	r0, r5
 8015586:	f002 f9d3 	bl	8017930 <rcutils_strndup>
 801558a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801558c:	9918      	ldr	r1, [sp, #96]	; 0x60
 801558e:	4798      	blx	r3
 8015590:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015592:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015594:	4658      	mov	r0, fp
 8015596:	4798      	blx	r3
 8015598:	2469      	movs	r4, #105	; 0x69
 801559a:	e7cc      	b.n	8015536 <rcl_expand_topic_name+0x1aa>
 801559c:	2800      	cmp	r0, #0
 801559e:	d03e      	beq.n	801561e <rcl_expand_topic_name+0x292>
 80155a0:	46c1      	mov	r9, r8
 80155a2:	46a2      	mov	sl, r4
 80155a4:	e75c      	b.n	8015460 <rcl_expand_topic_name+0xd4>
 80155a6:	46b1      	mov	r9, r6
 80155a8:	e77e      	b.n	80154a8 <rcl_expand_topic_name+0x11c>
 80155aa:	f89a 3000 	ldrb.w	r3, [sl]
 80155ae:	2b2f      	cmp	r3, #47	; 0x2f
 80155b0:	d0be      	beq.n	8015530 <rcl_expand_topic_name+0x1a4>
 80155b2:	4638      	mov	r0, r7
 80155b4:	f7ea fe16 	bl	80001e4 <strlen>
 80155b8:	4b25      	ldr	r3, [pc, #148]	; (8015650 <rcl_expand_topic_name+0x2c4>)
 80155ba:	4926      	ldr	r1, [pc, #152]	; (8015654 <rcl_expand_topic_name+0x2c8>)
 80155bc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80155be:	f8cd a010 	str.w	sl, [sp, #16]
 80155c2:	2801      	cmp	r0, #1
 80155c4:	bf0c      	ite	eq
 80155c6:	4618      	moveq	r0, r3
 80155c8:	4608      	movne	r0, r1
 80155ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80155ce:	e9cd 2300 	strd	r2, r3, [sp]
 80155d2:	e9cd 0702 	strd	r0, r7, [sp, #8]
 80155d6:	ab14      	add	r3, sp, #80	; 0x50
 80155d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80155da:	f002 f85d 	bl	8017698 <rcutils_format_string_limit>
 80155de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80155e0:	9918      	ldr	r1, [sp, #96]	; 0x60
 80155e2:	4603      	mov	r3, r0
 80155e4:	4650      	mov	r0, sl
 80155e6:	469a      	mov	sl, r3
 80155e8:	4790      	blx	r2
 80155ea:	e79e      	b.n	801552a <rcl_expand_topic_name+0x19e>
 80155ec:	24ca      	movs	r4, #202	; 0xca
 80155ee:	e7a2      	b.n	8015536 <rcl_expand_topic_name+0x1aa>
 80155f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80155f2:	2300      	movs	r3, #0
 80155f4:	6013      	str	r3, [r2, #0]
 80155f6:	240a      	movs	r4, #10
 80155f8:	e79d      	b.n	8015536 <rcl_expand_topic_name+0x1aa>
 80155fa:	465b      	mov	r3, fp
 80155fc:	9c07      	ldr	r4, [sp, #28]
 80155fe:	46da      	mov	sl, fp
 8015600:	2b00      	cmp	r3, #0
 8015602:	d1d2      	bne.n	80155aa <rcl_expand_topic_name+0x21e>
 8015604:	f898 3000 	ldrb.w	r3, [r8]
 8015608:	2b2f      	cmp	r3, #47	; 0x2f
 801560a:	d091      	beq.n	8015530 <rcl_expand_topic_name+0x1a4>
 801560c:	e776      	b.n	80154fc <rcl_expand_topic_name+0x170>
 801560e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015610:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015612:	601d      	str	r5, [r3, #0]
 8015614:	4658      	mov	r0, fp
 8015616:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015618:	4798      	blx	r3
 801561a:	240a      	movs	r4, #10
 801561c:	e78b      	b.n	8015536 <rcl_expand_topic_name+0x1aa>
 801561e:	e9dd 0117 	ldrd	r0, r1, [sp, #92]	; 0x5c
 8015622:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015626:	ab14      	add	r3, sp, #80	; 0x50
 8015628:	cb0e      	ldmia	r3, {r1, r2, r3}
 801562a:	4640      	mov	r0, r8
 801562c:	f002 f95e 	bl	80178ec <rcutils_strdup>
 8015630:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015632:	2800      	cmp	r0, #0
 8015634:	bf08      	it	eq
 8015636:	240a      	moveq	r4, #10
 8015638:	6018      	str	r0, [r3, #0]
 801563a:	e77c      	b.n	8015536 <rcl_expand_topic_name+0x1aa>
 801563c:	0801ecbc 	.word	0x0801ecbc
 8015640:	0801ef78 	.word	0x0801ef78
 8015644:	0801ef80 	.word	0x0801ef80
 8015648:	0801ef88 	.word	0x0801ef88
 801564c:	0801ef90 	.word	0x0801ef90
 8015650:	0801eccc 	.word	0x0801eccc
 8015654:	0801ec84 	.word	0x0801ec84

08015658 <rcl_get_default_topic_name_substitutions>:
 8015658:	2800      	cmp	r0, #0
 801565a:	bf0c      	ite	eq
 801565c:	200b      	moveq	r0, #11
 801565e:	2000      	movne	r0, #0
 8015660:	4770      	bx	lr
 8015662:	bf00      	nop

08015664 <rcl_init>:
 8015664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015668:	1e07      	subs	r7, r0, #0
 801566a:	b0a1      	sub	sp, #132	; 0x84
 801566c:	4688      	mov	r8, r1
 801566e:	4692      	mov	sl, r2
 8015670:	4699      	mov	r9, r3
 8015672:	f340 8096 	ble.w	80157a2 <rcl_init+0x13e>
 8015676:	2900      	cmp	r1, #0
 8015678:	f000 8096 	beq.w	80157a8 <rcl_init+0x144>
 801567c:	1f0d      	subs	r5, r1, #4
 801567e:	2400      	movs	r4, #0
 8015680:	f855 6f04 	ldr.w	r6, [r5, #4]!
 8015684:	3401      	adds	r4, #1
 8015686:	2e00      	cmp	r6, #0
 8015688:	f000 808e 	beq.w	80157a8 <rcl_init+0x144>
 801568c:	42a7      	cmp	r7, r4
 801568e:	d1f7      	bne.n	8015680 <rcl_init+0x1c>
 8015690:	f1ba 0f00 	cmp.w	sl, #0
 8015694:	f000 8088 	beq.w	80157a8 <rcl_init+0x144>
 8015698:	f8da 4000 	ldr.w	r4, [sl]
 801569c:	2c00      	cmp	r4, #0
 801569e:	f000 8083 	beq.w	80157a8 <rcl_init+0x144>
 80156a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80156a4:	ad1b      	add	r5, sp, #108	; 0x6c
 80156a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80156a8:	6823      	ldr	r3, [r4, #0]
 80156aa:	602b      	str	r3, [r5, #0]
 80156ac:	a81b      	add	r0, sp, #108	; 0x6c
 80156ae:	f7f9 fcd3 	bl	800f058 <rcutils_allocator_is_valid>
 80156b2:	2800      	cmp	r0, #0
 80156b4:	d078      	beq.n	80157a8 <rcl_init+0x144>
 80156b6:	f1b9 0f00 	cmp.w	r9, #0
 80156ba:	d075      	beq.n	80157a8 <rcl_init+0x144>
 80156bc:	f8d9 3000 	ldr.w	r3, [r9]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d176      	bne.n	80157b2 <rcl_init+0x14e>
 80156c4:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 80156c8:	2178      	movs	r1, #120	; 0x78
 80156ca:	2001      	movs	r0, #1
 80156cc:	4798      	blx	r3
 80156ce:	4604      	mov	r4, r0
 80156d0:	f8c9 0000 	str.w	r0, [r9]
 80156d4:	2800      	cmp	r0, #0
 80156d6:	f000 80c6 	beq.w	8015866 <rcl_init+0x202>
 80156da:	a804      	add	r0, sp, #16
 80156dc:	f002 f944 	bl	8017968 <rmw_get_zero_initialized_context>
 80156e0:	a904      	add	r1, sp, #16
 80156e2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80156e6:	2250      	movs	r2, #80	; 0x50
 80156e8:	ac1b      	add	r4, sp, #108	; 0x6c
 80156ea:	f003 ffa3 	bl	8019634 <memcpy>
 80156ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80156f0:	f8d9 5000 	ldr.w	r5, [r9]
 80156f4:	6826      	ldr	r6, [r4, #0]
 80156f6:	462c      	mov	r4, r5
 80156f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80156fa:	f105 0114 	add.w	r1, r5, #20
 80156fe:	6026      	str	r6, [r4, #0]
 8015700:	4650      	mov	r0, sl
 8015702:	f7f8 fc13 	bl	800df2c <rcl_init_options_copy>
 8015706:	4606      	mov	r6, r0
 8015708:	2800      	cmp	r0, #0
 801570a:	d143      	bne.n	8015794 <rcl_init+0x130>
 801570c:	f8d9 b000 	ldr.w	fp, [r9]
 8015710:	463c      	mov	r4, r7
 8015712:	17fd      	asrs	r5, r7, #31
 8015714:	e9cb 4506 	strd	r4, r5, [fp, #24]
 8015718:	f8cb 0020 	str.w	r0, [fp, #32]
 801571c:	2f00      	cmp	r7, #0
 801571e:	d04d      	beq.n	80157bc <rcl_init+0x158>
 8015720:	f1b8 0f00 	cmp.w	r8, #0
 8015724:	d04a      	beq.n	80157bc <rcl_init+0x158>
 8015726:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 801572a:	4638      	mov	r0, r7
 801572c:	2104      	movs	r1, #4
 801572e:	4798      	blx	r3
 8015730:	f8d9 a000 	ldr.w	sl, [r9]
 8015734:	f8cb 0020 	str.w	r0, [fp, #32]
 8015738:	f8da 3020 	ldr.w	r3, [sl, #32]
 801573c:	b34b      	cbz	r3, 8015792 <rcl_init+0x12e>
 801573e:	2f01      	cmp	r7, #1
 8015740:	f175 0300 	sbcs.w	r3, r5, #0
 8015744:	db3a      	blt.n	80157bc <rcl_init+0x158>
 8015746:	f1a8 0804 	sub.w	r8, r8, #4
 801574a:	2600      	movs	r6, #0
 801574c:	2700      	movs	r7, #0
 801574e:	e00c      	b.n	801576a <rcl_init+0x106>
 8015750:	f8d8 1000 	ldr.w	r1, [r8]
 8015754:	f003 ff6e 	bl	8019634 <memcpy>
 8015758:	3601      	adds	r6, #1
 801575a:	f147 0700 	adc.w	r7, r7, #0
 801575e:	42bd      	cmp	r5, r7
 8015760:	bf08      	it	eq
 8015762:	42b4      	cmpeq	r4, r6
 8015764:	d02a      	beq.n	80157bc <rcl_init+0x158>
 8015766:	f8d9 a000 	ldr.w	sl, [r9]
 801576a:	f858 0f04 	ldr.w	r0, [r8, #4]!
 801576e:	f7ea fd39 	bl	80001e4 <strlen>
 8015772:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015774:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8015776:	f8da a020 	ldr.w	sl, [sl, #32]
 801577a:	9003      	str	r0, [sp, #12]
 801577c:	4798      	blx	r3
 801577e:	f8d9 1000 	ldr.w	r1, [r9]
 8015782:	9a03      	ldr	r2, [sp, #12]
 8015784:	6a09      	ldr	r1, [r1, #32]
 8015786:	00b3      	lsls	r3, r6, #2
 8015788:	f84a 0003 	str.w	r0, [sl, r3]
 801578c:	58c8      	ldr	r0, [r1, r3]
 801578e:	2800      	cmp	r0, #0
 8015790:	d1de      	bne.n	8015750 <rcl_init+0xec>
 8015792:	260a      	movs	r6, #10
 8015794:	4648      	mov	r0, r9
 8015796:	f7ff fd89 	bl	80152ac <__cleanup_context>
 801579a:	4630      	mov	r0, r6
 801579c:	b021      	add	sp, #132	; 0x84
 801579e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157a2:	2900      	cmp	r1, #0
 80157a4:	f43f af74 	beq.w	8015690 <rcl_init+0x2c>
 80157a8:	260b      	movs	r6, #11
 80157aa:	4630      	mov	r0, r6
 80157ac:	b021      	add	sp, #132	; 0x84
 80157ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157b2:	2664      	movs	r6, #100	; 0x64
 80157b4:	4630      	mov	r0, r6
 80157b6:	b021      	add	sp, #132	; 0x84
 80157b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157bc:	2605      	movs	r6, #5
 80157be:	2300      	movs	r3, #0
 80157c0:	4832      	ldr	r0, [pc, #200]	; (801588c <rcl_init+0x228>)
 80157c2:	9600      	str	r6, [sp, #0]
 80157c4:	2201      	movs	r2, #1
 80157c6:	f001 ff1d 	bl	8017604 <__atomic_fetch_add_8>
 80157ca:	4604      	mov	r4, r0
 80157cc:	460d      	mov	r5, r1
 80157ce:	ea54 0305 	orrs.w	r3, r4, r5
 80157d2:	d03e      	beq.n	8015852 <rcl_init+0x1ee>
 80157d4:	4602      	mov	r2, r0
 80157d6:	460b      	mov	r3, r1
 80157d8:	9600      	str	r6, [sp, #0]
 80157da:	f109 0008 	add.w	r0, r9, #8
 80157de:	f001 fea3 	bl	8017528 <__atomic_store_8>
 80157e2:	f8d9 3000 	ldr.w	r3, [r9]
 80157e6:	695f      	ldr	r7, [r3, #20]
 80157e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157ea:	3301      	adds	r3, #1
 80157ec:	e9c7 4506 	strd	r4, r5, [r7, #24]
 80157f0:	d03d      	beq.n	801586e <rcl_init+0x20a>
 80157f2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80157f6:	b94b      	cbnz	r3, 801580c <rcl_init+0x1a8>
 80157f8:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80157fc:	f000 f848 	bl	8015890 <rcl_get_localhost_only>
 8015800:	4606      	mov	r6, r0
 8015802:	2800      	cmp	r0, #0
 8015804:	d1c6      	bne.n	8015794 <rcl_init+0x130>
 8015806:	f8d9 3000 	ldr.w	r3, [r9]
 801580a:	695f      	ldr	r7, [r3, #20]
 801580c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801580e:	aa1a      	add	r2, sp, #104	; 0x68
 8015810:	a919      	add	r1, sp, #100	; 0x64
 8015812:	f000 ff65 	bl	80166e0 <rcl_validate_enclave_name>
 8015816:	4606      	mov	r6, r0
 8015818:	2800      	cmp	r0, #0
 801581a:	d1bb      	bne.n	8015794 <rcl_init+0x130>
 801581c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801581e:	bb23      	cbnz	r3, 801586a <rcl_init+0x206>
 8015820:	f8d9 1000 	ldr.w	r1, [r9]
 8015824:	694b      	ldr	r3, [r1, #20]
 8015826:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8015828:	f103 0228 	add.w	r2, r3, #40	; 0x28
 801582c:	f000 fa9e 	bl	8015d6c <rcl_get_security_options_from_environment>
 8015830:	4606      	mov	r6, r0
 8015832:	2800      	cmp	r0, #0
 8015834:	d1ae      	bne.n	8015794 <rcl_init+0x130>
 8015836:	f8d9 1000 	ldr.w	r1, [r9]
 801583a:	6948      	ldr	r0, [r1, #20]
 801583c:	3128      	adds	r1, #40	; 0x28
 801583e:	3018      	adds	r0, #24
 8015840:	f7fa f83c 	bl	800f8bc <rmw_init>
 8015844:	4606      	mov	r6, r0
 8015846:	2800      	cmp	r0, #0
 8015848:	d0af      	beq.n	80157aa <rcl_init+0x146>
 801584a:	f7ff fcfd 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 801584e:	4606      	mov	r6, r0
 8015850:	e7a0      	b.n	8015794 <rcl_init+0x130>
 8015852:	9600      	str	r6, [sp, #0]
 8015854:	480d      	ldr	r0, [pc, #52]	; (801588c <rcl_init+0x228>)
 8015856:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801585a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801585e:	f001 fe63 	bl	8017528 <__atomic_store_8>
 8015862:	2601      	movs	r6, #1
 8015864:	e796      	b.n	8015794 <rcl_init+0x130>
 8015866:	260a      	movs	r6, #10
 8015868:	e79f      	b.n	80157aa <rcl_init+0x146>
 801586a:	2601      	movs	r6, #1
 801586c:	e792      	b.n	8015794 <rcl_init+0x130>
 801586e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8015872:	f003 fba5 	bl	8018fc0 <rcl_get_default_domain_id>
 8015876:	4606      	mov	r6, r0
 8015878:	2800      	cmp	r0, #0
 801587a:	d18b      	bne.n	8015794 <rcl_init+0x130>
 801587c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801587e:	3301      	adds	r3, #1
 8015880:	f8d9 3000 	ldr.w	r3, [r9]
 8015884:	bf08      	it	eq
 8015886:	6278      	streq	r0, [r7, #36]	; 0x24
 8015888:	695f      	ldr	r7, [r3, #20]
 801588a:	e7b2      	b.n	80157f2 <rcl_init+0x18e>
 801588c:	20000138 	.word	0x20000138

08015890 <rcl_get_localhost_only>:
 8015890:	b510      	push	{r4, lr}
 8015892:	b082      	sub	sp, #8
 8015894:	2300      	movs	r3, #0
 8015896:	9301      	str	r3, [sp, #4]
 8015898:	b1b8      	cbz	r0, 80158ca <rcl_get_localhost_only+0x3a>
 801589a:	4604      	mov	r4, r0
 801589c:	a901      	add	r1, sp, #4
 801589e:	480c      	ldr	r0, [pc, #48]	; (80158d0 <rcl_get_localhost_only+0x40>)
 80158a0:	f001 ff34 	bl	801770c <rcutils_get_env>
 80158a4:	b110      	cbz	r0, 80158ac <rcl_get_localhost_only+0x1c>
 80158a6:	2001      	movs	r0, #1
 80158a8:	b002      	add	sp, #8
 80158aa:	bd10      	pop	{r4, pc}
 80158ac:	9b01      	ldr	r3, [sp, #4]
 80158ae:	b113      	cbz	r3, 80158b6 <rcl_get_localhost_only+0x26>
 80158b0:	781a      	ldrb	r2, [r3, #0]
 80158b2:	2a31      	cmp	r2, #49	; 0x31
 80158b4:	d004      	beq.n	80158c0 <rcl_get_localhost_only+0x30>
 80158b6:	2302      	movs	r3, #2
 80158b8:	2000      	movs	r0, #0
 80158ba:	7023      	strb	r3, [r4, #0]
 80158bc:	b002      	add	sp, #8
 80158be:	bd10      	pop	{r4, pc}
 80158c0:	785b      	ldrb	r3, [r3, #1]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d1f7      	bne.n	80158b6 <rcl_get_localhost_only+0x26>
 80158c6:	2301      	movs	r3, #1
 80158c8:	e7f6      	b.n	80158b8 <rcl_get_localhost_only+0x28>
 80158ca:	200b      	movs	r0, #11
 80158cc:	b002      	add	sp, #8
 80158ce:	bd10      	pop	{r4, pc}
 80158d0:	0801ef9c 	.word	0x0801ef9c

080158d4 <rcl_get_zero_initialized_node>:
 80158d4:	4a03      	ldr	r2, [pc, #12]	; (80158e4 <rcl_get_zero_initialized_node+0x10>)
 80158d6:	4603      	mov	r3, r0
 80158d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80158dc:	e883 0003 	stmia.w	r3, {r0, r1}
 80158e0:	4618      	mov	r0, r3
 80158e2:	4770      	bx	lr
 80158e4:	0801efb8 	.word	0x0801efb8

080158e8 <rcl_node_init>:
 80158e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158ec:	b09b      	sub	sp, #108	; 0x6c
 80158ee:	4604      	mov	r4, r0
 80158f0:	f8dd 8090 	ldr.w	r8, [sp, #144]	; 0x90
 80158f4:	f04f 0c00 	mov.w	ip, #0
 80158f8:	a815      	add	r0, sp, #84	; 0x54
 80158fa:	460e      	mov	r6, r1
 80158fc:	4615      	mov	r5, r2
 80158fe:	461f      	mov	r7, r3
 8015900:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 8015904:	f003 fc72 	bl	80191ec <rcl_guard_condition_get_default_options>
 8015908:	f1b8 0f00 	cmp.w	r8, #0
 801590c:	f000 80fd 	beq.w	8015b0a <rcl_node_init+0x222>
 8015910:	f108 0b04 	add.w	fp, r8, #4
 8015914:	4658      	mov	r0, fp
 8015916:	f7f9 fb9f 	bl	800f058 <rcutils_allocator_is_valid>
 801591a:	2800      	cmp	r0, #0
 801591c:	f000 80f5 	beq.w	8015b0a <rcl_node_init+0x222>
 8015920:	2e00      	cmp	r6, #0
 8015922:	f000 80f2 	beq.w	8015b0a <rcl_node_init+0x222>
 8015926:	2d00      	cmp	r5, #0
 8015928:	f000 80ef 	beq.w	8015b0a <rcl_node_init+0x222>
 801592c:	2c00      	cmp	r4, #0
 801592e:	f000 80ec 	beq.w	8015b0a <rcl_node_init+0x222>
 8015932:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015936:	f1b9 0f00 	cmp.w	r9, #0
 801593a:	f040 8112 	bne.w	8015b62 <rcl_node_init+0x27a>
 801593e:	2f00      	cmp	r7, #0
 8015940:	f000 80e3 	beq.w	8015b0a <rcl_node_init+0x222>
 8015944:	4638      	mov	r0, r7
 8015946:	f7ff fca3 	bl	8015290 <rcl_context_is_valid>
 801594a:	4682      	mov	sl, r0
 801594c:	2800      	cmp	r0, #0
 801594e:	f000 80e2 	beq.w	8015b16 <rcl_node_init+0x22e>
 8015952:	464a      	mov	r2, r9
 8015954:	a914      	add	r1, sp, #80	; 0x50
 8015956:	4630      	mov	r0, r6
 8015958:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 801595c:	f002 f878 	bl	8017a50 <rmw_validate_node_name>
 8015960:	4681      	mov	r9, r0
 8015962:	2800      	cmp	r0, #0
 8015964:	f040 80d3 	bne.w	8015b0e <rcl_node_init+0x226>
 8015968:	9814      	ldr	r0, [sp, #80]	; 0x50
 801596a:	2800      	cmp	r0, #0
 801596c:	f040 8105 	bne.w	8015b7a <rcl_node_init+0x292>
 8015970:	4628      	mov	r0, r5
 8015972:	f7ea fc37 	bl	80001e4 <strlen>
 8015976:	2800      	cmp	r0, #0
 8015978:	f040 80d0 	bne.w	8015b1c <rcl_node_init+0x234>
 801597c:	4d8e      	ldr	r5, [pc, #568]	; (8015bb8 <rcl_node_init+0x2d0>)
 801597e:	a914      	add	r1, sp, #80	; 0x50
 8015980:	2200      	movs	r2, #0
 8015982:	4628      	mov	r0, r5
 8015984:	f002 f846 	bl	8017a14 <rmw_validate_namespace>
 8015988:	4681      	mov	r9, r0
 801598a:	2800      	cmp	r0, #0
 801598c:	f040 80bf 	bne.w	8015b0e <rcl_node_init+0x226>
 8015990:	4682      	mov	sl, r0
 8015992:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015994:	2b00      	cmp	r3, #0
 8015996:	f040 80f5 	bne.w	8015b84 <rcl_node_init+0x29c>
 801599a:	f8d8 2004 	ldr.w	r2, [r8, #4]
 801599e:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80159a2:	9307      	str	r3, [sp, #28]
 80159a4:	2030      	movs	r0, #48	; 0x30
 80159a6:	4790      	blx	r2
 80159a8:	4681      	mov	r9, r0
 80159aa:	6060      	str	r0, [r4, #4]
 80159ac:	2800      	cmp	r0, #0
 80159ae:	f000 80de 	beq.w	8015b6e <rcl_node_init+0x286>
 80159b2:	9b07      	ldr	r3, [sp, #28]
 80159b4:	e9c0 3308 	strd	r3, r3, [r0, #32]
 80159b8:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
 80159bc:	a80a      	add	r0, sp, #40	; 0x28
 80159be:	f7f8 fb65 	bl	800e08c <rcl_node_get_default_options>
 80159c2:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80159c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80159ca:	46cc      	mov	ip, r9
 80159cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80159d0:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 80159d4:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 80159d8:	6861      	ldr	r1, [r4, #4]
 80159da:	6027      	str	r7, [r4, #0]
 80159dc:	4640      	mov	r0, r8
 80159de:	f7f8 fb71 	bl	800e0c4 <rcl_node_options_copy>
 80159e2:	2800      	cmp	r0, #0
 80159e4:	d167      	bne.n	8015ab6 <rcl_node_init+0x1ce>
 80159e6:	4628      	mov	r0, r5
 80159e8:	f7ea fbfc 	bl	80001e4 <strlen>
 80159ec:	4428      	add	r0, r5
 80159ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80159f2:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 80159f6:	2b2f      	cmp	r3, #47	; 0x2f
 80159f8:	bf08      	it	eq
 80159fa:	4970      	ldreq	r1, [pc, #448]	; (8015bbc <rcl_node_init+0x2d4>)
 80159fc:	f8db 3010 	ldr.w	r3, [fp, #16]
 8015a00:	bf18      	it	ne
 8015a02:	496f      	ldrne	r1, [pc, #444]	; (8015bc0 <rcl_node_init+0x2d8>)
 8015a04:	9604      	str	r6, [sp, #16]
 8015a06:	e9cd 1502 	strd	r1, r5, [sp, #8]
 8015a0a:	e9cd 3200 	strd	r3, r2, [sp]
 8015a0e:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 8015a12:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015a16:	f001 fe3f 	bl	8017698 <rcutils_format_string_limit>
 8015a1a:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
 8015a1e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015a22:	f8d9 3000 	ldr.w	r3, [r9]
 8015a26:	9313      	str	r3, [sp, #76]	; 0x4c
 8015a28:	1c59      	adds	r1, r3, #1
 8015a2a:	f000 80b7 	beq.w	8015b9c <rcl_node_init+0x2b4>
 8015a2e:	683a      	ldr	r2, [r7, #0]
 8015a30:	f8c9 301c 	str.w	r3, [r9, #28]
 8015a34:	6952      	ldr	r2, [r2, #20]
 8015a36:	6821      	ldr	r1, [r4, #0]
 8015a38:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8015a3c:	6808      	ldr	r0, [r1, #0]
 8015a3e:	f1a2 0201 	sub.w	r2, r2, #1
 8015a42:	fab2 f282 	clz	r2, r2
 8015a46:	0952      	lsrs	r2, r2, #5
 8015a48:	9200      	str	r2, [sp, #0]
 8015a4a:	4631      	mov	r1, r6
 8015a4c:	3028      	adds	r0, #40	; 0x28
 8015a4e:	462a      	mov	r2, r5
 8015a50:	f7fa f906 	bl	800fc60 <rmw_create_node>
 8015a54:	6863      	ldr	r3, [r4, #4]
 8015a56:	f8c9 0020 	str.w	r0, [r9, #32]
 8015a5a:	6a18      	ldr	r0, [r3, #32]
 8015a5c:	b368      	cbz	r0, 8015aba <rcl_node_init+0x1d2>
 8015a5e:	f7fa f98b 	bl	800fd78 <rmw_node_get_graph_guard_condition>
 8015a62:	4681      	mov	r9, r0
 8015a64:	b338      	cbz	r0, 8015ab6 <rcl_node_init+0x1ce>
 8015a66:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015a6a:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015a6e:	6866      	ldr	r6, [r4, #4]
 8015a70:	2008      	movs	r0, #8
 8015a72:	4798      	blx	r3
 8015a74:	6863      	ldr	r3, [r4, #4]
 8015a76:	6270      	str	r0, [r6, #36]	; 0x24
 8015a78:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8015a7a:	b1f6      	cbz	r6, 8015aba <rcl_node_init+0x1d2>
 8015a7c:	a808      	add	r0, sp, #32
 8015a7e:	f003 fad3 	bl	8019028 <rcl_get_zero_initialized_guard_condition>
 8015a82:	a808      	add	r0, sp, #32
 8015a84:	c803      	ldmia	r0, {r0, r1}
 8015a86:	e886 0003 	stmia.w	r6, {r0, r1}
 8015a8a:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 8015a8e:	ae15      	add	r6, sp, #84	; 0x54
 8015a90:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8015a92:	f8db 3000 	ldr.w	r3, [fp]
 8015a96:	6033      	str	r3, [r6, #0]
 8015a98:	ab1a      	add	r3, sp, #104	; 0x68
 8015a9a:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8015a9e:	6866      	ldr	r6, [r4, #4]
 8015aa0:	6a76      	ldr	r6, [r6, #36]	; 0x24
 8015aa2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015aa6:	4649      	mov	r1, r9
 8015aa8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015aaa:	4630      	mov	r0, r6
 8015aac:	463a      	mov	r2, r7
 8015aae:	f003 fb1f 	bl	80190f0 <rcl_guard_condition_init_from_rmw>
 8015ab2:	4681      	mov	r9, r0
 8015ab4:	b328      	cbz	r0, 8015b02 <rcl_node_init+0x21a>
 8015ab6:	6863      	ldr	r3, [r4, #4]
 8015ab8:	b1f3      	cbz	r3, 8015af8 <rcl_node_init+0x210>
 8015aba:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8015abc:	b128      	cbz	r0, 8015aca <rcl_node_init+0x1e2>
 8015abe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ac2:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015ac6:	4798      	blx	r3
 8015ac8:	6863      	ldr	r3, [r4, #4]
 8015aca:	6a18      	ldr	r0, [r3, #32]
 8015acc:	b110      	cbz	r0, 8015ad4 <rcl_node_init+0x1ec>
 8015ace:	f7fa f8df 	bl	800fc90 <rmw_destroy_node>
 8015ad2:	6863      	ldr	r3, [r4, #4]
 8015ad4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8015ad6:	b148      	cbz	r0, 8015aec <rcl_node_init+0x204>
 8015ad8:	f003 fb62 	bl	80191a0 <rcl_guard_condition_fini>
 8015adc:	6862      	ldr	r2, [r4, #4]
 8015ade:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ae2:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8015ae4:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015ae8:	4798      	blx	r3
 8015aea:	6863      	ldr	r3, [r4, #4]
 8015aec:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8015af0:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015af4:	4618      	mov	r0, r3
 8015af6:	4790      	blx	r2
 8015af8:	2300      	movs	r3, #0
 8015afa:	e9c4 3300 	strd	r3, r3, [r4]
 8015afe:	f04f 0901 	mov.w	r9, #1
 8015b02:	f1ba 0f00 	cmp.w	sl, #0
 8015b06:	d125      	bne.n	8015b54 <rcl_node_init+0x26c>
 8015b08:	e001      	b.n	8015b0e <rcl_node_init+0x226>
 8015b0a:	f04f 090b 	mov.w	r9, #11
 8015b0e:	4648      	mov	r0, r9
 8015b10:	b01b      	add	sp, #108	; 0x6c
 8015b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b16:	f04f 0965 	mov.w	r9, #101	; 0x65
 8015b1a:	e7f8      	b.n	8015b0e <rcl_node_init+0x226>
 8015b1c:	782b      	ldrb	r3, [r5, #0]
 8015b1e:	2b2f      	cmp	r3, #47	; 0x2f
 8015b20:	f43f af2d 	beq.w	801597e <rcl_node_init+0x96>
 8015b24:	4927      	ldr	r1, [pc, #156]	; (8015bc4 <rcl_node_init+0x2dc>)
 8015b26:	f8db 3010 	ldr.w	r3, [fp, #16]
 8015b2a:	9300      	str	r3, [sp, #0]
 8015b2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015b30:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8015b34:	9503      	str	r5, [sp, #12]
 8015b36:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 8015b3a:	f001 fdad 	bl	8017698 <rcutils_format_string_limit>
 8015b3e:	4605      	mov	r5, r0
 8015b40:	b348      	cbz	r0, 8015b96 <rcl_node_init+0x2ae>
 8015b42:	2200      	movs	r2, #0
 8015b44:	a914      	add	r1, sp, #80	; 0x50
 8015b46:	9214      	str	r2, [sp, #80]	; 0x50
 8015b48:	f001 ff64 	bl	8017a14 <rmw_validate_namespace>
 8015b4c:	4681      	mov	r9, r0
 8015b4e:	2800      	cmp	r0, #0
 8015b50:	f43f af1f 	beq.w	8015992 <rcl_node_init+0xaa>
 8015b54:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015b58:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015b5c:	4628      	mov	r0, r5
 8015b5e:	4798      	blx	r3
 8015b60:	e7d5      	b.n	8015b0e <rcl_node_init+0x226>
 8015b62:	f04f 0964 	mov.w	r9, #100	; 0x64
 8015b66:	4648      	mov	r0, r9
 8015b68:	b01b      	add	sp, #108	; 0x6c
 8015b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b6e:	f04f 090a 	mov.w	r9, #10
 8015b72:	f1ba 0f00 	cmp.w	sl, #0
 8015b76:	d1ed      	bne.n	8015b54 <rcl_node_init+0x26c>
 8015b78:	e7c9      	b.n	8015b0e <rcl_node_init+0x226>
 8015b7a:	f001 ffbb 	bl	8017af4 <rmw_node_name_validation_result_string>
 8015b7e:	f04f 09c9 	mov.w	r9, #201	; 0xc9
 8015b82:	e7c4      	b.n	8015b0e <rcl_node_init+0x226>
 8015b84:	4618      	mov	r0, r3
 8015b86:	f001 ff57 	bl	8017a38 <rmw_namespace_validation_result_string>
 8015b8a:	f04f 09ca 	mov.w	r9, #202	; 0xca
 8015b8e:	f1ba 0f00 	cmp.w	sl, #0
 8015b92:	d1df      	bne.n	8015b54 <rcl_node_init+0x26c>
 8015b94:	e7bb      	b.n	8015b0e <rcl_node_init+0x226>
 8015b96:	f04f 090a 	mov.w	r9, #10
 8015b9a:	e7b8      	b.n	8015b0e <rcl_node_init+0x226>
 8015b9c:	a813      	add	r0, sp, #76	; 0x4c
 8015b9e:	f003 fa0f 	bl	8018fc0 <rcl_get_default_domain_id>
 8015ba2:	2800      	cmp	r0, #0
 8015ba4:	d187      	bne.n	8015ab6 <rcl_node_init+0x1ce>
 8015ba6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015ba8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015bac:	1c5a      	adds	r2, r3, #1
 8015bae:	bf04      	itt	eq
 8015bb0:	9013      	streq	r0, [sp, #76]	; 0x4c
 8015bb2:	4603      	moveq	r3, r0
 8015bb4:	e73b      	b.n	8015a2e <rcl_node_init+0x146>
 8015bb6:	bf00      	nop
 8015bb8:	0801ec80 	.word	0x0801ec80
 8015bbc:	0801eccc 	.word	0x0801eccc
 8015bc0:	0801ec84 	.word	0x0801ec84
 8015bc4:	0801efb4 	.word	0x0801efb4

08015bc8 <rcl_node_is_valid>:
 8015bc8:	b130      	cbz	r0, 8015bd8 <rcl_node_is_valid+0x10>
 8015bca:	6843      	ldr	r3, [r0, #4]
 8015bcc:	b123      	cbz	r3, 8015bd8 <rcl_node_is_valid+0x10>
 8015bce:	6a1b      	ldr	r3, [r3, #32]
 8015bd0:	b113      	cbz	r3, 8015bd8 <rcl_node_is_valid+0x10>
 8015bd2:	6800      	ldr	r0, [r0, #0]
 8015bd4:	f7ff bb5c 	b.w	8015290 <rcl_context_is_valid>
 8015bd8:	2000      	movs	r0, #0
 8015bda:	4770      	bx	lr

08015bdc <rcl_node_get_name>:
 8015bdc:	b120      	cbz	r0, 8015be8 <rcl_node_get_name+0xc>
 8015bde:	6840      	ldr	r0, [r0, #4]
 8015be0:	b110      	cbz	r0, 8015be8 <rcl_node_get_name+0xc>
 8015be2:	6a00      	ldr	r0, [r0, #32]
 8015be4:	b100      	cbz	r0, 8015be8 <rcl_node_get_name+0xc>
 8015be6:	6880      	ldr	r0, [r0, #8]
 8015be8:	4770      	bx	lr
 8015bea:	bf00      	nop

08015bec <rcl_node_get_namespace>:
 8015bec:	b120      	cbz	r0, 8015bf8 <rcl_node_get_namespace+0xc>
 8015bee:	6840      	ldr	r0, [r0, #4]
 8015bf0:	b110      	cbz	r0, 8015bf8 <rcl_node_get_namespace+0xc>
 8015bf2:	6a00      	ldr	r0, [r0, #32]
 8015bf4:	b100      	cbz	r0, 8015bf8 <rcl_node_get_namespace+0xc>
 8015bf6:	68c0      	ldr	r0, [r0, #12]
 8015bf8:	4770      	bx	lr
 8015bfa:	bf00      	nop

08015bfc <rcl_node_get_options>:
 8015bfc:	b128      	cbz	r0, 8015c0a <rcl_node_get_options+0xe>
 8015bfe:	6840      	ldr	r0, [r0, #4]
 8015c00:	b118      	cbz	r0, 8015c0a <rcl_node_get_options+0xe>
 8015c02:	6a03      	ldr	r3, [r0, #32]
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	bf08      	it	eq
 8015c08:	2000      	moveq	r0, #0
 8015c0a:	4770      	bx	lr

08015c0c <rcl_node_get_rmw_handle>:
 8015c0c:	b110      	cbz	r0, 8015c14 <rcl_node_get_rmw_handle+0x8>
 8015c0e:	6840      	ldr	r0, [r0, #4]
 8015c10:	b100      	cbz	r0, 8015c14 <rcl_node_get_rmw_handle+0x8>
 8015c12:	6a00      	ldr	r0, [r0, #32]
 8015c14:	4770      	bx	lr
 8015c16:	bf00      	nop

08015c18 <exact_match_lookup>:
 8015c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c1a:	f102 0708 	add.w	r7, r2, #8
 8015c1e:	460b      	mov	r3, r1
 8015c20:	4614      	mov	r4, r2
 8015c22:	4606      	mov	r6, r0
 8015c24:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8015c28:	b085      	sub	sp, #20
 8015c2a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015c2e:	4618      	mov	r0, r3
 8015c30:	4918      	ldr	r1, [pc, #96]	; (8015c94 <exact_match_lookup+0x7c>)
 8015c32:	e894 000c 	ldmia.w	r4, {r2, r3}
 8015c36:	f001 fd21 	bl	801767c <rcutils_join_path>
 8015c3a:	7833      	ldrb	r3, [r6, #0]
 8015c3c:	2b2f      	cmp	r3, #47	; 0x2f
 8015c3e:	4605      	mov	r5, r0
 8015c40:	d021      	beq.n	8015c86 <exact_match_lookup+0x6e>
 8015c42:	e9d4 0103 	ldrd	r0, r1, [r4, #12]
 8015c46:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015c4a:	1c70      	adds	r0, r6, #1
 8015c4c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8015c50:	f001 fd1a 	bl	8017688 <rcutils_to_native_path>
 8015c54:	4606      	mov	r6, r0
 8015c56:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8015c5a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015c5e:	4631      	mov	r1, r6
 8015c60:	e894 000c 	ldmia.w	r4, {r2, r3}
 8015c64:	4628      	mov	r0, r5
 8015c66:	f001 fd09 	bl	801767c <rcutils_join_path>
 8015c6a:	6862      	ldr	r2, [r4, #4]
 8015c6c:	6921      	ldr	r1, [r4, #16]
 8015c6e:	4603      	mov	r3, r0
 8015c70:	4630      	mov	r0, r6
 8015c72:	461e      	mov	r6, r3
 8015c74:	4790      	blx	r2
 8015c76:	4628      	mov	r0, r5
 8015c78:	6863      	ldr	r3, [r4, #4]
 8015c7a:	6921      	ldr	r1, [r4, #16]
 8015c7c:	4798      	blx	r3
 8015c7e:	4635      	mov	r5, r6
 8015c80:	4628      	mov	r0, r5
 8015c82:	b005      	add	sp, #20
 8015c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c86:	7873      	ldrb	r3, [r6, #1]
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d1da      	bne.n	8015c42 <exact_match_lookup+0x2a>
 8015c8c:	4628      	mov	r0, r5
 8015c8e:	b005      	add	sp, #20
 8015c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c92:	bf00      	nop
 8015c94:	0801effc 	.word	0x0801effc

08015c98 <rcl_get_secure_root>:
 8015c98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015c9c:	b085      	sub	sp, #20
 8015c9e:	b168      	cbz	r0, 8015cbc <rcl_get_secure_root+0x24>
 8015ca0:	4607      	mov	r7, r0
 8015ca2:	4608      	mov	r0, r1
 8015ca4:	460c      	mov	r4, r1
 8015ca6:	f7f9 f9d7 	bl	800f058 <rcutils_allocator_is_valid>
 8015caa:	b138      	cbz	r0, 8015cbc <rcl_get_secure_root+0x24>
 8015cac:	2300      	movs	r3, #0
 8015cae:	482d      	ldr	r0, [pc, #180]	; (8015d64 <rcl_get_secure_root+0xcc>)
 8015cb0:	9303      	str	r3, [sp, #12]
 8015cb2:	a903      	add	r1, sp, #12
 8015cb4:	f001 fd2a 	bl	801770c <rcutils_get_env>
 8015cb8:	4605      	mov	r5, r0
 8015cba:	b120      	cbz	r0, 8015cc6 <rcl_get_secure_root+0x2e>
 8015cbc:	2500      	movs	r5, #0
 8015cbe:	4628      	mov	r0, r5
 8015cc0:	b005      	add	sp, #20
 8015cc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015cc6:	9b03      	ldr	r3, [sp, #12]
 8015cc8:	781a      	ldrb	r2, [r3, #0]
 8015cca:	2a00      	cmp	r2, #0
 8015ccc:	d0f6      	beq.n	8015cbc <rcl_get_secure_root+0x24>
 8015cce:	f104 090c 	add.w	r9, r4, #12
 8015cd2:	e899 0003 	ldmia.w	r9, {r0, r1}
 8015cd6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015cda:	4618      	mov	r0, r3
 8015cdc:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8015ce0:	f001 fe04 	bl	80178ec <rcutils_strdup>
 8015ce4:	4680      	mov	r8, r0
 8015ce6:	2800      	cmp	r0, #0
 8015ce8:	d0e8      	beq.n	8015cbc <rcl_get_secure_root+0x24>
 8015cea:	481f      	ldr	r0, [pc, #124]	; (8015d68 <rcl_get_secure_root+0xd0>)
 8015cec:	9503      	str	r5, [sp, #12]
 8015cee:	a903      	add	r1, sp, #12
 8015cf0:	f001 fd0c 	bl	801770c <rcutils_get_env>
 8015cf4:	b160      	cbz	r0, 8015d10 <rcl_get_secure_root+0x78>
 8015cf6:	2600      	movs	r6, #0
 8015cf8:	6863      	ldr	r3, [r4, #4]
 8015cfa:	6921      	ldr	r1, [r4, #16]
 8015cfc:	4630      	mov	r0, r6
 8015cfe:	4798      	blx	r3
 8015d00:	4640      	mov	r0, r8
 8015d02:	6863      	ldr	r3, [r4, #4]
 8015d04:	6921      	ldr	r1, [r4, #16]
 8015d06:	4798      	blx	r3
 8015d08:	4628      	mov	r0, r5
 8015d0a:	b005      	add	sp, #20
 8015d0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015d10:	9b03      	ldr	r3, [sp, #12]
 8015d12:	781e      	ldrb	r6, [r3, #0]
 8015d14:	b1f6      	cbz	r6, 8015d54 <rcl_get_secure_root+0xbc>
 8015d16:	e899 0003 	ldmia.w	r9, {r0, r1}
 8015d1a:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015d1e:	4618      	mov	r0, r3
 8015d20:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8015d24:	f001 fde2 	bl	80178ec <rcutils_strdup>
 8015d28:	4606      	mov	r6, r0
 8015d2a:	2800      	cmp	r0, #0
 8015d2c:	d0e3      	beq.n	8015cf6 <rcl_get_secure_root+0x5e>
 8015d2e:	4622      	mov	r2, r4
 8015d30:	4641      	mov	r1, r8
 8015d32:	f7ff ff71 	bl	8015c18 <exact_match_lookup>
 8015d36:	4605      	mov	r5, r0
 8015d38:	2d00      	cmp	r5, #0
 8015d3a:	d0dd      	beq.n	8015cf8 <rcl_get_secure_root+0x60>
 8015d3c:	4628      	mov	r0, r5
 8015d3e:	f001 fc9b 	bl	8017678 <rcutils_is_directory>
 8015d42:	4607      	mov	r7, r0
 8015d44:	2800      	cmp	r0, #0
 8015d46:	d1d7      	bne.n	8015cf8 <rcl_get_secure_root+0x60>
 8015d48:	4628      	mov	r0, r5
 8015d4a:	6863      	ldr	r3, [r4, #4]
 8015d4c:	6921      	ldr	r1, [r4, #16]
 8015d4e:	4798      	blx	r3
 8015d50:	463d      	mov	r5, r7
 8015d52:	e7d1      	b.n	8015cf8 <rcl_get_secure_root+0x60>
 8015d54:	4638      	mov	r0, r7
 8015d56:	4622      	mov	r2, r4
 8015d58:	4641      	mov	r1, r8
 8015d5a:	f7ff ff5d 	bl	8015c18 <exact_match_lookup>
 8015d5e:	4605      	mov	r5, r0
 8015d60:	e7ea      	b.n	8015d38 <rcl_get_secure_root+0xa0>
 8015d62:	bf00      	nop
 8015d64:	0801f008 	.word	0x0801f008
 8015d68:	0801f020 	.word	0x0801f020

08015d6c <rcl_get_security_options_from_environment>:
 8015d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d70:	b082      	sub	sp, #8
 8015d72:	4607      	mov	r7, r0
 8015d74:	4688      	mov	r8, r1
 8015d76:	2400      	movs	r4, #0
 8015d78:	481d      	ldr	r0, [pc, #116]	; (8015df0 <rcl_get_security_options_from_environment+0x84>)
 8015d7a:	9401      	str	r4, [sp, #4]
 8015d7c:	a901      	add	r1, sp, #4
 8015d7e:	4616      	mov	r6, r2
 8015d80:	f001 fcc4 	bl	801770c <rcutils_get_env>
 8015d84:	b120      	cbz	r0, 8015d90 <rcl_get_security_options_from_environment+0x24>
 8015d86:	2501      	movs	r5, #1
 8015d88:	4628      	mov	r0, r5
 8015d8a:	b002      	add	sp, #8
 8015d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015d90:	4918      	ldr	r1, [pc, #96]	; (8015df4 <rcl_get_security_options_from_environment+0x88>)
 8015d92:	4604      	mov	r4, r0
 8015d94:	9801      	ldr	r0, [sp, #4]
 8015d96:	f7ea fa1b 	bl	80001d0 <strcmp>
 8015d9a:	4605      	mov	r5, r0
 8015d9c:	b9c8      	cbnz	r0, 8015dd2 <rcl_get_security_options_from_environment+0x66>
 8015d9e:	9001      	str	r0, [sp, #4]
 8015da0:	b1ee      	cbz	r6, 8015dde <rcl_get_security_options_from_environment+0x72>
 8015da2:	4815      	ldr	r0, [pc, #84]	; (8015df8 <rcl_get_security_options_from_environment+0x8c>)
 8015da4:	a901      	add	r1, sp, #4
 8015da6:	f001 fcb1 	bl	801770c <rcutils_get_env>
 8015daa:	2800      	cmp	r0, #0
 8015dac:	d1eb      	bne.n	8015d86 <rcl_get_security_options_from_environment+0x1a>
 8015dae:	4913      	ldr	r1, [pc, #76]	; (8015dfc <rcl_get_security_options_from_environment+0x90>)
 8015db0:	9801      	ldr	r0, [sp, #4]
 8015db2:	f7ea fa0d 	bl	80001d0 <strcmp>
 8015db6:	fab0 f080 	clz	r0, r0
 8015dba:	0940      	lsrs	r0, r0, #5
 8015dbc:	7030      	strb	r0, [r6, #0]
 8015dbe:	4641      	mov	r1, r8
 8015dc0:	4638      	mov	r0, r7
 8015dc2:	f7ff ff69 	bl	8015c98 <rcl_get_secure_root>
 8015dc6:	b160      	cbz	r0, 8015de2 <rcl_get_security_options_from_environment+0x76>
 8015dc8:	6070      	str	r0, [r6, #4]
 8015dca:	4628      	mov	r0, r5
 8015dcc:	b002      	add	sp, #8
 8015dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015dd2:	4625      	mov	r5, r4
 8015dd4:	4628      	mov	r0, r5
 8015dd6:	7034      	strb	r4, [r6, #0]
 8015dd8:	b002      	add	sp, #8
 8015dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015dde:	250b      	movs	r5, #11
 8015de0:	e7d2      	b.n	8015d88 <rcl_get_security_options_from_environment+0x1c>
 8015de2:	7835      	ldrb	r5, [r6, #0]
 8015de4:	f1a5 0501 	sub.w	r5, r5, #1
 8015de8:	fab5 f585 	clz	r5, r5
 8015dec:	096d      	lsrs	r5, r5, #5
 8015dee:	e7cb      	b.n	8015d88 <rcl_get_security_options_from_environment+0x1c>
 8015df0:	0801efc0 	.word	0x0801efc0
 8015df4:	0801efd4 	.word	0x0801efd4
 8015df8:	0801efdc 	.word	0x0801efdc
 8015dfc:	0801eff4 	.word	0x0801eff4

08015e00 <rcl_service_get_rmw_handle>:
 8015e00:	b110      	cbz	r0, 8015e08 <rcl_service_get_rmw_handle+0x8>
 8015e02:	6800      	ldr	r0, [r0, #0]
 8015e04:	b100      	cbz	r0, 8015e08 <rcl_service_get_rmw_handle+0x8>
 8015e06:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8015e08:	4770      	bx	lr
 8015e0a:	bf00      	nop

08015e0c <rcl_take_request>:
 8015e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015e0e:	460e      	mov	r6, r1
 8015e10:	460c      	mov	r4, r1
 8015e12:	4607      	mov	r7, r0
 8015e14:	4694      	mov	ip, r2
 8015e16:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8015e18:	b08d      	sub	sp, #52	; 0x34
 8015e1a:	ad06      	add	r5, sp, #24
 8015e1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015e1e:	e896 0003 	ldmia.w	r6, {r0, r1}
 8015e22:	e885 0003 	stmia.w	r5, {r0, r1}
 8015e26:	b1e7      	cbz	r7, 8015e62 <rcl_take_request+0x56>
 8015e28:	683b      	ldr	r3, [r7, #0]
 8015e2a:	b1d3      	cbz	r3, 8015e62 <rcl_take_request+0x56>
 8015e2c:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8015e2e:	b1c0      	cbz	r0, 8015e62 <rcl_take_request+0x56>
 8015e30:	4662      	mov	r2, ip
 8015e32:	b30a      	cbz	r2, 8015e78 <rcl_take_request+0x6c>
 8015e34:	2500      	movs	r5, #0
 8015e36:	f10d 0307 	add.w	r3, sp, #7
 8015e3a:	a902      	add	r1, sp, #8
 8015e3c:	f88d 5007 	strb.w	r5, [sp, #7]
 8015e40:	f002 f816 	bl	8017e70 <rmw_take_request>
 8015e44:	4606      	mov	r6, r0
 8015e46:	b178      	cbz	r0, 8015e68 <rcl_take_request+0x5c>
 8015e48:	280a      	cmp	r0, #10
 8015e4a:	bf18      	it	ne
 8015e4c:	2601      	movne	r6, #1
 8015e4e:	ad06      	add	r5, sp, #24
 8015e50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e54:	e895 0003 	ldmia.w	r5, {r0, r1}
 8015e58:	e884 0003 	stmia.w	r4, {r0, r1}
 8015e5c:	4630      	mov	r0, r6
 8015e5e:	b00d      	add	sp, #52	; 0x34
 8015e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e62:	f44f 7616 	mov.w	r6, #600	; 0x258
 8015e66:	e7f2      	b.n	8015e4e <rcl_take_request+0x42>
 8015e68:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8015e6c:	f240 2359 	movw	r3, #601	; 0x259
 8015e70:	2a00      	cmp	r2, #0
 8015e72:	bf08      	it	eq
 8015e74:	461e      	moveq	r6, r3
 8015e76:	e7ea      	b.n	8015e4e <rcl_take_request+0x42>
 8015e78:	260b      	movs	r6, #11
 8015e7a:	e7e8      	b.n	8015e4e <rcl_take_request+0x42>

08015e7c <rcl_send_response>:
 8015e7c:	b160      	cbz	r0, 8015e98 <rcl_send_response+0x1c>
 8015e7e:	6800      	ldr	r0, [r0, #0]
 8015e80:	b150      	cbz	r0, 8015e98 <rcl_send_response+0x1c>
 8015e82:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8015e84:	b140      	cbz	r0, 8015e98 <rcl_send_response+0x1c>
 8015e86:	b151      	cbz	r1, 8015e9e <rcl_send_response+0x22>
 8015e88:	b510      	push	{r4, lr}
 8015e8a:	b152      	cbz	r2, 8015ea2 <rcl_send_response+0x26>
 8015e8c:	f002 f84a 	bl	8017f24 <rmw_send_response>
 8015e90:	3800      	subs	r0, #0
 8015e92:	bf18      	it	ne
 8015e94:	2001      	movne	r0, #1
 8015e96:	bd10      	pop	{r4, pc}
 8015e98:	f44f 7016 	mov.w	r0, #600	; 0x258
 8015e9c:	4770      	bx	lr
 8015e9e:	200b      	movs	r0, #11
 8015ea0:	4770      	bx	lr
 8015ea2:	200b      	movs	r0, #11
 8015ea4:	bd10      	pop	{r4, pc}
 8015ea6:	bf00      	nop

08015ea8 <rcl_get_system_time>:
 8015ea8:	4608      	mov	r0, r1
 8015eaa:	f7f9 bb15 	b.w	800f4d8 <rcutils_system_time_now>
 8015eae:	bf00      	nop

08015eb0 <rcl_get_steady_time>:
 8015eb0:	4608      	mov	r0, r1
 8015eb2:	f7f9 bb39 	b.w	800f528 <rcutils_steady_time_now>
 8015eb6:	bf00      	nop

08015eb8 <rcl_get_ros_time>:
 8015eb8:	7a03      	ldrb	r3, [r0, #8]
 8015eba:	b510      	push	{r4, lr}
 8015ebc:	460c      	mov	r4, r1
 8015ebe:	b133      	cbz	r3, 8015ece <rcl_get_ros_time+0x16>
 8015ec0:	2105      	movs	r1, #5
 8015ec2:	f001 fafd 	bl	80174c0 <__atomic_load_8>
 8015ec6:	e9c4 0100 	strd	r0, r1, [r4]
 8015eca:	2000      	movs	r0, #0
 8015ecc:	bd10      	pop	{r4, pc}
 8015ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015ed2:	4608      	mov	r0, r1
 8015ed4:	f7f9 bb00 	b.w	800f4d8 <rcutils_system_time_now>

08015ed8 <rcl_clock_init>:
 8015ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015edc:	4606      	mov	r6, r0
 8015ede:	4610      	mov	r0, r2
 8015ee0:	4614      	mov	r4, r2
 8015ee2:	460d      	mov	r5, r1
 8015ee4:	f7f9 f8b8 	bl	800f058 <rcutils_allocator_is_valid>
 8015ee8:	b128      	cbz	r0, 8015ef6 <rcl_clock_init+0x1e>
 8015eea:	2e03      	cmp	r6, #3
 8015eec:	d803      	bhi.n	8015ef6 <rcl_clock_init+0x1e>
 8015eee:	e8df f006 	tbb	[pc, r6]
 8015ef2:	2c1b      	.short	0x2c1b
 8015ef4:	0554      	.short	0x0554
 8015ef6:	200b      	movs	r0, #11
 8015ef8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015efc:	2d00      	cmp	r5, #0
 8015efe:	d0fa      	beq.n	8015ef6 <rcl_clock_init+0x1e>
 8015f00:	2c00      	cmp	r4, #0
 8015f02:	d0f8      	beq.n	8015ef6 <rcl_clock_init+0x1e>
 8015f04:	2600      	movs	r6, #0
 8015f06:	702e      	strb	r6, [r5, #0]
 8015f08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015f0a:	f105 0714 	add.w	r7, r5, #20
 8015f0e:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8015f12:	612e      	str	r6, [r5, #16]
 8015f14:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015f16:	6823      	ldr	r3, [r4, #0]
 8015f18:	603b      	str	r3, [r7, #0]
 8015f1a:	2303      	movs	r3, #3
 8015f1c:	4a2b      	ldr	r2, [pc, #172]	; (8015fcc <rcl_clock_init+0xf4>)
 8015f1e:	702b      	strb	r3, [r5, #0]
 8015f20:	4630      	mov	r0, r6
 8015f22:	60ea      	str	r2, [r5, #12]
 8015f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f28:	2d00      	cmp	r5, #0
 8015f2a:	d0e4      	beq.n	8015ef6 <rcl_clock_init+0x1e>
 8015f2c:	2600      	movs	r6, #0
 8015f2e:	702e      	strb	r6, [r5, #0]
 8015f30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015f32:	f105 0714 	add.w	r7, r5, #20
 8015f36:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8015f3a:	e9c5 6603 	strd	r6, r6, [r5, #12]
 8015f3e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015f40:	6823      	ldr	r3, [r4, #0]
 8015f42:	603b      	str	r3, [r7, #0]
 8015f44:	4630      	mov	r0, r6
 8015f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f4a:	2d00      	cmp	r5, #0
 8015f4c:	d0d3      	beq.n	8015ef6 <rcl_clock_init+0x1e>
 8015f4e:	2c00      	cmp	r4, #0
 8015f50:	d0d1      	beq.n	8015ef6 <rcl_clock_init+0x1e>
 8015f52:	2600      	movs	r6, #0
 8015f54:	702e      	strb	r6, [r5, #0]
 8015f56:	46a4      	mov	ip, r4
 8015f58:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f5c:	f105 0714 	add.w	r7, r5, #20
 8015f60:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8015f64:	e9c5 6603 	strd	r6, r6, [r5, #12]
 8015f68:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015f6a:	f8dc 3000 	ldr.w	r3, [ip]
 8015f6e:	603b      	str	r3, [r7, #0]
 8015f70:	6921      	ldr	r1, [r4, #16]
 8015f72:	6823      	ldr	r3, [r4, #0]
 8015f74:	2010      	movs	r0, #16
 8015f76:	4798      	blx	r3
 8015f78:	4603      	mov	r3, r0
 8015f7a:	6128      	str	r0, [r5, #16]
 8015f7c:	b318      	cbz	r0, 8015fc6 <rcl_clock_init+0xee>
 8015f7e:	f04f 0800 	mov.w	r8, #0
 8015f82:	f04f 0900 	mov.w	r9, #0
 8015f86:	7206      	strb	r6, [r0, #8]
 8015f88:	e9c3 8900 	strd	r8, r9, [r3]
 8015f8c:	2301      	movs	r3, #1
 8015f8e:	4a10      	ldr	r2, [pc, #64]	; (8015fd0 <rcl_clock_init+0xf8>)
 8015f90:	702b      	strb	r3, [r5, #0]
 8015f92:	4630      	mov	r0, r6
 8015f94:	60ea      	str	r2, [r5, #12]
 8015f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f9a:	2d00      	cmp	r5, #0
 8015f9c:	d0ab      	beq.n	8015ef6 <rcl_clock_init+0x1e>
 8015f9e:	2c00      	cmp	r4, #0
 8015fa0:	d0a9      	beq.n	8015ef6 <rcl_clock_init+0x1e>
 8015fa2:	2600      	movs	r6, #0
 8015fa4:	702e      	strb	r6, [r5, #0]
 8015fa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015fa8:	f105 0714 	add.w	r7, r5, #20
 8015fac:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8015fb0:	612e      	str	r6, [r5, #16]
 8015fb2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015fb4:	6823      	ldr	r3, [r4, #0]
 8015fb6:	603b      	str	r3, [r7, #0]
 8015fb8:	2302      	movs	r3, #2
 8015fba:	4a06      	ldr	r2, [pc, #24]	; (8015fd4 <rcl_clock_init+0xfc>)
 8015fbc:	702b      	strb	r3, [r5, #0]
 8015fbe:	4630      	mov	r0, r6
 8015fc0:	60ea      	str	r2, [r5, #12]
 8015fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015fc6:	200a      	movs	r0, #10
 8015fc8:	e796      	b.n	8015ef8 <rcl_clock_init+0x20>
 8015fca:	bf00      	nop
 8015fcc:	08015eb1 	.word	0x08015eb1
 8015fd0:	08015eb9 	.word	0x08015eb9
 8015fd4:	08015ea9 	.word	0x08015ea9

08015fd8 <rcl_clock_get_now>:
 8015fd8:	b140      	cbz	r0, 8015fec <rcl_clock_get_now+0x14>
 8015fda:	b139      	cbz	r1, 8015fec <rcl_clock_get_now+0x14>
 8015fdc:	7803      	ldrb	r3, [r0, #0]
 8015fde:	b11b      	cbz	r3, 8015fe8 <rcl_clock_get_now+0x10>
 8015fe0:	68c3      	ldr	r3, [r0, #12]
 8015fe2:	b10b      	cbz	r3, 8015fe8 <rcl_clock_get_now+0x10>
 8015fe4:	6900      	ldr	r0, [r0, #16]
 8015fe6:	4718      	bx	r3
 8015fe8:	2001      	movs	r0, #1
 8015fea:	4770      	bx	lr
 8015fec:	200b      	movs	r0, #11
 8015fee:	4770      	bx	lr

08015ff0 <rcl_clock_add_jump_callback>:
 8015ff0:	b082      	sub	sp, #8
 8015ff2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ff6:	a908      	add	r1, sp, #32
 8015ff8:	e881 000c 	stmia.w	r1, {r2, r3}
 8015ffc:	e9dd 560e 	ldrd	r5, r6, [sp, #56]	; 0x38
 8016000:	b340      	cbz	r0, 8016054 <rcl_clock_add_jump_callback+0x64>
 8016002:	4604      	mov	r4, r0
 8016004:	3014      	adds	r0, #20
 8016006:	f7f9 f827 	bl	800f058 <rcutils_allocator_is_valid>
 801600a:	b318      	cbz	r0, 8016054 <rcl_clock_add_jump_callback+0x64>
 801600c:	b315      	cbz	r5, 8016054 <rcl_clock_add_jump_callback+0x64>
 801600e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016012:	2a00      	cmp	r2, #0
 8016014:	f173 0300 	sbcs.w	r3, r3, #0
 8016018:	db1c      	blt.n	8016054 <rcl_clock_add_jump_callback+0x64>
 801601a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801601e:	2a01      	cmp	r2, #1
 8016020:	f173 0300 	sbcs.w	r3, r3, #0
 8016024:	da16      	bge.n	8016054 <rcl_clock_add_jump_callback+0x64>
 8016026:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 801602a:	2f00      	cmp	r7, #0
 801602c:	d03e      	beq.n	80160ac <rcl_clock_add_jump_callback+0xbc>
 801602e:	2300      	movs	r3, #0
 8016030:	f100 0220 	add.w	r2, r0, #32
 8016034:	e003      	b.n	801603e <rcl_clock_add_jump_callback+0x4e>
 8016036:	42bb      	cmp	r3, r7
 8016038:	f102 0228 	add.w	r2, r2, #40	; 0x28
 801603c:	d00f      	beq.n	801605e <rcl_clock_add_jump_callback+0x6e>
 801603e:	f852 1c20 	ldr.w	r1, [r2, #-32]
 8016042:	42a9      	cmp	r1, r5
 8016044:	f103 0301 	add.w	r3, r3, #1
 8016048:	d1f5      	bne.n	8016036 <rcl_clock_add_jump_callback+0x46>
 801604a:	6811      	ldr	r1, [r2, #0]
 801604c:	42b1      	cmp	r1, r6
 801604e:	d1f2      	bne.n	8016036 <rcl_clock_add_jump_callback+0x46>
 8016050:	2001      	movs	r0, #1
 8016052:	e000      	b.n	8016056 <rcl_clock_add_jump_callback+0x66>
 8016054:	200b      	movs	r0, #11
 8016056:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801605a:	b002      	add	sp, #8
 801605c:	4770      	bx	lr
 801605e:	3301      	adds	r3, #1
 8016060:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8016064:	00d9      	lsls	r1, r3, #3
 8016066:	69e3      	ldr	r3, [r4, #28]
 8016068:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801606a:	4798      	blx	r3
 801606c:	4684      	mov	ip, r0
 801606e:	b1d8      	cbz	r0, 80160a8 <rcl_clock_add_jump_callback+0xb8>
 8016070:	af08      	add	r7, sp, #32
 8016072:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8016076:	6060      	str	r0, [r4, #4]
 8016078:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801607a:	eb0e 098e 	add.w	r9, lr, lr, lsl #2
 801607e:	eb0c 08c9 	add.w	r8, ip, r9, lsl #3
 8016082:	f84c 5039 	str.w	r5, [ip, r9, lsl #3]
 8016086:	f108 0508 	add.w	r5, r8, #8
 801608a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801608c:	e897 0003 	ldmia.w	r7, {r0, r1}
 8016090:	f10e 0301 	add.w	r3, lr, #1
 8016094:	e885 0003 	stmia.w	r5, {r0, r1}
 8016098:	f8c8 6020 	str.w	r6, [r8, #32]
 801609c:	60a3      	str	r3, [r4, #8]
 801609e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80160a2:	2000      	movs	r0, #0
 80160a4:	b002      	add	sp, #8
 80160a6:	4770      	bx	lr
 80160a8:	200a      	movs	r0, #10
 80160aa:	e7d4      	b.n	8016056 <rcl_clock_add_jump_callback+0x66>
 80160ac:	2128      	movs	r1, #40	; 0x28
 80160ae:	e7da      	b.n	8016066 <rcl_clock_add_jump_callback+0x76>

080160b0 <rcl_clock_remove_jump_callback>:
 80160b0:	2800      	cmp	r0, #0
 80160b2:	d057      	beq.n	8016164 <rcl_clock_remove_jump_callback+0xb4>
 80160b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160b8:	4607      	mov	r7, r0
 80160ba:	3014      	adds	r0, #20
 80160bc:	460c      	mov	r4, r1
 80160be:	4615      	mov	r5, r2
 80160c0:	f7f8 ffca 	bl	800f058 <rcutils_allocator_is_valid>
 80160c4:	2800      	cmp	r0, #0
 80160c6:	d03a      	beq.n	801613e <rcl_clock_remove_jump_callback+0x8e>
 80160c8:	2c00      	cmp	r4, #0
 80160ca:	d038      	beq.n	801613e <rcl_clock_remove_jump_callback+0x8e>
 80160cc:	f8d7 8008 	ldr.w	r8, [r7, #8]
 80160d0:	f1b8 0f00 	cmp.w	r8, #0
 80160d4:	d00c      	beq.n	80160f0 <rcl_clock_remove_jump_callback+0x40>
 80160d6:	f8d7 e004 	ldr.w	lr, [r7, #4]
 80160da:	eb08 0c88 	add.w	ip, r8, r8, lsl #2
 80160de:	4676      	mov	r6, lr
 80160e0:	eb0e 0ccc 	add.w	ip, lr, ip, lsl #3
 80160e4:	6833      	ldr	r3, [r6, #0]
 80160e6:	42a3      	cmp	r3, r4
 80160e8:	d005      	beq.n	80160f6 <rcl_clock_remove_jump_callback+0x46>
 80160ea:	3628      	adds	r6, #40	; 0x28
 80160ec:	45b4      	cmp	ip, r6
 80160ee:	d1f9      	bne.n	80160e4 <rcl_clock_remove_jump_callback+0x34>
 80160f0:	2001      	movs	r0, #1
 80160f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160f6:	6a33      	ldr	r3, [r6, #32]
 80160f8:	3628      	adds	r6, #40	; 0x28
 80160fa:	4566      	cmp	r6, ip
 80160fc:	d02a      	beq.n	8016154 <rcl_clock_remove_jump_callback+0xa4>
 80160fe:	42ab      	cmp	r3, r5
 8016100:	d1f0      	bne.n	80160e4 <rcl_clock_remove_jump_callback+0x34>
 8016102:	4635      	mov	r5, r6
 8016104:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016106:	f1a6 0428 	sub.w	r4, r6, #40	; 0x28
 801610a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801610c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801610e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016110:	e895 0003 	ldmia.w	r5, {r0, r1}
 8016114:	3628      	adds	r6, #40	; 0x28
 8016116:	4566      	cmp	r6, ip
 8016118:	e884 0003 	stmia.w	r4, {r0, r1}
 801611c:	d1f1      	bne.n	8016102 <rcl_clock_remove_jump_callback+0x52>
 801611e:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 8016122:	60bc      	str	r4, [r7, #8]
 8016124:	b174      	cbz	r4, 8016144 <rcl_clock_remove_jump_callback+0x94>
 8016126:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801612a:	69fb      	ldr	r3, [r7, #28]
 801612c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801612e:	00e1      	lsls	r1, r4, #3
 8016130:	4670      	mov	r0, lr
 8016132:	4798      	blx	r3
 8016134:	b1c0      	cbz	r0, 8016168 <rcl_clock_remove_jump_callback+0xb8>
 8016136:	6078      	str	r0, [r7, #4]
 8016138:	2000      	movs	r0, #0
 801613a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801613e:	200b      	movs	r0, #11
 8016140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016144:	4670      	mov	r0, lr
 8016146:	69bb      	ldr	r3, [r7, #24]
 8016148:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801614a:	4798      	blx	r3
 801614c:	607c      	str	r4, [r7, #4]
 801614e:	4620      	mov	r0, r4
 8016150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016154:	42ab      	cmp	r3, r5
 8016156:	d1cb      	bne.n	80160f0 <rcl_clock_remove_jump_callback+0x40>
 8016158:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 801615c:	60bc      	str	r4, [r7, #8]
 801615e:	2c00      	cmp	r4, #0
 8016160:	d1e1      	bne.n	8016126 <rcl_clock_remove_jump_callback+0x76>
 8016162:	e7ef      	b.n	8016144 <rcl_clock_remove_jump_callback+0x94>
 8016164:	200b      	movs	r0, #11
 8016166:	4770      	bx	lr
 8016168:	200a      	movs	r0, #10
 801616a:	e7e9      	b.n	8016140 <rcl_clock_remove_jump_callback+0x90>

0801616c <_rcl_timer_time_jump>:
 801616c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016170:	4682      	mov	sl, r0
 8016172:	b087      	sub	sp, #28
 8016174:	4614      	mov	r4, r2
 8016176:	b131      	cbz	r1, 8016186 <_rcl_timer_time_jump+0x1a>
 8016178:	7803      	ldrb	r3, [r0, #0]
 801617a:	3b02      	subs	r3, #2
 801617c:	2b01      	cmp	r3, #1
 801617e:	d944      	bls.n	801620a <_rcl_timer_time_jump+0x9e>
 8016180:	b007      	add	sp, #28
 8016182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016186:	6813      	ldr	r3, [r2, #0]
 8016188:	a904      	add	r1, sp, #16
 801618a:	6818      	ldr	r0, [r3, #0]
 801618c:	f7ff ff24 	bl	8015fd8 <rcl_clock_get_now>
 8016190:	2800      	cmp	r0, #0
 8016192:	d1f5      	bne.n	8016180 <_rcl_timer_time_jump+0x14>
 8016194:	6820      	ldr	r0, [r4, #0]
 8016196:	2105      	movs	r1, #5
 8016198:	3020      	adds	r0, #32
 801619a:	f001 f991 	bl	80174c0 <__atomic_load_8>
 801619e:	4602      	mov	r2, r0
 80161a0:	6820      	ldr	r0, [r4, #0]
 80161a2:	460b      	mov	r3, r1
 80161a4:	3028      	adds	r0, #40	; 0x28
 80161a6:	2105      	movs	r1, #5
 80161a8:	4690      	mov	r8, r2
 80161aa:	4699      	mov	r9, r3
 80161ac:	f001 f988 	bl	80174c0 <__atomic_load_8>
 80161b0:	4602      	mov	r2, r0
 80161b2:	6820      	ldr	r0, [r4, #0]
 80161b4:	460b      	mov	r3, r1
 80161b6:	3018      	adds	r0, #24
 80161b8:	2105      	movs	r1, #5
 80161ba:	461f      	mov	r7, r3
 80161bc:	4616      	mov	r6, r2
 80161be:	f001 f97f 	bl	80174c0 <__atomic_load_8>
 80161c2:	f89a 3000 	ldrb.w	r3, [sl]
 80161c6:	9103      	str	r1, [sp, #12]
 80161c8:	3b02      	subs	r3, #2
 80161ca:	2b01      	cmp	r3, #1
 80161cc:	4605      	mov	r5, r0
 80161ce:	d93a      	bls.n	8016246 <_rcl_timer_time_jump+0xda>
 80161d0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80161d4:	45b2      	cmp	sl, r6
 80161d6:	eb7b 0307 	sbcs.w	r3, fp, r7
 80161da:	da64      	bge.n	80162a6 <_rcl_timer_time_jump+0x13a>
 80161dc:	45c2      	cmp	sl, r8
 80161de:	eb7b 0309 	sbcs.w	r3, fp, r9
 80161e2:	dacd      	bge.n	8016180 <_rcl_timer_time_jump+0x14>
 80161e4:	6820      	ldr	r0, [r4, #0]
 80161e6:	eb15 020a 	adds.w	r2, r5, sl
 80161ea:	f04f 0505 	mov.w	r5, #5
 80161ee:	eb41 030b 	adc.w	r3, r1, fp
 80161f2:	3028      	adds	r0, #40	; 0x28
 80161f4:	9500      	str	r5, [sp, #0]
 80161f6:	f001 f997 	bl	8017528 <__atomic_store_8>
 80161fa:	6820      	ldr	r0, [r4, #0]
 80161fc:	9500      	str	r5, [sp, #0]
 80161fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016202:	3020      	adds	r0, #32
 8016204:	f001 f990 	bl	8017528 <__atomic_store_8>
 8016208:	e7ba      	b.n	8016180 <_rcl_timer_time_jump+0x14>
 801620a:	6813      	ldr	r3, [r2, #0]
 801620c:	a904      	add	r1, sp, #16
 801620e:	6818      	ldr	r0, [r3, #0]
 8016210:	f7ff fee2 	bl	8015fd8 <rcl_clock_get_now>
 8016214:	2800      	cmp	r0, #0
 8016216:	d1b3      	bne.n	8016180 <_rcl_timer_time_jump+0x14>
 8016218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801621c:	4313      	orrs	r3, r2
 801621e:	d0af      	beq.n	8016180 <_rcl_timer_time_jump+0x14>
 8016220:	6820      	ldr	r0, [r4, #0]
 8016222:	2105      	movs	r1, #5
 8016224:	3028      	adds	r0, #40	; 0x28
 8016226:	f001 f94b 	bl	80174c0 <__atomic_load_8>
 801622a:	9a04      	ldr	r2, [sp, #16]
 801622c:	6823      	ldr	r3, [r4, #0]
 801622e:	9e05      	ldr	r6, [sp, #20]
 8016230:	1a82      	subs	r2, r0, r2
 8016232:	f04f 0405 	mov.w	r4, #5
 8016236:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801623a:	9400      	str	r4, [sp, #0]
 801623c:	eb61 0306 	sbc.w	r3, r1, r6
 8016240:	f001 f972 	bl	8017528 <__atomic_store_8>
 8016244:	e79c      	b.n	8016180 <_rcl_timer_time_jump+0x14>
 8016246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801624a:	4313      	orrs	r3, r2
 801624c:	d098      	beq.n	8016180 <_rcl_timer_time_jump+0x14>
 801624e:	6820      	ldr	r0, [r4, #0]
 8016250:	f04f 0805 	mov.w	r8, #5
 8016254:	2300      	movs	r3, #0
 8016256:	3030      	adds	r0, #48	; 0x30
 8016258:	f8cd 8000 	str.w	r8, [sp]
 801625c:	2200      	movs	r2, #0
 801625e:	f001 f997 	bl	8017590 <__atomic_exchange_8>
 8016262:	4606      	mov	r6, r0
 8016264:	460f      	mov	r7, r1
 8016266:	ea56 0307 	orrs.w	r3, r6, r7
 801626a:	d089      	beq.n	8016180 <_rcl_timer_time_jump+0x14>
 801626c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016270:	1b92      	subs	r2, r2, r6
 8016272:	eb63 0301 	sbc.w	r3, r3, r1
 8016276:	9903      	ldr	r1, [sp, #12]
 8016278:	6820      	ldr	r0, [r4, #0]
 801627a:	f8cd 8000 	str.w	r8, [sp]
 801627e:	1952      	adds	r2, r2, r5
 8016280:	eb43 0101 	adc.w	r1, r3, r1
 8016284:	460b      	mov	r3, r1
 8016286:	3028      	adds	r0, #40	; 0x28
 8016288:	f001 f94e 	bl	8017528 <__atomic_store_8>
 801628c:	9a04      	ldr	r2, [sp, #16]
 801628e:	6820      	ldr	r0, [r4, #0]
 8016290:	9b05      	ldr	r3, [sp, #20]
 8016292:	f8cd 8000 	str.w	r8, [sp]
 8016296:	1b92      	subs	r2, r2, r6
 8016298:	f100 0020 	add.w	r0, r0, #32
 801629c:	eb63 0307 	sbc.w	r3, r3, r7
 80162a0:	f001 f942 	bl	8017528 <__atomic_store_8>
 80162a4:	e76c      	b.n	8016180 <_rcl_timer_time_jump+0x14>
 80162a6:	6820      	ldr	r0, [r4, #0]
 80162a8:	3008      	adds	r0, #8
 80162aa:	f002 ffb9 	bl	8019220 <rcl_trigger_guard_condition>
 80162ae:	e767      	b.n	8016180 <_rcl_timer_time_jump+0x14>

080162b0 <rcl_get_zero_initialized_timer>:
 80162b0:	4b01      	ldr	r3, [pc, #4]	; (80162b8 <rcl_get_zero_initialized_timer+0x8>)
 80162b2:	6818      	ldr	r0, [r3, #0]
 80162b4:	4770      	bx	lr
 80162b6:	bf00      	nop
 80162b8:	0801f040 	.word	0x0801f040

080162bc <rcl_timer_init>:
 80162bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162c0:	b0ad      	sub	sp, #180	; 0xb4
 80162c2:	4604      	mov	r4, r0
 80162c4:	a839      	add	r0, sp, #228	; 0xe4
 80162c6:	460d      	mov	r5, r1
 80162c8:	4690      	mov	r8, r2
 80162ca:	f7f8 fec5 	bl	800f058 <rcutils_allocator_is_valid>
 80162ce:	2800      	cmp	r0, #0
 80162d0:	d072      	beq.n	80163b8 <rcl_timer_init+0xfc>
 80162d2:	2c00      	cmp	r4, #0
 80162d4:	d070      	beq.n	80163b8 <rcl_timer_init+0xfc>
 80162d6:	2d00      	cmp	r5, #0
 80162d8:	d06e      	beq.n	80163b8 <rcl_timer_init+0xfc>
 80162da:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	; 0xd8
 80162de:	2a00      	cmp	r2, #0
 80162e0:	f173 0300 	sbcs.w	r3, r3, #0
 80162e4:	db68      	blt.n	80163b8 <rcl_timer_init+0xfc>
 80162e6:	6823      	ldr	r3, [r4, #0]
 80162e8:	b12b      	cbz	r3, 80162f6 <rcl_timer_init+0x3a>
 80162ea:	f04f 0a64 	mov.w	sl, #100	; 0x64
 80162ee:	4650      	mov	r0, sl
 80162f0:	b02d      	add	sp, #180	; 0xb4
 80162f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162f6:	a90a      	add	r1, sp, #40	; 0x28
 80162f8:	4628      	mov	r0, r5
 80162fa:	f7ff fe6d 	bl	8015fd8 <rcl_clock_get_now>
 80162fe:	4682      	mov	sl, r0
 8016300:	2800      	cmp	r0, #0
 8016302:	d1f4      	bne.n	80162ee <rcl_timer_init+0x32>
 8016304:	f10d 0920 	add.w	r9, sp, #32
 8016308:	4648      	mov	r0, r9
 801630a:	e9cd 5818 	strd	r5, r8, [sp, #96]	; 0x60
 801630e:	f002 fe8b 	bl	8019028 <rcl_get_zero_initialized_guard_condition>
 8016312:	e899 0003 	ldmia.w	r9, {r0, r1}
 8016316:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 801631a:	f10d 0934 	add.w	r9, sp, #52	; 0x34
 801631e:	e88b 0003 	stmia.w	fp, {r0, r1}
 8016322:	4648      	mov	r0, r9
 8016324:	f002 ff62 	bl	80191ec <rcl_guard_condition_get_default_options>
 8016328:	ab0f      	add	r3, sp, #60	; 0x3c
 801632a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801632e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8016332:	4641      	mov	r1, r8
 8016334:	e899 000c 	ldmia.w	r9, {r2, r3}
 8016338:	4658      	mov	r0, fp
 801633a:	f002 fe7f 	bl	801903c <rcl_guard_condition_init>
 801633e:	4682      	mov	sl, r0
 8016340:	2800      	cmp	r0, #0
 8016342:	d1d4      	bne.n	80162ee <rcl_timer_init+0x32>
 8016344:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8016346:	f893 c000 	ldrb.w	ip, [r3]
 801634a:	f1bc 0f01 	cmp.w	ip, #1
 801634e:	d039      	beq.n	80163c4 <rcl_timer_init+0x108>
 8016350:	f10d 0ce4 	add.w	ip, sp, #228	; 0xe4
 8016354:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016358:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 801635c:	9e36      	ldr	r6, [sp, #216]	; 0xd8
 801635e:	f10d 0e9c 	add.w	lr, sp, #156	; 0x9c
 8016362:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016366:	eb18 0606 	adds.w	r6, r8, r6
 801636a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 801636c:	9606      	str	r6, [sp, #24]
 801636e:	e9dd 6736 	ldrd	r6, r7, [sp, #216]	; 0xd8
 8016372:	eb49 0303 	adc.w	r3, r9, r3
 8016376:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 8016378:	9307      	str	r3, [sp, #28]
 801637a:	921c      	str	r2, [sp, #112]	; 0x70
 801637c:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
 8016380:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8016384:	f8dc 3000 	ldr.w	r3, [ip]
 8016388:	f8ce 3000 	str.w	r3, [lr]
 801638c:	2000      	movs	r0, #0
 801638e:	2100      	movs	r1, #0
 8016390:	2200      	movs	r2, #0
 8016392:	e9cd 0124 	strd	r0, r1, [sp, #144]	; 0x90
 8016396:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 8016398:	993d      	ldr	r1, [sp, #244]	; 0xf4
 801639a:	e9cd 8920 	strd	r8, r9, [sp, #128]	; 0x80
 801639e:	2050      	movs	r0, #80	; 0x50
 80163a0:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 80163a4:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 80163a8:	4798      	blx	r3
 80163aa:	6020      	str	r0, [r4, #0]
 80163ac:	b360      	cbz	r0, 8016408 <rcl_timer_init+0x14c>
 80163ae:	2250      	movs	r2, #80	; 0x50
 80163b0:	a918      	add	r1, sp, #96	; 0x60
 80163b2:	f003 f93f 	bl	8019634 <memcpy>
 80163b6:	e79a      	b.n	80162ee <rcl_timer_init+0x32>
 80163b8:	f04f 0a0b 	mov.w	sl, #11
 80163bc:	4650      	mov	r0, sl
 80163be:	b02d      	add	sp, #180	; 0xb4
 80163c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163c4:	2201      	movs	r2, #1
 80163c6:	2300      	movs	r3, #0
 80163c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80163cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80163d0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80163d4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80163d8:	ab14      	add	r3, sp, #80	; 0x50
 80163da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80163dc:	f88d c048 	strb.w	ip, [sp, #72]	; 0x48
 80163e0:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8016420 <rcl_timer_init+0x164>
 80163e4:	9405      	str	r4, [sp, #20]
 80163e6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80163ea:	f8cd c010 	str.w	ip, [sp, #16]
 80163ee:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80163f2:	4628      	mov	r0, r5
 80163f4:	f7ff fdfc 	bl	8015ff0 <rcl_clock_add_jump_callback>
 80163f8:	4680      	mov	r8, r0
 80163fa:	2800      	cmp	r0, #0
 80163fc:	d0a8      	beq.n	8016350 <rcl_timer_init+0x94>
 80163fe:	4658      	mov	r0, fp
 8016400:	f002 fece 	bl	80191a0 <rcl_guard_condition_fini>
 8016404:	46c2      	mov	sl, r8
 8016406:	e772      	b.n	80162ee <rcl_timer_init+0x32>
 8016408:	4658      	mov	r0, fp
 801640a:	f002 fec9 	bl	80191a0 <rcl_guard_condition_fini>
 801640e:	4904      	ldr	r1, [pc, #16]	; (8016420 <rcl_timer_init+0x164>)
 8016410:	4622      	mov	r2, r4
 8016412:	4628      	mov	r0, r5
 8016414:	f7ff fe4c 	bl	80160b0 <rcl_clock_remove_jump_callback>
 8016418:	f04f 0a0a 	mov.w	sl, #10
 801641c:	e767      	b.n	80162ee <rcl_timer_init+0x32>
 801641e:	bf00      	nop
 8016420:	0801616d 	.word	0x0801616d

08016424 <rcl_timer_call>:
 8016424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016428:	b08b      	sub	sp, #44	; 0x2c
 801642a:	2800      	cmp	r0, #0
 801642c:	d06e      	beq.n	801650c <rcl_timer_call+0xe8>
 801642e:	6803      	ldr	r3, [r0, #0]
 8016430:	f3bf 8f5b 	dmb	ish
 8016434:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016438:	f3bf 8f5b 	dmb	ish
 801643c:	4604      	mov	r4, r0
 801643e:	2b00      	cmp	r3, #0
 8016440:	d159      	bne.n	80164f6 <rcl_timer_call+0xd2>
 8016442:	6803      	ldr	r3, [r0, #0]
 8016444:	a908      	add	r1, sp, #32
 8016446:	6818      	ldr	r0, [r3, #0]
 8016448:	f7ff fdc6 	bl	8015fd8 <rcl_clock_get_now>
 801644c:	4605      	mov	r5, r0
 801644e:	2800      	cmp	r0, #0
 8016450:	d14d      	bne.n	80164ee <rcl_timer_call+0xca>
 8016452:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016456:	2a00      	cmp	r2, #0
 8016458:	f173 0100 	sbcs.w	r1, r3, #0
 801645c:	db51      	blt.n	8016502 <rcl_timer_call+0xde>
 801645e:	6820      	ldr	r0, [r4, #0]
 8016460:	2605      	movs	r6, #5
 8016462:	9600      	str	r6, [sp, #0]
 8016464:	3020      	adds	r0, #32
 8016466:	f001 f893 	bl	8017590 <__atomic_exchange_8>
 801646a:	6822      	ldr	r2, [r4, #0]
 801646c:	f3bf 8f5b 	dmb	ish
 8016470:	4682      	mov	sl, r0
 8016472:	f8d2 b010 	ldr.w	fp, [r2, #16]
 8016476:	f3bf 8f5b 	dmb	ish
 801647a:	6820      	ldr	r0, [r4, #0]
 801647c:	460b      	mov	r3, r1
 801647e:	3028      	adds	r0, #40	; 0x28
 8016480:	4631      	mov	r1, r6
 8016482:	9305      	str	r3, [sp, #20]
 8016484:	f001 f81c 	bl	80174c0 <__atomic_load_8>
 8016488:	4603      	mov	r3, r0
 801648a:	6820      	ldr	r0, [r4, #0]
 801648c:	460a      	mov	r2, r1
 801648e:	3018      	adds	r0, #24
 8016490:	4631      	mov	r1, r6
 8016492:	e9cd 2303 	strd	r2, r3, [sp, #12]
 8016496:	f001 f813 	bl	80174c0 <__atomic_load_8>
 801649a:	9b04      	ldr	r3, [sp, #16]
 801649c:	9a03      	ldr	r2, [sp, #12]
 801649e:	4606      	mov	r6, r0
 80164a0:	460f      	mov	r7, r1
 80164a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80164a6:	eb13 0806 	adds.w	r8, r3, r6
 80164aa:	eb42 0907 	adc.w	r9, r2, r7
 80164ae:	4580      	cmp	r8, r0
 80164b0:	eb79 0301 	sbcs.w	r3, r9, r1
 80164b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80164b8:	460a      	mov	r2, r1
 80164ba:	da04      	bge.n	80164c6 <rcl_timer_call+0xa2>
 80164bc:	ea56 0307 	orrs.w	r3, r6, r7
 80164c0:	d129      	bne.n	8016516 <rcl_timer_call+0xf2>
 80164c2:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80164c6:	6820      	ldr	r0, [r4, #0]
 80164c8:	2105      	movs	r1, #5
 80164ca:	4642      	mov	r2, r8
 80164cc:	464b      	mov	r3, r9
 80164ce:	3028      	adds	r0, #40	; 0x28
 80164d0:	9100      	str	r1, [sp, #0]
 80164d2:	f001 f829 	bl	8017528 <__atomic_store_8>
 80164d6:	f1bb 0f00 	cmp.w	fp, #0
 80164da:	d008      	beq.n	80164ee <rcl_timer_call+0xca>
 80164dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80164e0:	9905      	ldr	r1, [sp, #20]
 80164e2:	ebb2 020a 	subs.w	r2, r2, sl
 80164e6:	4620      	mov	r0, r4
 80164e8:	eb63 0301 	sbc.w	r3, r3, r1
 80164ec:	47d8      	blx	fp
 80164ee:	4628      	mov	r0, r5
 80164f0:	b00b      	add	sp, #44	; 0x2c
 80164f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164f6:	f240 3521 	movw	r5, #801	; 0x321
 80164fa:	4628      	mov	r0, r5
 80164fc:	b00b      	add	sp, #44	; 0x2c
 80164fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016502:	2501      	movs	r5, #1
 8016504:	4628      	mov	r0, r5
 8016506:	b00b      	add	sp, #44	; 0x2c
 8016508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801650c:	250b      	movs	r5, #11
 801650e:	4628      	mov	r0, r5
 8016510:	b00b      	add	sp, #44	; 0x2c
 8016512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016516:	ebb0 0008 	subs.w	r0, r0, r8
 801651a:	eb62 0109 	sbc.w	r1, r2, r9
 801651e:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 8016522:	463b      	mov	r3, r7
 8016524:	f141 31ff 	adc.w	r1, r1, #4294967295	; 0xffffffff
 8016528:	4632      	mov	r2, r6
 801652a:	f7ea fbbd 	bl	8000ca8 <__aeabi_ldivmod>
 801652e:	1c43      	adds	r3, r0, #1
 8016530:	f141 0100 	adc.w	r1, r1, #0
 8016534:	fb00 7007 	mla	r0, r0, r7, r7
 8016538:	fb06 0001 	mla	r0, r6, r1, r0
 801653c:	fba3 6706 	umull	r6, r7, r3, r6
 8016540:	4407      	add	r7, r0
 8016542:	eb18 0806 	adds.w	r8, r8, r6
 8016546:	eb49 0907 	adc.w	r9, r9, r7
 801654a:	e7bc      	b.n	80164c6 <rcl_timer_call+0xa2>

0801654c <rcl_timer_is_ready>:
 801654c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016550:	b082      	sub	sp, #8
 8016552:	b310      	cbz	r0, 801659a <rcl_timer_is_ready+0x4e>
 8016554:	4688      	mov	r8, r1
 8016556:	b301      	cbz	r1, 801659a <rcl_timer_is_ready+0x4e>
 8016558:	6803      	ldr	r3, [r0, #0]
 801655a:	4604      	mov	r4, r0
 801655c:	4669      	mov	r1, sp
 801655e:	6818      	ldr	r0, [r3, #0]
 8016560:	f7ff fd3a 	bl	8015fd8 <rcl_clock_get_now>
 8016564:	4605      	mov	r5, r0
 8016566:	b118      	cbz	r0, 8016570 <rcl_timer_is_ready+0x24>
 8016568:	4628      	mov	r0, r5
 801656a:	b002      	add	sp, #8
 801656c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016570:	6820      	ldr	r0, [r4, #0]
 8016572:	2105      	movs	r1, #5
 8016574:	3028      	adds	r0, #40	; 0x28
 8016576:	f000 ffa3 	bl	80174c0 <__atomic_load_8>
 801657a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801657e:	1ac6      	subs	r6, r0, r3
 8016580:	eb61 0702 	sbc.w	r7, r1, r2
 8016584:	2e01      	cmp	r6, #1
 8016586:	f177 0300 	sbcs.w	r3, r7, #0
 801658a:	db0b      	blt.n	80165a4 <rcl_timer_is_ready+0x58>
 801658c:	462b      	mov	r3, r5
 801658e:	4628      	mov	r0, r5
 8016590:	f888 3000 	strb.w	r3, [r8]
 8016594:	b002      	add	sp, #8
 8016596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801659a:	250b      	movs	r5, #11
 801659c:	4628      	mov	r0, r5
 801659e:	b002      	add	sp, #8
 80165a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165a4:	6823      	ldr	r3, [r4, #0]
 80165a6:	f3bf 8f5b 	dmb	ish
 80165aa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80165ae:	f3bf 8f5b 	dmb	ish
 80165b2:	fab3 f383 	clz	r3, r3
 80165b6:	095b      	lsrs	r3, r3, #5
 80165b8:	e7e9      	b.n	801658e <rcl_timer_is_ready+0x42>
 80165ba:	bf00      	nop

080165bc <rcl_timer_get_time_until_next_call>:
 80165bc:	b570      	push	{r4, r5, r6, lr}
 80165be:	b082      	sub	sp, #8
 80165c0:	b1d8      	cbz	r0, 80165fa <rcl_timer_get_time_until_next_call+0x3e>
 80165c2:	460d      	mov	r5, r1
 80165c4:	b1c9      	cbz	r1, 80165fa <rcl_timer_get_time_until_next_call+0x3e>
 80165c6:	6803      	ldr	r3, [r0, #0]
 80165c8:	4604      	mov	r4, r0
 80165ca:	4669      	mov	r1, sp
 80165cc:	6818      	ldr	r0, [r3, #0]
 80165ce:	f7ff fd03 	bl	8015fd8 <rcl_clock_get_now>
 80165d2:	4606      	mov	r6, r0
 80165d4:	b110      	cbz	r0, 80165dc <rcl_timer_get_time_until_next_call+0x20>
 80165d6:	4630      	mov	r0, r6
 80165d8:	b002      	add	sp, #8
 80165da:	bd70      	pop	{r4, r5, r6, pc}
 80165dc:	6820      	ldr	r0, [r4, #0]
 80165de:	2105      	movs	r1, #5
 80165e0:	3028      	adds	r0, #40	; 0x28
 80165e2:	f000 ff6d 	bl	80174c0 <__atomic_load_8>
 80165e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80165ea:	1ac0      	subs	r0, r0, r3
 80165ec:	eb61 0102 	sbc.w	r1, r1, r2
 80165f0:	e9c5 0100 	strd	r0, r1, [r5]
 80165f4:	4630      	mov	r0, r6
 80165f6:	b002      	add	sp, #8
 80165f8:	bd70      	pop	{r4, r5, r6, pc}
 80165fa:	260b      	movs	r6, #11
 80165fc:	4630      	mov	r0, r6
 80165fe:	b002      	add	sp, #8
 8016600:	bd70      	pop	{r4, r5, r6, pc}
 8016602:	bf00      	nop

08016604 <rcl_timer_is_canceled>:
 8016604:	b168      	cbz	r0, 8016622 <rcl_timer_is_canceled+0x1e>
 8016606:	b161      	cbz	r1, 8016622 <rcl_timer_is_canceled+0x1e>
 8016608:	6803      	ldr	r3, [r0, #0]
 801660a:	f3bf 8f5b 	dmb	ish
 801660e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016612:	f3bf 8f5b 	dmb	ish
 8016616:	3b00      	subs	r3, #0
 8016618:	bf18      	it	ne
 801661a:	2301      	movne	r3, #1
 801661c:	700b      	strb	r3, [r1, #0]
 801661e:	2000      	movs	r0, #0
 8016620:	4770      	bx	lr
 8016622:	200b      	movs	r0, #11
 8016624:	4770      	bx	lr
 8016626:	bf00      	nop

08016628 <rcl_timer_get_guard_condition>:
 8016628:	b130      	cbz	r0, 8016638 <rcl_timer_get_guard_condition+0x10>
 801662a:	6800      	ldr	r0, [r0, #0]
 801662c:	b120      	cbz	r0, 8016638 <rcl_timer_get_guard_condition+0x10>
 801662e:	68c3      	ldr	r3, [r0, #12]
 8016630:	b10b      	cbz	r3, 8016636 <rcl_timer_get_guard_condition+0xe>
 8016632:	3008      	adds	r0, #8
 8016634:	4770      	bx	lr
 8016636:	4618      	mov	r0, r3
 8016638:	4770      	bx	lr
 801663a:	bf00      	nop

0801663c <rcl_validate_enclave_name_with_size>:
 801663c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801663e:	b0c3      	sub	sp, #268	; 0x10c
 8016640:	b1d0      	cbz	r0, 8016678 <rcl_validate_enclave_name_with_size+0x3c>
 8016642:	4615      	mov	r5, r2
 8016644:	b1c2      	cbz	r2, 8016678 <rcl_validate_enclave_name_with_size+0x3c>
 8016646:	461f      	mov	r7, r3
 8016648:	466a      	mov	r2, sp
 801664a:	ab01      	add	r3, sp, #4
 801664c:	460e      	mov	r6, r1
 801664e:	f001 f993 	bl	8017978 <rmw_validate_namespace_with_size>
 8016652:	4604      	mov	r4, r0
 8016654:	b9e0      	cbnz	r0, 8016690 <rcl_validate_enclave_name_with_size+0x54>
 8016656:	9b00      	ldr	r3, [sp, #0]
 8016658:	b923      	cbnz	r3, 8016664 <rcl_validate_enclave_name_with_size+0x28>
 801665a:	2300      	movs	r3, #0
 801665c:	602b      	str	r3, [r5, #0]
 801665e:	4620      	mov	r0, r4
 8016660:	b043      	add	sp, #268	; 0x10c
 8016662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016664:	2b07      	cmp	r3, #7
 8016666:	d00b      	beq.n	8016680 <rcl_validate_enclave_name_with_size+0x44>
 8016668:	1e5a      	subs	r2, r3, #1
 801666a:	2a05      	cmp	r2, #5
 801666c:	d82e      	bhi.n	80166cc <rcl_validate_enclave_name_with_size+0x90>
 801666e:	e8df f002 	tbb	[pc, r2]
 8016672:	211e      	.short	0x211e
 8016674:	152a2724 	.word	0x152a2724
 8016678:	240b      	movs	r4, #11
 801667a:	4620      	mov	r0, r4
 801667c:	b043      	add	sp, #268	; 0x10c
 801667e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016680:	2eff      	cmp	r6, #255	; 0xff
 8016682:	d9ea      	bls.n	801665a <rcl_validate_enclave_name_with_size+0x1e>
 8016684:	602b      	str	r3, [r5, #0]
 8016686:	2f00      	cmp	r7, #0
 8016688:	d0e9      	beq.n	801665e <rcl_validate_enclave_name_with_size+0x22>
 801668a:	23fe      	movs	r3, #254	; 0xfe
 801668c:	603b      	str	r3, [r7, #0]
 801668e:	e7e6      	b.n	801665e <rcl_validate_enclave_name_with_size+0x22>
 8016690:	f7fe fdda 	bl	8015248 <rcl_convert_rmw_ret_to_rcl_ret>
 8016694:	4604      	mov	r4, r0
 8016696:	4620      	mov	r0, r4
 8016698:	b043      	add	sp, #268	; 0x10c
 801669a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801669c:	2306      	movs	r3, #6
 801669e:	602b      	str	r3, [r5, #0]
 80166a0:	2f00      	cmp	r7, #0
 80166a2:	d0dc      	beq.n	801665e <rcl_validate_enclave_name_with_size+0x22>
 80166a4:	9b01      	ldr	r3, [sp, #4]
 80166a6:	603b      	str	r3, [r7, #0]
 80166a8:	4620      	mov	r0, r4
 80166aa:	b043      	add	sp, #268	; 0x10c
 80166ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80166ae:	2301      	movs	r3, #1
 80166b0:	602b      	str	r3, [r5, #0]
 80166b2:	e7f5      	b.n	80166a0 <rcl_validate_enclave_name_with_size+0x64>
 80166b4:	2302      	movs	r3, #2
 80166b6:	602b      	str	r3, [r5, #0]
 80166b8:	e7f2      	b.n	80166a0 <rcl_validate_enclave_name_with_size+0x64>
 80166ba:	2303      	movs	r3, #3
 80166bc:	602b      	str	r3, [r5, #0]
 80166be:	e7ef      	b.n	80166a0 <rcl_validate_enclave_name_with_size+0x64>
 80166c0:	2304      	movs	r3, #4
 80166c2:	602b      	str	r3, [r5, #0]
 80166c4:	e7ec      	b.n	80166a0 <rcl_validate_enclave_name_with_size+0x64>
 80166c6:	2305      	movs	r3, #5
 80166c8:	602b      	str	r3, [r5, #0]
 80166ca:	e7e9      	b.n	80166a0 <rcl_validate_enclave_name_with_size+0x64>
 80166cc:	4a03      	ldr	r2, [pc, #12]	; (80166dc <rcl_validate_enclave_name_with_size+0xa0>)
 80166ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80166d2:	a802      	add	r0, sp, #8
 80166d4:	f001 f8de 	bl	8017894 <rcutils_snprintf>
 80166d8:	2401      	movs	r4, #1
 80166da:	e7c0      	b.n	801665e <rcl_validate_enclave_name_with_size+0x22>
 80166dc:	0801f044 	.word	0x0801f044

080166e0 <rcl_validate_enclave_name>:
 80166e0:	b168      	cbz	r0, 80166fe <rcl_validate_enclave_name+0x1e>
 80166e2:	b570      	push	{r4, r5, r6, lr}
 80166e4:	460d      	mov	r5, r1
 80166e6:	4616      	mov	r6, r2
 80166e8:	4604      	mov	r4, r0
 80166ea:	f7e9 fd7b 	bl	80001e4 <strlen>
 80166ee:	4633      	mov	r3, r6
 80166f0:	4601      	mov	r1, r0
 80166f2:	462a      	mov	r2, r5
 80166f4:	4620      	mov	r0, r4
 80166f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80166fa:	f7ff bf9f 	b.w	801663c <rcl_validate_enclave_name_with_size>
 80166fe:	200b      	movs	r0, #11
 8016700:	4770      	bx	lr
 8016702:	bf00      	nop

08016704 <rcl_validate_topic_name>:
 8016704:	2800      	cmp	r0, #0
 8016706:	f000 808b 	beq.w	8016820 <rcl_validate_topic_name+0x11c>
 801670a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801670e:	460e      	mov	r6, r1
 8016710:	2900      	cmp	r1, #0
 8016712:	f000 808c 	beq.w	801682e <rcl_validate_topic_name+0x12a>
 8016716:	4617      	mov	r7, r2
 8016718:	4605      	mov	r5, r0
 801671a:	f7e9 fd63 	bl	80001e4 <strlen>
 801671e:	b1b0      	cbz	r0, 801674e <rcl_validate_topic_name+0x4a>
 8016720:	f895 9000 	ldrb.w	r9, [r5]
 8016724:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 80168d4 <rcl_validate_topic_name+0x1d0>
 8016728:	f81c 3009 	ldrb.w	r3, [ip, r9]
 801672c:	f013 0304 	ands.w	r3, r3, #4
 8016730:	d178      	bne.n	8016824 <rcl_validate_topic_name+0x120>
 8016732:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8016736:	f815 2008 	ldrb.w	r2, [r5, r8]
 801673a:	2a2f      	cmp	r2, #47	; 0x2f
 801673c:	d10e      	bne.n	801675c <rcl_validate_topic_name+0x58>
 801673e:	2202      	movs	r2, #2
 8016740:	6032      	str	r2, [r6, #0]
 8016742:	b36f      	cbz	r7, 80167a0 <rcl_validate_topic_name+0x9c>
 8016744:	f8c7 8000 	str.w	r8, [r7]
 8016748:	4618      	mov	r0, r3
 801674a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801674e:	2301      	movs	r3, #1
 8016750:	6033      	str	r3, [r6, #0]
 8016752:	b32f      	cbz	r7, 80167a0 <rcl_validate_topic_name+0x9c>
 8016754:	2000      	movs	r0, #0
 8016756:	6038      	str	r0, [r7, #0]
 8016758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801675c:	461c      	mov	r4, r3
 801675e:	4619      	mov	r1, r3
 8016760:	f105 3aff 	add.w	sl, r5, #4294967295	; 0xffffffff
 8016764:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8016768:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801676c:	f1be 0f09 	cmp.w	lr, #9
 8016770:	d946      	bls.n	8016800 <rcl_validate_topic_name+0xfc>
 8016772:	f022 0e20 	bic.w	lr, r2, #32
 8016776:	f1ae 0e41 	sub.w	lr, lr, #65	; 0x41
 801677a:	f1be 0f19 	cmp.w	lr, #25
 801677e:	d93f      	bls.n	8016800 <rcl_validate_topic_name+0xfc>
 8016780:	2a5f      	cmp	r2, #95	; 0x5f
 8016782:	d014      	beq.n	80167ae <rcl_validate_topic_name+0xaa>
 8016784:	2a2f      	cmp	r2, #47	; 0x2f
 8016786:	d05b      	beq.n	8016840 <rcl_validate_topic_name+0x13c>
 8016788:	2a7e      	cmp	r2, #126	; 0x7e
 801678a:	d052      	beq.n	8016832 <rcl_validate_topic_name+0x12e>
 801678c:	2a7b      	cmp	r2, #123	; 0x7b
 801678e:	d00a      	beq.n	80167a6 <rcl_validate_topic_name+0xa2>
 8016790:	2a7d      	cmp	r2, #125	; 0x7d
 8016792:	d16f      	bne.n	8016874 <rcl_validate_topic_name+0x170>
 8016794:	2c00      	cmp	r4, #0
 8016796:	d15e      	bne.n	8016856 <rcl_validate_topic_name+0x152>
 8016798:	2305      	movs	r3, #5
 801679a:	6033      	str	r3, [r6, #0]
 801679c:	b107      	cbz	r7, 80167a0 <rcl_validate_topic_name+0x9c>
 801679e:	6039      	str	r1, [r7, #0]
 80167a0:	2000      	movs	r0, #0
 80167a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80167a6:	2c00      	cmp	r4, #0
 80167a8:	d14c      	bne.n	8016844 <rcl_validate_topic_name+0x140>
 80167aa:	460b      	mov	r3, r1
 80167ac:	2401      	movs	r4, #1
 80167ae:	3101      	adds	r1, #1
 80167b0:	4288      	cmp	r0, r1
 80167b2:	d1d7      	bne.n	8016764 <rcl_validate_topic_name+0x60>
 80167b4:	2c00      	cmp	r4, #0
 80167b6:	d156      	bne.n	8016866 <rcl_validate_topic_name+0x162>
 80167b8:	f1b9 0f7e 	cmp.w	r9, #126	; 0x7e
 80167bc:	4620      	mov	r0, r4
 80167be:	d061      	beq.n	8016884 <rcl_validate_topic_name+0x180>
 80167c0:	f108 0e01 	add.w	lr, r8, #1
 80167c4:	e007      	b.n	80167d6 <rcl_validate_topic_name+0xd2>
 80167c6:	2801      	cmp	r0, #1
 80167c8:	d047      	beq.n	801685a <rcl_validate_topic_name+0x156>
 80167ca:	461a      	mov	r2, r3
 80167cc:	4291      	cmp	r1, r2
 80167ce:	4618      	mov	r0, r3
 80167d0:	f105 0501 	add.w	r5, r5, #1
 80167d4:	d944      	bls.n	8016860 <rcl_validate_topic_name+0x15c>
 80167d6:	4580      	cmp	r8, r0
 80167d8:	f100 0301 	add.w	r3, r0, #1
 80167dc:	d037      	beq.n	801684e <rcl_validate_topic_name+0x14a>
 80167de:	782a      	ldrb	r2, [r5, #0]
 80167e0:	2a2f      	cmp	r2, #47	; 0x2f
 80167e2:	d1f0      	bne.n	80167c6 <rcl_validate_topic_name+0xc2>
 80167e4:	786b      	ldrb	r3, [r5, #1]
 80167e6:	f81c 4003 	ldrb.w	r4, [ip, r3]
 80167ea:	1c43      	adds	r3, r0, #1
 80167ec:	0760      	lsls	r0, r4, #29
 80167ee:	461a      	mov	r2, r3
 80167f0:	d5ec      	bpl.n	80167cc <rcl_validate_topic_name+0xc8>
 80167f2:	2304      	movs	r3, #4
 80167f4:	6033      	str	r3, [r6, #0]
 80167f6:	2f00      	cmp	r7, #0
 80167f8:	d0d2      	beq.n	80167a0 <rcl_validate_topic_name+0x9c>
 80167fa:	603a      	str	r2, [r7, #0]
 80167fc:	2000      	movs	r0, #0
 80167fe:	e7ab      	b.n	8016758 <rcl_validate_topic_name+0x54>
 8016800:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8016804:	0752      	lsls	r2, r2, #29
 8016806:	d5d2      	bpl.n	80167ae <rcl_validate_topic_name+0xaa>
 8016808:	2c00      	cmp	r4, #0
 801680a:	d0d0      	beq.n	80167ae <rcl_validate_topic_name+0xaa>
 801680c:	2900      	cmp	r1, #0
 801680e:	d0ce      	beq.n	80167ae <rcl_validate_topic_name+0xaa>
 8016810:	1e4a      	subs	r2, r1, #1
 8016812:	429a      	cmp	r2, r3
 8016814:	d1cb      	bne.n	80167ae <rcl_validate_topic_name+0xaa>
 8016816:	2309      	movs	r3, #9
 8016818:	6033      	str	r3, [r6, #0]
 801681a:	2f00      	cmp	r7, #0
 801681c:	d1bf      	bne.n	801679e <rcl_validate_topic_name+0x9a>
 801681e:	e7bf      	b.n	80167a0 <rcl_validate_topic_name+0x9c>
 8016820:	200b      	movs	r0, #11
 8016822:	4770      	bx	lr
 8016824:	2304      	movs	r3, #4
 8016826:	6033      	str	r3, [r6, #0]
 8016828:	2f00      	cmp	r7, #0
 801682a:	d193      	bne.n	8016754 <rcl_validate_topic_name+0x50>
 801682c:	e7b8      	b.n	80167a0 <rcl_validate_topic_name+0x9c>
 801682e:	200b      	movs	r0, #11
 8016830:	e792      	b.n	8016758 <rcl_validate_topic_name+0x54>
 8016832:	2900      	cmp	r1, #0
 8016834:	d0bb      	beq.n	80167ae <rcl_validate_topic_name+0xaa>
 8016836:	2306      	movs	r3, #6
 8016838:	6033      	str	r3, [r6, #0]
 801683a:	2f00      	cmp	r7, #0
 801683c:	d1af      	bne.n	801679e <rcl_validate_topic_name+0x9a>
 801683e:	e7af      	b.n	80167a0 <rcl_validate_topic_name+0x9c>
 8016840:	2c00      	cmp	r4, #0
 8016842:	d0b4      	beq.n	80167ae <rcl_validate_topic_name+0xaa>
 8016844:	2308      	movs	r3, #8
 8016846:	6033      	str	r3, [r6, #0]
 8016848:	2f00      	cmp	r7, #0
 801684a:	d1a8      	bne.n	801679e <rcl_validate_topic_name+0x9a>
 801684c:	e7a8      	b.n	80167a0 <rcl_validate_topic_name+0x9c>
 801684e:	4672      	mov	r2, lr
 8016850:	f108 0301 	add.w	r3, r8, #1
 8016854:	e7ba      	b.n	80167cc <rcl_validate_topic_name+0xc8>
 8016856:	2400      	movs	r4, #0
 8016858:	e7a9      	b.n	80167ae <rcl_validate_topic_name+0xaa>
 801685a:	2202      	movs	r2, #2
 801685c:	4613      	mov	r3, r2
 801685e:	e7b5      	b.n	80167cc <rcl_validate_topic_name+0xc8>
 8016860:	2000      	movs	r0, #0
 8016862:	6030      	str	r0, [r6, #0]
 8016864:	e778      	b.n	8016758 <rcl_validate_topic_name+0x54>
 8016866:	2205      	movs	r2, #5
 8016868:	6032      	str	r2, [r6, #0]
 801686a:	2f00      	cmp	r7, #0
 801686c:	d098      	beq.n	80167a0 <rcl_validate_topic_name+0x9c>
 801686e:	603b      	str	r3, [r7, #0]
 8016870:	2000      	movs	r0, #0
 8016872:	e771      	b.n	8016758 <rcl_validate_topic_name+0x54>
 8016874:	2c00      	cmp	r4, #0
 8016876:	bf14      	ite	ne
 8016878:	2308      	movne	r3, #8
 801687a:	2303      	moveq	r3, #3
 801687c:	6033      	str	r3, [r6, #0]
 801687e:	2f00      	cmp	r7, #0
 8016880:	d18d      	bne.n	801679e <rcl_validate_topic_name+0x9a>
 8016882:	e78d      	b.n	80167a0 <rcl_validate_topic_name+0x9c>
 8016884:	f108 0401 	add.w	r4, r8, #1
 8016888:	e007      	b.n	801689a <rcl_validate_topic_name+0x196>
 801688a:	2801      	cmp	r0, #1
 801688c:	d019      	beq.n	80168c2 <rcl_validate_topic_name+0x1be>
 801688e:	461a      	mov	r2, r3
 8016890:	4291      	cmp	r1, r2
 8016892:	4618      	mov	r0, r3
 8016894:	f105 0501 	add.w	r5, r5, #1
 8016898:	d9e2      	bls.n	8016860 <rcl_validate_topic_name+0x15c>
 801689a:	4580      	cmp	r8, r0
 801689c:	f100 0301 	add.w	r3, r0, #1
 80168a0:	d00b      	beq.n	80168ba <rcl_validate_topic_name+0x1b6>
 80168a2:	782a      	ldrb	r2, [r5, #0]
 80168a4:	2a2f      	cmp	r2, #47	; 0x2f
 80168a6:	d1f0      	bne.n	801688a <rcl_validate_topic_name+0x186>
 80168a8:	786b      	ldrb	r3, [r5, #1]
 80168aa:	f81c e003 	ldrb.w	lr, [ip, r3]
 80168ae:	1c43      	adds	r3, r0, #1
 80168b0:	f01e 0f04 	tst.w	lr, #4
 80168b4:	461a      	mov	r2, r3
 80168b6:	d0eb      	beq.n	8016890 <rcl_validate_topic_name+0x18c>
 80168b8:	e79b      	b.n	80167f2 <rcl_validate_topic_name+0xee>
 80168ba:	4622      	mov	r2, r4
 80168bc:	f108 0301 	add.w	r3, r8, #1
 80168c0:	e7e6      	b.n	8016890 <rcl_validate_topic_name+0x18c>
 80168c2:	2307      	movs	r3, #7
 80168c4:	6033      	str	r3, [r6, #0]
 80168c6:	2f00      	cmp	r7, #0
 80168c8:	f43f af6a 	beq.w	80167a0 <rcl_validate_topic_name+0x9c>
 80168cc:	6038      	str	r0, [r7, #0]
 80168ce:	2000      	movs	r0, #0
 80168d0:	e742      	b.n	8016758 <rcl_validate_topic_name+0x54>
 80168d2:	bf00      	nop
 80168d4:	0801f4b9 	.word	0x0801f4b9

080168d8 <rcl_get_zero_initialized_wait_set>:
 80168d8:	b470      	push	{r4, r5, r6}
 80168da:	4d07      	ldr	r5, [pc, #28]	; (80168f8 <rcl_get_zero_initialized_wait_set+0x20>)
 80168dc:	4606      	mov	r6, r0
 80168de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80168e0:	4634      	mov	r4, r6
 80168e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80168e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80168e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80168e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80168ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80168ec:	682b      	ldr	r3, [r5, #0]
 80168ee:	6023      	str	r3, [r4, #0]
 80168f0:	4630      	mov	r0, r6
 80168f2:	bc70      	pop	{r4, r5, r6}
 80168f4:	4770      	bx	lr
 80168f6:	bf00      	nop
 80168f8:	0801f0a4 	.word	0x0801f0a4

080168fc <rcl_wait_set_is_valid>:
 80168fc:	b118      	cbz	r0, 8016906 <rcl_wait_set_is_valid+0xa>
 80168fe:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8016900:	3800      	subs	r0, #0
 8016902:	bf18      	it	ne
 8016904:	2001      	movne	r0, #1
 8016906:	4770      	bx	lr

08016908 <rcl_wait_set_fini>:
 8016908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801690c:	b082      	sub	sp, #8
 801690e:	2800      	cmp	r0, #0
 8016910:	f000 8095 	beq.w	8016a3e <rcl_wait_set_fini+0x136>
 8016914:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8016916:	4604      	mov	r4, r0
 8016918:	2e00      	cmp	r6, #0
 801691a:	f000 808c 	beq.w	8016a36 <rcl_wait_set_fini+0x12e>
 801691e:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 8016920:	f001 fd1a 	bl	8018358 <rmw_destroy_wait_set>
 8016924:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016926:	1e06      	subs	r6, r0, #0
 8016928:	bf18      	it	ne
 801692a:	f44f 7661 	movne.w	r6, #900	; 0x384
 801692e:	2d00      	cmp	r5, #0
 8016930:	f000 8081 	beq.w	8016a36 <rcl_wait_set_fini+0x12e>
 8016934:	6820      	ldr	r0, [r4, #0]
 8016936:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801693a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801693c:	2700      	movs	r7, #0
 801693e:	6067      	str	r7, [r4, #4]
 8016940:	602f      	str	r7, [r5, #0]
 8016942:	b120      	cbz	r0, 801694e <rcl_wait_set_fini+0x46>
 8016944:	9101      	str	r1, [sp, #4]
 8016946:	47c0      	blx	r8
 8016948:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801694a:	9901      	ldr	r1, [sp, #4]
 801694c:	6027      	str	r7, [r4, #0]
 801694e:	68a8      	ldr	r0, [r5, #8]
 8016950:	b120      	cbz	r0, 801695c <rcl_wait_set_fini+0x54>
 8016952:	47c0      	blx	r8
 8016954:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016956:	2300      	movs	r3, #0
 8016958:	e9c5 3301 	strd	r3, r3, [r5, #4]
 801695c:	68a0      	ldr	r0, [r4, #8]
 801695e:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8016960:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016962:	f04f 0800 	mov.w	r8, #0
 8016966:	f8c4 800c 	str.w	r8, [r4, #12]
 801696a:	f8c5 800c 	str.w	r8, [r5, #12]
 801696e:	b128      	cbz	r0, 801697c <rcl_wait_set_fini+0x74>
 8016970:	47b8      	blx	r7
 8016972:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016974:	f8c4 8008 	str.w	r8, [r4, #8]
 8016978:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801697a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801697c:	6968      	ldr	r0, [r5, #20]
 801697e:	f04f 0800 	mov.w	r8, #0
 8016982:	f8c5 8010 	str.w	r8, [r5, #16]
 8016986:	b128      	cbz	r0, 8016994 <rcl_wait_set_fini+0x8c>
 8016988:	47b8      	blx	r7
 801698a:	f8c5 8014 	str.w	r8, [r5, #20]
 801698e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016990:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8016992:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016994:	6920      	ldr	r0, [r4, #16]
 8016996:	f04f 0800 	mov.w	r8, #0
 801699a:	f8c4 8014 	str.w	r8, [r4, #20]
 801699e:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 80169a2:	b128      	cbz	r0, 80169b0 <rcl_wait_set_fini+0xa8>
 80169a4:	47b8      	blx	r7
 80169a6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80169a8:	f8c4 8010 	str.w	r8, [r4, #16]
 80169ac:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 80169ae:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80169b0:	69a0      	ldr	r0, [r4, #24]
 80169b2:	f04f 0800 	mov.w	r8, #0
 80169b6:	f8c4 801c 	str.w	r8, [r4, #28]
 80169ba:	f8c5 8018 	str.w	r8, [r5, #24]
 80169be:	b128      	cbz	r0, 80169cc <rcl_wait_set_fini+0xc4>
 80169c0:	9101      	str	r1, [sp, #4]
 80169c2:	47b8      	blx	r7
 80169c4:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80169c6:	9901      	ldr	r1, [sp, #4]
 80169c8:	f8c4 8018 	str.w	r8, [r4, #24]
 80169cc:	6a28      	ldr	r0, [r5, #32]
 80169ce:	b120      	cbz	r0, 80169da <rcl_wait_set_fini+0xd2>
 80169d0:	47b8      	blx	r7
 80169d2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80169d4:	2300      	movs	r3, #0
 80169d6:	e9c5 3307 	strd	r3, r3, [r5, #28]
 80169da:	6a20      	ldr	r0, [r4, #32]
 80169dc:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 80169e0:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80169e2:	2700      	movs	r7, #0
 80169e4:	6267      	str	r7, [r4, #36]	; 0x24
 80169e6:	626f      	str	r7, [r5, #36]	; 0x24
 80169e8:	b120      	cbz	r0, 80169f4 <rcl_wait_set_fini+0xec>
 80169ea:	9101      	str	r1, [sp, #4]
 80169ec:	47c0      	blx	r8
 80169ee:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80169f0:	9901      	ldr	r1, [sp, #4]
 80169f2:	6227      	str	r7, [r4, #32]
 80169f4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80169f6:	b120      	cbz	r0, 8016a02 <rcl_wait_set_fini+0xfa>
 80169f8:	47c0      	blx	r8
 80169fa:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80169fc:	2300      	movs	r3, #0
 80169fe:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 8016a02:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016a04:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8016a08:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016a0a:	2700      	movs	r7, #0
 8016a0c:	62e7      	str	r7, [r4, #44]	; 0x2c
 8016a0e:	632f      	str	r7, [r5, #48]	; 0x30
 8016a10:	b120      	cbz	r0, 8016a1c <rcl_wait_set_fini+0x114>
 8016a12:	9101      	str	r1, [sp, #4]
 8016a14:	47c0      	blx	r8
 8016a16:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016a18:	9901      	ldr	r1, [sp, #4]
 8016a1a:	62a7      	str	r7, [r4, #40]	; 0x28
 8016a1c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8016a1e:	b120      	cbz	r0, 8016a2a <rcl_wait_set_fini+0x122>
 8016a20:	47c0      	blx	r8
 8016a22:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016a24:	2300      	movs	r3, #0
 8016a26:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 8016a2a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8016a2c:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016a2e:	4628      	mov	r0, r5
 8016a30:	4798      	blx	r3
 8016a32:	2300      	movs	r3, #0
 8016a34:	6323      	str	r3, [r4, #48]	; 0x30
 8016a36:	4630      	mov	r0, r6
 8016a38:	b002      	add	sp, #8
 8016a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a3e:	260b      	movs	r6, #11
 8016a40:	4630      	mov	r0, r6
 8016a42:	b002      	add	sp, #8
 8016a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016a48 <rcl_wait_set_add_subscription>:
 8016a48:	b320      	cbz	r0, 8016a94 <rcl_wait_set_add_subscription+0x4c>
 8016a4a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8016a4c:	b570      	push	{r4, r5, r6, lr}
 8016a4e:	4604      	mov	r4, r0
 8016a50:	b1d3      	cbz	r3, 8016a88 <rcl_wait_set_add_subscription+0x40>
 8016a52:	b319      	cbz	r1, 8016a9c <rcl_wait_set_add_subscription+0x54>
 8016a54:	681d      	ldr	r5, [r3, #0]
 8016a56:	6860      	ldr	r0, [r4, #4]
 8016a58:	4285      	cmp	r5, r0
 8016a5a:	d218      	bcs.n	8016a8e <rcl_wait_set_add_subscription+0x46>
 8016a5c:	6820      	ldr	r0, [r4, #0]
 8016a5e:	1c6e      	adds	r6, r5, #1
 8016a60:	601e      	str	r6, [r3, #0]
 8016a62:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8016a66:	b102      	cbz	r2, 8016a6a <rcl_wait_set_add_subscription+0x22>
 8016a68:	6015      	str	r5, [r2, #0]
 8016a6a:	4608      	mov	r0, r1
 8016a6c:	f7f7 fdfe 	bl	800e66c <rcl_subscription_get_rmw_handle>
 8016a70:	b190      	cbz	r0, 8016a98 <rcl_wait_set_add_subscription+0x50>
 8016a72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016a74:	6842      	ldr	r2, [r0, #4]
 8016a76:	689b      	ldr	r3, [r3, #8]
 8016a78:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016a7c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8016a7e:	6853      	ldr	r3, [r2, #4]
 8016a80:	3301      	adds	r3, #1
 8016a82:	6053      	str	r3, [r2, #4]
 8016a84:	2000      	movs	r0, #0
 8016a86:	bd70      	pop	{r4, r5, r6, pc}
 8016a88:	f44f 7061 	mov.w	r0, #900	; 0x384
 8016a8c:	bd70      	pop	{r4, r5, r6, pc}
 8016a8e:	f240 3086 	movw	r0, #902	; 0x386
 8016a92:	bd70      	pop	{r4, r5, r6, pc}
 8016a94:	200b      	movs	r0, #11
 8016a96:	4770      	bx	lr
 8016a98:	2001      	movs	r0, #1
 8016a9a:	bd70      	pop	{r4, r5, r6, pc}
 8016a9c:	200b      	movs	r0, #11
 8016a9e:	bd70      	pop	{r4, r5, r6, pc}

08016aa0 <rcl_wait_set_clear>:
 8016aa0:	2800      	cmp	r0, #0
 8016aa2:	d073      	beq.n	8016b8c <rcl_wait_set_clear+0xec>
 8016aa4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8016aa6:	b510      	push	{r4, lr}
 8016aa8:	4604      	mov	r4, r0
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d070      	beq.n	8016b90 <rcl_wait_set_clear+0xf0>
 8016aae:	6800      	ldr	r0, [r0, #0]
 8016ab0:	b138      	cbz	r0, 8016ac2 <rcl_wait_set_clear+0x22>
 8016ab2:	6862      	ldr	r2, [r4, #4]
 8016ab4:	2100      	movs	r1, #0
 8016ab6:	0092      	lsls	r2, r2, #2
 8016ab8:	f002 fde4 	bl	8019684 <memset>
 8016abc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016abe:	2200      	movs	r2, #0
 8016ac0:	601a      	str	r2, [r3, #0]
 8016ac2:	68a0      	ldr	r0, [r4, #8]
 8016ac4:	b138      	cbz	r0, 8016ad6 <rcl_wait_set_clear+0x36>
 8016ac6:	68e2      	ldr	r2, [r4, #12]
 8016ac8:	2100      	movs	r1, #0
 8016aca:	0092      	lsls	r2, r2, #2
 8016acc:	f002 fdda 	bl	8019684 <memset>
 8016ad0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016ad2:	2200      	movs	r2, #0
 8016ad4:	60da      	str	r2, [r3, #12]
 8016ad6:	69a0      	ldr	r0, [r4, #24]
 8016ad8:	b138      	cbz	r0, 8016aea <rcl_wait_set_clear+0x4a>
 8016ada:	69e2      	ldr	r2, [r4, #28]
 8016adc:	2100      	movs	r1, #0
 8016ade:	0092      	lsls	r2, r2, #2
 8016ae0:	f002 fdd0 	bl	8019684 <memset>
 8016ae4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016ae6:	2200      	movs	r2, #0
 8016ae8:	619a      	str	r2, [r3, #24]
 8016aea:	6a20      	ldr	r0, [r4, #32]
 8016aec:	b138      	cbz	r0, 8016afe <rcl_wait_set_clear+0x5e>
 8016aee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8016af0:	2100      	movs	r1, #0
 8016af2:	0092      	lsls	r2, r2, #2
 8016af4:	f002 fdc6 	bl	8019684 <memset>
 8016af8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016afa:	2200      	movs	r2, #0
 8016afc:	625a      	str	r2, [r3, #36]	; 0x24
 8016afe:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016b00:	b138      	cbz	r0, 8016b12 <rcl_wait_set_clear+0x72>
 8016b02:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8016b04:	2100      	movs	r1, #0
 8016b06:	0092      	lsls	r2, r2, #2
 8016b08:	f002 fdbc 	bl	8019684 <memset>
 8016b0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b0e:	2200      	movs	r2, #0
 8016b10:	631a      	str	r2, [r3, #48]	; 0x30
 8016b12:	6920      	ldr	r0, [r4, #16]
 8016b14:	b138      	cbz	r0, 8016b26 <rcl_wait_set_clear+0x86>
 8016b16:	6962      	ldr	r2, [r4, #20]
 8016b18:	2100      	movs	r1, #0
 8016b1a:	0092      	lsls	r2, r2, #2
 8016b1c:	f002 fdb2 	bl	8019684 <memset>
 8016b20:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b22:	2200      	movs	r2, #0
 8016b24:	641a      	str	r2, [r3, #64]	; 0x40
 8016b26:	6898      	ldr	r0, [r3, #8]
 8016b28:	b138      	cbz	r0, 8016b3a <rcl_wait_set_clear+0x9a>
 8016b2a:	685a      	ldr	r2, [r3, #4]
 8016b2c:	2100      	movs	r1, #0
 8016b2e:	0092      	lsls	r2, r2, #2
 8016b30:	f002 fda8 	bl	8019684 <memset>
 8016b34:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b36:	2200      	movs	r2, #0
 8016b38:	605a      	str	r2, [r3, #4]
 8016b3a:	6958      	ldr	r0, [r3, #20]
 8016b3c:	b138      	cbz	r0, 8016b4e <rcl_wait_set_clear+0xae>
 8016b3e:	691a      	ldr	r2, [r3, #16]
 8016b40:	2100      	movs	r1, #0
 8016b42:	0092      	lsls	r2, r2, #2
 8016b44:	f002 fd9e 	bl	8019684 <memset>
 8016b48:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b4a:	2200      	movs	r2, #0
 8016b4c:	611a      	str	r2, [r3, #16]
 8016b4e:	6a18      	ldr	r0, [r3, #32]
 8016b50:	b138      	cbz	r0, 8016b62 <rcl_wait_set_clear+0xc2>
 8016b52:	69da      	ldr	r2, [r3, #28]
 8016b54:	2100      	movs	r1, #0
 8016b56:	0092      	lsls	r2, r2, #2
 8016b58:	f002 fd94 	bl	8019684 <memset>
 8016b5c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b5e:	2200      	movs	r2, #0
 8016b60:	61da      	str	r2, [r3, #28]
 8016b62:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8016b64:	b138      	cbz	r0, 8016b76 <rcl_wait_set_clear+0xd6>
 8016b66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016b68:	2100      	movs	r1, #0
 8016b6a:	0092      	lsls	r2, r2, #2
 8016b6c:	f002 fd8a 	bl	8019684 <memset>
 8016b70:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b72:	2200      	movs	r2, #0
 8016b74:	629a      	str	r2, [r3, #40]	; 0x28
 8016b76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8016b78:	b138      	cbz	r0, 8016b8a <rcl_wait_set_clear+0xea>
 8016b7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016b7c:	2100      	movs	r1, #0
 8016b7e:	0092      	lsls	r2, r2, #2
 8016b80:	f002 fd80 	bl	8019684 <memset>
 8016b84:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b86:	2000      	movs	r0, #0
 8016b88:	6358      	str	r0, [r3, #52]	; 0x34
 8016b8a:	bd10      	pop	{r4, pc}
 8016b8c:	200b      	movs	r0, #11
 8016b8e:	4770      	bx	lr
 8016b90:	f44f 7061 	mov.w	r0, #900	; 0x384
 8016b94:	bd10      	pop	{r4, pc}
 8016b96:	bf00      	nop

08016b98 <rcl_wait_set_resize>:
 8016b98:	2800      	cmp	r0, #0
 8016b9a:	f000 81a6 	beq.w	8016eea <rcl_wait_set_resize+0x352>
 8016b9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ba2:	f8d0 a030 	ldr.w	sl, [r0, #48]	; 0x30
 8016ba6:	b083      	sub	sp, #12
 8016ba8:	4604      	mov	r4, r0
 8016baa:	f1ba 0f00 	cmp.w	sl, #0
 8016bae:	f000 819e 	beq.w	8016eee <rcl_wait_set_resize+0x356>
 8016bb2:	461e      	mov	r6, r3
 8016bb4:	e9da b313 	ldrd	fp, r3, [sl, #76]	; 0x4c
 8016bb8:	f04f 0800 	mov.w	r8, #0
 8016bbc:	f8da 9058 	ldr.w	r9, [sl, #88]	; 0x58
 8016bc0:	9300      	str	r3, [sp, #0]
 8016bc2:	f8c0 8004 	str.w	r8, [r0, #4]
 8016bc6:	460f      	mov	r7, r1
 8016bc8:	4615      	mov	r5, r2
 8016bca:	f8ca 8000 	str.w	r8, [sl]
 8016bce:	2900      	cmp	r1, #0
 8016bd0:	f000 80c9 	beq.w	8016d66 <rcl_wait_set_resize+0x1ce>
 8016bd4:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8016bd8:	6800      	ldr	r0, [r0, #0]
 8016bda:	4651      	mov	r1, sl
 8016bdc:	464a      	mov	r2, r9
 8016bde:	4798      	blx	r3
 8016be0:	6020      	str	r0, [r4, #0]
 8016be2:	2800      	cmp	r0, #0
 8016be4:	f000 80d8 	beq.w	8016d98 <rcl_wait_set_resize+0x200>
 8016be8:	4652      	mov	r2, sl
 8016bea:	4641      	mov	r1, r8
 8016bec:	f002 fd4a 	bl	8019684 <memset>
 8016bf0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016bf2:	6067      	str	r7, [r4, #4]
 8016bf4:	6898      	ldr	r0, [r3, #8]
 8016bf6:	f8c3 8004 	str.w	r8, [r3, #4]
 8016bfa:	9301      	str	r3, [sp, #4]
 8016bfc:	464a      	mov	r2, r9
 8016bfe:	9b00      	ldr	r3, [sp, #0]
 8016c00:	4651      	mov	r1, sl
 8016c02:	4798      	blx	r3
 8016c04:	9b01      	ldr	r3, [sp, #4]
 8016c06:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8016c08:	6098      	str	r0, [r3, #8]
 8016c0a:	6897      	ldr	r7, [r2, #8]
 8016c0c:	2f00      	cmp	r7, #0
 8016c0e:	f000 80be 	beq.w	8016d8e <rcl_wait_set_resize+0x1f6>
 8016c12:	4652      	mov	r2, sl
 8016c14:	4641      	mov	r1, r8
 8016c16:	4638      	mov	r0, r7
 8016c18:	f002 fd34 	bl	8019684 <memset>
 8016c1c:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016c20:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016c24:	2700      	movs	r7, #0
 8016c26:	e9da 2313 	ldrd	r2, r3, [sl, #76]	; 0x4c
 8016c2a:	60e7      	str	r7, [r4, #12]
 8016c2c:	f8ca 700c 	str.w	r7, [sl, #12]
 8016c30:	2d00      	cmp	r5, #0
 8016c32:	f040 80b5 	bne.w	8016da0 <rcl_wait_set_resize+0x208>
 8016c36:	68a0      	ldr	r0, [r4, #8]
 8016c38:	b130      	cbz	r0, 8016c48 <rcl_wait_set_resize+0xb0>
 8016c3a:	4641      	mov	r1, r8
 8016c3c:	4790      	blx	r2
 8016c3e:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016c42:	60a5      	str	r5, [r4, #8]
 8016c44:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016c48:	2700      	movs	r7, #0
 8016c4a:	19ad      	adds	r5, r5, r6
 8016c4c:	f8ca 7010 	str.w	r7, [sl, #16]
 8016c50:	f040 80be 	bne.w	8016dd0 <rcl_wait_set_resize+0x238>
 8016c54:	f8da 0014 	ldr.w	r0, [sl, #20]
 8016c58:	b148      	cbz	r0, 8016c6e <rcl_wait_set_resize+0xd6>
 8016c5a:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 8016c5e:	4641      	mov	r1, r8
 8016c60:	4798      	blx	r3
 8016c62:	f8ca 5014 	str.w	r5, [sl, #20]
 8016c66:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016c6a:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016c6e:	2500      	movs	r5, #0
 8016c70:	e9da 9713 	ldrd	r9, r7, [sl, #76]	; 0x4c
 8016c74:	6165      	str	r5, [r4, #20]
 8016c76:	f8ca 5040 	str.w	r5, [sl, #64]	; 0x40
 8016c7a:	2e00      	cmp	r6, #0
 8016c7c:	f040 80bf 	bne.w	8016dfe <rcl_wait_set_resize+0x266>
 8016c80:	6920      	ldr	r0, [r4, #16]
 8016c82:	b140      	cbz	r0, 8016c96 <rcl_wait_set_resize+0xfe>
 8016c84:	4641      	mov	r1, r8
 8016c86:	47c8      	blx	r9
 8016c88:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016c8c:	6126      	str	r6, [r4, #16]
 8016c8e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	; 0x4c
 8016c92:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016c96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016c98:	2500      	movs	r5, #0
 8016c9a:	61e5      	str	r5, [r4, #28]
 8016c9c:	f8ca 5018 	str.w	r5, [sl, #24]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	f040 80c1 	bne.w	8016e28 <rcl_wait_set_resize+0x290>
 8016ca6:	69a0      	ldr	r0, [r4, #24]
 8016ca8:	b128      	cbz	r0, 8016cb6 <rcl_wait_set_resize+0x11e>
 8016caa:	4641      	mov	r1, r8
 8016cac:	47c8      	blx	r9
 8016cae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016cb0:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016cb4:	61a3      	str	r3, [r4, #24]
 8016cb6:	f8da 0020 	ldr.w	r0, [sl, #32]
 8016cba:	b130      	cbz	r0, 8016cca <rcl_wait_set_resize+0x132>
 8016cbc:	4641      	mov	r1, r8
 8016cbe:	47c8      	blx	r9
 8016cc0:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016cc4:	2300      	movs	r3, #0
 8016cc6:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8016cca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016ccc:	f8da 7058 	ldr.w	r7, [sl, #88]	; 0x58
 8016cd0:	2600      	movs	r6, #0
 8016cd2:	e9da 8913 	ldrd	r8, r9, [sl, #76]	; 0x4c
 8016cd6:	6266      	str	r6, [r4, #36]	; 0x24
 8016cd8:	f8ca 6024 	str.w	r6, [sl, #36]	; 0x24
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	f000 80c8 	beq.w	8016e72 <rcl_wait_set_resize+0x2da>
 8016ce2:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8016ce6:	6a20      	ldr	r0, [r4, #32]
 8016ce8:	4651      	mov	r1, sl
 8016cea:	463a      	mov	r2, r7
 8016cec:	47c8      	blx	r9
 8016cee:	6220      	str	r0, [r4, #32]
 8016cf0:	2800      	cmp	r0, #0
 8016cf2:	d051      	beq.n	8016d98 <rcl_wait_set_resize+0x200>
 8016cf4:	4652      	mov	r2, sl
 8016cf6:	4631      	mov	r1, r6
 8016cf8:	f002 fcc4 	bl	8019684 <memset>
 8016cfc:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016cfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016d00:	6263      	str	r3, [r4, #36]	; 0x24
 8016d02:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8016d04:	62ae      	str	r6, [r5, #40]	; 0x28
 8016d06:	463a      	mov	r2, r7
 8016d08:	4651      	mov	r1, sl
 8016d0a:	47c8      	blx	r9
 8016d0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016d0e:	62e8      	str	r0, [r5, #44]	; 0x2c
 8016d10:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8016d12:	2d00      	cmp	r5, #0
 8016d14:	f000 8105 	beq.w	8016f22 <rcl_wait_set_resize+0x38a>
 8016d18:	4652      	mov	r2, sl
 8016d1a:	4631      	mov	r1, r6
 8016d1c:	4628      	mov	r0, r5
 8016d1e:	f002 fcb1 	bl	8019684 <memset>
 8016d22:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016d28:	f8da 6058 	ldr.w	r6, [sl, #88]	; 0x58
 8016d2c:	2500      	movs	r5, #0
 8016d2e:	e9da 7913 	ldrd	r7, r9, [sl, #76]	; 0x4c
 8016d32:	62e5      	str	r5, [r4, #44]	; 0x2c
 8016d34:	f8ca 5030 	str.w	r5, [sl, #48]	; 0x30
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	f040 80af 	bne.w	8016e9c <rcl_wait_set_resize+0x304>
 8016d3e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016d40:	b128      	cbz	r0, 8016d4e <rcl_wait_set_resize+0x1b6>
 8016d42:	4631      	mov	r1, r6
 8016d44:	47b8      	blx	r7
 8016d46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016d48:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d4c:	62a3      	str	r3, [r4, #40]	; 0x28
 8016d4e:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 8016d52:	b310      	cbz	r0, 8016d9a <rcl_wait_set_resize+0x202>
 8016d54:	4631      	mov	r1, r6
 8016d56:	47b8      	blx	r7
 8016d58:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016d5a:	2000      	movs	r0, #0
 8016d5c:	e9c3 000d 	strd	r0, r0, [r3, #52]	; 0x34
 8016d60:	b003      	add	sp, #12
 8016d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d66:	6800      	ldr	r0, [r0, #0]
 8016d68:	b120      	cbz	r0, 8016d74 <rcl_wait_set_resize+0x1dc>
 8016d6a:	4649      	mov	r1, r9
 8016d6c:	47d8      	blx	fp
 8016d6e:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d72:	6027      	str	r7, [r4, #0]
 8016d74:	f8da 0008 	ldr.w	r0, [sl, #8]
 8016d78:	2800      	cmp	r0, #0
 8016d7a:	f43f af51 	beq.w	8016c20 <rcl_wait_set_resize+0x88>
 8016d7e:	4649      	mov	r1, r9
 8016d80:	47d8      	blx	fp
 8016d82:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d86:	2300      	movs	r3, #0
 8016d88:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8016d8c:	e748      	b.n	8016c20 <rcl_wait_set_resize+0x88>
 8016d8e:	6820      	ldr	r0, [r4, #0]
 8016d90:	4649      	mov	r1, r9
 8016d92:	47d8      	blx	fp
 8016d94:	e9c4 7700 	strd	r7, r7, [r4]
 8016d98:	200a      	movs	r0, #10
 8016d9a:	b003      	add	sp, #12
 8016d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016da0:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8016da4:	68a0      	ldr	r0, [r4, #8]
 8016da6:	4642      	mov	r2, r8
 8016da8:	4649      	mov	r1, r9
 8016daa:	4798      	blx	r3
 8016dac:	60a0      	str	r0, [r4, #8]
 8016dae:	2800      	cmp	r0, #0
 8016db0:	d0f2      	beq.n	8016d98 <rcl_wait_set_resize+0x200>
 8016db2:	4639      	mov	r1, r7
 8016db4:	464a      	mov	r2, r9
 8016db6:	f002 fc65 	bl	8019684 <memset>
 8016dba:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016dbe:	60e5      	str	r5, [r4, #12]
 8016dc0:	2700      	movs	r7, #0
 8016dc2:	19ad      	adds	r5, r5, r6
 8016dc4:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016dc8:	f8ca 7010 	str.w	r7, [sl, #16]
 8016dcc:	f43f af42 	beq.w	8016c54 <rcl_wait_set_resize+0xbc>
 8016dd0:	00ad      	lsls	r5, r5, #2
 8016dd2:	4642      	mov	r2, r8
 8016dd4:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
 8016dd8:	f8da 0014 	ldr.w	r0, [sl, #20]
 8016ddc:	4629      	mov	r1, r5
 8016dde:	4798      	blx	r3
 8016de0:	4680      	mov	r8, r0
 8016de2:	f8ca 0014 	str.w	r0, [sl, #20]
 8016de6:	2800      	cmp	r0, #0
 8016de8:	f000 8084 	beq.w	8016ef4 <rcl_wait_set_resize+0x35c>
 8016dec:	462a      	mov	r2, r5
 8016dee:	4639      	mov	r1, r7
 8016df0:	f002 fc48 	bl	8019684 <memset>
 8016df4:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016df8:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016dfc:	e737      	b.n	8016c6e <rcl_wait_set_resize+0xd6>
 8016dfe:	ea4f 0986 	mov.w	r9, r6, lsl #2
 8016e02:	6920      	ldr	r0, [r4, #16]
 8016e04:	4642      	mov	r2, r8
 8016e06:	4649      	mov	r1, r9
 8016e08:	47b8      	blx	r7
 8016e0a:	6120      	str	r0, [r4, #16]
 8016e0c:	2800      	cmp	r0, #0
 8016e0e:	d0c3      	beq.n	8016d98 <rcl_wait_set_resize+0x200>
 8016e10:	464a      	mov	r2, r9
 8016e12:	4629      	mov	r1, r5
 8016e14:	f002 fc36 	bl	8019684 <memset>
 8016e18:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e1c:	6166      	str	r6, [r4, #20]
 8016e1e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	; 0x4c
 8016e22:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016e26:	e736      	b.n	8016c96 <rcl_wait_set_resize+0xfe>
 8016e28:	009e      	lsls	r6, r3, #2
 8016e2a:	69a0      	ldr	r0, [r4, #24]
 8016e2c:	4631      	mov	r1, r6
 8016e2e:	4642      	mov	r2, r8
 8016e30:	47b8      	blx	r7
 8016e32:	61a0      	str	r0, [r4, #24]
 8016e34:	2800      	cmp	r0, #0
 8016e36:	d0af      	beq.n	8016d98 <rcl_wait_set_resize+0x200>
 8016e38:	4632      	mov	r2, r6
 8016e3a:	4629      	mov	r1, r5
 8016e3c:	f002 fc22 	bl	8019684 <memset>
 8016e40:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016e46:	61e3      	str	r3, [r4, #28]
 8016e48:	f8da 0020 	ldr.w	r0, [sl, #32]
 8016e4c:	f8ca 501c 	str.w	r5, [sl, #28]
 8016e50:	4642      	mov	r2, r8
 8016e52:	4631      	mov	r1, r6
 8016e54:	47b8      	blx	r7
 8016e56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016e58:	f8ca 0020 	str.w	r0, [sl, #32]
 8016e5c:	6a1f      	ldr	r7, [r3, #32]
 8016e5e:	2f00      	cmp	r7, #0
 8016e60:	d058      	beq.n	8016f14 <rcl_wait_set_resize+0x37c>
 8016e62:	4632      	mov	r2, r6
 8016e64:	4629      	mov	r1, r5
 8016e66:	4638      	mov	r0, r7
 8016e68:	f002 fc0c 	bl	8019684 <memset>
 8016e6c:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e70:	e72b      	b.n	8016cca <rcl_wait_set_resize+0x132>
 8016e72:	6a20      	ldr	r0, [r4, #32]
 8016e74:	b128      	cbz	r0, 8016e82 <rcl_wait_set_resize+0x2ea>
 8016e76:	4639      	mov	r1, r7
 8016e78:	47c0      	blx	r8
 8016e7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016e7c:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e80:	6223      	str	r3, [r4, #32]
 8016e82:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8016e86:	2800      	cmp	r0, #0
 8016e88:	f43f af4d 	beq.w	8016d26 <rcl_wait_set_resize+0x18e>
 8016e8c:	4639      	mov	r1, r7
 8016e8e:	47c0      	blx	r8
 8016e90:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e94:	2300      	movs	r3, #0
 8016e96:	e9ca 330a 	strd	r3, r3, [sl, #40]	; 0x28
 8016e9a:	e744      	b.n	8016d26 <rcl_wait_set_resize+0x18e>
 8016e9c:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8016ea0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016ea2:	4641      	mov	r1, r8
 8016ea4:	4632      	mov	r2, r6
 8016ea6:	47c8      	blx	r9
 8016ea8:	62a0      	str	r0, [r4, #40]	; 0x28
 8016eaa:	2800      	cmp	r0, #0
 8016eac:	f43f af74 	beq.w	8016d98 <rcl_wait_set_resize+0x200>
 8016eb0:	4642      	mov	r2, r8
 8016eb2:	4629      	mov	r1, r5
 8016eb4:	f002 fbe6 	bl	8019684 <memset>
 8016eb8:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016ebc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016ebe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016ec0:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 8016ec4:	f8ca 5034 	str.w	r5, [sl, #52]	; 0x34
 8016ec8:	4632      	mov	r2, r6
 8016eca:	4641      	mov	r1, r8
 8016ecc:	47c8      	blx	r9
 8016ece:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016ed0:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 8016ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016ed6:	b35b      	cbz	r3, 8016f30 <rcl_wait_set_resize+0x398>
 8016ed8:	4642      	mov	r2, r8
 8016eda:	4618      	mov	r0, r3
 8016edc:	4629      	mov	r1, r5
 8016ede:	f002 fbd1 	bl	8019684 <memset>
 8016ee2:	4628      	mov	r0, r5
 8016ee4:	b003      	add	sp, #12
 8016ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016eea:	200b      	movs	r0, #11
 8016eec:	4770      	bx	lr
 8016eee:	f44f 7061 	mov.w	r0, #900	; 0x384
 8016ef2:	e752      	b.n	8016d9a <rcl_wait_set_resize+0x202>
 8016ef4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016ef6:	68a0      	ldr	r0, [r4, #8]
 8016ef8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016efa:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8016efc:	4790      	blx	r2
 8016efe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016f00:	6920      	ldr	r0, [r4, #16]
 8016f02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016f04:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8016f06:	e9c4 8802 	strd	r8, r8, [r4, #8]
 8016f0a:	4790      	blx	r2
 8016f0c:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8016f10:	200a      	movs	r0, #10
 8016f12:	e742      	b.n	8016d9a <rcl_wait_set_resize+0x202>
 8016f14:	69a0      	ldr	r0, [r4, #24]
 8016f16:	4641      	mov	r1, r8
 8016f18:	47c8      	blx	r9
 8016f1a:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8016f1e:	200a      	movs	r0, #10
 8016f20:	e73b      	b.n	8016d9a <rcl_wait_set_resize+0x202>
 8016f22:	6a20      	ldr	r0, [r4, #32]
 8016f24:	4639      	mov	r1, r7
 8016f26:	47c0      	blx	r8
 8016f28:	e9c4 5508 	strd	r5, r5, [r4, #32]
 8016f2c:	200a      	movs	r0, #10
 8016f2e:	e734      	b.n	8016d9a <rcl_wait_set_resize+0x202>
 8016f30:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016f32:	9300      	str	r3, [sp, #0]
 8016f34:	4631      	mov	r1, r6
 8016f36:	47b8      	blx	r7
 8016f38:	9b00      	ldr	r3, [sp, #0]
 8016f3a:	200a      	movs	r0, #10
 8016f3c:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 8016f40:	e72b      	b.n	8016d9a <rcl_wait_set_resize+0x202>
 8016f42:	bf00      	nop

08016f44 <rcl_wait_set_init>:
 8016f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f48:	b084      	sub	sp, #16
 8016f4a:	4604      	mov	r4, r0
 8016f4c:	a810      	add	r0, sp, #64	; 0x40
 8016f4e:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 8016f52:	460f      	mov	r7, r1
 8016f54:	4690      	mov	r8, r2
 8016f56:	4699      	mov	r9, r3
 8016f58:	f7f8 f87e 	bl	800f058 <rcutils_allocator_is_valid>
 8016f5c:	2800      	cmp	r0, #0
 8016f5e:	d06b      	beq.n	8017038 <rcl_wait_set_init+0xf4>
 8016f60:	2c00      	cmp	r4, #0
 8016f62:	d069      	beq.n	8017038 <rcl_wait_set_init+0xf4>
 8016f64:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016f66:	b125      	cbz	r5, 8016f72 <rcl_wait_set_init+0x2e>
 8016f68:	2564      	movs	r5, #100	; 0x64
 8016f6a:	4628      	mov	r0, r5
 8016f6c:	b004      	add	sp, #16
 8016f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f72:	f1ba 0f00 	cmp.w	sl, #0
 8016f76:	d05f      	beq.n	8017038 <rcl_wait_set_init+0xf4>
 8016f78:	4650      	mov	r0, sl
 8016f7a:	f7fe f989 	bl	8015290 <rcl_context_is_valid>
 8016f7e:	2800      	cmp	r0, #0
 8016f80:	d067      	beq.n	8017052 <rcl_wait_set_init+0x10e>
 8016f82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8016f84:	9914      	ldr	r1, [sp, #80]	; 0x50
 8016f86:	205c      	movs	r0, #92	; 0x5c
 8016f88:	4798      	blx	r3
 8016f8a:	6320      	str	r0, [r4, #48]	; 0x30
 8016f8c:	2800      	cmp	r0, #0
 8016f8e:	d062      	beq.n	8017056 <rcl_wait_set_init+0x112>
 8016f90:	225c      	movs	r2, #92	; 0x5c
 8016f92:	4629      	mov	r1, r5
 8016f94:	f002 fb76 	bl	8019684 <memset>
 8016f98:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
 8016f9c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016fa0:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8016fa2:	f8dc e000 	ldr.w	lr, [ip]
 8016fa6:	f8c6 a044 	str.w	sl, [r6, #68]	; 0x44
 8016faa:	f106 0c48 	add.w	ip, r6, #72	; 0x48
 8016fae:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8016fb2:	e9c6 5507 	strd	r5, r5, [r6, #28]
 8016fb6:	e9c6 550a 	strd	r5, r5, [r6, #40]	; 0x28
 8016fba:	e9c6 550d 	strd	r5, r5, [r6, #52]	; 0x34
 8016fbe:	60b5      	str	r5, [r6, #8]
 8016fc0:	6075      	str	r5, [r6, #4]
 8016fc2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016fc6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8016fca:	1899      	adds	r1, r3, r2
 8016fcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016fce:	f8da 0000 	ldr.w	r0, [sl]
 8016fd2:	f8cc e000 	str.w	lr, [ip]
 8016fd6:	4419      	add	r1, r3
 8016fd8:	4441      	add	r1, r8
 8016fda:	3028      	adds	r0, #40	; 0x28
 8016fdc:	eb01 0147 	add.w	r1, r1, r7, lsl #1
 8016fe0:	f001 f9b0 	bl	8018344 <rmw_create_wait_set>
 8016fe4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016fe6:	63f0      	str	r0, [r6, #60]	; 0x3c
 8016fe8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8016fea:	b350      	cbz	r0, 8017042 <rcl_wait_set_init+0xfe>
 8016fec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016fee:	9302      	str	r3, [sp, #8]
 8016ff0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016ff2:	9301      	str	r3, [sp, #4]
 8016ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016ff6:	9300      	str	r3, [sp, #0]
 8016ff8:	4642      	mov	r2, r8
 8016ffa:	464b      	mov	r3, r9
 8016ffc:	4639      	mov	r1, r7
 8016ffe:	4620      	mov	r0, r4
 8017000:	f7ff fdca 	bl	8016b98 <rcl_wait_set_resize>
 8017004:	4605      	mov	r5, r0
 8017006:	2800      	cmp	r0, #0
 8017008:	d0af      	beq.n	8016f6a <rcl_wait_set_init+0x26>
 801700a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801700c:	bb2b      	cbnz	r3, 801705a <rcl_wait_set_init+0x116>
 801700e:	2600      	movs	r6, #0
 8017010:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8017014:	9600      	str	r6, [sp, #0]
 8017016:	4633      	mov	r3, r6
 8017018:	4632      	mov	r2, r6
 801701a:	4631      	mov	r1, r6
 801701c:	4620      	mov	r0, r4
 801701e:	f7ff fdbb 	bl	8016b98 <rcl_wait_set_resize>
 8017022:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8017024:	2800      	cmp	r0, #0
 8017026:	d0a0      	beq.n	8016f6a <rcl_wait_set_init+0x26>
 8017028:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801702a:	6d81      	ldr	r1, [r0, #88]	; 0x58
 801702c:	4798      	blx	r3
 801702e:	4628      	mov	r0, r5
 8017030:	6326      	str	r6, [r4, #48]	; 0x30
 8017032:	b004      	add	sp, #16
 8017034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017038:	250b      	movs	r5, #11
 801703a:	4628      	mov	r0, r5
 801703c:	b004      	add	sp, #16
 801703e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017042:	2501      	movs	r5, #1
 8017044:	f001 f988 	bl	8018358 <rmw_destroy_wait_set>
 8017048:	2800      	cmp	r0, #0
 801704a:	bf18      	it	ne
 801704c:	f44f 7561 	movne.w	r5, #900	; 0x384
 8017050:	e7dd      	b.n	801700e <rcl_wait_set_init+0xca>
 8017052:	2565      	movs	r5, #101	; 0x65
 8017054:	e789      	b.n	8016f6a <rcl_wait_set_init+0x26>
 8017056:	250a      	movs	r5, #10
 8017058:	e787      	b.n	8016f6a <rcl_wait_set_init+0x26>
 801705a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801705c:	e7f2      	b.n	8017044 <rcl_wait_set_init+0x100>
 801705e:	bf00      	nop

08017060 <rcl_wait_set_add_guard_condition>:
 8017060:	b320      	cbz	r0, 80170ac <rcl_wait_set_add_guard_condition+0x4c>
 8017062:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017064:	b570      	push	{r4, r5, r6, lr}
 8017066:	4604      	mov	r4, r0
 8017068:	b1d3      	cbz	r3, 80170a0 <rcl_wait_set_add_guard_condition+0x40>
 801706a:	b319      	cbz	r1, 80170b4 <rcl_wait_set_add_guard_condition+0x54>
 801706c:	68dd      	ldr	r5, [r3, #12]
 801706e:	68e0      	ldr	r0, [r4, #12]
 8017070:	4285      	cmp	r5, r0
 8017072:	d218      	bcs.n	80170a6 <rcl_wait_set_add_guard_condition+0x46>
 8017074:	68a0      	ldr	r0, [r4, #8]
 8017076:	1c6e      	adds	r6, r5, #1
 8017078:	60de      	str	r6, [r3, #12]
 801707a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801707e:	b102      	cbz	r2, 8017082 <rcl_wait_set_add_guard_condition+0x22>
 8017080:	6015      	str	r5, [r2, #0]
 8017082:	4608      	mov	r0, r1
 8017084:	f002 f8dc 	bl	8019240 <rcl_guard_condition_get_rmw_handle>
 8017088:	b190      	cbz	r0, 80170b0 <rcl_wait_set_add_guard_condition+0x50>
 801708a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801708c:	6842      	ldr	r2, [r0, #4]
 801708e:	695b      	ldr	r3, [r3, #20]
 8017090:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017094:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8017096:	6913      	ldr	r3, [r2, #16]
 8017098:	3301      	adds	r3, #1
 801709a:	6113      	str	r3, [r2, #16]
 801709c:	2000      	movs	r0, #0
 801709e:	bd70      	pop	{r4, r5, r6, pc}
 80170a0:	f44f 7061 	mov.w	r0, #900	; 0x384
 80170a4:	bd70      	pop	{r4, r5, r6, pc}
 80170a6:	f240 3086 	movw	r0, #902	; 0x386
 80170aa:	bd70      	pop	{r4, r5, r6, pc}
 80170ac:	200b      	movs	r0, #11
 80170ae:	4770      	bx	lr
 80170b0:	2001      	movs	r0, #1
 80170b2:	bd70      	pop	{r4, r5, r6, pc}
 80170b4:	200b      	movs	r0, #11
 80170b6:	bd70      	pop	{r4, r5, r6, pc}

080170b8 <rcl_wait_set_add_timer>:
 80170b8:	b340      	cbz	r0, 801710c <rcl_wait_set_add_timer+0x54>
 80170ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80170bc:	b570      	push	{r4, r5, r6, lr}
 80170be:	4604      	mov	r4, r0
 80170c0:	b1f3      	cbz	r3, 8017100 <rcl_wait_set_add_timer+0x48>
 80170c2:	b329      	cbz	r1, 8017110 <rcl_wait_set_add_timer+0x58>
 80170c4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80170c6:	6965      	ldr	r5, [r4, #20]
 80170c8:	42a8      	cmp	r0, r5
 80170ca:	d21c      	bcs.n	8017106 <rcl_wait_set_add_timer+0x4e>
 80170cc:	6925      	ldr	r5, [r4, #16]
 80170ce:	1c46      	adds	r6, r0, #1
 80170d0:	641e      	str	r6, [r3, #64]	; 0x40
 80170d2:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80170d6:	b102      	cbz	r2, 80170da <rcl_wait_set_add_timer+0x22>
 80170d8:	6010      	str	r0, [r2, #0]
 80170da:	4608      	mov	r0, r1
 80170dc:	f7ff faa4 	bl	8016628 <rcl_timer_get_guard_condition>
 80170e0:	b168      	cbz	r0, 80170fe <rcl_wait_set_add_timer+0x46>
 80170e2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80170e4:	68e3      	ldr	r3, [r4, #12]
 80170e6:	6c15      	ldr	r5, [r2, #64]	; 0x40
 80170e8:	3b01      	subs	r3, #1
 80170ea:	441d      	add	r5, r3
 80170ec:	f002 f8a8 	bl	8019240 <rcl_guard_condition_get_rmw_handle>
 80170f0:	b180      	cbz	r0, 8017114 <rcl_wait_set_add_timer+0x5c>
 80170f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80170f4:	6842      	ldr	r2, [r0, #4]
 80170f6:	695b      	ldr	r3, [r3, #20]
 80170f8:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80170fc:	2000      	movs	r0, #0
 80170fe:	bd70      	pop	{r4, r5, r6, pc}
 8017100:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017104:	bd70      	pop	{r4, r5, r6, pc}
 8017106:	f240 3086 	movw	r0, #902	; 0x386
 801710a:	bd70      	pop	{r4, r5, r6, pc}
 801710c:	200b      	movs	r0, #11
 801710e:	4770      	bx	lr
 8017110:	200b      	movs	r0, #11
 8017112:	bd70      	pop	{r4, r5, r6, pc}
 8017114:	2001      	movs	r0, #1
 8017116:	bd70      	pop	{r4, r5, r6, pc}

08017118 <rcl_wait_set_add_client>:
 8017118:	b320      	cbz	r0, 8017164 <rcl_wait_set_add_client+0x4c>
 801711a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801711c:	b570      	push	{r4, r5, r6, lr}
 801711e:	4604      	mov	r4, r0
 8017120:	b1d3      	cbz	r3, 8017158 <rcl_wait_set_add_client+0x40>
 8017122:	b319      	cbz	r1, 801716c <rcl_wait_set_add_client+0x54>
 8017124:	699d      	ldr	r5, [r3, #24]
 8017126:	69e0      	ldr	r0, [r4, #28]
 8017128:	4285      	cmp	r5, r0
 801712a:	d218      	bcs.n	801715e <rcl_wait_set_add_client+0x46>
 801712c:	69a0      	ldr	r0, [r4, #24]
 801712e:	1c6e      	adds	r6, r5, #1
 8017130:	619e      	str	r6, [r3, #24]
 8017132:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8017136:	b102      	cbz	r2, 801713a <rcl_wait_set_add_client+0x22>
 8017138:	6015      	str	r5, [r2, #0]
 801713a:	4608      	mov	r0, r1
 801713c:	f7fe f842 	bl	80151c4 <rcl_client_get_rmw_handle>
 8017140:	b190      	cbz	r0, 8017168 <rcl_wait_set_add_client+0x50>
 8017142:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017144:	6842      	ldr	r2, [r0, #4]
 8017146:	6a1b      	ldr	r3, [r3, #32]
 8017148:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801714c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801714e:	69d3      	ldr	r3, [r2, #28]
 8017150:	3301      	adds	r3, #1
 8017152:	61d3      	str	r3, [r2, #28]
 8017154:	2000      	movs	r0, #0
 8017156:	bd70      	pop	{r4, r5, r6, pc}
 8017158:	f44f 7061 	mov.w	r0, #900	; 0x384
 801715c:	bd70      	pop	{r4, r5, r6, pc}
 801715e:	f240 3086 	movw	r0, #902	; 0x386
 8017162:	bd70      	pop	{r4, r5, r6, pc}
 8017164:	200b      	movs	r0, #11
 8017166:	4770      	bx	lr
 8017168:	2001      	movs	r0, #1
 801716a:	bd70      	pop	{r4, r5, r6, pc}
 801716c:	200b      	movs	r0, #11
 801716e:	bd70      	pop	{r4, r5, r6, pc}

08017170 <rcl_wait_set_add_service>:
 8017170:	b320      	cbz	r0, 80171bc <rcl_wait_set_add_service+0x4c>
 8017172:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017174:	b570      	push	{r4, r5, r6, lr}
 8017176:	4604      	mov	r4, r0
 8017178:	b1d3      	cbz	r3, 80171b0 <rcl_wait_set_add_service+0x40>
 801717a:	b319      	cbz	r1, 80171c4 <rcl_wait_set_add_service+0x54>
 801717c:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 801717e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8017180:	4285      	cmp	r5, r0
 8017182:	d218      	bcs.n	80171b6 <rcl_wait_set_add_service+0x46>
 8017184:	6a20      	ldr	r0, [r4, #32]
 8017186:	1c6e      	adds	r6, r5, #1
 8017188:	625e      	str	r6, [r3, #36]	; 0x24
 801718a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801718e:	b102      	cbz	r2, 8017192 <rcl_wait_set_add_service+0x22>
 8017190:	6015      	str	r5, [r2, #0]
 8017192:	4608      	mov	r0, r1
 8017194:	f7fe fe34 	bl	8015e00 <rcl_service_get_rmw_handle>
 8017198:	b190      	cbz	r0, 80171c0 <rcl_wait_set_add_service+0x50>
 801719a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801719c:	6842      	ldr	r2, [r0, #4]
 801719e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80171a0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80171a4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80171a6:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80171a8:	3301      	adds	r3, #1
 80171aa:	6293      	str	r3, [r2, #40]	; 0x28
 80171ac:	2000      	movs	r0, #0
 80171ae:	bd70      	pop	{r4, r5, r6, pc}
 80171b0:	f44f 7061 	mov.w	r0, #900	; 0x384
 80171b4:	bd70      	pop	{r4, r5, r6, pc}
 80171b6:	f240 3086 	movw	r0, #902	; 0x386
 80171ba:	bd70      	pop	{r4, r5, r6, pc}
 80171bc:	200b      	movs	r0, #11
 80171be:	4770      	bx	lr
 80171c0:	2001      	movs	r0, #1
 80171c2:	bd70      	pop	{r4, r5, r6, pc}
 80171c4:	200b      	movs	r0, #11
 80171c6:	bd70      	pop	{r4, r5, r6, pc}

080171c8 <rcl_wait>:
 80171c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171cc:	b08f      	sub	sp, #60	; 0x3c
 80171ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80171d2:	2800      	cmp	r0, #0
 80171d4:	f000 814c 	beq.w	8017470 <rcl_wait+0x2a8>
 80171d8:	6b05      	ldr	r5, [r0, #48]	; 0x30
 80171da:	4604      	mov	r4, r0
 80171dc:	2d00      	cmp	r5, #0
 80171de:	f000 80bc 	beq.w	801735a <rcl_wait+0x192>
 80171e2:	6843      	ldr	r3, [r0, #4]
 80171e4:	b973      	cbnz	r3, 8017204 <rcl_wait+0x3c>
 80171e6:	68e3      	ldr	r3, [r4, #12]
 80171e8:	b963      	cbnz	r3, 8017204 <rcl_wait+0x3c>
 80171ea:	6963      	ldr	r3, [r4, #20]
 80171ec:	b953      	cbnz	r3, 8017204 <rcl_wait+0x3c>
 80171ee:	69e3      	ldr	r3, [r4, #28]
 80171f0:	b943      	cbnz	r3, 8017204 <rcl_wait+0x3c>
 80171f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80171f4:	b933      	cbnz	r3, 8017204 <rcl_wait+0x3c>
 80171f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80171f8:	b923      	cbnz	r3, 8017204 <rcl_wait+0x3c>
 80171fa:	f240 3085 	movw	r0, #901	; 0x385
 80171fe:	b00f      	add	sp, #60	; 0x3c
 8017200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017204:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017208:	2a01      	cmp	r2, #1
 801720a:	f173 0300 	sbcs.w	r3, r3, #0
 801720e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8017210:	db56      	blt.n	80172c0 <rcl_wait+0xf8>
 8017212:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8017216:	2900      	cmp	r1, #0
 8017218:	f000 8149 	beq.w	80174ae <rcl_wait+0x2e6>
 801721c:	2300      	movs	r3, #0
 801721e:	9307      	str	r3, [sp, #28]
 8017220:	469b      	mov	fp, r3
 8017222:	f04f 0800 	mov.w	r8, #0
 8017226:	f04f 0900 	mov.w	r9, #0
 801722a:	e00d      	b.n	8017248 <rcl_wait+0x80>
 801722c:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801722e:	6922      	ldr	r2, [r4, #16]
 8017230:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8017232:	f842 000a 	str.w	r0, [r2, sl]
 8017236:	f118 0801 	adds.w	r8, r8, #1
 801723a:	f149 0900 	adc.w	r9, r9, #0
 801723e:	2300      	movs	r3, #0
 8017240:	4599      	cmp	r9, r3
 8017242:	bf08      	it	eq
 8017244:	4588      	cmpeq	r8, r1
 8017246:	d243      	bcs.n	80172d0 <rcl_wait+0x108>
 8017248:	6922      	ldr	r2, [r4, #16]
 801724a:	ea4f 0a88 	mov.w	sl, r8, lsl #2
 801724e:	f852 000a 	ldr.w	r0, [r2, sl]
 8017252:	2800      	cmp	r0, #0
 8017254:	d0ef      	beq.n	8017236 <rcl_wait+0x6e>
 8017256:	68e2      	ldr	r2, [r4, #12]
 8017258:	6969      	ldr	r1, [r5, #20]
 801725a:	4442      	add	r2, r8
 801725c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8017260:	b13b      	cbz	r3, 8017272 <rcl_wait+0xaa>
 8017262:	692a      	ldr	r2, [r5, #16]
 8017264:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8017268:	6921      	ldr	r1, [r4, #16]
 801726a:	3201      	adds	r2, #1
 801726c:	f851 000a 	ldr.w	r0, [r1, sl]
 8017270:	612a      	str	r2, [r5, #16]
 8017272:	f10d 0127 	add.w	r1, sp, #39	; 0x27
 8017276:	f88d b027 	strb.w	fp, [sp, #39]	; 0x27
 801727a:	f7ff f9c3 	bl	8016604 <rcl_timer_is_canceled>
 801727e:	2800      	cmp	r0, #0
 8017280:	d1bd      	bne.n	80171fe <rcl_wait+0x36>
 8017282:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 8017286:	2a00      	cmp	r2, #0
 8017288:	d1d0      	bne.n	801722c <rcl_wait+0x64>
 801728a:	6922      	ldr	r2, [r4, #16]
 801728c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8017290:	f852 000a 	ldr.w	r0, [r2, sl]
 8017294:	a90a      	add	r1, sp, #40	; 0x28
 8017296:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801729a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801729e:	f7ff f98d 	bl	80165bc <rcl_timer_get_time_until_next_call>
 80172a2:	2800      	cmp	r0, #0
 80172a4:	d1ab      	bne.n	80171fe <rcl_wait+0x36>
 80172a6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80172aa:	42b2      	cmp	r2, r6
 80172ac:	eb73 0107 	sbcs.w	r1, r3, r7
 80172b0:	da03      	bge.n	80172ba <rcl_wait+0xf2>
 80172b2:	461f      	mov	r7, r3
 80172b4:	2301      	movs	r3, #1
 80172b6:	4616      	mov	r6, r2
 80172b8:	9307      	str	r3, [sp, #28]
 80172ba:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80172bc:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80172be:	e7ba      	b.n	8017236 <rcl_wait+0x6e>
 80172c0:	2900      	cmp	r1, #0
 80172c2:	f000 80de 	beq.w	8017482 <rcl_wait+0x2ba>
 80172c6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80172ca:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 80172ce:	e7a5      	b.n	801721c <rcl_wait+0x54>
 80172d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80172d4:	4313      	orrs	r3, r2
 80172d6:	d145      	bne.n	8017364 <rcl_wait+0x19c>
 80172d8:	2300      	movs	r3, #0
 80172da:	2200      	movs	r2, #0
 80172dc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80172e0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80172e4:	ab0a      	add	r3, sp, #40	; 0x28
 80172e6:	9302      	str	r3, [sp, #8]
 80172e8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80172ea:	9301      	str	r3, [sp, #4]
 80172ec:	f105 0334 	add.w	r3, r5, #52	; 0x34
 80172f0:	9300      	str	r3, [sp, #0]
 80172f2:	f105 0228 	add.w	r2, r5, #40	; 0x28
 80172f6:	f105 031c 	add.w	r3, r5, #28
 80172fa:	f105 0110 	add.w	r1, r5, #16
 80172fe:	1d28      	adds	r0, r5, #4
 8017300:	f000 feae 	bl	8018060 <rmw_wait>
 8017304:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017306:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8017308:	4680      	mov	r8, r0
 801730a:	b30a      	cbz	r2, 8017350 <rcl_wait+0x188>
 801730c:	2500      	movs	r5, #0
 801730e:	462f      	mov	r7, r5
 8017310:	e004      	b.n	801731c <rcl_wait+0x154>
 8017312:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017314:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8017316:	3501      	adds	r5, #1
 8017318:	42aa      	cmp	r2, r5
 801731a:	d919      	bls.n	8017350 <rcl_wait+0x188>
 801731c:	6922      	ldr	r2, [r4, #16]
 801731e:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8017322:	f10d 0127 	add.w	r1, sp, #39	; 0x27
 8017326:	00ae      	lsls	r6, r5, #2
 8017328:	2800      	cmp	r0, #0
 801732a:	d0f3      	beq.n	8017314 <rcl_wait+0x14c>
 801732c:	f88d 7027 	strb.w	r7, [sp, #39]	; 0x27
 8017330:	f7ff f90c 	bl	801654c <rcl_timer_is_ready>
 8017334:	2800      	cmp	r0, #0
 8017336:	f47f af62 	bne.w	80171fe <rcl_wait+0x36>
 801733a:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 801733e:	2a00      	cmp	r2, #0
 8017340:	d1e7      	bne.n	8017312 <rcl_wait+0x14a>
 8017342:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017344:	6921      	ldr	r1, [r4, #16]
 8017346:	518a      	str	r2, [r1, r6]
 8017348:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801734a:	3501      	adds	r5, #1
 801734c:	42aa      	cmp	r2, r5
 801734e:	d8e5      	bhi.n	801731c <rcl_wait+0x154>
 8017350:	f038 0002 	bics.w	r0, r8, #2
 8017354:	d029      	beq.n	80173aa <rcl_wait+0x1e2>
 8017356:	2001      	movs	r0, #1
 8017358:	e751      	b.n	80171fe <rcl_wait+0x36>
 801735a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801735e:	b00f      	add	sp, #60	; 0x3c
 8017360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017368:	2a01      	cmp	r2, #1
 801736a:	f173 0300 	sbcs.w	r3, r3, #0
 801736e:	f2c0 8083 	blt.w	8017478 <rcl_wait+0x2b0>
 8017372:	2e00      	cmp	r6, #0
 8017374:	f177 0300 	sbcs.w	r3, r7, #0
 8017378:	bfbc      	itt	lt
 801737a:	2600      	movlt	r6, #0
 801737c:	2700      	movlt	r7, #0
 801737e:	a34e      	add	r3, pc, #312	; (adr r3, 80174b8 <rcl_wait+0x2f0>)
 8017380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017384:	4630      	mov	r0, r6
 8017386:	4639      	mov	r1, r7
 8017388:	f7e9 fc8e 	bl	8000ca8 <__aeabi_ldivmod>
 801738c:	a34a      	add	r3, pc, #296	; (adr r3, 80174b8 <rcl_wait+0x2f0>)
 801738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017392:	4680      	mov	r8, r0
 8017394:	4689      	mov	r9, r1
 8017396:	4630      	mov	r0, r6
 8017398:	4639      	mov	r1, r7
 801739a:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 801739e:	f7e9 fc83 	bl	8000ca8 <__aeabi_ldivmod>
 80173a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80173a6:	ab0a      	add	r3, sp, #40	; 0x28
 80173a8:	e79d      	b.n	80172e6 <rcl_wait+0x11e>
 80173aa:	6866      	ldr	r6, [r4, #4]
 80173ac:	4602      	mov	r2, r0
 80173ae:	b91e      	cbnz	r6, 80173b8 <rcl_wait+0x1f0>
 80173b0:	e00d      	b.n	80173ce <rcl_wait+0x206>
 80173b2:	3201      	adds	r2, #1
 80173b4:	42b2      	cmp	r2, r6
 80173b6:	d00a      	beq.n	80173ce <rcl_wait+0x206>
 80173b8:	6899      	ldr	r1, [r3, #8]
 80173ba:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80173be:	2900      	cmp	r1, #0
 80173c0:	d1f7      	bne.n	80173b2 <rcl_wait+0x1ea>
 80173c2:	6825      	ldr	r5, [r4, #0]
 80173c4:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80173c8:	3201      	adds	r2, #1
 80173ca:	42b2      	cmp	r2, r6
 80173cc:	d1f4      	bne.n	80173b8 <rcl_wait+0x1f0>
 80173ce:	68e6      	ldr	r6, [r4, #12]
 80173d0:	2200      	movs	r2, #0
 80173d2:	b91e      	cbnz	r6, 80173dc <rcl_wait+0x214>
 80173d4:	e00d      	b.n	80173f2 <rcl_wait+0x22a>
 80173d6:	3201      	adds	r2, #1
 80173d8:	42b2      	cmp	r2, r6
 80173da:	d00a      	beq.n	80173f2 <rcl_wait+0x22a>
 80173dc:	6959      	ldr	r1, [r3, #20]
 80173de:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80173e2:	2900      	cmp	r1, #0
 80173e4:	d1f7      	bne.n	80173d6 <rcl_wait+0x20e>
 80173e6:	68a5      	ldr	r5, [r4, #8]
 80173e8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80173ec:	3201      	adds	r2, #1
 80173ee:	42b2      	cmp	r2, r6
 80173f0:	d1f4      	bne.n	80173dc <rcl_wait+0x214>
 80173f2:	69e6      	ldr	r6, [r4, #28]
 80173f4:	2200      	movs	r2, #0
 80173f6:	b91e      	cbnz	r6, 8017400 <rcl_wait+0x238>
 80173f8:	e00d      	b.n	8017416 <rcl_wait+0x24e>
 80173fa:	3201      	adds	r2, #1
 80173fc:	42b2      	cmp	r2, r6
 80173fe:	d00a      	beq.n	8017416 <rcl_wait+0x24e>
 8017400:	6a19      	ldr	r1, [r3, #32]
 8017402:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8017406:	2900      	cmp	r1, #0
 8017408:	d1f7      	bne.n	80173fa <rcl_wait+0x232>
 801740a:	69a5      	ldr	r5, [r4, #24]
 801740c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8017410:	3201      	adds	r2, #1
 8017412:	42b2      	cmp	r2, r6
 8017414:	d1f4      	bne.n	8017400 <rcl_wait+0x238>
 8017416:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017418:	2200      	movs	r2, #0
 801741a:	b91e      	cbnz	r6, 8017424 <rcl_wait+0x25c>
 801741c:	e00d      	b.n	801743a <rcl_wait+0x272>
 801741e:	3201      	adds	r2, #1
 8017420:	4296      	cmp	r6, r2
 8017422:	d00a      	beq.n	801743a <rcl_wait+0x272>
 8017424:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8017426:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801742a:	2900      	cmp	r1, #0
 801742c:	d1f7      	bne.n	801741e <rcl_wait+0x256>
 801742e:	6a25      	ldr	r5, [r4, #32]
 8017430:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8017434:	3201      	adds	r2, #1
 8017436:	4296      	cmp	r6, r2
 8017438:	d1f4      	bne.n	8017424 <rcl_wait+0x25c>
 801743a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801743c:	2200      	movs	r2, #0
 801743e:	b91e      	cbnz	r6, 8017448 <rcl_wait+0x280>
 8017440:	e00d      	b.n	801745e <rcl_wait+0x296>
 8017442:	3201      	adds	r2, #1
 8017444:	42b2      	cmp	r2, r6
 8017446:	d00a      	beq.n	801745e <rcl_wait+0x296>
 8017448:	6b99      	ldr	r1, [r3, #56]	; 0x38
 801744a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801744e:	2900      	cmp	r1, #0
 8017450:	d1f7      	bne.n	8017442 <rcl_wait+0x27a>
 8017452:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8017454:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8017458:	3201      	adds	r2, #1
 801745a:	42b2      	cmp	r2, r6
 801745c:	d1f4      	bne.n	8017448 <rcl_wait+0x280>
 801745e:	f1b8 0f02 	cmp.w	r8, #2
 8017462:	f47f aecc 	bne.w	80171fe <rcl_wait+0x36>
 8017466:	9b07      	ldr	r3, [sp, #28]
 8017468:	2b00      	cmp	r3, #0
 801746a:	bf08      	it	eq
 801746c:	2002      	moveq	r0, #2
 801746e:	e6c6      	b.n	80171fe <rcl_wait+0x36>
 8017470:	200b      	movs	r0, #11
 8017472:	b00f      	add	sp, #60	; 0x3c
 8017474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017478:	9b07      	ldr	r3, [sp, #28]
 801747a:	2b00      	cmp	r3, #0
 801747c:	f47f af79 	bne.w	8017372 <rcl_wait+0x1aa>
 8017480:	e731      	b.n	80172e6 <rcl_wait+0x11e>
 8017482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017486:	4313      	orrs	r3, r2
 8017488:	bf08      	it	eq
 801748a:	9107      	streq	r1, [sp, #28]
 801748c:	f43f af24 	beq.w	80172d8 <rcl_wait+0x110>
 8017490:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017494:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8017498:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 801749c:	2a01      	cmp	r2, #1
 801749e:	f173 0300 	sbcs.w	r3, r3, #0
 80174a2:	f04f 0300 	mov.w	r3, #0
 80174a6:	9307      	str	r3, [sp, #28]
 80174a8:	f6bf af63 	bge.w	8017372 <rcl_wait+0x1aa>
 80174ac:	e71b      	b.n	80172e6 <rcl_wait+0x11e>
 80174ae:	4632      	mov	r2, r6
 80174b0:	463b      	mov	r3, r7
 80174b2:	e7f3      	b.n	801749c <rcl_wait+0x2d4>
 80174b4:	f3af 8000 	nop.w
 80174b8:	3b9aca00 	.word	0x3b9aca00
 80174bc:	00000000 	.word	0x00000000

080174c0 <__atomic_load_8>:
 80174c0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80174c4:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 80174c8:	4b14      	ldr	r3, [pc, #80]	; (801751c <__atomic_load_8+0x5c>)
 80174ca:	4a15      	ldr	r2, [pc, #84]	; (8017520 <__atomic_load_8+0x60>)
 80174cc:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80174d0:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80174d4:	fb03 f301 	mul.w	r3, r3, r1
 80174d8:	ea83 33d3 	eor.w	r3, r3, r3, lsr #15
 80174dc:	fba2 1203 	umull	r1, r2, r2, r3
 80174e0:	0912      	lsrs	r2, r2, #4
 80174e2:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80174e6:	b430      	push	{r4, r5}
 80174e8:	ebc2 02c1 	rsb	r2, r2, r1, lsl #3
 80174ec:	4c0d      	ldr	r4, [pc, #52]	; (8017524 <__atomic_load_8+0x64>)
 80174ee:	1a9b      	subs	r3, r3, r2
 80174f0:	18e1      	adds	r1, r4, r3
 80174f2:	f04f 0501 	mov.w	r5, #1
 80174f6:	e8d1 2f4f 	ldrexb	r2, [r1]
 80174fa:	e8c1 5f4c 	strexb	ip, r5, [r1]
 80174fe:	f1bc 0f00 	cmp.w	ip, #0
 8017502:	d1f8      	bne.n	80174f6 <__atomic_load_8+0x36>
 8017504:	f3bf 8f5b 	dmb	ish
 8017508:	b2d2      	uxtb	r2, r2
 801750a:	2a00      	cmp	r2, #0
 801750c:	d1f3      	bne.n	80174f6 <__atomic_load_8+0x36>
 801750e:	e9d0 0100 	ldrd	r0, r1, [r0]
 8017512:	f3bf 8f5b 	dmb	ish
 8017516:	54e2      	strb	r2, [r4, r3]
 8017518:	bc30      	pop	{r4, r5}
 801751a:	4770      	bx	lr
 801751c:	27d4eb2d 	.word	0x27d4eb2d
 8017520:	b21642c9 	.word	0xb21642c9
 8017524:	20010478 	.word	0x20010478

08017528 <__atomic_store_8>:
 8017528:	b4f0      	push	{r4, r5, r6, r7}
 801752a:	ea80 4510 	eor.w	r5, r0, r0, lsr #16
 801752e:	f085 053d 	eor.w	r5, r5, #61	; 0x3d
 8017532:	4914      	ldr	r1, [pc, #80]	; (8017584 <__atomic_store_8+0x5c>)
 8017534:	4c14      	ldr	r4, [pc, #80]	; (8017588 <__atomic_store_8+0x60>)
 8017536:	4e15      	ldr	r6, [pc, #84]	; (801758c <__atomic_store_8+0x64>)
 8017538:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 801753c:	ea85 1515 	eor.w	r5, r5, r5, lsr #4
 8017540:	fb01 f105 	mul.w	r1, r1, r5
 8017544:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8017548:	fba4 5401 	umull	r5, r4, r4, r1
 801754c:	0924      	lsrs	r4, r4, #4
 801754e:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8017552:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 8017556:	1b09      	subs	r1, r1, r4
 8017558:	1875      	adds	r5, r6, r1
 801755a:	f04f 0701 	mov.w	r7, #1
 801755e:	e8d5 4f4f 	ldrexb	r4, [r5]
 8017562:	e8c5 7f4c 	strexb	ip, r7, [r5]
 8017566:	f1bc 0f00 	cmp.w	ip, #0
 801756a:	d1f8      	bne.n	801755e <__atomic_store_8+0x36>
 801756c:	f3bf 8f5b 	dmb	ish
 8017570:	b2e4      	uxtb	r4, r4
 8017572:	2c00      	cmp	r4, #0
 8017574:	d1f3      	bne.n	801755e <__atomic_store_8+0x36>
 8017576:	e9c0 2300 	strd	r2, r3, [r0]
 801757a:	f3bf 8f5b 	dmb	ish
 801757e:	5474      	strb	r4, [r6, r1]
 8017580:	bcf0      	pop	{r4, r5, r6, r7}
 8017582:	4770      	bx	lr
 8017584:	27d4eb2d 	.word	0x27d4eb2d
 8017588:	b21642c9 	.word	0xb21642c9
 801758c:	20010478 	.word	0x20010478

08017590 <__atomic_exchange_8>:
 8017590:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8017594:	ea80 4510 	eor.w	r5, r0, r0, lsr #16
 8017598:	f085 053d 	eor.w	r5, r5, #61	; 0x3d
 801759c:	4c16      	ldr	r4, [pc, #88]	; (80175f8 <__atomic_exchange_8+0x68>)
 801759e:	4917      	ldr	r1, [pc, #92]	; (80175fc <__atomic_exchange_8+0x6c>)
 80175a0:	4e17      	ldr	r6, [pc, #92]	; (8017600 <__atomic_exchange_8+0x70>)
 80175a2:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 80175a6:	ea85 1515 	eor.w	r5, r5, r5, lsr #4
 80175aa:	fb04 f505 	mul.w	r5, r4, r5
 80175ae:	ea85 35d5 	eor.w	r5, r5, r5, lsr #15
 80175b2:	fba1 4105 	umull	r4, r1, r1, r5
 80175b6:	0909      	lsrs	r1, r1, #4
 80175b8:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80175bc:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 80175c0:	1a6c      	subs	r4, r5, r1
 80175c2:	1931      	adds	r1, r6, r4
 80175c4:	f04f 0701 	mov.w	r7, #1
 80175c8:	e8d1 5f4f 	ldrexb	r5, [r1]
 80175cc:	e8c1 7f4c 	strexb	ip, r7, [r1]
 80175d0:	f1bc 0f00 	cmp.w	ip, #0
 80175d4:	d1f8      	bne.n	80175c8 <__atomic_exchange_8+0x38>
 80175d6:	f3bf 8f5b 	dmb	ish
 80175da:	b2ed      	uxtb	r5, r5
 80175dc:	2d00      	cmp	r5, #0
 80175de:	d1f3      	bne.n	80175c8 <__atomic_exchange_8+0x38>
 80175e0:	e9d0 8900 	ldrd	r8, r9, [r0]
 80175e4:	e9c0 2300 	strd	r2, r3, [r0]
 80175e8:	f3bf 8f5b 	dmb	ish
 80175ec:	5535      	strb	r5, [r6, r4]
 80175ee:	4640      	mov	r0, r8
 80175f0:	4649      	mov	r1, r9
 80175f2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80175f6:	4770      	bx	lr
 80175f8:	27d4eb2d 	.word	0x27d4eb2d
 80175fc:	b21642c9 	.word	0xb21642c9
 8017600:	20010478 	.word	0x20010478

08017604 <__atomic_fetch_add_8>:
 8017604:	b4f0      	push	{r4, r5, r6, r7}
 8017606:	ea80 4510 	eor.w	r5, r0, r0, lsr #16
 801760a:	f085 053d 	eor.w	r5, r5, #61	; 0x3d
 801760e:	4c17      	ldr	r4, [pc, #92]	; (801766c <__atomic_fetch_add_8+0x68>)
 8017610:	4917      	ldr	r1, [pc, #92]	; (8017670 <__atomic_fetch_add_8+0x6c>)
 8017612:	4e18      	ldr	r6, [pc, #96]	; (8017674 <__atomic_fetch_add_8+0x70>)
 8017614:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 8017618:	ea85 1515 	eor.w	r5, r5, r5, lsr #4
 801761c:	fb04 f505 	mul.w	r5, r4, r5
 8017620:	ea85 35d5 	eor.w	r5, r5, r5, lsr #15
 8017624:	fba1 4105 	umull	r4, r1, r1, r5
 8017628:	0909      	lsrs	r1, r1, #4
 801762a:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 801762e:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 8017632:	1a6c      	subs	r4, r5, r1
 8017634:	1931      	adds	r1, r6, r4
 8017636:	f04f 0701 	mov.w	r7, #1
 801763a:	e8d1 5f4f 	ldrexb	r5, [r1]
 801763e:	e8c1 7f4c 	strexb	ip, r7, [r1]
 8017642:	f1bc 0f00 	cmp.w	ip, #0
 8017646:	d1f8      	bne.n	801763a <__atomic_fetch_add_8+0x36>
 8017648:	f3bf 8f5b 	dmb	ish
 801764c:	b2ed      	uxtb	r5, r5
 801764e:	2d00      	cmp	r5, #0
 8017650:	d1f3      	bne.n	801763a <__atomic_fetch_add_8+0x36>
 8017652:	e9d0 7100 	ldrd	r7, r1, [r0]
 8017656:	18ba      	adds	r2, r7, r2
 8017658:	eb41 0303 	adc.w	r3, r1, r3
 801765c:	e9c0 2300 	strd	r2, r3, [r0]
 8017660:	f3bf 8f5b 	dmb	ish
 8017664:	5535      	strb	r5, [r6, r4]
 8017666:	4638      	mov	r0, r7
 8017668:	bcf0      	pop	{r4, r5, r6, r7}
 801766a:	4770      	bx	lr
 801766c:	27d4eb2d 	.word	0x27d4eb2d
 8017670:	b21642c9 	.word	0xb21642c9
 8017674:	20010478 	.word	0x20010478

08017678 <rcutils_is_directory>:
 8017678:	2000      	movs	r0, #0
 801767a:	4770      	bx	lr

0801767c <rcutils_join_path>:
 801767c:	b082      	sub	sp, #8
 801767e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8017682:	2000      	movs	r0, #0
 8017684:	b002      	add	sp, #8
 8017686:	4770      	bx	lr

08017688 <rcutils_to_native_path>:
 8017688:	b084      	sub	sp, #16
 801768a:	a801      	add	r0, sp, #4
 801768c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8017690:	b004      	add	sp, #16
 8017692:	2000      	movs	r0, #0
 8017694:	4770      	bx	lr
 8017696:	bf00      	nop

08017698 <rcutils_format_string_limit>:
 8017698:	b40f      	push	{r0, r1, r2, r3}
 801769a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801769c:	b083      	sub	sp, #12
 801769e:	ac08      	add	r4, sp, #32
 80176a0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80176a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80176a6:	b34e      	cbz	r6, 80176fc <rcutils_format_string_limit+0x64>
 80176a8:	a808      	add	r0, sp, #32
 80176aa:	f7f7 fcd5 	bl	800f058 <rcutils_allocator_is_valid>
 80176ae:	b328      	cbz	r0, 80176fc <rcutils_format_string_limit+0x64>
 80176b0:	2100      	movs	r1, #0
 80176b2:	ab0f      	add	r3, sp, #60	; 0x3c
 80176b4:	4608      	mov	r0, r1
 80176b6:	4632      	mov	r2, r6
 80176b8:	e9cd 3300 	strd	r3, r3, [sp]
 80176bc:	f000 f904 	bl	80178c8 <rcutils_vsnprintf>
 80176c0:	1c43      	adds	r3, r0, #1
 80176c2:	4605      	mov	r5, r0
 80176c4:	d01a      	beq.n	80176fc <rcutils_format_string_limit+0x64>
 80176c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80176c8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80176ca:	1c47      	adds	r7, r0, #1
 80176cc:	429f      	cmp	r7, r3
 80176ce:	bf84      	itt	hi
 80176d0:	461f      	movhi	r7, r3
 80176d2:	f103 35ff 	addhi.w	r5, r3, #4294967295	; 0xffffffff
 80176d6:	4638      	mov	r0, r7
 80176d8:	9b08      	ldr	r3, [sp, #32]
 80176da:	4798      	blx	r3
 80176dc:	4604      	mov	r4, r0
 80176de:	b168      	cbz	r0, 80176fc <rcutils_format_string_limit+0x64>
 80176e0:	9b01      	ldr	r3, [sp, #4]
 80176e2:	4632      	mov	r2, r6
 80176e4:	4639      	mov	r1, r7
 80176e6:	f000 f8ef 	bl	80178c8 <rcutils_vsnprintf>
 80176ea:	2800      	cmp	r0, #0
 80176ec:	db02      	blt.n	80176f4 <rcutils_format_string_limit+0x5c>
 80176ee:	2300      	movs	r3, #0
 80176f0:	5563      	strb	r3, [r4, r5]
 80176f2:	e004      	b.n	80176fe <rcutils_format_string_limit+0x66>
 80176f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80176f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80176f8:	4620      	mov	r0, r4
 80176fa:	4798      	blx	r3
 80176fc:	2400      	movs	r4, #0
 80176fe:	4620      	mov	r0, r4
 8017700:	b003      	add	sp, #12
 8017702:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017706:	b004      	add	sp, #16
 8017708:	4770      	bx	lr
 801770a:	bf00      	nop

0801770c <rcutils_get_env>:
 801770c:	b168      	cbz	r0, 801772a <rcutils_get_env+0x1e>
 801770e:	b510      	push	{r4, lr}
 8017710:	460c      	mov	r4, r1
 8017712:	b129      	cbz	r1, 8017720 <rcutils_get_env+0x14>
 8017714:	f001 ff10 	bl	8019538 <getenv>
 8017718:	b120      	cbz	r0, 8017724 <rcutils_get_env+0x18>
 801771a:	6020      	str	r0, [r4, #0]
 801771c:	2000      	movs	r0, #0
 801771e:	bd10      	pop	{r4, pc}
 8017720:	4803      	ldr	r0, [pc, #12]	; (8017730 <rcutils_get_env+0x24>)
 8017722:	bd10      	pop	{r4, pc}
 8017724:	4b03      	ldr	r3, [pc, #12]	; (8017734 <rcutils_get_env+0x28>)
 8017726:	6023      	str	r3, [r4, #0]
 8017728:	bd10      	pop	{r4, pc}
 801772a:	4803      	ldr	r0, [pc, #12]	; (8017738 <rcutils_get_env+0x2c>)
 801772c:	4770      	bx	lr
 801772e:	bf00      	nop
 8017730:	0801f0f4 	.word	0x0801f0f4
 8017734:	0801f218 	.word	0x0801f218
 8017738:	0801f0d8 	.word	0x0801f0d8

0801773c <rcutils_repl_str>:
 801773c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017740:	ed2d 8b02 	vpush	{d8}
 8017744:	b087      	sub	sp, #28
 8017746:	4680      	mov	r8, r0
 8017748:	4608      	mov	r0, r1
 801774a:	f8cd 8000 	str.w	r8, [sp]
 801774e:	ee08 2a10 	vmov	s16, r2
 8017752:	468a      	mov	sl, r1
 8017754:	4699      	mov	r9, r3
 8017756:	f7e8 fd45 	bl	80001e4 <strlen>
 801775a:	2600      	movs	r6, #0
 801775c:	4647      	mov	r7, r8
 801775e:	9001      	str	r0, [sp, #4]
 8017760:	46b3      	mov	fp, r6
 8017762:	2510      	movs	r5, #16
 8017764:	46b0      	mov	r8, r6
 8017766:	e01d      	b.n	80177a4 <rcutils_repl_str+0x68>
 8017768:	f10b 0b01 	add.w	fp, fp, #1
 801776c:	455e      	cmp	r6, fp
 801776e:	d211      	bcs.n	8017794 <rcutils_repl_str+0x58>
 8017770:	442e      	add	r6, r5
 8017772:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8017776:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801777a:	00b1      	lsls	r1, r6, #2
 801777c:	4798      	blx	r3
 801777e:	2800      	cmp	r0, #0
 8017780:	f000 8084 	beq.w	801788c <rcutils_repl_str+0x150>
 8017784:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017788:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 801778c:	bf28      	it	cs
 801778e:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 8017792:	4680      	mov	r8, r0
 8017794:	9a00      	ldr	r2, [sp, #0]
 8017796:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 801779a:	1aa2      	subs	r2, r4, r2
 801779c:	f843 2c04 	str.w	r2, [r3, #-4]
 80177a0:	9b01      	ldr	r3, [sp, #4]
 80177a2:	18e7      	adds	r7, r4, r3
 80177a4:	4651      	mov	r1, sl
 80177a6:	4638      	mov	r0, r7
 80177a8:	f002 fbdb 	bl	8019f62 <strstr>
 80177ac:	4604      	mov	r4, r0
 80177ae:	4640      	mov	r0, r8
 80177b0:	2c00      	cmp	r4, #0
 80177b2:	d1d9      	bne.n	8017768 <rcutils_repl_str+0x2c>
 80177b4:	46b8      	mov	r8, r7
 80177b6:	4607      	mov	r7, r0
 80177b8:	4640      	mov	r0, r8
 80177ba:	f7e8 fd13 	bl	80001e4 <strlen>
 80177be:	9b00      	ldr	r3, [sp, #0]
 80177c0:	eba8 0303 	sub.w	r3, r8, r3
 80177c4:	181d      	adds	r5, r3, r0
 80177c6:	9504      	str	r5, [sp, #16]
 80177c8:	f1bb 0f00 	cmp.w	fp, #0
 80177cc:	d03d      	beq.n	801784a <rcutils_repl_str+0x10e>
 80177ce:	ee18 0a10 	vmov	r0, s16
 80177d2:	f7e8 fd07 	bl	80001e4 <strlen>
 80177d6:	9b01      	ldr	r3, [sp, #4]
 80177d8:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80177dc:	1ac3      	subs	r3, r0, r3
 80177de:	fb0b 5303 	mla	r3, fp, r3, r5
 80177e2:	9305      	str	r3, [sp, #20]
 80177e4:	4606      	mov	r6, r0
 80177e6:	1c58      	adds	r0, r3, #1
 80177e8:	f8d9 3000 	ldr.w	r3, [r9]
 80177ec:	4798      	blx	r3
 80177ee:	9003      	str	r0, [sp, #12]
 80177f0:	2800      	cmp	r0, #0
 80177f2:	d04c      	beq.n	801788e <rcutils_repl_str+0x152>
 80177f4:	683a      	ldr	r2, [r7, #0]
 80177f6:	9900      	ldr	r1, [sp, #0]
 80177f8:	f001 ff1c 	bl	8019634 <memcpy>
 80177fc:	9b03      	ldr	r3, [sp, #12]
 80177fe:	683d      	ldr	r5, [r7, #0]
 8017800:	ee18 8a10 	vmov	r8, s16
 8017804:	441d      	add	r5, r3
 8017806:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 801780a:	9302      	str	r3, [sp, #8]
 801780c:	46ba      	mov	sl, r7
 801780e:	4632      	mov	r2, r6
 8017810:	4641      	mov	r1, r8
 8017812:	4628      	mov	r0, r5
 8017814:	f001 ff0e 	bl	8019634 <memcpy>
 8017818:	9b01      	ldr	r3, [sp, #4]
 801781a:	f85a 2b04 	ldr.w	r2, [sl], #4
 801781e:	441a      	add	r2, r3
 8017820:	9b00      	ldr	r3, [sp, #0]
 8017822:	1899      	adds	r1, r3, r2
 8017824:	9b02      	ldr	r3, [sp, #8]
 8017826:	4435      	add	r5, r6
 8017828:	429c      	cmp	r4, r3
 801782a:	4628      	mov	r0, r5
 801782c:	d025      	beq.n	801787a <rcutils_repl_str+0x13e>
 801782e:	f8da 3000 	ldr.w	r3, [sl]
 8017832:	3401      	adds	r4, #1
 8017834:	1a9a      	subs	r2, r3, r2
 8017836:	4415      	add	r5, r2
 8017838:	f001 fefc 	bl	8019634 <memcpy>
 801783c:	455c      	cmp	r4, fp
 801783e:	d3e6      	bcc.n	801780e <rcutils_repl_str+0xd2>
 8017840:	9a03      	ldr	r2, [sp, #12]
 8017842:	9905      	ldr	r1, [sp, #20]
 8017844:	2300      	movs	r3, #0
 8017846:	5453      	strb	r3, [r2, r1]
 8017848:	e00b      	b.n	8017862 <rcutils_repl_str+0x126>
 801784a:	4628      	mov	r0, r5
 801784c:	f8d9 3000 	ldr.w	r3, [r9]
 8017850:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8017854:	3001      	adds	r0, #1
 8017856:	4798      	blx	r3
 8017858:	9003      	str	r0, [sp, #12]
 801785a:	b110      	cbz	r0, 8017862 <rcutils_repl_str+0x126>
 801785c:	9900      	ldr	r1, [sp, #0]
 801785e:	f002 fb59 	bl	8019f14 <strcpy>
 8017862:	4638      	mov	r0, r7
 8017864:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017868:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801786c:	4798      	blx	r3
 801786e:	9803      	ldr	r0, [sp, #12]
 8017870:	b007      	add	sp, #28
 8017872:	ecbd 8b02 	vpop	{d8}
 8017876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801787a:	9b04      	ldr	r3, [sp, #16]
 801787c:	3401      	adds	r4, #1
 801787e:	1a9a      	subs	r2, r3, r2
 8017880:	4415      	add	r5, r2
 8017882:	f001 fed7 	bl	8019634 <memcpy>
 8017886:	455c      	cmp	r4, fp
 8017888:	d3c1      	bcc.n	801780e <rcutils_repl_str+0xd2>
 801788a:	e7d9      	b.n	8017840 <rcutils_repl_str+0x104>
 801788c:	4647      	mov	r7, r8
 801788e:	2300      	movs	r3, #0
 8017890:	9303      	str	r3, [sp, #12]
 8017892:	e7e6      	b.n	8017862 <rcutils_repl_str+0x126>

08017894 <rcutils_snprintf>:
 8017894:	b40c      	push	{r2, r3}
 8017896:	b530      	push	{r4, r5, lr}
 8017898:	b083      	sub	sp, #12
 801789a:	ab06      	add	r3, sp, #24
 801789c:	f853 2b04 	ldr.w	r2, [r3], #4
 80178a0:	9301      	str	r3, [sp, #4]
 80178a2:	b152      	cbz	r2, 80178ba <rcutils_snprintf+0x26>
 80178a4:	b138      	cbz	r0, 80178b6 <rcutils_snprintf+0x22>
 80178a6:	b141      	cbz	r1, 80178ba <rcutils_snprintf+0x26>
 80178a8:	f003 fad8 	bl	801ae5c <vsniprintf>
 80178ac:	b003      	add	sp, #12
 80178ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80178b2:	b002      	add	sp, #8
 80178b4:	4770      	bx	lr
 80178b6:	2900      	cmp	r1, #0
 80178b8:	d0f6      	beq.n	80178a8 <rcutils_snprintf+0x14>
 80178ba:	f001 fdc9 	bl	8019450 <__errno>
 80178be:	2316      	movs	r3, #22
 80178c0:	6003      	str	r3, [r0, #0]
 80178c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80178c6:	e7f1      	b.n	80178ac <rcutils_snprintf+0x18>

080178c8 <rcutils_vsnprintf>:
 80178c8:	b570      	push	{r4, r5, r6, lr}
 80178ca:	b13a      	cbz	r2, 80178dc <rcutils_vsnprintf+0x14>
 80178cc:	b120      	cbz	r0, 80178d8 <rcutils_vsnprintf+0x10>
 80178ce:	b129      	cbz	r1, 80178dc <rcutils_vsnprintf+0x14>
 80178d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80178d4:	f003 bac2 	b.w	801ae5c <vsniprintf>
 80178d8:	2900      	cmp	r1, #0
 80178da:	d0f9      	beq.n	80178d0 <rcutils_vsnprintf+0x8>
 80178dc:	f001 fdb8 	bl	8019450 <__errno>
 80178e0:	2316      	movs	r3, #22
 80178e2:	6003      	str	r3, [r0, #0]
 80178e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80178e8:	bd70      	pop	{r4, r5, r6, pc}
 80178ea:	bf00      	nop

080178ec <rcutils_strdup>:
 80178ec:	b084      	sub	sp, #16
 80178ee:	b570      	push	{r4, r5, r6, lr}
 80178f0:	b082      	sub	sp, #8
 80178f2:	ac07      	add	r4, sp, #28
 80178f4:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80178f8:	4605      	mov	r5, r0
 80178fa:	b1b0      	cbz	r0, 801792a <rcutils_strdup+0x3e>
 80178fc:	f7e8 fc72 	bl	80001e4 <strlen>
 8017900:	1c42      	adds	r2, r0, #1
 8017902:	9b07      	ldr	r3, [sp, #28]
 8017904:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8017906:	9201      	str	r2, [sp, #4]
 8017908:	4606      	mov	r6, r0
 801790a:	4610      	mov	r0, r2
 801790c:	4798      	blx	r3
 801790e:	4604      	mov	r4, r0
 8017910:	b128      	cbz	r0, 801791e <rcutils_strdup+0x32>
 8017912:	9a01      	ldr	r2, [sp, #4]
 8017914:	4629      	mov	r1, r5
 8017916:	f001 fe8d 	bl	8019634 <memcpy>
 801791a:	2300      	movs	r3, #0
 801791c:	55a3      	strb	r3, [r4, r6]
 801791e:	4620      	mov	r0, r4
 8017920:	b002      	add	sp, #8
 8017922:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017926:	b004      	add	sp, #16
 8017928:	4770      	bx	lr
 801792a:	4604      	mov	r4, r0
 801792c:	e7f7      	b.n	801791e <rcutils_strdup+0x32>
 801792e:	bf00      	nop

08017930 <rcutils_strndup>:
 8017930:	b082      	sub	sp, #8
 8017932:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017934:	460e      	mov	r6, r1
 8017936:	a906      	add	r1, sp, #24
 8017938:	e881 000c 	stmia.w	r1, {r2, r3}
 801793c:	4605      	mov	r5, r0
 801793e:	b180      	cbz	r0, 8017962 <rcutils_strndup+0x32>
 8017940:	1c77      	adds	r7, r6, #1
 8017942:	990a      	ldr	r1, [sp, #40]	; 0x28
 8017944:	4638      	mov	r0, r7
 8017946:	4790      	blx	r2
 8017948:	4604      	mov	r4, r0
 801794a:	b128      	cbz	r0, 8017958 <rcutils_strndup+0x28>
 801794c:	463a      	mov	r2, r7
 801794e:	4629      	mov	r1, r5
 8017950:	f001 fe70 	bl	8019634 <memcpy>
 8017954:	2300      	movs	r3, #0
 8017956:	55a3      	strb	r3, [r4, r6]
 8017958:	4620      	mov	r0, r4
 801795a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801795e:	b002      	add	sp, #8
 8017960:	4770      	bx	lr
 8017962:	4604      	mov	r4, r0
 8017964:	e7f8      	b.n	8017958 <rcutils_strndup+0x28>
 8017966:	bf00      	nop

08017968 <rmw_get_zero_initialized_context>:
 8017968:	b510      	push	{r4, lr}
 801796a:	2250      	movs	r2, #80	; 0x50
 801796c:	4604      	mov	r4, r0
 801796e:	2100      	movs	r1, #0
 8017970:	f001 fe88 	bl	8019684 <memset>
 8017974:	4620      	mov	r0, r4
 8017976:	bd10      	pop	{r4, pc}

08017978 <rmw_validate_namespace_with_size>:
 8017978:	b340      	cbz	r0, 80179cc <rmw_validate_namespace_with_size+0x54>
 801797a:	b5d0      	push	{r4, r6, r7, lr}
 801797c:	4614      	mov	r4, r2
 801797e:	b0c2      	sub	sp, #264	; 0x108
 8017980:	b332      	cbz	r2, 80179d0 <rmw_validate_namespace_with_size+0x58>
 8017982:	2901      	cmp	r1, #1
 8017984:	460f      	mov	r7, r1
 8017986:	461e      	mov	r6, r3
 8017988:	d102      	bne.n	8017990 <rmw_validate_namespace_with_size+0x18>
 801798a:	7803      	ldrb	r3, [r0, #0]
 801798c:	2b2f      	cmp	r3, #47	; 0x2f
 801798e:	d019      	beq.n	80179c4 <rmw_validate_namespace_with_size+0x4c>
 8017990:	aa01      	add	r2, sp, #4
 8017992:	4669      	mov	r1, sp
 8017994:	f7f7 fe1c 	bl	800f5d0 <rmw_validate_full_topic_name>
 8017998:	b990      	cbnz	r0, 80179c0 <rmw_validate_namespace_with_size+0x48>
 801799a:	9b00      	ldr	r3, [sp, #0]
 801799c:	b14b      	cbz	r3, 80179b2 <rmw_validate_namespace_with_size+0x3a>
 801799e:	2b07      	cmp	r3, #7
 80179a0:	d007      	beq.n	80179b2 <rmw_validate_namespace_with_size+0x3a>
 80179a2:	1e5a      	subs	r2, r3, #1
 80179a4:	2a05      	cmp	r2, #5
 80179a6:	d82b      	bhi.n	8017a00 <rmw_validate_namespace_with_size+0x88>
 80179a8:	e8df f002 	tbb	[pc, r2]
 80179ac:	24211e1b 	.word	0x24211e1b
 80179b0:	1427      	.short	0x1427
 80179b2:	2ff5      	cmp	r7, #245	; 0xf5
 80179b4:	d906      	bls.n	80179c4 <rmw_validate_namespace_with_size+0x4c>
 80179b6:	2307      	movs	r3, #7
 80179b8:	6023      	str	r3, [r4, #0]
 80179ba:	b10e      	cbz	r6, 80179c0 <rmw_validate_namespace_with_size+0x48>
 80179bc:	23f4      	movs	r3, #244	; 0xf4
 80179be:	6033      	str	r3, [r6, #0]
 80179c0:	b042      	add	sp, #264	; 0x108
 80179c2:	bdd0      	pop	{r4, r6, r7, pc}
 80179c4:	2000      	movs	r0, #0
 80179c6:	6020      	str	r0, [r4, #0]
 80179c8:	b042      	add	sp, #264	; 0x108
 80179ca:	bdd0      	pop	{r4, r6, r7, pc}
 80179cc:	200b      	movs	r0, #11
 80179ce:	4770      	bx	lr
 80179d0:	200b      	movs	r0, #11
 80179d2:	e7f5      	b.n	80179c0 <rmw_validate_namespace_with_size+0x48>
 80179d4:	2306      	movs	r3, #6
 80179d6:	6023      	str	r3, [r4, #0]
 80179d8:	2e00      	cmp	r6, #0
 80179da:	d0f1      	beq.n	80179c0 <rmw_validate_namespace_with_size+0x48>
 80179dc:	9b01      	ldr	r3, [sp, #4]
 80179de:	6033      	str	r3, [r6, #0]
 80179e0:	e7ee      	b.n	80179c0 <rmw_validate_namespace_with_size+0x48>
 80179e2:	2301      	movs	r3, #1
 80179e4:	6023      	str	r3, [r4, #0]
 80179e6:	e7f7      	b.n	80179d8 <rmw_validate_namespace_with_size+0x60>
 80179e8:	2302      	movs	r3, #2
 80179ea:	6023      	str	r3, [r4, #0]
 80179ec:	e7f4      	b.n	80179d8 <rmw_validate_namespace_with_size+0x60>
 80179ee:	2303      	movs	r3, #3
 80179f0:	6023      	str	r3, [r4, #0]
 80179f2:	e7f1      	b.n	80179d8 <rmw_validate_namespace_with_size+0x60>
 80179f4:	2304      	movs	r3, #4
 80179f6:	6023      	str	r3, [r4, #0]
 80179f8:	e7ee      	b.n	80179d8 <rmw_validate_namespace_with_size+0x60>
 80179fa:	2305      	movs	r3, #5
 80179fc:	6023      	str	r3, [r4, #0]
 80179fe:	e7eb      	b.n	80179d8 <rmw_validate_namespace_with_size+0x60>
 8017a00:	4a03      	ldr	r2, [pc, #12]	; (8017a10 <rmw_validate_namespace_with_size+0x98>)
 8017a02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8017a06:	a802      	add	r0, sp, #8
 8017a08:	f7ff ff44 	bl	8017894 <rcutils_snprintf>
 8017a0c:	2001      	movs	r0, #1
 8017a0e:	e7d7      	b.n	80179c0 <rmw_validate_namespace_with_size+0x48>
 8017a10:	0801f110 	.word	0x0801f110

08017a14 <rmw_validate_namespace>:
 8017a14:	b168      	cbz	r0, 8017a32 <rmw_validate_namespace+0x1e>
 8017a16:	b570      	push	{r4, r5, r6, lr}
 8017a18:	460d      	mov	r5, r1
 8017a1a:	4616      	mov	r6, r2
 8017a1c:	4604      	mov	r4, r0
 8017a1e:	f7e8 fbe1 	bl	80001e4 <strlen>
 8017a22:	4633      	mov	r3, r6
 8017a24:	4601      	mov	r1, r0
 8017a26:	462a      	mov	r2, r5
 8017a28:	4620      	mov	r0, r4
 8017a2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017a2e:	f7ff bfa3 	b.w	8017978 <rmw_validate_namespace_with_size>
 8017a32:	200b      	movs	r0, #11
 8017a34:	4770      	bx	lr
 8017a36:	bf00      	nop

08017a38 <rmw_namespace_validation_result_string>:
 8017a38:	2807      	cmp	r0, #7
 8017a3a:	bf9a      	itte	ls
 8017a3c:	4b02      	ldrls	r3, [pc, #8]	; (8017a48 <rmw_namespace_validation_result_string+0x10>)
 8017a3e:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017a42:	4802      	ldrhi	r0, [pc, #8]	; (8017a4c <rmw_namespace_validation_result_string+0x14>)
 8017a44:	4770      	bx	lr
 8017a46:	bf00      	nop
 8017a48:	0801f308 	.word	0x0801f308
 8017a4c:	0801f160 	.word	0x0801f160

08017a50 <rmw_validate_node_name>:
 8017a50:	2800      	cmp	r0, #0
 8017a52:	d03b      	beq.n	8017acc <rmw_validate_node_name+0x7c>
 8017a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a58:	460f      	mov	r7, r1
 8017a5a:	2900      	cmp	r1, #0
 8017a5c:	d038      	beq.n	8017ad0 <rmw_validate_node_name+0x80>
 8017a5e:	4615      	mov	r5, r2
 8017a60:	4604      	mov	r4, r0
 8017a62:	f7e8 fbbf 	bl	80001e4 <strlen>
 8017a66:	b1e0      	cbz	r0, 8017aa2 <rmw_validate_node_name+0x52>
 8017a68:	1e63      	subs	r3, r4, #1
 8017a6a:	eb03 0e00 	add.w	lr, r3, r0
 8017a6e:	f1c4 0c01 	rsb	ip, r4, #1
 8017a72:	eb0c 0803 	add.w	r8, ip, r3
 8017a76:	f813 6f01 	ldrb.w	r6, [r3, #1]!
 8017a7a:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
 8017a7e:	f026 0220 	bic.w	r2, r6, #32
 8017a82:	2909      	cmp	r1, #9
 8017a84:	f1a2 0241 	sub.w	r2, r2, #65	; 0x41
 8017a88:	d913      	bls.n	8017ab2 <rmw_validate_node_name+0x62>
 8017a8a:	2a19      	cmp	r2, #25
 8017a8c:	d911      	bls.n	8017ab2 <rmw_validate_node_name+0x62>
 8017a8e:	2e5f      	cmp	r6, #95	; 0x5f
 8017a90:	d00f      	beq.n	8017ab2 <rmw_validate_node_name+0x62>
 8017a92:	2302      	movs	r3, #2
 8017a94:	603b      	str	r3, [r7, #0]
 8017a96:	b10d      	cbz	r5, 8017a9c <rmw_validate_node_name+0x4c>
 8017a98:	f8c5 8000 	str.w	r8, [r5]
 8017a9c:	2000      	movs	r0, #0
 8017a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017aa2:	2301      	movs	r3, #1
 8017aa4:	603b      	str	r3, [r7, #0]
 8017aa6:	2d00      	cmp	r5, #0
 8017aa8:	d0f8      	beq.n	8017a9c <rmw_validate_node_name+0x4c>
 8017aaa:	2000      	movs	r0, #0
 8017aac:	6028      	str	r0, [r5, #0]
 8017aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ab2:	4573      	cmp	r3, lr
 8017ab4:	d1dd      	bne.n	8017a72 <rmw_validate_node_name+0x22>
 8017ab6:	7822      	ldrb	r2, [r4, #0]
 8017ab8:	4b0d      	ldr	r3, [pc, #52]	; (8017af0 <rmw_validate_node_name+0xa0>)
 8017aba:	5cd3      	ldrb	r3, [r2, r3]
 8017abc:	f013 0304 	ands.w	r3, r3, #4
 8017ac0:	d110      	bne.n	8017ae4 <rmw_validate_node_name+0x94>
 8017ac2:	28ff      	cmp	r0, #255	; 0xff
 8017ac4:	d806      	bhi.n	8017ad4 <rmw_validate_node_name+0x84>
 8017ac6:	603b      	str	r3, [r7, #0]
 8017ac8:	4618      	mov	r0, r3
 8017aca:	e7e8      	b.n	8017a9e <rmw_validate_node_name+0x4e>
 8017acc:	200b      	movs	r0, #11
 8017ace:	4770      	bx	lr
 8017ad0:	200b      	movs	r0, #11
 8017ad2:	e7e4      	b.n	8017a9e <rmw_validate_node_name+0x4e>
 8017ad4:	2204      	movs	r2, #4
 8017ad6:	603a      	str	r2, [r7, #0]
 8017ad8:	2d00      	cmp	r5, #0
 8017ada:	d0df      	beq.n	8017a9c <rmw_validate_node_name+0x4c>
 8017adc:	22fe      	movs	r2, #254	; 0xfe
 8017ade:	4618      	mov	r0, r3
 8017ae0:	602a      	str	r2, [r5, #0]
 8017ae2:	e7dc      	b.n	8017a9e <rmw_validate_node_name+0x4e>
 8017ae4:	2303      	movs	r3, #3
 8017ae6:	603b      	str	r3, [r7, #0]
 8017ae8:	2d00      	cmp	r5, #0
 8017aea:	d1de      	bne.n	8017aaa <rmw_validate_node_name+0x5a>
 8017aec:	e7d6      	b.n	8017a9c <rmw_validate_node_name+0x4c>
 8017aee:	bf00      	nop
 8017af0:	0801f4b9 	.word	0x0801f4b9

08017af4 <rmw_node_name_validation_result_string>:
 8017af4:	2804      	cmp	r0, #4
 8017af6:	bf9a      	itte	ls
 8017af8:	4b02      	ldrls	r3, [pc, #8]	; (8017b04 <rmw_node_name_validation_result_string+0x10>)
 8017afa:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017afe:	4802      	ldrhi	r0, [pc, #8]	; (8017b08 <rmw_node_name_validation_result_string+0x14>)
 8017b00:	4770      	bx	lr
 8017b02:	bf00      	nop
 8017b04:	0801f414 	.word	0x0801f414
 8017b08:	0801f328 	.word	0x0801f328

08017b0c <on_status>:
 8017b0c:	b082      	sub	sp, #8
 8017b0e:	b002      	add	sp, #8
 8017b10:	4770      	bx	lr
 8017b12:	bf00      	nop

08017b14 <on_topic>:
 8017b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b18:	4a21      	ldr	r2, [pc, #132]	; (8017ba0 <on_topic+0x8c>)
 8017b1a:	b094      	sub	sp, #80	; 0x50
 8017b1c:	6812      	ldr	r2, [r2, #0]
 8017b1e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8017b20:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 8017b24:	9113      	str	r1, [sp, #76]	; 0x4c
 8017b26:	9312      	str	r3, [sp, #72]	; 0x48
 8017b28:	b3ba      	cbz	r2, 8017b9a <on_topic+0x86>
 8017b2a:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 8017b2e:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 8017b32:	e001      	b.n	8017b38 <on_topic+0x24>
 8017b34:	6892      	ldr	r2, [r2, #8]
 8017b36:	b382      	cbz	r2, 8017b9a <on_topic+0x86>
 8017b38:	68d4      	ldr	r4, [r2, #12]
 8017b3a:	8aa3      	ldrh	r3, [r4, #20]
 8017b3c:	428b      	cmp	r3, r1
 8017b3e:	d1f9      	bne.n	8017b34 <on_topic+0x20>
 8017b40:	7da3      	ldrb	r3, [r4, #22]
 8017b42:	4283      	cmp	r3, r0
 8017b44:	d1f6      	bne.n	8017b34 <on_topic+0x20>
 8017b46:	2248      	movs	r2, #72	; 0x48
 8017b48:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8017b4c:	4668      	mov	r0, sp
 8017b4e:	f001 fd71 	bl	8019634 <memcpy>
 8017b52:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 8017b56:	4620      	mov	r0, r4
 8017b58:	f7f8 fe2a 	bl	80107b0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017b5c:	4607      	mov	r7, r0
 8017b5e:	b1e0      	cbz	r0, 8017b9a <on_topic+0x86>
 8017b60:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8017b64:	462a      	mov	r2, r5
 8017b66:	4630      	mov	r0, r6
 8017b68:	f108 0110 	add.w	r1, r8, #16
 8017b6c:	f7f9 fc72 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8017b70:	b930      	cbnz	r0, 8017b80 <on_topic+0x6c>
 8017b72:	480c      	ldr	r0, [pc, #48]	; (8017ba4 <on_topic+0x90>)
 8017b74:	4639      	mov	r1, r7
 8017b76:	b014      	add	sp, #80	; 0x50
 8017b78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017b7c:	f000 b8ba 	b.w	8017cf4 <put_memory>
 8017b80:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 8017b84:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 8017b88:	f7f8 fc50 	bl	801042c <rmw_uros_epoch_nanos>
 8017b8c:	f608 0218 	addw	r2, r8, #2072	; 0x818
 8017b90:	2305      	movs	r3, #5
 8017b92:	e9c2 0100 	strd	r0, r1, [r2]
 8017b96:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 8017b9a:	b014      	add	sp, #80	; 0x50
 8017b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ba0:	20014904 	.word	0x20014904
 8017ba4:	20011698 	.word	0x20011698

08017ba8 <on_request>:
 8017ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017bac:	4822      	ldr	r0, [pc, #136]	; (8017c38 <on_request+0x90>)
 8017bae:	b095      	sub	sp, #84	; 0x54
 8017bb0:	9113      	str	r1, [sp, #76]	; 0x4c
 8017bb2:	6801      	ldr	r1, [r0, #0]
 8017bb4:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8017bb6:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 8017bba:	2900      	cmp	r1, #0
 8017bbc:	d039      	beq.n	8017c32 <on_request+0x8a>
 8017bbe:	461d      	mov	r5, r3
 8017bc0:	e001      	b.n	8017bc6 <on_request+0x1e>
 8017bc2:	6889      	ldr	r1, [r1, #8]
 8017bc4:	b3a9      	cbz	r1, 8017c32 <on_request+0x8a>
 8017bc6:	68cc      	ldr	r4, [r1, #12]
 8017bc8:	8b20      	ldrh	r0, [r4, #24]
 8017bca:	4290      	cmp	r0, r2
 8017bcc:	d1f9      	bne.n	8017bc2 <on_request+0x1a>
 8017bce:	2248      	movs	r2, #72	; 0x48
 8017bd0:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8017bd4:	4668      	mov	r0, sp
 8017bd6:	f001 fd2d 	bl	8019634 <memcpy>
 8017bda:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 8017bde:	4620      	mov	r0, r4
 8017be0:	f7f8 fde6 	bl	80107b0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017be4:	4680      	mov	r8, r0
 8017be6:	b320      	cbz	r0, 8017c32 <on_request+0x8a>
 8017be8:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8017bec:	4632      	mov	r2, r6
 8017bee:	4638      	mov	r0, r7
 8017bf0:	f109 0110 	add.w	r1, r9, #16
 8017bf4:	f7f9 fc2e 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8017bf8:	b930      	cbnz	r0, 8017c08 <on_request+0x60>
 8017bfa:	4810      	ldr	r0, [pc, #64]	; (8017c3c <on_request+0x94>)
 8017bfc:	4641      	mov	r1, r8
 8017bfe:	b015      	add	sp, #84	; 0x54
 8017c00:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017c04:	f000 b876 	b.w	8017cf4 <put_memory>
 8017c08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c0a:	f8c9 4814 	str.w	r4, [r9, #2068]	; 0x814
 8017c0e:	f609 0428 	addw	r4, r9, #2088	; 0x828
 8017c12:	f8c9 6810 	str.w	r6, [r9, #2064]	; 0x810
 8017c16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017c18:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017c1c:	e884 0003 	stmia.w	r4, {r0, r1}
 8017c20:	f7f8 fc04 	bl	801042c <rmw_uros_epoch_nanos>
 8017c24:	f609 0218 	addw	r2, r9, #2072	; 0x818
 8017c28:	2303      	movs	r3, #3
 8017c2a:	e9c2 0100 	strd	r0, r1, [r2]
 8017c2e:	f889 3820 	strb.w	r3, [r9, #2080]	; 0x820
 8017c32:	b015      	add	sp, #84	; 0x54
 8017c34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017c38:	200148f4 	.word	0x200148f4
 8017c3c:	20011698 	.word	0x20011698

08017c40 <on_reply>:
 8017c40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017c44:	4821      	ldr	r0, [pc, #132]	; (8017ccc <on_reply+0x8c>)
 8017c46:	b095      	sub	sp, #84	; 0x54
 8017c48:	9113      	str	r1, [sp, #76]	; 0x4c
 8017c4a:	6801      	ldr	r1, [r0, #0]
 8017c4c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8017c4e:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 8017c52:	b3b9      	cbz	r1, 8017cc4 <on_reply+0x84>
 8017c54:	461d      	mov	r5, r3
 8017c56:	e001      	b.n	8017c5c <on_reply+0x1c>
 8017c58:	6889      	ldr	r1, [r1, #8]
 8017c5a:	b399      	cbz	r1, 8017cc4 <on_reply+0x84>
 8017c5c:	68cc      	ldr	r4, [r1, #12]
 8017c5e:	8b20      	ldrh	r0, [r4, #24]
 8017c60:	4290      	cmp	r0, r2
 8017c62:	d1f9      	bne.n	8017c58 <on_reply+0x18>
 8017c64:	2248      	movs	r2, #72	; 0x48
 8017c66:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8017c6a:	4668      	mov	r0, sp
 8017c6c:	f001 fce2 	bl	8019634 <memcpy>
 8017c70:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 8017c74:	4620      	mov	r0, r4
 8017c76:	f7f8 fd9b 	bl	80107b0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017c7a:	4680      	mov	r8, r0
 8017c7c:	b310      	cbz	r0, 8017cc4 <on_reply+0x84>
 8017c7e:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8017c82:	4632      	mov	r2, r6
 8017c84:	4638      	mov	r0, r7
 8017c86:	f109 0110 	add.w	r1, r9, #16
 8017c8a:	f7f9 fbe3 	bl	8011454 <ucdr_deserialize_array_uint8_t>
 8017c8e:	b930      	cbnz	r0, 8017c9e <on_reply+0x5e>
 8017c90:	480f      	ldr	r0, [pc, #60]	; (8017cd0 <on_reply+0x90>)
 8017c92:	4641      	mov	r1, r8
 8017c94:	b015      	add	sp, #84	; 0x54
 8017c96:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017c9a:	f000 b82b 	b.w	8017cf4 <put_memory>
 8017c9e:	b2aa      	uxth	r2, r5
 8017ca0:	2300      	movs	r3, #0
 8017ca2:	f609 0128 	addw	r1, r9, #2088	; 0x828
 8017ca6:	f8c9 4814 	str.w	r4, [r9, #2068]	; 0x814
 8017caa:	f8c9 6810 	str.w	r6, [r9, #2064]	; 0x810
 8017cae:	e9c1 2300 	strd	r2, r3, [r1]
 8017cb2:	f7f8 fbbb 	bl	801042c <rmw_uros_epoch_nanos>
 8017cb6:	f609 0218 	addw	r2, r9, #2072	; 0x818
 8017cba:	2304      	movs	r3, #4
 8017cbc:	e9c2 0100 	strd	r0, r1, [r2]
 8017cc0:	f889 3820 	strb.w	r3, [r9, #2080]	; 0x820
 8017cc4:	b015      	add	sp, #84	; 0x54
 8017cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017cca:	bf00      	nop
 8017ccc:	20011f28 	.word	0x20011f28
 8017cd0:	20011698 	.word	0x20011698

08017cd4 <get_memory>:
 8017cd4:	4603      	mov	r3, r0
 8017cd6:	6840      	ldr	r0, [r0, #4]
 8017cd8:	b158      	cbz	r0, 8017cf2 <get_memory+0x1e>
 8017cda:	6882      	ldr	r2, [r0, #8]
 8017cdc:	605a      	str	r2, [r3, #4]
 8017cde:	b10a      	cbz	r2, 8017ce4 <get_memory+0x10>
 8017ce0:	2100      	movs	r1, #0
 8017ce2:	6051      	str	r1, [r2, #4]
 8017ce4:	681a      	ldr	r2, [r3, #0]
 8017ce6:	6082      	str	r2, [r0, #8]
 8017ce8:	b102      	cbz	r2, 8017cec <get_memory+0x18>
 8017cea:	6050      	str	r0, [r2, #4]
 8017cec:	2200      	movs	r2, #0
 8017cee:	6042      	str	r2, [r0, #4]
 8017cf0:	6018      	str	r0, [r3, #0]
 8017cf2:	4770      	bx	lr

08017cf4 <put_memory>:
 8017cf4:	684b      	ldr	r3, [r1, #4]
 8017cf6:	b10b      	cbz	r3, 8017cfc <put_memory+0x8>
 8017cf8:	688a      	ldr	r2, [r1, #8]
 8017cfa:	609a      	str	r2, [r3, #8]
 8017cfc:	688a      	ldr	r2, [r1, #8]
 8017cfe:	b102      	cbz	r2, 8017d02 <put_memory+0xe>
 8017d00:	6053      	str	r3, [r2, #4]
 8017d02:	6803      	ldr	r3, [r0, #0]
 8017d04:	428b      	cmp	r3, r1
 8017d06:	6843      	ldr	r3, [r0, #4]
 8017d08:	bf08      	it	eq
 8017d0a:	6002      	streq	r2, [r0, #0]
 8017d0c:	608b      	str	r3, [r1, #8]
 8017d0e:	b103      	cbz	r3, 8017d12 <put_memory+0x1e>
 8017d10:	6059      	str	r1, [r3, #4]
 8017d12:	2300      	movs	r3, #0
 8017d14:	604b      	str	r3, [r1, #4]
 8017d16:	6041      	str	r1, [r0, #4]
 8017d18:	4770      	bx	lr
 8017d1a:	bf00      	nop

08017d1c <rmw_destroy_client>:
 8017d1c:	b538      	push	{r3, r4, r5, lr}
 8017d1e:	b128      	cbz	r0, 8017d2c <rmw_destroy_client+0x10>
 8017d20:	4604      	mov	r4, r0
 8017d22:	6800      	ldr	r0, [r0, #0]
 8017d24:	460d      	mov	r5, r1
 8017d26:	f7f8 fe99 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8017d2a:	b910      	cbnz	r0, 8017d32 <rmw_destroy_client+0x16>
 8017d2c:	2401      	movs	r4, #1
 8017d2e:	4620      	mov	r0, r4
 8017d30:	bd38      	pop	{r3, r4, r5, pc}
 8017d32:	6863      	ldr	r3, [r4, #4]
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d0f9      	beq.n	8017d2c <rmw_destroy_client+0x10>
 8017d38:	2d00      	cmp	r5, #0
 8017d3a:	d0f7      	beq.n	8017d2c <rmw_destroy_client+0x10>
 8017d3c:	6828      	ldr	r0, [r5, #0]
 8017d3e:	f7f8 fe8d 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8017d42:	2800      	cmp	r0, #0
 8017d44:	d0f2      	beq.n	8017d2c <rmw_destroy_client+0x10>
 8017d46:	686b      	ldr	r3, [r5, #4]
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d0ef      	beq.n	8017d2c <rmw_destroy_client+0x10>
 8017d4c:	6864      	ldr	r4, [r4, #4]
 8017d4e:	691a      	ldr	r2, [r3, #16]
 8017d50:	6920      	ldr	r0, [r4, #16]
 8017d52:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8017d56:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017d5a:	6819      	ldr	r1, [r3, #0]
 8017d5c:	f7fa f9fa 	bl	8012154 <uxr_buffer_delete_entity>
 8017d60:	4602      	mov	r2, r0
 8017d62:	6920      	ldr	r0, [r4, #16]
 8017d64:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8017d68:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8017d6c:	f7f8 fe0c 	bl	8010988 <run_xrce_session>
 8017d70:	2800      	cmp	r0, #0
 8017d72:	4628      	mov	r0, r5
 8017d74:	bf14      	ite	ne
 8017d76:	2400      	movne	r4, #0
 8017d78:	2402      	moveq	r4, #2
 8017d7a:	f7f8 fcf9 	bl	8010770 <rmw_uxrce_fini_client_memory>
 8017d7e:	e7d6      	b.n	8017d2e <rmw_destroy_client+0x12>

08017d80 <rmw_get_implementation_identifier>:
 8017d80:	4b01      	ldr	r3, [pc, #4]	; (8017d88 <rmw_get_implementation_identifier+0x8>)
 8017d82:	6818      	ldr	r0, [r3, #0]
 8017d84:	4770      	bx	lr
 8017d86:	bf00      	nop
 8017d88:	0801f440 	.word	0x0801f440

08017d8c <create_topic>:
 8017d8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017d90:	4605      	mov	r5, r0
 8017d92:	b085      	sub	sp, #20
 8017d94:	4822      	ldr	r0, [pc, #136]	; (8017e20 <create_topic+0x94>)
 8017d96:	460f      	mov	r7, r1
 8017d98:	4616      	mov	r6, r2
 8017d9a:	f7ff ff9b 	bl	8017cd4 <get_memory>
 8017d9e:	4604      	mov	r4, r0
 8017da0:	b3a0      	cbz	r0, 8017e0c <create_topic+0x80>
 8017da2:	692a      	ldr	r2, [r5, #16]
 8017da4:	68c4      	ldr	r4, [r0, #12]
 8017da6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8017e24 <create_topic+0x98>
 8017daa:	61a5      	str	r5, [r4, #24]
 8017dac:	f241 5396 	movw	r3, #5526	; 0x1596
 8017db0:	6166      	str	r6, [r4, #20]
 8017db2:	5ad0      	ldrh	r0, [r2, r3]
 8017db4:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8017e28 <create_topic+0x9c>
 8017db8:	1c41      	adds	r1, r0, #1
 8017dba:	52d1      	strh	r1, [r2, r3]
 8017dbc:	2102      	movs	r1, #2
 8017dbe:	f7fa fc97 	bl	80126f0 <uxr_object_id>
 8017dc2:	4641      	mov	r1, r8
 8017dc4:	6120      	str	r0, [r4, #16]
 8017dc6:	223c      	movs	r2, #60	; 0x3c
 8017dc8:	4638      	mov	r0, r7
 8017dca:	f7f8 fe31 	bl	8010a30 <generate_topic_name>
 8017dce:	4649      	mov	r1, r9
 8017dd0:	2264      	movs	r2, #100	; 0x64
 8017dd2:	4630      	mov	r0, r6
 8017dd4:	f7f8 fdf4 	bl	80109c0 <generate_type_name>
 8017dd8:	e9d5 0304 	ldrd	r0, r3, [r5, #16]
 8017ddc:	2106      	movs	r1, #6
 8017dde:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 8017de2:	f8cd 9004 	str.w	r9, [sp, #4]
 8017de6:	f8cd 8000 	str.w	r8, [sp]
 8017dea:	9102      	str	r1, [sp, #8]
 8017dec:	6811      	ldr	r1, [r2, #0]
 8017dee:	6922      	ldr	r2, [r4, #16]
 8017df0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017df4:	f7fa fa2c 	bl	8012250 <uxr_buffer_create_topic_bin>
 8017df8:	4602      	mov	r2, r0
 8017dfa:	6928      	ldr	r0, [r5, #16]
 8017dfc:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8017e00:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8017e04:	f7f8 fdc0 	bl	8010988 <run_xrce_session>
 8017e08:	4605      	mov	r5, r0
 8017e0a:	b118      	cbz	r0, 8017e14 <create_topic+0x88>
 8017e0c:	4620      	mov	r0, r4
 8017e0e:	b005      	add	sp, #20
 8017e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017e14:	4620      	mov	r0, r4
 8017e16:	f7f8 fcbf 	bl	8010798 <rmw_uxrce_fini_topic_memory>
 8017e1a:	462c      	mov	r4, r5
 8017e1c:	e7f6      	b.n	8017e0c <create_topic+0x80>
 8017e1e:	bf00      	nop
 8017e20:	20014830 	.word	0x20014830
 8017e24:	20010490 	.word	0x20010490
 8017e28:	200104cc 	.word	0x200104cc

08017e2c <destroy_topic>:
 8017e2c:	b538      	push	{r3, r4, r5, lr}
 8017e2e:	6985      	ldr	r5, [r0, #24]
 8017e30:	b1d5      	cbz	r5, 8017e68 <destroy_topic+0x3c>
 8017e32:	4604      	mov	r4, r0
 8017e34:	6928      	ldr	r0, [r5, #16]
 8017e36:	6922      	ldr	r2, [r4, #16]
 8017e38:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8017e3c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017e40:	6819      	ldr	r1, [r3, #0]
 8017e42:	f7fa f987 	bl	8012154 <uxr_buffer_delete_entity>
 8017e46:	4602      	mov	r2, r0
 8017e48:	6928      	ldr	r0, [r5, #16]
 8017e4a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8017e4e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8017e52:	f7f8 fd99 	bl	8010988 <run_xrce_session>
 8017e56:	2800      	cmp	r0, #0
 8017e58:	4620      	mov	r0, r4
 8017e5a:	bf14      	ite	ne
 8017e5c:	2400      	movne	r4, #0
 8017e5e:	2402      	moveq	r4, #2
 8017e60:	f7f8 fc9a 	bl	8010798 <rmw_uxrce_fini_topic_memory>
 8017e64:	4620      	mov	r0, r4
 8017e66:	bd38      	pop	{r3, r4, r5, pc}
 8017e68:	2401      	movs	r4, #1
 8017e6a:	4620      	mov	r0, r4
 8017e6c:	bd38      	pop	{r3, r4, r5, pc}
 8017e6e:	bf00      	nop

08017e70 <rmw_take_request>:
 8017e70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017e74:	4605      	mov	r5, r0
 8017e76:	b089      	sub	sp, #36	; 0x24
 8017e78:	460c      	mov	r4, r1
 8017e7a:	4690      	mov	r8, r2
 8017e7c:	461f      	mov	r7, r3
 8017e7e:	b10b      	cbz	r3, 8017e84 <rmw_take_request+0x14>
 8017e80:	2300      	movs	r3, #0
 8017e82:	703b      	strb	r3, [r7, #0]
 8017e84:	6828      	ldr	r0, [r5, #0]
 8017e86:	f7f8 fde9 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8017e8a:	2800      	cmp	r0, #0
 8017e8c:	d040      	beq.n	8017f10 <rmw_take_request+0xa0>
 8017e8e:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017e92:	f7f8 fd01 	bl	8010898 <rmw_uxrce_clean_expired_static_input_buffer>
 8017e96:	4648      	mov	r0, r9
 8017e98:	f7f8 fcd6 	bl	8010848 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017e9c:	4606      	mov	r6, r0
 8017e9e:	2800      	cmp	r0, #0
 8017ea0:	d03a      	beq.n	8017f18 <rmw_take_request+0xa8>
 8017ea2:	68c5      	ldr	r5, [r0, #12]
 8017ea4:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 8017ea8:	f8d5 183c 	ldr.w	r1, [r5, #2108]	; 0x83c
 8017eac:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 8017eb0:	7423      	strb	r3, [r4, #16]
 8017eb2:	e9c4 1208 	strd	r1, r2, [r4, #32]
 8017eb6:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	; 0x834
 8017eba:	f895 2836 	ldrb.w	r2, [r5, #2102]	; 0x836
 8017ebe:	74e2      	strb	r2, [r4, #19]
 8017ec0:	f8a4 3011 	strh.w	r3, [r4, #17]
 8017ec4:	f8d5 2828 	ldr.w	r2, [r5, #2088]	; 0x828
 8017ec8:	f8d5 382c 	ldr.w	r3, [r5, #2092]	; 0x82c
 8017ecc:	f8d5 1830 	ldr.w	r1, [r5, #2096]	; 0x830
 8017ed0:	61e1      	str	r1, [r4, #28]
 8017ed2:	6162      	str	r2, [r4, #20]
 8017ed4:	61a3      	str	r3, [r4, #24]
 8017ed6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8017eda:	689b      	ldr	r3, [r3, #8]
 8017edc:	4798      	blx	r3
 8017ede:	6844      	ldr	r4, [r0, #4]
 8017ee0:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 8017ee4:	f105 0110 	add.w	r1, r5, #16
 8017ee8:	4668      	mov	r0, sp
 8017eea:	f7fa f855 	bl	8011f98 <ucdr_init_buffer>
 8017eee:	68e3      	ldr	r3, [r4, #12]
 8017ef0:	4641      	mov	r1, r8
 8017ef2:	4668      	mov	r0, sp
 8017ef4:	4798      	blx	r3
 8017ef6:	4631      	mov	r1, r6
 8017ef8:	4604      	mov	r4, r0
 8017efa:	4809      	ldr	r0, [pc, #36]	; (8017f20 <rmw_take_request+0xb0>)
 8017efc:	f7ff fefa 	bl	8017cf4 <put_memory>
 8017f00:	b107      	cbz	r7, 8017f04 <rmw_take_request+0x94>
 8017f02:	703c      	strb	r4, [r7, #0]
 8017f04:	f084 0001 	eor.w	r0, r4, #1
 8017f08:	b2c0      	uxtb	r0, r0
 8017f0a:	b009      	add	sp, #36	; 0x24
 8017f0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f10:	200c      	movs	r0, #12
 8017f12:	b009      	add	sp, #36	; 0x24
 8017f14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f18:	2001      	movs	r0, #1
 8017f1a:	b009      	add	sp, #36	; 0x24
 8017f1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f20:	20011698 	.word	0x20011698

08017f24 <rmw_send_response>:
 8017f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017f26:	4605      	mov	r5, r0
 8017f28:	b091      	sub	sp, #68	; 0x44
 8017f2a:	6800      	ldr	r0, [r0, #0]
 8017f2c:	460c      	mov	r4, r1
 8017f2e:	4616      	mov	r6, r2
 8017f30:	f7f8 fd94 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8017f34:	2800      	cmp	r0, #0
 8017f36:	d043      	beq.n	8017fc0 <rmw_send_response+0x9c>
 8017f38:	4623      	mov	r3, r4
 8017f3a:	4627      	mov	r7, r4
 8017f3c:	f853 0f04 	ldr.w	r0, [r3, #4]!
 8017f40:	f837 ef01 	ldrh.w	lr, [r7, #1]!
 8017f44:	6859      	ldr	r1, [r3, #4]
 8017f46:	686d      	ldr	r5, [r5, #4]
 8017f48:	689a      	ldr	r2, [r3, #8]
 8017f4a:	78bb      	ldrb	r3, [r7, #2]
 8017f4c:	f894 c000 	ldrb.w	ip, [r4]
 8017f50:	6967      	ldr	r7, [r4, #20]
 8017f52:	f88d 3016 	strb.w	r3, [sp, #22]
 8017f56:	ab02      	add	r3, sp, #8
 8017f58:	f8ad e014 	strh.w	lr, [sp, #20]
 8017f5c:	f88d c017 	strb.w	ip, [sp, #23]
 8017f60:	9706      	str	r7, [sp, #24]
 8017f62:	c307      	stmia	r3!, {r0, r1, r2}
 8017f64:	696b      	ldr	r3, [r5, #20]
 8017f66:	6922      	ldr	r2, [r4, #16]
 8017f68:	9207      	str	r2, [sp, #28]
 8017f6a:	68db      	ldr	r3, [r3, #12]
 8017f6c:	6fac      	ldr	r4, [r5, #120]	; 0x78
 8017f6e:	4798      	blx	r3
 8017f70:	4603      	mov	r3, r0
 8017f72:	4630      	mov	r0, r6
 8017f74:	685f      	ldr	r7, [r3, #4]
 8017f76:	693b      	ldr	r3, [r7, #16]
 8017f78:	4798      	blx	r3
 8017f7a:	6923      	ldr	r3, [r4, #16]
 8017f7c:	3018      	adds	r0, #24
 8017f7e:	9000      	str	r0, [sp, #0]
 8017f80:	692a      	ldr	r2, [r5, #16]
 8017f82:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8017f84:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8017f88:	ab08      	add	r3, sp, #32
 8017f8a:	f7fc fa6d 	bl	8014468 <uxr_prepare_output_stream>
 8017f8e:	b910      	cbnz	r0, 8017f96 <rmw_send_response+0x72>
 8017f90:	2001      	movs	r0, #1
 8017f92:	b011      	add	sp, #68	; 0x44
 8017f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f96:	a902      	add	r1, sp, #8
 8017f98:	a808      	add	r0, sp, #32
 8017f9a:	f7fd f8c3 	bl	8015124 <uxr_serialize_SampleIdentity>
 8017f9e:	68bb      	ldr	r3, [r7, #8]
 8017fa0:	a908      	add	r1, sp, #32
 8017fa2:	4630      	mov	r0, r6
 8017fa4:	4798      	blx	r3
 8017fa6:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 8017faa:	6920      	ldr	r0, [r4, #16]
 8017fac:	2b01      	cmp	r3, #1
 8017fae:	d00a      	beq.n	8017fc6 <rmw_send_response+0xa2>
 8017fb0:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8017fb2:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017fb6:	f7fb f9c5 	bl	8013344 <uxr_run_session_until_confirm_delivery>
 8017fba:	2000      	movs	r0, #0
 8017fbc:	b011      	add	sp, #68	; 0x44
 8017fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017fc0:	200c      	movs	r0, #12
 8017fc2:	b011      	add	sp, #68	; 0x44
 8017fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017fc6:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017fca:	f7fb f927 	bl	801321c <uxr_flash_output_streams>
 8017fce:	2000      	movs	r0, #0
 8017fd0:	b011      	add	sp, #68	; 0x44
 8017fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017fd4 <rmw_take_response>:
 8017fd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017fd8:	4605      	mov	r5, r0
 8017fda:	b089      	sub	sp, #36	; 0x24
 8017fdc:	460f      	mov	r7, r1
 8017fde:	4690      	mov	r8, r2
 8017fe0:	461c      	mov	r4, r3
 8017fe2:	b10b      	cbz	r3, 8017fe8 <rmw_take_response+0x14>
 8017fe4:	2300      	movs	r3, #0
 8017fe6:	7023      	strb	r3, [r4, #0]
 8017fe8:	6828      	ldr	r0, [r5, #0]
 8017fea:	f7f8 fd37 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 8017fee:	b360      	cbz	r0, 801804a <rmw_take_response+0x76>
 8017ff0:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017ff4:	f7f8 fc50 	bl	8010898 <rmw_uxrce_clean_expired_static_input_buffer>
 8017ff8:	4648      	mov	r0, r9
 8017ffa:	f7f8 fc25 	bl	8010848 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017ffe:	4606      	mov	r6, r0
 8018000:	b338      	cbz	r0, 8018052 <rmw_take_response+0x7e>
 8018002:	68c5      	ldr	r5, [r0, #12]
 8018004:	f8d9 1014 	ldr.w	r1, [r9, #20]
 8018008:	f605 0328 	addw	r3, r5, #2088	; 0x828
 801800c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018010:	68c9      	ldr	r1, [r1, #12]
 8018012:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8018016:	4788      	blx	r1
 8018018:	6847      	ldr	r7, [r0, #4]
 801801a:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 801801e:	f105 0110 	add.w	r1, r5, #16
 8018022:	4668      	mov	r0, sp
 8018024:	f7f9 ffb8 	bl	8011f98 <ucdr_init_buffer>
 8018028:	4641      	mov	r1, r8
 801802a:	68fb      	ldr	r3, [r7, #12]
 801802c:	4668      	mov	r0, sp
 801802e:	4798      	blx	r3
 8018030:	4631      	mov	r1, r6
 8018032:	4605      	mov	r5, r0
 8018034:	4809      	ldr	r0, [pc, #36]	; (801805c <rmw_take_response+0x88>)
 8018036:	f7ff fe5d 	bl	8017cf4 <put_memory>
 801803a:	b104      	cbz	r4, 801803e <rmw_take_response+0x6a>
 801803c:	7025      	strb	r5, [r4, #0]
 801803e:	f085 0001 	eor.w	r0, r5, #1
 8018042:	b2c0      	uxtb	r0, r0
 8018044:	b009      	add	sp, #36	; 0x24
 8018046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801804a:	200c      	movs	r0, #12
 801804c:	b009      	add	sp, #36	; 0x24
 801804e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018052:	2001      	movs	r0, #1
 8018054:	b009      	add	sp, #36	; 0x24
 8018056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801805a:	bf00      	nop
 801805c:	20011698 	.word	0x20011698

08018060 <rmw_wait>:
 8018060:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018064:	4688      	mov	r8, r1
 8018066:	4606      	mov	r6, r0
 8018068:	990c      	ldr	r1, [sp, #48]	; 0x30
 801806a:	461d      	mov	r5, r3
 801806c:	4691      	mov	r9, r2
 801806e:	2a00      	cmp	r2, #0
 8018070:	f000 811d 	beq.w	80182ae <rmw_wait+0x24e>
 8018074:	2900      	cmp	r1, #0
 8018076:	f000 8126 	beq.w	80182c6 <rmw_wait+0x266>
 801807a:	e9d1 2300 	ldrd	r2, r3, [r1]
 801807e:	0157      	lsls	r7, r2, #5
 8018080:	015c      	lsls	r4, r3, #5
 8018082:	1abf      	subs	r7, r7, r2
 8018084:	ea44 64d2 	orr.w	r4, r4, r2, lsr #27
 8018088:	eb64 0403 	sbc.w	r4, r4, r3
 801808c:	00b8      	lsls	r0, r7, #2
 801808e:	00a4      	lsls	r4, r4, #2
 8018090:	ea44 7497 	orr.w	r4, r4, r7, lsr #30
 8018094:	1887      	adds	r7, r0, r2
 8018096:	eb43 0404 	adc.w	r4, r3, r4
 801809a:	4aa8      	ldr	r2, [pc, #672]	; (801833c <rmw_wait+0x2dc>)
 801809c:	2300      	movs	r3, #0
 801809e:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 80180a2:	f7e8 fe51 	bl	8000d48 <__aeabi_uldivmod>
 80180a6:	00e4      	lsls	r4, r4, #3
 80180a8:	ea44 7457 	orr.w	r4, r4, r7, lsr #29
 80180ac:	00ff      	lsls	r7, r7, #3
 80180ae:	eb17 0a00 	adds.w	sl, r7, r0
 80180b2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80180b6:	eb44 0b01 	adc.w	fp, r4, r1
 80180ba:	2300      	movs	r3, #0
 80180bc:	4552      	cmp	r2, sl
 80180be:	eb73 010b 	sbcs.w	r1, r3, fp
 80180c2:	f2c0 80f2 	blt.w	80182aa <rmw_wait+0x24a>
 80180c6:	4f9e      	ldr	r7, [pc, #632]	; (8018340 <rmw_wait+0x2e0>)
 80180c8:	f7f8 fbe6 	bl	8010898 <rmw_uxrce_clean_expired_static_input_buffer>
 80180cc:	683b      	ldr	r3, [r7, #0]
 80180ce:	b143      	cbz	r3, 80180e2 <rmw_wait+0x82>
 80180d0:	461a      	mov	r2, r3
 80180d2:	f241 54a4 	movw	r4, #5540	; 0x15a4
 80180d6:	2000      	movs	r0, #0
 80180d8:	e9d2 2102 	ldrd	r2, r1, [r2, #8]
 80180dc:	5508      	strb	r0, [r1, r4]
 80180de:	2a00      	cmp	r2, #0
 80180e0:	d1fa      	bne.n	80180d8 <rmw_wait+0x78>
 80180e2:	f1b9 0f00 	cmp.w	r9, #0
 80180e6:	d011      	beq.n	801810c <rmw_wait+0xac>
 80180e8:	f8d9 0000 	ldr.w	r0, [r9]
 80180ec:	b170      	cbz	r0, 801810c <rmw_wait+0xac>
 80180ee:	f8d9 e004 	ldr.w	lr, [r9, #4]
 80180f2:	2200      	movs	r2, #0
 80180f4:	f241 5ca4 	movw	ip, #5540	; 0x15a4
 80180f8:	2401      	movs	r4, #1
 80180fa:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 80180fe:	6f89      	ldr	r1, [r1, #120]	; 0x78
 8018100:	3201      	adds	r2, #1
 8018102:	6909      	ldr	r1, [r1, #16]
 8018104:	4290      	cmp	r0, r2
 8018106:	f801 400c 	strb.w	r4, [r1, ip]
 801810a:	d1f6      	bne.n	80180fa <rmw_wait+0x9a>
 801810c:	b185      	cbz	r5, 8018130 <rmw_wait+0xd0>
 801810e:	6828      	ldr	r0, [r5, #0]
 8018110:	b170      	cbz	r0, 8018130 <rmw_wait+0xd0>
 8018112:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8018116:	2200      	movs	r2, #0
 8018118:	f241 5ca4 	movw	ip, #5540	; 0x15a4
 801811c:	2401      	movs	r4, #1
 801811e:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8018122:	6f89      	ldr	r1, [r1, #120]	; 0x78
 8018124:	3201      	adds	r2, #1
 8018126:	6909      	ldr	r1, [r1, #16]
 8018128:	4290      	cmp	r0, r2
 801812a:	f801 400c 	strb.w	r4, [r1, ip]
 801812e:	d1f6      	bne.n	801811e <rmw_wait+0xbe>
 8018130:	b186      	cbz	r6, 8018154 <rmw_wait+0xf4>
 8018132:	6830      	ldr	r0, [r6, #0]
 8018134:	b170      	cbz	r0, 8018154 <rmw_wait+0xf4>
 8018136:	f8d6 e004 	ldr.w	lr, [r6, #4]
 801813a:	2200      	movs	r2, #0
 801813c:	f241 5ca4 	movw	ip, #5540	; 0x15a4
 8018140:	2401      	movs	r4, #1
 8018142:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8018146:	6a09      	ldr	r1, [r1, #32]
 8018148:	3201      	adds	r2, #1
 801814a:	6909      	ldr	r1, [r1, #16]
 801814c:	4290      	cmp	r0, r2
 801814e:	f801 400c 	strb.w	r4, [r1, ip]
 8018152:	d1f6      	bne.n	8018142 <rmw_wait+0xe2>
 8018154:	2b00      	cmp	r3, #0
 8018156:	f000 80ce 	beq.w	80182f6 <rmw_wait+0x296>
 801815a:	2400      	movs	r4, #0
 801815c:	f241 51a4 	movw	r1, #5540	; 0x15a4
 8018160:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8018164:	5c52      	ldrb	r2, [r2, r1]
 8018166:	4414      	add	r4, r2
 8018168:	b2e4      	uxtb	r4, r4
 801816a:	2b00      	cmp	r3, #0
 801816c:	d1f8      	bne.n	8018160 <rmw_wait+0x100>
 801816e:	f7f8 fb93 	bl	8010898 <rmw_uxrce_clean_expired_static_input_buffer>
 8018172:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8018176:	d00d      	beq.n	8018194 <rmw_wait+0x134>
 8018178:	ee07 aa90 	vmov	s15, sl
 801817c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018180:	ee07 4a90 	vmov	s15, r4
 8018184:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018188:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801818c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018190:	ee17 aa90 	vmov	sl, s15
 8018194:	683c      	ldr	r4, [r7, #0]
 8018196:	b144      	cbz	r4, 80181aa <rmw_wait+0x14a>
 8018198:	f241 57a4 	movw	r7, #5540	; 0x15a4
 801819c:	68e0      	ldr	r0, [r4, #12]
 801819e:	5dc3      	ldrb	r3, [r0, r7]
 80181a0:	2b00      	cmp	r3, #0
 80181a2:	d169      	bne.n	8018278 <rmw_wait+0x218>
 80181a4:	68a4      	ldr	r4, [r4, #8]
 80181a6:	2c00      	cmp	r4, #0
 80181a8:	d1f8      	bne.n	801819c <rmw_wait+0x13c>
 80181aa:	f1b9 0f00 	cmp.w	r9, #0
 80181ae:	f000 80a4 	beq.w	80182fa <rmw_wait+0x29a>
 80181b2:	f8d9 7000 	ldr.w	r7, [r9]
 80181b6:	2f00      	cmp	r7, #0
 80181b8:	f000 8088 	beq.w	80182cc <rmw_wait+0x26c>
 80181bc:	2400      	movs	r4, #0
 80181be:	4627      	mov	r7, r4
 80181c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80181c4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80181c8:	f7f8 fb3e 	bl	8010848 <rmw_uxrce_find_static_input_buffer_by_owner>
 80181cc:	2800      	cmp	r0, #0
 80181ce:	d064      	beq.n	801829a <rmw_wait+0x23a>
 80181d0:	f8d9 3000 	ldr.w	r3, [r9]
 80181d4:	3401      	adds	r4, #1
 80181d6:	42a3      	cmp	r3, r4
 80181d8:	f04f 0701 	mov.w	r7, #1
 80181dc:	d8f0      	bhi.n	80181c0 <rmw_wait+0x160>
 80181de:	b17d      	cbz	r5, 8018200 <rmw_wait+0x1a0>
 80181e0:	682b      	ldr	r3, [r5, #0]
 80181e2:	b16b      	cbz	r3, 8018200 <rmw_wait+0x1a0>
 80181e4:	2400      	movs	r4, #0
 80181e6:	686b      	ldr	r3, [r5, #4]
 80181e8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80181ec:	f7f8 fb2c 	bl	8010848 <rmw_uxrce_find_static_input_buffer_by_owner>
 80181f0:	2800      	cmp	r0, #0
 80181f2:	d04a      	beq.n	801828a <rmw_wait+0x22a>
 80181f4:	682b      	ldr	r3, [r5, #0]
 80181f6:	3401      	adds	r4, #1
 80181f8:	42a3      	cmp	r3, r4
 80181fa:	f04f 0701 	mov.w	r7, #1
 80181fe:	d8f2      	bhi.n	80181e6 <rmw_wait+0x186>
 8018200:	b1de      	cbz	r6, 801823a <rmw_wait+0x1da>
 8018202:	6833      	ldr	r3, [r6, #0]
 8018204:	b1cb      	cbz	r3, 801823a <rmw_wait+0x1da>
 8018206:	2400      	movs	r4, #0
 8018208:	6873      	ldr	r3, [r6, #4]
 801820a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801820e:	f7f8 fb1b 	bl	8010848 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018212:	b158      	cbz	r0, 801822c <rmw_wait+0x1cc>
 8018214:	6833      	ldr	r3, [r6, #0]
 8018216:	3401      	adds	r4, #1
 8018218:	42a3      	cmp	r3, r4
 801821a:	d963      	bls.n	80182e4 <rmw_wait+0x284>
 801821c:	6873      	ldr	r3, [r6, #4]
 801821e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018222:	2701      	movs	r7, #1
 8018224:	f7f8 fb10 	bl	8010848 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018228:	2800      	cmp	r0, #0
 801822a:	d1f3      	bne.n	8018214 <rmw_wait+0x1b4>
 801822c:	e9d6 3200 	ldrd	r3, r2, [r6]
 8018230:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018234:	3401      	adds	r4, #1
 8018236:	42a3      	cmp	r3, r4
 8018238:	d8e6      	bhi.n	8018208 <rmw_wait+0x1a8>
 801823a:	f1b8 0f00 	cmp.w	r8, #0
 801823e:	d016      	beq.n	801826e <rmw_wait+0x20e>
 8018240:	f8d8 4000 	ldr.w	r4, [r8]
 8018244:	b19c      	cbz	r4, 801826e <rmw_wait+0x20e>
 8018246:	2300      	movs	r3, #0
 8018248:	461d      	mov	r5, r3
 801824a:	e004      	b.n	8018256 <rmw_wait+0x1f6>
 801824c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8018250:	3301      	adds	r3, #1
 8018252:	42a3      	cmp	r3, r4
 8018254:	d00b      	beq.n	801826e <rmw_wait+0x20e>
 8018256:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801825a:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801825e:	780a      	ldrb	r2, [r1, #0]
 8018260:	2a00      	cmp	r2, #0
 8018262:	d0f3      	beq.n	801824c <rmw_wait+0x1ec>
 8018264:	3301      	adds	r3, #1
 8018266:	42a3      	cmp	r3, r4
 8018268:	700d      	strb	r5, [r1, #0]
 801826a:	4617      	mov	r7, r2
 801826c:	d1f3      	bne.n	8018256 <rmw_wait+0x1f6>
 801826e:	2f00      	cmp	r7, #0
 8018270:	d035      	beq.n	80182de <rmw_wait+0x27e>
 8018272:	2000      	movs	r0, #0
 8018274:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018278:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801827c:	4651      	mov	r1, sl
 801827e:	f7fb f841 	bl	8013304 <uxr_run_session_until_data>
 8018282:	68a4      	ldr	r4, [r4, #8]
 8018284:	2c00      	cmp	r4, #0
 8018286:	d189      	bne.n	801819c <rmw_wait+0x13c>
 8018288:	e78f      	b.n	80181aa <rmw_wait+0x14a>
 801828a:	e9d5 3200 	ldrd	r3, r2, [r5]
 801828e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018292:	3401      	adds	r4, #1
 8018294:	429c      	cmp	r4, r3
 8018296:	d3a6      	bcc.n	80181e6 <rmw_wait+0x186>
 8018298:	e7b2      	b.n	8018200 <rmw_wait+0x1a0>
 801829a:	e9d9 3200 	ldrd	r3, r2, [r9]
 801829e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80182a2:	3401      	adds	r4, #1
 80182a4:	42a3      	cmp	r3, r4
 80182a6:	d88b      	bhi.n	80181c0 <rmw_wait+0x160>
 80182a8:	e799      	b.n	80181de <rmw_wait+0x17e>
 80182aa:	4692      	mov	sl, r2
 80182ac:	e70b      	b.n	80180c6 <rmw_wait+0x66>
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	f47f aee0 	bne.w	8018074 <rmw_wait+0x14>
 80182b4:	2800      	cmp	r0, #0
 80182b6:	f47f aedd 	bne.w	8018074 <rmw_wait+0x14>
 80182ba:	f1b8 0f00 	cmp.w	r8, #0
 80182be:	d0d8      	beq.n	8018272 <rmw_wait+0x212>
 80182c0:	2900      	cmp	r1, #0
 80182c2:	f47f aeda 	bne.w	801807a <rmw_wait+0x1a>
 80182c6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80182ca:	e6fc      	b.n	80180c6 <rmw_wait+0x66>
 80182cc:	bb05      	cbnz	r5, 8018310 <rmw_wait+0x2b0>
 80182ce:	b366      	cbz	r6, 801832a <rmw_wait+0x2ca>
 80182d0:	6833      	ldr	r3, [r6, #0]
 80182d2:	462f      	mov	r7, r5
 80182d4:	2b00      	cmp	r3, #0
 80182d6:	d196      	bne.n	8018206 <rmw_wait+0x1a6>
 80182d8:	f1b8 0f00 	cmp.w	r8, #0
 80182dc:	d1b0      	bne.n	8018240 <rmw_wait+0x1e0>
 80182de:	2002      	movs	r0, #2
 80182e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182e4:	f1b8 0f00 	cmp.w	r8, #0
 80182e8:	d0c3      	beq.n	8018272 <rmw_wait+0x212>
 80182ea:	f8d8 4000 	ldr.w	r4, [r8]
 80182ee:	2701      	movs	r7, #1
 80182f0:	2c00      	cmp	r4, #0
 80182f2:	d1a8      	bne.n	8018246 <rmw_wait+0x1e6>
 80182f4:	e7bd      	b.n	8018272 <rmw_wait+0x212>
 80182f6:	461c      	mov	r4, r3
 80182f8:	e739      	b.n	801816e <rmw_wait+0x10e>
 80182fa:	2d00      	cmp	r5, #0
 80182fc:	d0e7      	beq.n	80182ce <rmw_wait+0x26e>
 80182fe:	682b      	ldr	r3, [r5, #0]
 8018300:	464f      	mov	r7, r9
 8018302:	2b00      	cmp	r3, #0
 8018304:	f47f af6e 	bne.w	80181e4 <rmw_wait+0x184>
 8018308:	2e00      	cmp	r6, #0
 801830a:	f47f af7a 	bne.w	8018202 <rmw_wait+0x1a2>
 801830e:	e007      	b.n	8018320 <rmw_wait+0x2c0>
 8018310:	682b      	ldr	r3, [r5, #0]
 8018312:	2b00      	cmp	r3, #0
 8018314:	f47f af66 	bne.w	80181e4 <rmw_wait+0x184>
 8018318:	461f      	mov	r7, r3
 801831a:	2e00      	cmp	r6, #0
 801831c:	f47f af71 	bne.w	8018202 <rmw_wait+0x1a2>
 8018320:	4637      	mov	r7, r6
 8018322:	f1b8 0f00 	cmp.w	r8, #0
 8018326:	d18b      	bne.n	8018240 <rmw_wait+0x1e0>
 8018328:	e7d9      	b.n	80182de <rmw_wait+0x27e>
 801832a:	f1b8 0f00 	cmp.w	r8, #0
 801832e:	d0d6      	beq.n	80182de <rmw_wait+0x27e>
 8018330:	f8d8 4000 	ldr.w	r4, [r8]
 8018334:	4637      	mov	r7, r6
 8018336:	2c00      	cmp	r4, #0
 8018338:	d185      	bne.n	8018246 <rmw_wait+0x1e6>
 801833a:	e7d0      	b.n	80182de <rmw_wait+0x27e>
 801833c:	000f4240 	.word	0x000f4240
 8018340:	20014840 	.word	0x20014840

08018344 <rmw_create_wait_set>:
 8018344:	b508      	push	{r3, lr}
 8018346:	4803      	ldr	r0, [pc, #12]	; (8018354 <rmw_create_wait_set+0x10>)
 8018348:	f7ff fcc4 	bl	8017cd4 <get_memory>
 801834c:	b108      	cbz	r0, 8018352 <rmw_create_wait_set+0xe>
 801834e:	68c0      	ldr	r0, [r0, #12]
 8018350:	3010      	adds	r0, #16
 8018352:	bd08      	pop	{r3, pc}
 8018354:	20016018 	.word	0x20016018

08018358 <rmw_destroy_wait_set>:
 8018358:	b508      	push	{r3, lr}
 801835a:	4b08      	ldr	r3, [pc, #32]	; (801837c <rmw_destroy_wait_set+0x24>)
 801835c:	6819      	ldr	r1, [r3, #0]
 801835e:	b911      	cbnz	r1, 8018366 <rmw_destroy_wait_set+0xe>
 8018360:	e00a      	b.n	8018378 <rmw_destroy_wait_set+0x20>
 8018362:	6889      	ldr	r1, [r1, #8]
 8018364:	b141      	cbz	r1, 8018378 <rmw_destroy_wait_set+0x20>
 8018366:	68cb      	ldr	r3, [r1, #12]
 8018368:	3310      	adds	r3, #16
 801836a:	4298      	cmp	r0, r3
 801836c:	d1f9      	bne.n	8018362 <rmw_destroy_wait_set+0xa>
 801836e:	4803      	ldr	r0, [pc, #12]	; (801837c <rmw_destroy_wait_set+0x24>)
 8018370:	f7ff fcc0 	bl	8017cf4 <put_memory>
 8018374:	2000      	movs	r0, #0
 8018376:	bd08      	pop	{r3, pc}
 8018378:	2001      	movs	r0, #1
 801837a:	bd08      	pop	{r3, pc}
 801837c:	20016018 	.word	0x20016018

08018380 <_MultiArrayLayout__max_serialized_size>:
 8018380:	b508      	push	{r3, lr}
 8018382:	2104      	movs	r1, #4
 8018384:	2000      	movs	r0, #0
 8018386:	f7f9 fe0b 	bl	8011fa0 <ucdr_alignment>
 801838a:	3004      	adds	r0, #4
 801838c:	bd08      	pop	{r3, pc}
 801838e:	bf00      	nop

08018390 <get_serialized_size_std_msgs__msg__MultiArrayLayout>:
 8018390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018394:	4607      	mov	r7, r0
 8018396:	b378      	cbz	r0, 80183f8 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x68>
 8018398:	4688      	mov	r8, r1
 801839a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801839e:	2104      	movs	r1, #4
 80183a0:	4640      	mov	r0, r8
 80183a2:	f7f9 fdfd 	bl	8011fa0 <ucdr_alignment>
 80183a6:	f108 0304 	add.w	r3, r8, #4
 80183aa:	18c6      	adds	r6, r0, r3
 80183ac:	f1b9 0f00 	cmp.w	r9, #0
 80183b0:	d018      	beq.n	80183e4 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x54>
 80183b2:	2400      	movs	r4, #0
 80183b4:	f001 f840 	bl	8019438 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 80183b8:	683a      	ldr	r2, [r7, #0]
 80183ba:	6843      	ldr	r3, [r0, #4]
 80183bc:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 80183c0:	4631      	mov	r1, r6
 80183c2:	695b      	ldr	r3, [r3, #20]
 80183c4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80183c8:	4798      	blx	r3
 80183ca:	2804      	cmp	r0, #4
 80183cc:	4601      	mov	r1, r0
 80183ce:	4605      	mov	r5, r0
 80183d0:	bf28      	it	cs
 80183d2:	2104      	movcs	r1, #4
 80183d4:	4630      	mov	r0, r6
 80183d6:	f7f9 fde3 	bl	8011fa0 <ucdr_alignment>
 80183da:	3401      	adds	r4, #1
 80183dc:	4405      	add	r5, r0
 80183de:	45a1      	cmp	r9, r4
 80183e0:	442e      	add	r6, r5
 80183e2:	d1e7      	bne.n	80183b4 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x24>
 80183e4:	2104      	movs	r1, #4
 80183e6:	4630      	mov	r0, r6
 80183e8:	f7f9 fdda 	bl	8011fa0 <ucdr_alignment>
 80183ec:	f1c8 0804 	rsb	r8, r8, #4
 80183f0:	4446      	add	r6, r8
 80183f2:	4430      	add	r0, r6
 80183f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80183f8:	4b05      	ldr	r3, [pc, #20]	; (8018410 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x80>)
 80183fa:	4806      	ldr	r0, [pc, #24]	; (8018414 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x84>)
 80183fc:	681b      	ldr	r3, [r3, #0]
 80183fe:	221b      	movs	r2, #27
 8018400:	68db      	ldr	r3, [r3, #12]
 8018402:	2101      	movs	r1, #1
 8018404:	f001 f88a 	bl	801951c <fwrite>
 8018408:	4638      	mov	r0, r7
 801840a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801840e:	bf00      	nop
 8018410:	20000190 	.word	0x20000190
 8018414:	0801ecd8 	.word	0x0801ecd8

08018418 <_MultiArrayLayout__get_serialized_size>:
 8018418:	2100      	movs	r1, #0
 801841a:	f7ff bfb9 	b.w	8018390 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 801841e:	bf00      	nop

08018420 <_MultiArrayLayout__cdr_deserialize>:
 8018420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018422:	460e      	mov	r6, r1
 8018424:	b083      	sub	sp, #12
 8018426:	b311      	cbz	r1, 801846e <_MultiArrayLayout__cdr_deserialize+0x4e>
 8018428:	a901      	add	r1, sp, #4
 801842a:	4607      	mov	r7, r0
 801842c:	f7f9 faf4 	bl	8011a18 <ucdr_deserialize_uint32_t>
 8018430:	9b01      	ldr	r3, [sp, #4]
 8018432:	68b2      	ldr	r2, [r6, #8]
 8018434:	429a      	cmp	r2, r3
 8018436:	d325      	bcc.n	8018484 <_MultiArrayLayout__cdr_deserialize+0x64>
 8018438:	6073      	str	r3, [r6, #4]
 801843a:	b18b      	cbz	r3, 8018460 <_MultiArrayLayout__cdr_deserialize+0x40>
 801843c:	2400      	movs	r4, #0
 801843e:	4625      	mov	r5, r4
 8018440:	e002      	b.n	8018448 <_MultiArrayLayout__cdr_deserialize+0x28>
 8018442:	9b01      	ldr	r3, [sp, #4]
 8018444:	42ab      	cmp	r3, r5
 8018446:	d90b      	bls.n	8018460 <_MultiArrayLayout__cdr_deserialize+0x40>
 8018448:	f000 fff6 	bl	8019438 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 801844c:	6831      	ldr	r1, [r6, #0]
 801844e:	6843      	ldr	r3, [r0, #4]
 8018450:	4421      	add	r1, r4
 8018452:	68db      	ldr	r3, [r3, #12]
 8018454:	4638      	mov	r0, r7
 8018456:	4798      	blx	r3
 8018458:	3501      	adds	r5, #1
 801845a:	3414      	adds	r4, #20
 801845c:	2800      	cmp	r0, #0
 801845e:	d1f0      	bne.n	8018442 <_MultiArrayLayout__cdr_deserialize+0x22>
 8018460:	f106 010c 	add.w	r1, r6, #12
 8018464:	4638      	mov	r0, r7
 8018466:	f7f9 fad7 	bl	8011a18 <ucdr_deserialize_uint32_t>
 801846a:	b003      	add	sp, #12
 801846c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801846e:	4b0b      	ldr	r3, [pc, #44]	; (801849c <_MultiArrayLayout__cdr_deserialize+0x7c>)
 8018470:	480b      	ldr	r0, [pc, #44]	; (80184a0 <_MultiArrayLayout__cdr_deserialize+0x80>)
 8018472:	681b      	ldr	r3, [r3, #0]
 8018474:	221b      	movs	r2, #27
 8018476:	68db      	ldr	r3, [r3, #12]
 8018478:	2101      	movs	r1, #1
 801847a:	f001 f84f 	bl	801951c <fwrite>
 801847e:	4630      	mov	r0, r6
 8018480:	b003      	add	sp, #12
 8018482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018484:	4b05      	ldr	r3, [pc, #20]	; (801849c <_MultiArrayLayout__cdr_deserialize+0x7c>)
 8018486:	4807      	ldr	r0, [pc, #28]	; (80184a4 <_MultiArrayLayout__cdr_deserialize+0x84>)
 8018488:	681b      	ldr	r3, [r3, #0]
 801848a:	2231      	movs	r2, #49	; 0x31
 801848c:	68db      	ldr	r3, [r3, #12]
 801848e:	2101      	movs	r1, #1
 8018490:	f001 f844 	bl	801951c <fwrite>
 8018494:	2000      	movs	r0, #0
 8018496:	b003      	add	sp, #12
 8018498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801849a:	bf00      	nop
 801849c:	20000190 	.word	0x20000190
 80184a0:	0801ecd8 	.word	0x0801ecd8
 80184a4:	0801f444 	.word	0x0801f444

080184a8 <_MultiArrayLayout__cdr_serialize>:
 80184a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80184aa:	4605      	mov	r5, r0
 80184ac:	b1f8      	cbz	r0, 80184ee <_MultiArrayLayout__cdr_serialize+0x46>
 80184ae:	6847      	ldr	r7, [r0, #4]
 80184b0:	460e      	mov	r6, r1
 80184b2:	4608      	mov	r0, r1
 80184b4:	4639      	mov	r1, r7
 80184b6:	f7f9 fa4f 	bl	8011958 <ucdr_serialize_uint32_t>
 80184ba:	b190      	cbz	r0, 80184e2 <_MultiArrayLayout__cdr_serialize+0x3a>
 80184bc:	b18f      	cbz	r7, 80184e2 <_MultiArrayLayout__cdr_serialize+0x3a>
 80184be:	2400      	movs	r4, #0
 80184c0:	e001      	b.n	80184c6 <_MultiArrayLayout__cdr_serialize+0x1e>
 80184c2:	42a7      	cmp	r7, r4
 80184c4:	d00d      	beq.n	80184e2 <_MultiArrayLayout__cdr_serialize+0x3a>
 80184c6:	f000 ffb7 	bl	8019438 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 80184ca:	682a      	ldr	r2, [r5, #0]
 80184cc:	6843      	ldr	r3, [r0, #4]
 80184ce:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 80184d2:	689b      	ldr	r3, [r3, #8]
 80184d4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80184d8:	4631      	mov	r1, r6
 80184da:	3401      	adds	r4, #1
 80184dc:	4798      	blx	r3
 80184de:	2800      	cmp	r0, #0
 80184e0:	d1ef      	bne.n	80184c2 <_MultiArrayLayout__cdr_serialize+0x1a>
 80184e2:	68e9      	ldr	r1, [r5, #12]
 80184e4:	4630      	mov	r0, r6
 80184e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80184ea:	f7f9 ba35 	b.w	8011958 <ucdr_serialize_uint32_t>
 80184ee:	4b05      	ldr	r3, [pc, #20]	; (8018504 <_MultiArrayLayout__cdr_serialize+0x5c>)
 80184f0:	4805      	ldr	r0, [pc, #20]	; (8018508 <_MultiArrayLayout__cdr_serialize+0x60>)
 80184f2:	681b      	ldr	r3, [r3, #0]
 80184f4:	221b      	movs	r2, #27
 80184f6:	68db      	ldr	r3, [r3, #12]
 80184f8:	2101      	movs	r1, #1
 80184fa:	f001 f80f 	bl	801951c <fwrite>
 80184fe:	4628      	mov	r0, r5
 8018500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018502:	bf00      	nop
 8018504:	20000190 	.word	0x20000190
 8018508:	0801ecd8 	.word	0x0801ecd8

0801850c <max_serialized_size_std_msgs__msg__MultiArrayLayout>:
 801850c:	b508      	push	{r3, lr}
 801850e:	4603      	mov	r3, r0
 8018510:	2200      	movs	r2, #0
 8018512:	4608      	mov	r0, r1
 8018514:	701a      	strb	r2, [r3, #0]
 8018516:	2104      	movs	r1, #4
 8018518:	f7f9 fd42 	bl	8011fa0 <ucdr_alignment>
 801851c:	3004      	adds	r0, #4
 801851e:	bd08      	pop	{r3, pc}

08018520 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 8018520:	4800      	ldr	r0, [pc, #0]	; (8018524 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x4>)
 8018522:	4770      	bx	lr
 8018524:	20000140 	.word	0x20000140

08018528 <ucdr_serialize_string>:
 8018528:	b510      	push	{r4, lr}
 801852a:	b082      	sub	sp, #8
 801852c:	4604      	mov	r4, r0
 801852e:	4608      	mov	r0, r1
 8018530:	9101      	str	r1, [sp, #4]
 8018532:	f7e7 fe57 	bl	80001e4 <strlen>
 8018536:	9901      	ldr	r1, [sp, #4]
 8018538:	4602      	mov	r2, r0
 801853a:	3201      	adds	r2, #1
 801853c:	4620      	mov	r0, r4
 801853e:	b002      	add	sp, #8
 8018540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018544:	f7f9 bd9c 	b.w	8012080 <ucdr_serialize_sequence_char>

08018548 <uxr_init_input_best_effort_stream>:
 8018548:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801854c:	8003      	strh	r3, [r0, #0]
 801854e:	4770      	bx	lr

08018550 <uxr_reset_input_best_effort_stream>:
 8018550:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018554:	8003      	strh	r3, [r0, #0]
 8018556:	4770      	bx	lr

08018558 <uxr_receive_best_effort_message>:
 8018558:	b538      	push	{r3, r4, r5, lr}
 801855a:	4604      	mov	r4, r0
 801855c:	8800      	ldrh	r0, [r0, #0]
 801855e:	460d      	mov	r5, r1
 8018560:	f000 fd16 	bl	8018f90 <uxr_seq_num_cmp>
 8018564:	4603      	mov	r3, r0
 8018566:	2b00      	cmp	r3, #0
 8018568:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 801856c:	bfb8      	it	lt
 801856e:	8025      	strhlt	r5, [r4, #0]
 8018570:	bd38      	pop	{r3, r4, r5, pc}
 8018572:	bf00      	nop

08018574 <on_full_input_buffer>:
 8018574:	b570      	push	{r4, r5, r6, lr}
 8018576:	6802      	ldr	r2, [r0, #0]
 8018578:	460d      	mov	r5, r1
 801857a:	6809      	ldr	r1, [r1, #0]
 801857c:	686c      	ldr	r4, [r5, #4]
 801857e:	1a53      	subs	r3, r2, r1
 8018580:	4606      	mov	r6, r0
 8018582:	8928      	ldrh	r0, [r5, #8]
 8018584:	fbb4 f4f0 	udiv	r4, r4, r0
 8018588:	fbb3 f3f4 	udiv	r3, r3, r4
 801858c:	3301      	adds	r3, #1
 801858e:	b29b      	uxth	r3, r3
 8018590:	fbb3 f2f0 	udiv	r2, r3, r0
 8018594:	fb00 3312 	mls	r3, r0, r2, r3
 8018598:	b29b      	uxth	r3, r3
 801859a:	fb04 f403 	mul.w	r4, r4, r3
 801859e:	1d23      	adds	r3, r4, #4
 80185a0:	440b      	add	r3, r1
 80185a2:	7d28      	ldrb	r0, [r5, #20]
 80185a4:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80185a8:	b110      	cbz	r0, 80185b0 <on_full_input_buffer+0x3c>
 80185aa:	2000      	movs	r0, #0
 80185ac:	f843 0c04 	str.w	r0, [r3, #-4]
 80185b0:	2a03      	cmp	r2, #3
 80185b2:	d801      	bhi.n	80185b8 <on_full_input_buffer+0x44>
 80185b4:	2001      	movs	r0, #1
 80185b6:	bd70      	pop	{r4, r5, r6, pc}
 80185b8:	3408      	adds	r4, #8
 80185ba:	6933      	ldr	r3, [r6, #16]
 80185bc:	4421      	add	r1, r4
 80185be:	4630      	mov	r0, r6
 80185c0:	3a04      	subs	r2, #4
 80185c2:	f7f9 fce1 	bl	8011f88 <ucdr_init_buffer_origin>
 80185c6:	4630      	mov	r0, r6
 80185c8:	4902      	ldr	r1, [pc, #8]	; (80185d4 <on_full_input_buffer+0x60>)
 80185ca:	462a      	mov	r2, r5
 80185cc:	f7f9 fcba 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 80185d0:	2000      	movs	r0, #0
 80185d2:	bd70      	pop	{r4, r5, r6, pc}
 80185d4:	08018575 	.word	0x08018575

080185d8 <uxr_init_input_reliable_stream>:
 80185d8:	b470      	push	{r4, r5, r6}
 80185da:	9c03      	ldr	r4, [sp, #12]
 80185dc:	6001      	str	r1, [r0, #0]
 80185de:	2600      	movs	r6, #0
 80185e0:	8103      	strh	r3, [r0, #8]
 80185e2:	6042      	str	r2, [r0, #4]
 80185e4:	6104      	str	r4, [r0, #16]
 80185e6:	7506      	strb	r6, [r0, #20]
 80185e8:	b1ab      	cbz	r3, 8018616 <uxr_init_input_reliable_stream+0x3e>
 80185ea:	600e      	str	r6, [r1, #0]
 80185ec:	8901      	ldrh	r1, [r0, #8]
 80185ee:	2901      	cmp	r1, #1
 80185f0:	d911      	bls.n	8018616 <uxr_init_input_reliable_stream+0x3e>
 80185f2:	2201      	movs	r2, #1
 80185f4:	e9d0 5400 	ldrd	r5, r4, [r0]
 80185f8:	fbb2 f3f1 	udiv	r3, r2, r1
 80185fc:	fb01 2313 	mls	r3, r1, r3, r2
 8018600:	b29b      	uxth	r3, r3
 8018602:	fbb4 f1f1 	udiv	r1, r4, r1
 8018606:	fb03 f301 	mul.w	r3, r3, r1
 801860a:	3201      	adds	r2, #1
 801860c:	50ee      	str	r6, [r5, r3]
 801860e:	8901      	ldrh	r1, [r0, #8]
 8018610:	b292      	uxth	r2, r2
 8018612:	4291      	cmp	r1, r2
 8018614:	d8ee      	bhi.n	80185f4 <uxr_init_input_reliable_stream+0x1c>
 8018616:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801861a:	bc70      	pop	{r4, r5, r6}
 801861c:	60c3      	str	r3, [r0, #12]
 801861e:	4770      	bx	lr

08018620 <uxr_reset_input_reliable_stream>:
 8018620:	8902      	ldrh	r2, [r0, #8]
 8018622:	b1ca      	cbz	r2, 8018658 <uxr_reset_input_reliable_stream+0x38>
 8018624:	b470      	push	{r4, r5, r6}
 8018626:	2400      	movs	r4, #0
 8018628:	4621      	mov	r1, r4
 801862a:	4626      	mov	r6, r4
 801862c:	fbb1 f3f2 	udiv	r3, r1, r2
 8018630:	fb02 1313 	mls	r3, r2, r3, r1
 8018634:	e9d0 5100 	ldrd	r5, r1, [r0]
 8018638:	b29b      	uxth	r3, r3
 801863a:	fbb1 f2f2 	udiv	r2, r1, r2
 801863e:	fb03 f302 	mul.w	r3, r3, r2
 8018642:	3401      	adds	r4, #1
 8018644:	50ee      	str	r6, [r5, r3]
 8018646:	8902      	ldrh	r2, [r0, #8]
 8018648:	b2a1      	uxth	r1, r4
 801864a:	428a      	cmp	r2, r1
 801864c:	d8ee      	bhi.n	801862c <uxr_reset_input_reliable_stream+0xc>
 801864e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018652:	bc70      	pop	{r4, r5, r6}
 8018654:	60c3      	str	r3, [r0, #12]
 8018656:	4770      	bx	lr
 8018658:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801865c:	60c3      	str	r3, [r0, #12]
 801865e:	4770      	bx	lr

08018660 <uxr_receive_reliable_message>:
 8018660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018664:	4604      	mov	r4, r0
 8018666:	460d      	mov	r5, r1
 8018668:	8901      	ldrh	r1, [r0, #8]
 801866a:	8980      	ldrh	r0, [r0, #12]
 801866c:	4690      	mov	r8, r2
 801866e:	461f      	mov	r7, r3
 8018670:	f000 fc86 	bl	8018f80 <uxr_seq_num_add>
 8018674:	4629      	mov	r1, r5
 8018676:	4606      	mov	r6, r0
 8018678:	89a0      	ldrh	r0, [r4, #12]
 801867a:	f000 fc89 	bl	8018f90 <uxr_seq_num_cmp>
 801867e:	2800      	cmp	r0, #0
 8018680:	db0a      	blt.n	8018698 <uxr_receive_reliable_message+0x38>
 8018682:	2600      	movs	r6, #0
 8018684:	89e0      	ldrh	r0, [r4, #14]
 8018686:	4629      	mov	r1, r5
 8018688:	f000 fc82 	bl	8018f90 <uxr_seq_num_cmp>
 801868c:	2800      	cmp	r0, #0
 801868e:	bfb8      	it	lt
 8018690:	81e5      	strhlt	r5, [r4, #14]
 8018692:	4630      	mov	r0, r6
 8018694:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018698:	4630      	mov	r0, r6
 801869a:	4629      	mov	r1, r5
 801869c:	f000 fc78 	bl	8018f90 <uxr_seq_num_cmp>
 80186a0:	2800      	cmp	r0, #0
 80186a2:	dbee      	blt.n	8018682 <uxr_receive_reliable_message+0x22>
 80186a4:	6923      	ldr	r3, [r4, #16]
 80186a6:	4640      	mov	r0, r8
 80186a8:	4798      	blx	r3
 80186aa:	2101      	movs	r1, #1
 80186ac:	4681      	mov	r9, r0
 80186ae:	89a0      	ldrh	r0, [r4, #12]
 80186b0:	f000 fc66 	bl	8018f80 <uxr_seq_num_add>
 80186b4:	f1b9 0f00 	cmp.w	r9, #0
 80186b8:	d101      	bne.n	80186be <uxr_receive_reliable_message+0x5e>
 80186ba:	4285      	cmp	r5, r0
 80186bc:	d049      	beq.n	8018752 <uxr_receive_reliable_message+0xf2>
 80186be:	8921      	ldrh	r1, [r4, #8]
 80186c0:	fbb5 f3f1 	udiv	r3, r5, r1
 80186c4:	fb01 5313 	mls	r3, r1, r3, r5
 80186c8:	b29b      	uxth	r3, r3
 80186ca:	6862      	ldr	r2, [r4, #4]
 80186cc:	6820      	ldr	r0, [r4, #0]
 80186ce:	fbb2 f2f1 	udiv	r2, r2, r1
 80186d2:	fb03 f302 	mul.w	r3, r3, r2
 80186d6:	3304      	adds	r3, #4
 80186d8:	4418      	add	r0, r3
 80186da:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80186de:	2b00      	cmp	r3, #0
 80186e0:	d1cf      	bne.n	8018682 <uxr_receive_reliable_message+0x22>
 80186e2:	4641      	mov	r1, r8
 80186e4:	463a      	mov	r2, r7
 80186e6:	f000 ffa5 	bl	8019634 <memcpy>
 80186ea:	8921      	ldrh	r1, [r4, #8]
 80186ec:	fbb5 f3f1 	udiv	r3, r5, r1
 80186f0:	fb01 5313 	mls	r3, r1, r3, r5
 80186f4:	b29b      	uxth	r3, r3
 80186f6:	6862      	ldr	r2, [r4, #4]
 80186f8:	fbb2 f2f1 	udiv	r2, r2, r1
 80186fc:	6821      	ldr	r1, [r4, #0]
 80186fe:	fb03 f302 	mul.w	r3, r3, r2
 8018702:	2201      	movs	r2, #1
 8018704:	50cf      	str	r7, [r1, r3]
 8018706:	9b08      	ldr	r3, [sp, #32]
 8018708:	701a      	strb	r2, [r3, #0]
 801870a:	f1b9 0f00 	cmp.w	r9, #0
 801870e:	d0b8      	beq.n	8018682 <uxr_receive_reliable_message+0x22>
 8018710:	89a6      	ldrh	r6, [r4, #12]
 8018712:	e001      	b.n	8018718 <uxr_receive_reliable_message+0xb8>
 8018714:	2801      	cmp	r0, #1
 8018716:	d1b4      	bne.n	8018682 <uxr_receive_reliable_message+0x22>
 8018718:	4630      	mov	r0, r6
 801871a:	2101      	movs	r1, #1
 801871c:	f000 fc30 	bl	8018f80 <uxr_seq_num_add>
 8018720:	8921      	ldrh	r1, [r4, #8]
 8018722:	fbb0 f3f1 	udiv	r3, r0, r1
 8018726:	fb01 0313 	mls	r3, r1, r3, r0
 801872a:	b29b      	uxth	r3, r3
 801872c:	6862      	ldr	r2, [r4, #4]
 801872e:	fbb2 f2f1 	udiv	r2, r2, r1
 8018732:	4606      	mov	r6, r0
 8018734:	fb03 f302 	mul.w	r3, r3, r2
 8018738:	6820      	ldr	r0, [r4, #0]
 801873a:	3304      	adds	r3, #4
 801873c:	4418      	add	r0, r3
 801873e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018742:	2b00      	cmp	r3, #0
 8018744:	d09d      	beq.n	8018682 <uxr_receive_reliable_message+0x22>
 8018746:	6923      	ldr	r3, [r4, #16]
 8018748:	4798      	blx	r3
 801874a:	2802      	cmp	r0, #2
 801874c:	d1e2      	bne.n	8018714 <uxr_receive_reliable_message+0xb4>
 801874e:	2601      	movs	r6, #1
 8018750:	e798      	b.n	8018684 <uxr_receive_reliable_message+0x24>
 8018752:	9b08      	ldr	r3, [sp, #32]
 8018754:	81a5      	strh	r5, [r4, #12]
 8018756:	2601      	movs	r6, #1
 8018758:	f883 9000 	strb.w	r9, [r3]
 801875c:	e792      	b.n	8018684 <uxr_receive_reliable_message+0x24>
 801875e:	bf00      	nop

08018760 <uxr_next_input_reliable_buffer_available>:
 8018760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018764:	4604      	mov	r4, r0
 8018766:	460e      	mov	r6, r1
 8018768:	8980      	ldrh	r0, [r0, #12]
 801876a:	2101      	movs	r1, #1
 801876c:	4617      	mov	r7, r2
 801876e:	f000 fc07 	bl	8018f80 <uxr_seq_num_add>
 8018772:	8921      	ldrh	r1, [r4, #8]
 8018774:	fbb0 f3f1 	udiv	r3, r0, r1
 8018778:	fb01 0313 	mls	r3, r1, r3, r0
 801877c:	b29b      	uxth	r3, r3
 801877e:	6862      	ldr	r2, [r4, #4]
 8018780:	fbb2 f2f1 	udiv	r2, r2, r1
 8018784:	fb03 f302 	mul.w	r3, r3, r2
 8018788:	6822      	ldr	r2, [r4, #0]
 801878a:	3304      	adds	r3, #4
 801878c:	eb02 0803 	add.w	r8, r2, r3
 8018790:	f858 9c04 	ldr.w	r9, [r8, #-4]
 8018794:	f1b9 0f00 	cmp.w	r9, #0
 8018798:	d025      	beq.n	80187e6 <uxr_next_input_reliable_buffer_available+0x86>
 801879a:	6923      	ldr	r3, [r4, #16]
 801879c:	4605      	mov	r5, r0
 801879e:	4640      	mov	r0, r8
 80187a0:	4798      	blx	r3
 80187a2:	4682      	mov	sl, r0
 80187a4:	b310      	cbz	r0, 80187ec <uxr_next_input_reliable_buffer_available+0x8c>
 80187a6:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 80187aa:	e005      	b.n	80187b8 <uxr_next_input_reliable_buffer_available+0x58>
 80187ac:	6923      	ldr	r3, [r4, #16]
 80187ae:	4798      	blx	r3
 80187b0:	2802      	cmp	r0, #2
 80187b2:	d032      	beq.n	801881a <uxr_next_input_reliable_buffer_available+0xba>
 80187b4:	2801      	cmp	r0, #1
 80187b6:	d116      	bne.n	80187e6 <uxr_next_input_reliable_buffer_available+0x86>
 80187b8:	4650      	mov	r0, sl
 80187ba:	2101      	movs	r1, #1
 80187bc:	f000 fbe0 	bl	8018f80 <uxr_seq_num_add>
 80187c0:	8921      	ldrh	r1, [r4, #8]
 80187c2:	fbb0 f3f1 	udiv	r3, r0, r1
 80187c6:	fb01 0313 	mls	r3, r1, r3, r0
 80187ca:	b29b      	uxth	r3, r3
 80187cc:	6862      	ldr	r2, [r4, #4]
 80187ce:	fbb2 f2f1 	udiv	r2, r2, r1
 80187d2:	4682      	mov	sl, r0
 80187d4:	fb03 f302 	mul.w	r3, r3, r2
 80187d8:	6820      	ldr	r0, [r4, #0]
 80187da:	3304      	adds	r3, #4
 80187dc:	4418      	add	r0, r3
 80187de:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	d1e2      	bne.n	80187ac <uxr_next_input_reliable_buffer_available+0x4c>
 80187e6:	2000      	movs	r0, #0
 80187e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80187ec:	464a      	mov	r2, r9
 80187ee:	4641      	mov	r1, r8
 80187f0:	4630      	mov	r0, r6
 80187f2:	f7f9 fbd1 	bl	8011f98 <ucdr_init_buffer>
 80187f6:	8921      	ldrh	r1, [r4, #8]
 80187f8:	fbb5 f3f1 	udiv	r3, r5, r1
 80187fc:	fb01 5313 	mls	r3, r1, r3, r5
 8018800:	b29b      	uxth	r3, r3
 8018802:	6862      	ldr	r2, [r4, #4]
 8018804:	fbb2 f2f1 	udiv	r2, r2, r1
 8018808:	6821      	ldr	r1, [r4, #0]
 801880a:	fb03 f302 	mul.w	r3, r3, r2
 801880e:	2001      	movs	r0, #1
 8018810:	f841 a003 	str.w	sl, [r1, r3]
 8018814:	81a5      	strh	r5, [r4, #12]
 8018816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801881a:	8922      	ldrh	r2, [r4, #8]
 801881c:	fbb5 f0f2 	udiv	r0, r5, r2
 8018820:	fb02 5510 	mls	r5, r2, r0, r5
 8018824:	b2ad      	uxth	r5, r5
 8018826:	6863      	ldr	r3, [r4, #4]
 8018828:	fbb3 f3f2 	udiv	r3, r3, r2
 801882c:	fb05 f503 	mul.w	r5, r5, r3
 8018830:	6823      	ldr	r3, [r4, #0]
 8018832:	2000      	movs	r0, #0
 8018834:	5158      	str	r0, [r3, r5]
 8018836:	eba9 0207 	sub.w	r2, r9, r7
 801883a:	eb08 0107 	add.w	r1, r8, r7
 801883e:	4630      	mov	r0, r6
 8018840:	f7f9 fbaa 	bl	8011f98 <ucdr_init_buffer>
 8018844:	4630      	mov	r0, r6
 8018846:	4904      	ldr	r1, [pc, #16]	; (8018858 <uxr_next_input_reliable_buffer_available+0xf8>)
 8018848:	4622      	mov	r2, r4
 801884a:	f7f9 fb7b 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 801884e:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8018852:	2001      	movs	r0, #1
 8018854:	e7c8      	b.n	80187e8 <uxr_next_input_reliable_buffer_available+0x88>
 8018856:	bf00      	nop
 8018858:	08018575 	.word	0x08018575

0801885c <uxr_process_heartbeat>:
 801885c:	b538      	push	{r3, r4, r5, lr}
 801885e:	4611      	mov	r1, r2
 8018860:	4604      	mov	r4, r0
 8018862:	89c0      	ldrh	r0, [r0, #14]
 8018864:	4615      	mov	r5, r2
 8018866:	f000 fb93 	bl	8018f90 <uxr_seq_num_cmp>
 801886a:	2800      	cmp	r0, #0
 801886c:	bfb8      	it	lt
 801886e:	81e5      	strhlt	r5, [r4, #14]
 8018870:	bd38      	pop	{r3, r4, r5, pc}
 8018872:	bf00      	nop

08018874 <uxr_compute_acknack>:
 8018874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018878:	8903      	ldrh	r3, [r0, #8]
 801887a:	8986      	ldrh	r6, [r0, #12]
 801887c:	4604      	mov	r4, r0
 801887e:	460d      	mov	r5, r1
 8018880:	b1d3      	cbz	r3, 80188b8 <uxr_compute_acknack+0x44>
 8018882:	4630      	mov	r0, r6
 8018884:	2701      	movs	r7, #1
 8018886:	e003      	b.n	8018890 <uxr_compute_acknack+0x1c>
 8018888:	4567      	cmp	r7, ip
 801888a:	d215      	bcs.n	80188b8 <uxr_compute_acknack+0x44>
 801888c:	89a0      	ldrh	r0, [r4, #12]
 801888e:	3701      	adds	r7, #1
 8018890:	b2b9      	uxth	r1, r7
 8018892:	f000 fb75 	bl	8018f80 <uxr_seq_num_add>
 8018896:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801889a:	fbb0 f2fc 	udiv	r2, r0, ip
 801889e:	e9d4 1300 	ldrd	r1, r3, [r4]
 80188a2:	fb0c 0212 	mls	r2, ip, r2, r0
 80188a6:	b292      	uxth	r2, r2
 80188a8:	fbb3 f3fc 	udiv	r3, r3, ip
 80188ac:	fb02 1303 	mla	r3, r2, r3, r1
 80188b0:	681b      	ldr	r3, [r3, #0]
 80188b2:	2b00      	cmp	r3, #0
 80188b4:	d1e8      	bne.n	8018888 <uxr_compute_acknack+0x14>
 80188b6:	4606      	mov	r6, r0
 80188b8:	802e      	strh	r6, [r5, #0]
 80188ba:	4630      	mov	r0, r6
 80188bc:	2101      	movs	r1, #1
 80188be:	89e6      	ldrh	r6, [r4, #14]
 80188c0:	f000 fb62 	bl	8018f88 <uxr_seq_num_sub>
 80188c4:	4601      	mov	r1, r0
 80188c6:	4630      	mov	r0, r6
 80188c8:	f000 fb5e 	bl	8018f88 <uxr_seq_num_sub>
 80188cc:	4606      	mov	r6, r0
 80188ce:	b318      	cbz	r0, 8018918 <uxr_compute_acknack+0xa4>
 80188d0:	f04f 0900 	mov.w	r9, #0
 80188d4:	464f      	mov	r7, r9
 80188d6:	f04f 0801 	mov.w	r8, #1
 80188da:	fa1f f189 	uxth.w	r1, r9
 80188de:	8828      	ldrh	r0, [r5, #0]
 80188e0:	f000 fb4e 	bl	8018f80 <uxr_seq_num_add>
 80188e4:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80188e8:	6822      	ldr	r2, [r4, #0]
 80188ea:	fbb0 f1fc 	udiv	r1, r0, ip
 80188ee:	fb01 011c 	mls	r1, r1, ip, r0
 80188f2:	b289      	uxth	r1, r1
 80188f4:	6863      	ldr	r3, [r4, #4]
 80188f6:	fbb3 f3fc 	udiv	r3, r3, ip
 80188fa:	fb01 2303 	mla	r3, r1, r3, r2
 80188fe:	fa08 f209 	lsl.w	r2, r8, r9
 8018902:	681b      	ldr	r3, [r3, #0]
 8018904:	f109 0901 	add.w	r9, r9, #1
 8018908:	b90b      	cbnz	r3, 801890e <uxr_compute_acknack+0x9a>
 801890a:	4317      	orrs	r7, r2
 801890c:	b2bf      	uxth	r7, r7
 801890e:	454e      	cmp	r6, r9
 8018910:	d1e3      	bne.n	80188da <uxr_compute_acknack+0x66>
 8018912:	4638      	mov	r0, r7
 8018914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018918:	4607      	mov	r7, r0
 801891a:	4638      	mov	r0, r7
 801891c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018920 <uxr_init_output_best_effort_stream>:
 8018920:	b410      	push	{r4}
 8018922:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8018926:	81c4      	strh	r4, [r0, #14]
 8018928:	e9c0 1300 	strd	r1, r3, [r0]
 801892c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018930:	7303      	strb	r3, [r0, #12]
 8018932:	6082      	str	r2, [r0, #8]
 8018934:	4770      	bx	lr
 8018936:	bf00      	nop

08018938 <uxr_reset_output_best_effort_stream>:
 8018938:	7b02      	ldrb	r2, [r0, #12]
 801893a:	6042      	str	r2, [r0, #4]
 801893c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018940:	81c3      	strh	r3, [r0, #14]
 8018942:	4770      	bx	lr

08018944 <uxr_prepare_best_effort_buffer_to_write>:
 8018944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018946:	4604      	mov	r4, r0
 8018948:	b083      	sub	sp, #12
 801894a:	6840      	ldr	r0, [r0, #4]
 801894c:	460d      	mov	r5, r1
 801894e:	4616      	mov	r6, r2
 8018950:	f7fb fcca 	bl	80142e8 <uxr_submessage_padding>
 8018954:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8018958:	4410      	add	r0, r2
 801895a:	1942      	adds	r2, r0, r5
 801895c:	4293      	cmp	r3, r2
 801895e:	bf2c      	ite	cs
 8018960:	2701      	movcs	r7, #1
 8018962:	2700      	movcc	r7, #0
 8018964:	d202      	bcs.n	801896c <uxr_prepare_best_effort_buffer_to_write+0x28>
 8018966:	4638      	mov	r0, r7
 8018968:	b003      	add	sp, #12
 801896a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801896c:	9000      	str	r0, [sp, #0]
 801896e:	6821      	ldr	r1, [r4, #0]
 8018970:	4630      	mov	r0, r6
 8018972:	2300      	movs	r3, #0
 8018974:	f7f9 fafe 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8018978:	6861      	ldr	r1, [r4, #4]
 801897a:	4638      	mov	r0, r7
 801897c:	4429      	add	r1, r5
 801897e:	6061      	str	r1, [r4, #4]
 8018980:	b003      	add	sp, #12
 8018982:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018984 <uxr_prepare_best_effort_buffer_to_send>:
 8018984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018988:	6845      	ldr	r5, [r0, #4]
 801898a:	4604      	mov	r4, r0
 801898c:	7b00      	ldrb	r0, [r0, #12]
 801898e:	4285      	cmp	r5, r0
 8018990:	bf8c      	ite	hi
 8018992:	2701      	movhi	r7, #1
 8018994:	2700      	movls	r7, #0
 8018996:	d802      	bhi.n	801899e <uxr_prepare_best_effort_buffer_to_send+0x1a>
 8018998:	4638      	mov	r0, r7
 801899a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801899e:	4688      	mov	r8, r1
 80189a0:	89e0      	ldrh	r0, [r4, #14]
 80189a2:	2101      	movs	r1, #1
 80189a4:	4615      	mov	r5, r2
 80189a6:	461e      	mov	r6, r3
 80189a8:	f000 faea 	bl	8018f80 <uxr_seq_num_add>
 80189ac:	e9d4 2300 	ldrd	r2, r3, [r4]
 80189b0:	81e0      	strh	r0, [r4, #14]
 80189b2:	8030      	strh	r0, [r6, #0]
 80189b4:	f8c8 2000 	str.w	r2, [r8]
 80189b8:	602b      	str	r3, [r5, #0]
 80189ba:	7b23      	ldrb	r3, [r4, #12]
 80189bc:	6063      	str	r3, [r4, #4]
 80189be:	4638      	mov	r0, r7
 80189c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080189c4 <on_full_output_buffer>:
 80189c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80189c6:	6802      	ldr	r2, [r0, #0]
 80189c8:	460d      	mov	r5, r1
 80189ca:	6809      	ldr	r1, [r1, #0]
 80189cc:	892f      	ldrh	r7, [r5, #8]
 80189ce:	686c      	ldr	r4, [r5, #4]
 80189d0:	fbb4 f4f7 	udiv	r4, r4, r7
 80189d4:	1a53      	subs	r3, r2, r1
 80189d6:	fbb3 f3f4 	udiv	r3, r3, r4
 80189da:	3301      	adds	r3, #1
 80189dc:	b29b      	uxth	r3, r3
 80189de:	fbb3 f2f7 	udiv	r2, r3, r7
 80189e2:	fb07 3312 	mls	r3, r7, r2, r3
 80189e6:	b29b      	uxth	r3, r3
 80189e8:	fb04 f403 	mul.w	r4, r4, r3
 80189ec:	7b2f      	ldrb	r7, [r5, #12]
 80189ee:	590a      	ldr	r2, [r1, r4]
 80189f0:	6903      	ldr	r3, [r0, #16]
 80189f2:	443c      	add	r4, r7
 80189f4:	3408      	adds	r4, #8
 80189f6:	1bd2      	subs	r2, r2, r7
 80189f8:	4606      	mov	r6, r0
 80189fa:	4421      	add	r1, r4
 80189fc:	3a04      	subs	r2, #4
 80189fe:	f7f9 fac3 	bl	8011f88 <ucdr_init_buffer_origin>
 8018a02:	4630      	mov	r0, r6
 8018a04:	4902      	ldr	r1, [pc, #8]	; (8018a10 <on_full_output_buffer+0x4c>)
 8018a06:	462a      	mov	r2, r5
 8018a08:	f7f9 fa9c 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 8018a0c:	2000      	movs	r0, #0
 8018a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a10:	080189c5 	.word	0x080189c5

08018a14 <uxr_init_output_reliable_stream>:
 8018a14:	b430      	push	{r4, r5}
 8018a16:	f89d 4008 	ldrb.w	r4, [sp, #8]
 8018a1a:	6001      	str	r1, [r0, #0]
 8018a1c:	8103      	strh	r3, [r0, #8]
 8018a1e:	6042      	str	r2, [r0, #4]
 8018a20:	7304      	strb	r4, [r0, #12]
 8018a22:	b1b3      	cbz	r3, 8018a52 <uxr_init_output_reliable_stream+0x3e>
 8018a24:	600c      	str	r4, [r1, #0]
 8018a26:	8901      	ldrh	r1, [r0, #8]
 8018a28:	2901      	cmp	r1, #1
 8018a2a:	d912      	bls.n	8018a52 <uxr_init_output_reliable_stream+0x3e>
 8018a2c:	2201      	movs	r2, #1
 8018a2e:	e9d0 5400 	ldrd	r5, r4, [r0]
 8018a32:	fbb2 f3f1 	udiv	r3, r2, r1
 8018a36:	fb01 2313 	mls	r3, r1, r3, r2
 8018a3a:	b29b      	uxth	r3, r3
 8018a3c:	fbb4 f1f1 	udiv	r1, r4, r1
 8018a40:	fb03 f301 	mul.w	r3, r3, r1
 8018a44:	7b01      	ldrb	r1, [r0, #12]
 8018a46:	50e9      	str	r1, [r5, r3]
 8018a48:	3201      	adds	r2, #1
 8018a4a:	8901      	ldrh	r1, [r0, #8]
 8018a4c:	b292      	uxth	r2, r2
 8018a4e:	4291      	cmp	r1, r2
 8018a50:	d8ed      	bhi.n	8018a2e <uxr_init_output_reliable_stream+0x1a>
 8018a52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018a56:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018a5a:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8018a5e:	4b05      	ldr	r3, [pc, #20]	; (8018a74 <uxr_init_output_reliable_stream+0x60>)
 8018a60:	f8c0 300e 	str.w	r3, [r0, #14]
 8018a64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018a68:	2300      	movs	r3, #0
 8018a6a:	bc30      	pop	{r4, r5}
 8018a6c:	8242      	strh	r2, [r0, #18]
 8018a6e:	8403      	strh	r3, [r0, #32]
 8018a70:	4770      	bx	lr
 8018a72:	bf00      	nop
 8018a74:	ffff0000 	.word	0xffff0000

08018a78 <uxr_reset_output_reliable_stream>:
 8018a78:	8902      	ldrh	r2, [r0, #8]
 8018a7a:	b430      	push	{r4, r5}
 8018a7c:	b19a      	cbz	r2, 8018aa6 <uxr_reset_output_reliable_stream+0x2e>
 8018a7e:	2400      	movs	r4, #0
 8018a80:	4621      	mov	r1, r4
 8018a82:	fbb1 f3f2 	udiv	r3, r1, r2
 8018a86:	fb02 1313 	mls	r3, r2, r3, r1
 8018a8a:	e9d0 5100 	ldrd	r5, r1, [r0]
 8018a8e:	b29b      	uxth	r3, r3
 8018a90:	fbb1 f2f2 	udiv	r2, r1, r2
 8018a94:	fb03 f302 	mul.w	r3, r3, r2
 8018a98:	7b02      	ldrb	r2, [r0, #12]
 8018a9a:	50ea      	str	r2, [r5, r3]
 8018a9c:	3401      	adds	r4, #1
 8018a9e:	8902      	ldrh	r2, [r0, #8]
 8018aa0:	b2a1      	uxth	r1, r4
 8018aa2:	428a      	cmp	r2, r1
 8018aa4:	d8ed      	bhi.n	8018a82 <uxr_reset_output_reliable_stream+0xa>
 8018aa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018aaa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018aae:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8018ab2:	4b05      	ldr	r3, [pc, #20]	; (8018ac8 <uxr_reset_output_reliable_stream+0x50>)
 8018ab4:	f8c0 300e 	str.w	r3, [r0, #14]
 8018ab8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018abc:	2300      	movs	r3, #0
 8018abe:	bc30      	pop	{r4, r5}
 8018ac0:	8242      	strh	r2, [r0, #18]
 8018ac2:	8403      	strh	r3, [r0, #32]
 8018ac4:	4770      	bx	lr
 8018ac6:	bf00      	nop
 8018ac8:	ffff0000 	.word	0xffff0000

08018acc <uxr_prepare_reliable_buffer_to_write>:
 8018acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ad0:	8903      	ldrh	r3, [r0, #8]
 8018ad2:	89c5      	ldrh	r5, [r0, #14]
 8018ad4:	fbb5 fef3 	udiv	lr, r5, r3
 8018ad8:	4604      	mov	r4, r0
 8018ada:	fb03 571e 	mls	r7, r3, lr, r5
 8018ade:	6800      	ldr	r0, [r0, #0]
 8018ae0:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8018ae4:	fbbc fcf3 	udiv	ip, ip, r3
 8018ae8:	b2bf      	uxth	r7, r7
 8018aea:	fb0c 0707 	mla	r7, ip, r7, r0
 8018aee:	4688      	mov	r8, r1
 8018af0:	6839      	ldr	r1, [r7, #0]
 8018af2:	b091      	sub	sp, #68	; 0x44
 8018af4:	eb01 0908 	add.w	r9, r1, r8
 8018af8:	f1ac 0604 	sub.w	r6, ip, #4
 8018afc:	9204      	str	r2, [sp, #16]
 8018afe:	45b1      	cmp	r9, r6
 8018b00:	f107 0204 	add.w	r2, r7, #4
 8018b04:	9102      	str	r1, [sp, #8]
 8018b06:	9203      	str	r2, [sp, #12]
 8018b08:	f8cd c014 	str.w	ip, [sp, #20]
 8018b0c:	f240 80d7 	bls.w	8018cbe <uxr_prepare_reliable_buffer_to_write+0x1f2>
 8018b10:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8018b14:	eb0b 0208 	add.w	r2, fp, r8
 8018b18:	42b2      	cmp	r2, r6
 8018b1a:	f240 80bd 	bls.w	8018c98 <uxr_prepare_reliable_buffer_to_write+0x1cc>
 8018b1e:	460a      	mov	r2, r1
 8018b20:	3204      	adds	r2, #4
 8018b22:	42b2      	cmp	r2, r6
 8018b24:	f080 810e 	bcs.w	8018d44 <uxr_prepare_reliable_buffer_to_write+0x278>
 8018b28:	f8cd c01c 	str.w	ip, [sp, #28]
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	f000 8123 	beq.w	8018d78 <uxr_prepare_reliable_buffer_to_write+0x2ac>
 8018b32:	f04f 0a00 	mov.w	sl, #0
 8018b36:	4652      	mov	r2, sl
 8018b38:	4657      	mov	r7, sl
 8018b3a:	fbb7 f1f3 	udiv	r1, r7, r3
 8018b3e:	fb03 7111 	mls	r1, r3, r1, r7
 8018b42:	b289      	uxth	r1, r1
 8018b44:	fb0c 0101 	mla	r1, ip, r1, r0
 8018b48:	f10a 0a01 	add.w	sl, sl, #1
 8018b4c:	6809      	ldr	r1, [r1, #0]
 8018b4e:	458b      	cmp	fp, r1
 8018b50:	bf08      	it	eq
 8018b52:	3201      	addeq	r2, #1
 8018b54:	fa1f f78a 	uxth.w	r7, sl
 8018b58:	bf08      	it	eq
 8018b5a:	b292      	uxtheq	r2, r2
 8018b5c:	429f      	cmp	r7, r3
 8018b5e:	d3ec      	bcc.n	8018b3a <uxr_prepare_reliable_buffer_to_write+0x6e>
 8018b60:	9902      	ldr	r1, [sp, #8]
 8018b62:	1f37      	subs	r7, r6, #4
 8018b64:	b2bf      	uxth	r7, r7
 8018b66:	eba7 0901 	sub.w	r9, r7, r1
 8018b6a:	fa1f f989 	uxth.w	r9, r9
 8018b6e:	eba7 070b 	sub.w	r7, r7, fp
 8018b72:	b2bf      	uxth	r7, r7
 8018b74:	eba8 0109 	sub.w	r1, r8, r9
 8018b78:	fbb1 faf7 	udiv	sl, r1, r7
 8018b7c:	fb07 111a 	mls	r1, r7, sl, r1
 8018b80:	9706      	str	r7, [sp, #24]
 8018b82:	2900      	cmp	r1, #0
 8018b84:	f040 80bd 	bne.w	8018d02 <uxr_prepare_reliable_buffer_to_write+0x236>
 8018b88:	fa1f fa8a 	uxth.w	sl, sl
 8018b8c:	4592      	cmp	sl, r2
 8018b8e:	f200 8092 	bhi.w	8018cb6 <uxr_prepare_reliable_buffer_to_write+0x1ea>
 8018b92:	f10d 0b20 	add.w	fp, sp, #32
 8018b96:	f1ba 0f00 	cmp.w	sl, #0
 8018b9a:	d03e      	beq.n	8018c1a <uxr_prepare_reliable_buffer_to_write+0x14e>
 8018b9c:	f04f 0800 	mov.w	r8, #0
 8018ba0:	f10d 0b20 	add.w	fp, sp, #32
 8018ba4:	e006      	b.n	8018bb4 <uxr_prepare_reliable_buffer_to_write+0xe8>
 8018ba6:	6860      	ldr	r0, [r4, #4]
 8018ba8:	fbb0 fcf3 	udiv	ip, r0, r3
 8018bac:	6820      	ldr	r0, [r4, #0]
 8018bae:	fbb5 fef3 	udiv	lr, r5, r3
 8018bb2:	46b9      	mov	r9, r7
 8018bb4:	fb03 531e 	mls	r3, r3, lr, r5
 8018bb8:	b29b      	uxth	r3, r3
 8018bba:	fb0c 0003 	mla	r0, ip, r3, r0
 8018bbe:	1d01      	adds	r1, r0, #4
 8018bc0:	6803      	ldr	r3, [r0, #0]
 8018bc2:	9300      	str	r3, [sp, #0]
 8018bc4:	4632      	mov	r2, r6
 8018bc6:	2300      	movs	r3, #0
 8018bc8:	4658      	mov	r0, fp
 8018bca:	f7f9 f9d3 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8018bce:	464a      	mov	r2, r9
 8018bd0:	2300      	movs	r3, #0
 8018bd2:	210d      	movs	r1, #13
 8018bd4:	4658      	mov	r0, fp
 8018bd6:	f7fb fb47 	bl	8014268 <uxr_buffer_submessage_header>
 8018bda:	8920      	ldrh	r0, [r4, #8]
 8018bdc:	fbb5 f3f0 	udiv	r3, r5, r0
 8018be0:	e9d4 2100 	ldrd	r2, r1, [r4]
 8018be4:	fb00 5313 	mls	r3, r0, r3, r5
 8018be8:	b29b      	uxth	r3, r3
 8018bea:	fbb1 f1f0 	udiv	r1, r1, r0
 8018bee:	fb03 f301 	mul.w	r3, r3, r1
 8018bf2:	4628      	mov	r0, r5
 8018bf4:	50d6      	str	r6, [r2, r3]
 8018bf6:	2101      	movs	r1, #1
 8018bf8:	f000 f9c2 	bl	8018f80 <uxr_seq_num_add>
 8018bfc:	f108 0801 	add.w	r8, r8, #1
 8018c00:	fa1f f388 	uxth.w	r3, r8
 8018c04:	459a      	cmp	sl, r3
 8018c06:	4605      	mov	r5, r0
 8018c08:	8923      	ldrh	r3, [r4, #8]
 8018c0a:	d8cc      	bhi.n	8018ba6 <uxr_prepare_reliable_buffer_to_write+0xda>
 8018c0c:	fbb0 fef3 	udiv	lr, r0, r3
 8018c10:	6820      	ldr	r0, [r4, #0]
 8018c12:	6861      	ldr	r1, [r4, #4]
 8018c14:	fbb1 f2f3 	udiv	r2, r1, r3
 8018c18:	9207      	str	r2, [sp, #28]
 8018c1a:	fb03 511e 	mls	r1, r3, lr, r5
 8018c1e:	9b07      	ldr	r3, [sp, #28]
 8018c20:	b289      	uxth	r1, r1
 8018c22:	fb03 0101 	mla	r1, r3, r1, r0
 8018c26:	4632      	mov	r2, r6
 8018c28:	680b      	ldr	r3, [r1, #0]
 8018c2a:	9300      	str	r3, [sp, #0]
 8018c2c:	4658      	mov	r0, fp
 8018c2e:	3104      	adds	r1, #4
 8018c30:	2300      	movs	r3, #0
 8018c32:	f7f9 f99f 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8018c36:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8018c3a:	4658      	mov	r0, fp
 8018c3c:	fa1f f288 	uxth.w	r2, r8
 8018c40:	2302      	movs	r3, #2
 8018c42:	210d      	movs	r1, #13
 8018c44:	f7fb fb10 	bl	8014268 <uxr_buffer_submessage_header>
 8018c48:	e9d4 0200 	ldrd	r0, r2, [r4]
 8018c4c:	8921      	ldrh	r1, [r4, #8]
 8018c4e:	9f02      	ldr	r7, [sp, #8]
 8018c50:	9006      	str	r0, [sp, #24]
 8018c52:	9803      	ldr	r0, [sp, #12]
 8018c54:	7b26      	ldrb	r6, [r4, #12]
 8018c56:	fbb5 f3f1 	udiv	r3, r5, r1
 8018c5a:	fbb2 f2f1 	udiv	r2, r2, r1
 8018c5e:	fb01 5313 	mls	r3, r1, r3, r5
 8018c62:	1d39      	adds	r1, r7, #4
 8018c64:	4408      	add	r0, r1
 8018c66:	b29b      	uxth	r3, r3
 8018c68:	fb03 f302 	mul.w	r3, r3, r2
 8018c6c:	4601      	mov	r1, r0
 8018c6e:	3604      	adds	r6, #4
 8018c70:	9806      	ldr	r0, [sp, #24]
 8018c72:	9a05      	ldr	r2, [sp, #20]
 8018c74:	4446      	add	r6, r8
 8018c76:	50c6      	str	r6, [r0, r3]
 8018c78:	9e04      	ldr	r6, [sp, #16]
 8018c7a:	3a08      	subs	r2, #8
 8018c7c:	1bd2      	subs	r2, r2, r7
 8018c7e:	4630      	mov	r0, r6
 8018c80:	f7f9 f98a 	bl	8011f98 <ucdr_init_buffer>
 8018c84:	4630      	mov	r0, r6
 8018c86:	493d      	ldr	r1, [pc, #244]	; (8018d7c <uxr_prepare_reliable_buffer_to_write+0x2b0>)
 8018c88:	4622      	mov	r2, r4
 8018c8a:	f7f9 f95b 	bl	8011f44 <ucdr_set_on_full_buffer_callback>
 8018c8e:	2001      	movs	r0, #1
 8018c90:	81e5      	strh	r5, [r4, #14]
 8018c92:	b011      	add	sp, #68	; 0x44
 8018c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c98:	4628      	mov	r0, r5
 8018c9a:	2101      	movs	r1, #1
 8018c9c:	f000 f970 	bl	8018f80 <uxr_seq_num_add>
 8018ca0:	8921      	ldrh	r1, [r4, #8]
 8018ca2:	4605      	mov	r5, r0
 8018ca4:	8a60      	ldrh	r0, [r4, #18]
 8018ca6:	f000 f96b 	bl	8018f80 <uxr_seq_num_add>
 8018caa:	4601      	mov	r1, r0
 8018cac:	4628      	mov	r0, r5
 8018cae:	f000 f96f 	bl	8018f90 <uxr_seq_num_cmp>
 8018cb2:	2800      	cmp	r0, #0
 8018cb4:	dd2b      	ble.n	8018d0e <uxr_prepare_reliable_buffer_to_write+0x242>
 8018cb6:	2000      	movs	r0, #0
 8018cb8:	b011      	add	sp, #68	; 0x44
 8018cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018cbe:	4619      	mov	r1, r3
 8018cc0:	8a60      	ldrh	r0, [r4, #18]
 8018cc2:	f000 f95d 	bl	8018f80 <uxr_seq_num_add>
 8018cc6:	4601      	mov	r1, r0
 8018cc8:	4628      	mov	r0, r5
 8018cca:	f000 f961 	bl	8018f90 <uxr_seq_num_cmp>
 8018cce:	2800      	cmp	r0, #0
 8018cd0:	dcf1      	bgt.n	8018cb6 <uxr_prepare_reliable_buffer_to_write+0x1ea>
 8018cd2:	8921      	ldrh	r1, [r4, #8]
 8018cd4:	fbb5 f3f1 	udiv	r3, r5, r1
 8018cd8:	e9d4 4200 	ldrd	r4, r2, [r4]
 8018cdc:	fb01 5313 	mls	r3, r1, r3, r5
 8018ce0:	b29b      	uxth	r3, r3
 8018ce2:	fbb2 f2f1 	udiv	r2, r2, r1
 8018ce6:	fb03 f302 	mul.w	r3, r3, r2
 8018cea:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8018cee:	f844 9003 	str.w	r9, [r4, r3]
 8018cf2:	9b02      	ldr	r3, [sp, #8]
 8018cf4:	9300      	str	r3, [sp, #0]
 8018cf6:	464a      	mov	r2, r9
 8018cf8:	2300      	movs	r3, #0
 8018cfa:	f7f9 f93b 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8018cfe:	2001      	movs	r0, #1
 8018d00:	e7da      	b.n	8018cb8 <uxr_prepare_reliable_buffer_to_write+0x1ec>
 8018d02:	f10a 0a01 	add.w	sl, sl, #1
 8018d06:	fa1f fa8a 	uxth.w	sl, sl
 8018d0a:	9106      	str	r1, [sp, #24]
 8018d0c:	e73e      	b.n	8018b8c <uxr_prepare_reliable_buffer_to_write+0xc0>
 8018d0e:	8920      	ldrh	r0, [r4, #8]
 8018d10:	fbb5 f3f0 	udiv	r3, r5, r0
 8018d14:	fb00 5313 	mls	r3, r0, r3, r5
 8018d18:	b29b      	uxth	r3, r3
 8018d1a:	6862      	ldr	r2, [r4, #4]
 8018d1c:	6821      	ldr	r1, [r4, #0]
 8018d1e:	fbb2 f0f0 	udiv	r0, r2, r0
 8018d22:	fb03 f300 	mul.w	r3, r3, r0
 8018d26:	7b22      	ldrb	r2, [r4, #12]
 8018d28:	9804      	ldr	r0, [sp, #16]
 8018d2a:	3304      	adds	r3, #4
 8018d2c:	4419      	add	r1, r3
 8018d2e:	4442      	add	r2, r8
 8018d30:	f841 2c04 	str.w	r2, [r1, #-4]
 8018d34:	7b23      	ldrb	r3, [r4, #12]
 8018d36:	9300      	str	r3, [sp, #0]
 8018d38:	2300      	movs	r3, #0
 8018d3a:	f7f9 f91b 	bl	8011f74 <ucdr_init_buffer_origin_offset>
 8018d3e:	81e5      	strh	r5, [r4, #14]
 8018d40:	2001      	movs	r0, #1
 8018d42:	e7b9      	b.n	8018cb8 <uxr_prepare_reliable_buffer_to_write+0x1ec>
 8018d44:	4628      	mov	r0, r5
 8018d46:	2101      	movs	r1, #1
 8018d48:	f000 f91a 	bl	8018f80 <uxr_seq_num_add>
 8018d4c:	8923      	ldrh	r3, [r4, #8]
 8018d4e:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8018d52:	4605      	mov	r5, r0
 8018d54:	e9d4 0c00 	ldrd	r0, ip, [r4]
 8018d58:	fbb5 fef3 	udiv	lr, r5, r3
 8018d5c:	fb03 521e 	mls	r2, r3, lr, r5
 8018d60:	b292      	uxth	r2, r2
 8018d62:	fbbc fcf3 	udiv	ip, ip, r3
 8018d66:	fb0c 0202 	mla	r2, ip, r2, r0
 8018d6a:	1d11      	adds	r1, r2, #4
 8018d6c:	6812      	ldr	r2, [r2, #0]
 8018d6e:	9103      	str	r1, [sp, #12]
 8018d70:	9202      	str	r2, [sp, #8]
 8018d72:	f8cd c01c 	str.w	ip, [sp, #28]
 8018d76:	e6d9      	b.n	8018b2c <uxr_prepare_reliable_buffer_to_write+0x60>
 8018d78:	461a      	mov	r2, r3
 8018d7a:	e6f1      	b.n	8018b60 <uxr_prepare_reliable_buffer_to_write+0x94>
 8018d7c:	080189c5 	.word	0x080189c5

08018d80 <uxr_prepare_next_reliable_buffer_to_send>:
 8018d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d84:	4605      	mov	r5, r0
 8018d86:	4688      	mov	r8, r1
 8018d88:	8a00      	ldrh	r0, [r0, #16]
 8018d8a:	2101      	movs	r1, #1
 8018d8c:	4617      	mov	r7, r2
 8018d8e:	461e      	mov	r6, r3
 8018d90:	f000 f8f6 	bl	8018f80 <uxr_seq_num_add>
 8018d94:	8030      	strh	r0, [r6, #0]
 8018d96:	892a      	ldrh	r2, [r5, #8]
 8018d98:	fbb0 f3f2 	udiv	r3, r0, r2
 8018d9c:	fb02 0413 	mls	r4, r2, r3, r0
 8018da0:	b2a4      	uxth	r4, r4
 8018da2:	686b      	ldr	r3, [r5, #4]
 8018da4:	fbb3 f2f2 	udiv	r2, r3, r2
 8018da8:	682b      	ldr	r3, [r5, #0]
 8018daa:	89e9      	ldrh	r1, [r5, #14]
 8018dac:	fb04 f402 	mul.w	r4, r4, r2
 8018db0:	3404      	adds	r4, #4
 8018db2:	4423      	add	r3, r4
 8018db4:	f8c8 3000 	str.w	r3, [r8]
 8018db8:	682b      	ldr	r3, [r5, #0]
 8018dba:	441c      	add	r4, r3
 8018dbc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018dc0:	603b      	str	r3, [r7, #0]
 8018dc2:	f000 f8e5 	bl	8018f90 <uxr_seq_num_cmp>
 8018dc6:	2800      	cmp	r0, #0
 8018dc8:	dd02      	ble.n	8018dd0 <uxr_prepare_next_reliable_buffer_to_send+0x50>
 8018dca:	2000      	movs	r0, #0
 8018dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018dd0:	683a      	ldr	r2, [r7, #0]
 8018dd2:	7b2b      	ldrb	r3, [r5, #12]
 8018dd4:	429a      	cmp	r2, r3
 8018dd6:	d9f8      	bls.n	8018dca <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018dd8:	8a69      	ldrh	r1, [r5, #18]
 8018dda:	8a28      	ldrh	r0, [r5, #16]
 8018ddc:	f000 f8d4 	bl	8018f88 <uxr_seq_num_sub>
 8018de0:	892b      	ldrh	r3, [r5, #8]
 8018de2:	4283      	cmp	r3, r0
 8018de4:	d0f1      	beq.n	8018dca <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018de6:	8830      	ldrh	r0, [r6, #0]
 8018de8:	89eb      	ldrh	r3, [r5, #14]
 8018dea:	8228      	strh	r0, [r5, #16]
 8018dec:	4298      	cmp	r0, r3
 8018dee:	d002      	beq.n	8018df6 <uxr_prepare_next_reliable_buffer_to_send+0x76>
 8018df0:	2001      	movs	r0, #1
 8018df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018df6:	2101      	movs	r1, #1
 8018df8:	f000 f8c2 	bl	8018f80 <uxr_seq_num_add>
 8018dfc:	81e8      	strh	r0, [r5, #14]
 8018dfe:	2001      	movs	r0, #1
 8018e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018e04 <uxr_update_output_stream_heartbeat_timestamp>:
 8018e04:	b5d0      	push	{r4, r6, r7, lr}
 8018e06:	8a01      	ldrh	r1, [r0, #16]
 8018e08:	4604      	mov	r4, r0
 8018e0a:	8a40      	ldrh	r0, [r0, #18]
 8018e0c:	4616      	mov	r6, r2
 8018e0e:	461f      	mov	r7, r3
 8018e10:	f000 f8be 	bl	8018f90 <uxr_seq_num_cmp>
 8018e14:	2800      	cmp	r0, #0
 8018e16:	db07      	blt.n	8018e28 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8018e18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018e1c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018e20:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8018e24:	2000      	movs	r0, #0
 8018e26:	bdd0      	pop	{r4, r6, r7, pc}
 8018e28:	f894 0020 	ldrb.w	r0, [r4, #32]
 8018e2c:	b948      	cbnz	r0, 8018e42 <uxr_update_output_stream_heartbeat_timestamp+0x3e>
 8018e2e:	2301      	movs	r3, #1
 8018e30:	f884 3020 	strb.w	r3, [r4, #32]
 8018e34:	f116 0364 	adds.w	r3, r6, #100	; 0x64
 8018e38:	f147 0200 	adc.w	r2, r7, #0
 8018e3c:	e9c4 3206 	strd	r3, r2, [r4, #24]
 8018e40:	bdd0      	pop	{r4, r6, r7, pc}
 8018e42:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8018e46:	4296      	cmp	r6, r2
 8018e48:	eb77 0303 	sbcs.w	r3, r7, r3
 8018e4c:	bfa5      	ittet	ge
 8018e4e:	3001      	addge	r0, #1
 8018e50:	f884 0020 	strbge.w	r0, [r4, #32]
 8018e54:	2000      	movlt	r0, #0
 8018e56:	2001      	movge	r0, #1
 8018e58:	e7ec      	b.n	8018e34 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8018e5a:	bf00      	nop

08018e5c <uxr_begin_output_nack_buffer_it>:
 8018e5c:	8a40      	ldrh	r0, [r0, #18]
 8018e5e:	4770      	bx	lr

08018e60 <uxr_next_reliable_nack_buffer_to_send>:
 8018e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018e64:	f890 9021 	ldrb.w	r9, [r0, #33]	; 0x21
 8018e68:	f1b9 0f00 	cmp.w	r9, #0
 8018e6c:	d011      	beq.n	8018e92 <uxr_next_reliable_nack_buffer_to_send+0x32>
 8018e6e:	4605      	mov	r5, r0
 8018e70:	8818      	ldrh	r0, [r3, #0]
 8018e72:	460f      	mov	r7, r1
 8018e74:	4690      	mov	r8, r2
 8018e76:	461e      	mov	r6, r3
 8018e78:	2101      	movs	r1, #1
 8018e7a:	f000 f881 	bl	8018f80 <uxr_seq_num_add>
 8018e7e:	8030      	strh	r0, [r6, #0]
 8018e80:	8a29      	ldrh	r1, [r5, #16]
 8018e82:	f000 f885 	bl	8018f90 <uxr_seq_num_cmp>
 8018e86:	2800      	cmp	r0, #0
 8018e88:	dd06      	ble.n	8018e98 <uxr_next_reliable_nack_buffer_to_send+0x38>
 8018e8a:	f04f 0900 	mov.w	r9, #0
 8018e8e:	f885 9021 	strb.w	r9, [r5, #33]	; 0x21
 8018e92:	4648      	mov	r0, r9
 8018e94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018e98:	892a      	ldrh	r2, [r5, #8]
 8018e9a:	8830      	ldrh	r0, [r6, #0]
 8018e9c:	fbb0 f4f2 	udiv	r4, r0, r2
 8018ea0:	fb02 0414 	mls	r4, r2, r4, r0
 8018ea4:	b2a4      	uxth	r4, r4
 8018ea6:	686b      	ldr	r3, [r5, #4]
 8018ea8:	fbb3 f2f2 	udiv	r2, r3, r2
 8018eac:	682b      	ldr	r3, [r5, #0]
 8018eae:	fb04 f402 	mul.w	r4, r4, r2
 8018eb2:	3404      	adds	r4, #4
 8018eb4:	4423      	add	r3, r4
 8018eb6:	603b      	str	r3, [r7, #0]
 8018eb8:	682b      	ldr	r3, [r5, #0]
 8018eba:	441c      	add	r4, r3
 8018ebc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018ec0:	f8c8 3000 	str.w	r3, [r8]
 8018ec4:	7b2a      	ldrb	r2, [r5, #12]
 8018ec6:	429a      	cmp	r2, r3
 8018ec8:	d0d6      	beq.n	8018e78 <uxr_next_reliable_nack_buffer_to_send+0x18>
 8018eca:	4648      	mov	r0, r9
 8018ecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018ed0 <uxr_process_acknack>:
 8018ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ed2:	4604      	mov	r4, r0
 8018ed4:	460e      	mov	r6, r1
 8018ed6:	4610      	mov	r0, r2
 8018ed8:	2101      	movs	r1, #1
 8018eda:	f000 f855 	bl	8018f88 <uxr_seq_num_sub>
 8018ede:	8a61      	ldrh	r1, [r4, #18]
 8018ee0:	f000 f852 	bl	8018f88 <uxr_seq_num_sub>
 8018ee4:	b1c0      	cbz	r0, 8018f18 <uxr_process_acknack+0x48>
 8018ee6:	4605      	mov	r5, r0
 8018ee8:	2700      	movs	r7, #0
 8018eea:	2101      	movs	r1, #1
 8018eec:	8a60      	ldrh	r0, [r4, #18]
 8018eee:	f000 f847 	bl	8018f80 <uxr_seq_num_add>
 8018ef2:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018ef6:	fbb0 f3fc 	udiv	r3, r0, ip
 8018efa:	e9d4 2100 	ldrd	r2, r1, [r4]
 8018efe:	fb0c 0313 	mls	r3, ip, r3, r0
 8018f02:	b29b      	uxth	r3, r3
 8018f04:	fbb1 f1fc 	udiv	r1, r1, ip
 8018f08:	3701      	adds	r7, #1
 8018f0a:	fb03 f301 	mul.w	r3, r3, r1
 8018f0e:	42bd      	cmp	r5, r7
 8018f10:	7b21      	ldrb	r1, [r4, #12]
 8018f12:	8260      	strh	r0, [r4, #18]
 8018f14:	50d1      	str	r1, [r2, r3]
 8018f16:	d1e8      	bne.n	8018eea <uxr_process_acknack+0x1a>
 8018f18:	3e00      	subs	r6, #0
 8018f1a:	f04f 0300 	mov.w	r3, #0
 8018f1e:	bf18      	it	ne
 8018f20:	2601      	movne	r6, #1
 8018f22:	f884 3020 	strb.w	r3, [r4, #32]
 8018f26:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 8018f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08018f2c <uxr_is_output_up_to_date>:
 8018f2c:	8a01      	ldrh	r1, [r0, #16]
 8018f2e:	8a40      	ldrh	r0, [r0, #18]
 8018f30:	b508      	push	{r3, lr}
 8018f32:	f000 f82d 	bl	8018f90 <uxr_seq_num_cmp>
 8018f36:	fab0 f080 	clz	r0, r0
 8018f3a:	0940      	lsrs	r0, r0, #5
 8018f3c:	bd08      	pop	{r3, pc}
 8018f3e:	bf00      	nop

08018f40 <get_available_free_slots>:
 8018f40:	8901      	ldrh	r1, [r0, #8]
 8018f42:	b1d9      	cbz	r1, 8018f7c <get_available_free_slots+0x3c>
 8018f44:	b4f0      	push	{r4, r5, r6, r7}
 8018f46:	2400      	movs	r4, #0
 8018f48:	6845      	ldr	r5, [r0, #4]
 8018f4a:	6807      	ldr	r7, [r0, #0]
 8018f4c:	7b06      	ldrb	r6, [r0, #12]
 8018f4e:	fbb5 f5f1 	udiv	r5, r5, r1
 8018f52:	4620      	mov	r0, r4
 8018f54:	4622      	mov	r2, r4
 8018f56:	fbb2 f3f1 	udiv	r3, r2, r1
 8018f5a:	fb01 2313 	mls	r3, r1, r3, r2
 8018f5e:	b29b      	uxth	r3, r3
 8018f60:	fb05 7303 	mla	r3, r5, r3, r7
 8018f64:	3401      	adds	r4, #1
 8018f66:	681b      	ldr	r3, [r3, #0]
 8018f68:	429e      	cmp	r6, r3
 8018f6a:	bf08      	it	eq
 8018f6c:	3001      	addeq	r0, #1
 8018f6e:	b2a2      	uxth	r2, r4
 8018f70:	bf08      	it	eq
 8018f72:	b280      	uxtheq	r0, r0
 8018f74:	428a      	cmp	r2, r1
 8018f76:	d3ee      	bcc.n	8018f56 <get_available_free_slots+0x16>
 8018f78:	bcf0      	pop	{r4, r5, r6, r7}
 8018f7a:	4770      	bx	lr
 8018f7c:	4608      	mov	r0, r1
 8018f7e:	4770      	bx	lr

08018f80 <uxr_seq_num_add>:
 8018f80:	4408      	add	r0, r1
 8018f82:	b280      	uxth	r0, r0
 8018f84:	4770      	bx	lr
 8018f86:	bf00      	nop

08018f88 <uxr_seq_num_sub>:
 8018f88:	1a40      	subs	r0, r0, r1
 8018f8a:	b280      	uxth	r0, r0
 8018f8c:	4770      	bx	lr
 8018f8e:	bf00      	nop

08018f90 <uxr_seq_num_cmp>:
 8018f90:	4288      	cmp	r0, r1
 8018f92:	d011      	beq.n	8018fb8 <uxr_seq_num_cmp+0x28>
 8018f94:	d309      	bcc.n	8018faa <uxr_seq_num_cmp+0x1a>
 8018f96:	4288      	cmp	r0, r1
 8018f98:	d910      	bls.n	8018fbc <uxr_seq_num_cmp+0x2c>
 8018f9a:	1a40      	subs	r0, r0, r1
 8018f9c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8018fa0:	bfd4      	ite	le
 8018fa2:	2001      	movle	r0, #1
 8018fa4:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 8018fa8:	4770      	bx	lr
 8018faa:	1a0b      	subs	r3, r1, r0
 8018fac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8018fb0:	daf1      	bge.n	8018f96 <uxr_seq_num_cmp+0x6>
 8018fb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018fb6:	4770      	bx	lr
 8018fb8:	2000      	movs	r0, #0
 8018fba:	4770      	bx	lr
 8018fbc:	2001      	movs	r0, #1
 8018fbe:	4770      	bx	lr

08018fc0 <rcl_get_default_domain_id>:
 8018fc0:	b530      	push	{r4, r5, lr}
 8018fc2:	b083      	sub	sp, #12
 8018fc4:	2300      	movs	r3, #0
 8018fc6:	9300      	str	r3, [sp, #0]
 8018fc8:	b1d0      	cbz	r0, 8019000 <rcl_get_default_domain_id+0x40>
 8018fca:	4604      	mov	r4, r0
 8018fcc:	4669      	mov	r1, sp
 8018fce:	4815      	ldr	r0, [pc, #84]	; (8019024 <rcl_get_default_domain_id+0x64>)
 8018fd0:	f7fe fb9c 	bl	801770c <rcutils_get_env>
 8018fd4:	4602      	mov	r2, r0
 8018fd6:	b110      	cbz	r0, 8018fde <rcl_get_default_domain_id+0x1e>
 8018fd8:	2001      	movs	r0, #1
 8018fda:	b003      	add	sp, #12
 8018fdc:	bd30      	pop	{r4, r5, pc}
 8018fde:	9b00      	ldr	r3, [sp, #0]
 8018fe0:	b18b      	cbz	r3, 8019006 <rcl_get_default_domain_id+0x46>
 8018fe2:	7818      	ldrb	r0, [r3, #0]
 8018fe4:	2800      	cmp	r0, #0
 8018fe6:	d0f8      	beq.n	8018fda <rcl_get_default_domain_id+0x1a>
 8018fe8:	4618      	mov	r0, r3
 8018fea:	a901      	add	r1, sp, #4
 8018fec:	9201      	str	r2, [sp, #4]
 8018fee:	f001 feff 	bl	801adf0 <strtoul>
 8018ff2:	4605      	mov	r5, r0
 8018ff4:	b150      	cbz	r0, 801900c <rcl_get_default_domain_id+0x4c>
 8018ff6:	1c43      	adds	r3, r0, #1
 8018ff8:	d00d      	beq.n	8019016 <rcl_get_default_domain_id+0x56>
 8018ffa:	6025      	str	r5, [r4, #0]
 8018ffc:	2000      	movs	r0, #0
 8018ffe:	e7ec      	b.n	8018fda <rcl_get_default_domain_id+0x1a>
 8019000:	200b      	movs	r0, #11
 8019002:	b003      	add	sp, #12
 8019004:	bd30      	pop	{r4, r5, pc}
 8019006:	4618      	mov	r0, r3
 8019008:	b003      	add	sp, #12
 801900a:	bd30      	pop	{r4, r5, pc}
 801900c:	9b01      	ldr	r3, [sp, #4]
 801900e:	781b      	ldrb	r3, [r3, #0]
 8019010:	2b00      	cmp	r3, #0
 8019012:	d0f2      	beq.n	8018ffa <rcl_get_default_domain_id+0x3a>
 8019014:	e7e0      	b.n	8018fd8 <rcl_get_default_domain_id+0x18>
 8019016:	f000 fa1b 	bl	8019450 <__errno>
 801901a:	6803      	ldr	r3, [r0, #0]
 801901c:	2b22      	cmp	r3, #34	; 0x22
 801901e:	d1ec      	bne.n	8018ffa <rcl_get_default_domain_id+0x3a>
 8019020:	e7da      	b.n	8018fd8 <rcl_get_default_domain_id+0x18>
 8019022:	bf00      	nop
 8019024:	0801f48c 	.word	0x0801f48c

08019028 <rcl_get_zero_initialized_guard_condition>:
 8019028:	4a03      	ldr	r2, [pc, #12]	; (8019038 <rcl_get_zero_initialized_guard_condition+0x10>)
 801902a:	4603      	mov	r3, r0
 801902c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019030:	e883 0003 	stmia.w	r3, {r0, r1}
 8019034:	4618      	mov	r0, r3
 8019036:	4770      	bx	lr
 8019038:	0801f49c 	.word	0x0801f49c

0801903c <rcl_guard_condition_init>:
 801903c:	b082      	sub	sp, #8
 801903e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019040:	b087      	sub	sp, #28
 8019042:	ac0c      	add	r4, sp, #48	; 0x30
 8019044:	e884 000c 	stmia.w	r4, {r2, r3}
 8019048:	4625      	mov	r5, r4
 801904a:	4607      	mov	r7, r0
 801904c:	460e      	mov	r6, r1
 801904e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019050:	ac01      	add	r4, sp, #4
 8019052:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019054:	682b      	ldr	r3, [r5, #0]
 8019056:	6023      	str	r3, [r4, #0]
 8019058:	a801      	add	r0, sp, #4
 801905a:	f7f5 fffd 	bl	800f058 <rcutils_allocator_is_valid>
 801905e:	2800      	cmp	r0, #0
 8019060:	d034      	beq.n	80190cc <rcl_guard_condition_init+0x90>
 8019062:	463c      	mov	r4, r7
 8019064:	2f00      	cmp	r7, #0
 8019066:	d031      	beq.n	80190cc <rcl_guard_condition_init+0x90>
 8019068:	4635      	mov	r5, r6
 801906a:	687e      	ldr	r6, [r7, #4]
 801906c:	bb46      	cbnz	r6, 80190c0 <rcl_guard_condition_init+0x84>
 801906e:	2d00      	cmp	r5, #0
 8019070:	d02c      	beq.n	80190cc <rcl_guard_condition_init+0x90>
 8019072:	4628      	mov	r0, r5
 8019074:	f7fc f90c 	bl	8015290 <rcl_context_is_valid>
 8019078:	2800      	cmp	r0, #0
 801907a:	d02d      	beq.n	80190d8 <rcl_guard_condition_init+0x9c>
 801907c:	9b01      	ldr	r3, [sp, #4]
 801907e:	9905      	ldr	r1, [sp, #20]
 8019080:	201c      	movs	r0, #28
 8019082:	4798      	blx	r3
 8019084:	4607      	mov	r7, r0
 8019086:	6060      	str	r0, [r4, #4]
 8019088:	2800      	cmp	r0, #0
 801908a:	d02e      	beq.n	80190ea <rcl_guard_condition_init+0xae>
 801908c:	6828      	ldr	r0, [r5, #0]
 801908e:	3028      	adds	r0, #40	; 0x28
 8019090:	f000 f8dc 	bl	801924c <rmw_create_guard_condition>
 8019094:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8019098:	6038      	str	r0, [r7, #0]
 801909a:	f8dc 5000 	ldr.w	r5, [ip]
 801909e:	b1ed      	cbz	r5, 80190dc <rcl_guard_condition_init+0xa0>
 80190a0:	ac01      	add	r4, sp, #4
 80190a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80190a4:	2701      	movs	r7, #1
 80190a6:	f10c 0508 	add.w	r5, ip, #8
 80190aa:	f88c 7004 	strb.w	r7, [ip, #4]
 80190ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80190b0:	6823      	ldr	r3, [r4, #0]
 80190b2:	602b      	str	r3, [r5, #0]
 80190b4:	4630      	mov	r0, r6
 80190b6:	b007      	add	sp, #28
 80190b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80190bc:	b002      	add	sp, #8
 80190be:	4770      	bx	lr
 80190c0:	2064      	movs	r0, #100	; 0x64
 80190c2:	b007      	add	sp, #28
 80190c4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80190c8:	b002      	add	sp, #8
 80190ca:	4770      	bx	lr
 80190cc:	200b      	movs	r0, #11
 80190ce:	b007      	add	sp, #28
 80190d0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80190d4:	b002      	add	sp, #8
 80190d6:	4770      	bx	lr
 80190d8:	2065      	movs	r0, #101	; 0x65
 80190da:	e7f2      	b.n	80190c2 <rcl_guard_condition_init+0x86>
 80190dc:	4660      	mov	r0, ip
 80190de:	9b02      	ldr	r3, [sp, #8]
 80190e0:	9905      	ldr	r1, [sp, #20]
 80190e2:	4798      	blx	r3
 80190e4:	6065      	str	r5, [r4, #4]
 80190e6:	2001      	movs	r0, #1
 80190e8:	e7eb      	b.n	80190c2 <rcl_guard_condition_init+0x86>
 80190ea:	200a      	movs	r0, #10
 80190ec:	e7e9      	b.n	80190c2 <rcl_guard_condition_init+0x86>
 80190ee:	bf00      	nop

080190f0 <rcl_guard_condition_init_from_rmw>:
 80190f0:	b082      	sub	sp, #8
 80190f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80190f6:	b086      	sub	sp, #24
 80190f8:	ac0c      	add	r4, sp, #48	; 0x30
 80190fa:	4684      	mov	ip, r0
 80190fc:	f844 3f04 	str.w	r3, [r4, #4]!
 8019100:	460f      	mov	r7, r1
 8019102:	4690      	mov	r8, r2
 8019104:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8019106:	ad01      	add	r5, sp, #4
 8019108:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801910a:	6823      	ldr	r3, [r4, #0]
 801910c:	602b      	str	r3, [r5, #0]
 801910e:	a801      	add	r0, sp, #4
 8019110:	4664      	mov	r4, ip
 8019112:	f7f5 ffa1 	bl	800f058 <rcutils_allocator_is_valid>
 8019116:	b328      	cbz	r0, 8019164 <rcl_guard_condition_init_from_rmw+0x74>
 8019118:	b324      	cbz	r4, 8019164 <rcl_guard_condition_init_from_rmw+0x74>
 801911a:	6866      	ldr	r6, [r4, #4]
 801911c:	b9e6      	cbnz	r6, 8019158 <rcl_guard_condition_init_from_rmw+0x68>
 801911e:	f1b8 0f00 	cmp.w	r8, #0
 8019122:	d01f      	beq.n	8019164 <rcl_guard_condition_init_from_rmw+0x74>
 8019124:	4640      	mov	r0, r8
 8019126:	f7fc f8b3 	bl	8015290 <rcl_context_is_valid>
 801912a:	b308      	cbz	r0, 8019170 <rcl_guard_condition_init_from_rmw+0x80>
 801912c:	9b01      	ldr	r3, [sp, #4]
 801912e:	9905      	ldr	r1, [sp, #20]
 8019130:	201c      	movs	r0, #28
 8019132:	4798      	blx	r3
 8019134:	4605      	mov	r5, r0
 8019136:	6060      	str	r0, [r4, #4]
 8019138:	b340      	cbz	r0, 801918c <rcl_guard_condition_init_from_rmw+0x9c>
 801913a:	b1df      	cbz	r7, 8019174 <rcl_guard_condition_init_from_rmw+0x84>
 801913c:	6007      	str	r7, [r0, #0]
 801913e:	7106      	strb	r6, [r0, #4]
 8019140:	ac01      	add	r4, sp, #4
 8019142:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8019144:	3508      	adds	r5, #8
 8019146:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019148:	6823      	ldr	r3, [r4, #0]
 801914a:	602b      	str	r3, [r5, #0]
 801914c:	2000      	movs	r0, #0
 801914e:	b006      	add	sp, #24
 8019150:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019154:	b002      	add	sp, #8
 8019156:	4770      	bx	lr
 8019158:	2064      	movs	r0, #100	; 0x64
 801915a:	b006      	add	sp, #24
 801915c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019160:	b002      	add	sp, #8
 8019162:	4770      	bx	lr
 8019164:	200b      	movs	r0, #11
 8019166:	b006      	add	sp, #24
 8019168:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801916c:	b002      	add	sp, #8
 801916e:	4770      	bx	lr
 8019170:	2065      	movs	r0, #101	; 0x65
 8019172:	e7f2      	b.n	801915a <rcl_guard_condition_init_from_rmw+0x6a>
 8019174:	f8d8 0000 	ldr.w	r0, [r8]
 8019178:	3028      	adds	r0, #40	; 0x28
 801917a:	f000 f867 	bl	801924c <rmw_create_guard_condition>
 801917e:	6028      	str	r0, [r5, #0]
 8019180:	6865      	ldr	r5, [r4, #4]
 8019182:	682e      	ldr	r6, [r5, #0]
 8019184:	b126      	cbz	r6, 8019190 <rcl_guard_condition_init_from_rmw+0xa0>
 8019186:	2301      	movs	r3, #1
 8019188:	712b      	strb	r3, [r5, #4]
 801918a:	e7d9      	b.n	8019140 <rcl_guard_condition_init_from_rmw+0x50>
 801918c:	200a      	movs	r0, #10
 801918e:	e7e4      	b.n	801915a <rcl_guard_condition_init_from_rmw+0x6a>
 8019190:	4628      	mov	r0, r5
 8019192:	9b02      	ldr	r3, [sp, #8]
 8019194:	9905      	ldr	r1, [sp, #20]
 8019196:	4798      	blx	r3
 8019198:	6066      	str	r6, [r4, #4]
 801919a:	2001      	movs	r0, #1
 801919c:	e7dd      	b.n	801915a <rcl_guard_condition_init_from_rmw+0x6a>
 801919e:	bf00      	nop

080191a0 <rcl_guard_condition_fini>:
 80191a0:	b570      	push	{r4, r5, r6, lr}
 80191a2:	b082      	sub	sp, #8
 80191a4:	b1f0      	cbz	r0, 80191e4 <rcl_guard_condition_fini+0x44>
 80191a6:	4604      	mov	r4, r0
 80191a8:	6840      	ldr	r0, [r0, #4]
 80191aa:	b158      	cbz	r0, 80191c4 <rcl_guard_condition_fini+0x24>
 80191ac:	6803      	ldr	r3, [r0, #0]
 80191ae:	68c6      	ldr	r6, [r0, #12]
 80191b0:	6981      	ldr	r1, [r0, #24]
 80191b2:	b15b      	cbz	r3, 80191cc <rcl_guard_condition_fini+0x2c>
 80191b4:	7905      	ldrb	r5, [r0, #4]
 80191b6:	b95d      	cbnz	r5, 80191d0 <rcl_guard_condition_fini+0x30>
 80191b8:	47b0      	blx	r6
 80191ba:	2300      	movs	r3, #0
 80191bc:	4628      	mov	r0, r5
 80191be:	6063      	str	r3, [r4, #4]
 80191c0:	b002      	add	sp, #8
 80191c2:	bd70      	pop	{r4, r5, r6, pc}
 80191c4:	4605      	mov	r5, r0
 80191c6:	4628      	mov	r0, r5
 80191c8:	b002      	add	sp, #8
 80191ca:	bd70      	pop	{r4, r5, r6, pc}
 80191cc:	461d      	mov	r5, r3
 80191ce:	e7f3      	b.n	80191b8 <rcl_guard_condition_fini+0x18>
 80191d0:	4618      	mov	r0, r3
 80191d2:	9101      	str	r1, [sp, #4]
 80191d4:	f000 f84e 	bl	8019274 <rmw_destroy_guard_condition>
 80191d8:	1e05      	subs	r5, r0, #0
 80191da:	9901      	ldr	r1, [sp, #4]
 80191dc:	6860      	ldr	r0, [r4, #4]
 80191de:	bf18      	it	ne
 80191e0:	2501      	movne	r5, #1
 80191e2:	e7e9      	b.n	80191b8 <rcl_guard_condition_fini+0x18>
 80191e4:	250b      	movs	r5, #11
 80191e6:	4628      	mov	r0, r5
 80191e8:	b002      	add	sp, #8
 80191ea:	bd70      	pop	{r4, r5, r6, pc}

080191ec <rcl_guard_condition_get_default_options>:
 80191ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80191ee:	b087      	sub	sp, #28
 80191f0:	4607      	mov	r7, r0
 80191f2:	466c      	mov	r4, sp
 80191f4:	4668      	mov	r0, sp
 80191f6:	f7f5 ff21 	bl	800f03c <rcutils_get_default_allocator>
 80191fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80191fc:	4d07      	ldr	r5, [pc, #28]	; (801921c <rcl_guard_condition_get_default_options+0x30>)
 80191fe:	f8d4 c000 	ldr.w	ip, [r4]
 8019202:	462e      	mov	r6, r5
 8019204:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8019206:	462c      	mov	r4, r5
 8019208:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801920a:	463c      	mov	r4, r7
 801920c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801920e:	4638      	mov	r0, r7
 8019210:	f8c6 c000 	str.w	ip, [r6]
 8019214:	f8c4 c000 	str.w	ip, [r4]
 8019218:	b007      	add	sp, #28
 801921a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801921c:	20010530 	.word	0x20010530

08019220 <rcl_trigger_guard_condition>:
 8019220:	b148      	cbz	r0, 8019236 <rcl_trigger_guard_condition+0x16>
 8019222:	b508      	push	{r3, lr}
 8019224:	6843      	ldr	r3, [r0, #4]
 8019226:	b143      	cbz	r3, 801923a <rcl_trigger_guard_condition+0x1a>
 8019228:	6818      	ldr	r0, [r3, #0]
 801922a:	f000 f837 	bl	801929c <rmw_trigger_guard_condition>
 801922e:	3800      	subs	r0, #0
 8019230:	bf18      	it	ne
 8019232:	2001      	movne	r0, #1
 8019234:	bd08      	pop	{r3, pc}
 8019236:	200b      	movs	r0, #11
 8019238:	4770      	bx	lr
 801923a:	200b      	movs	r0, #11
 801923c:	bd08      	pop	{r3, pc}
 801923e:	bf00      	nop

08019240 <rcl_guard_condition_get_rmw_handle>:
 8019240:	b110      	cbz	r0, 8019248 <rcl_guard_condition_get_rmw_handle+0x8>
 8019242:	6840      	ldr	r0, [r0, #4]
 8019244:	b100      	cbz	r0, 8019248 <rcl_guard_condition_get_rmw_handle+0x8>
 8019246:	6800      	ldr	r0, [r0, #0]
 8019248:	4770      	bx	lr
 801924a:	bf00      	nop

0801924c <rmw_create_guard_condition>:
 801924c:	b538      	push	{r3, r4, r5, lr}
 801924e:	4605      	mov	r5, r0
 8019250:	4807      	ldr	r0, [pc, #28]	; (8019270 <rmw_create_guard_condition+0x24>)
 8019252:	f7fe fd3f 	bl	8017cd4 <get_memory>
 8019256:	4604      	mov	r4, r0
 8019258:	b138      	cbz	r0, 801926a <rmw_create_guard_condition+0x1e>
 801925a:	68c4      	ldr	r4, [r0, #12]
 801925c:	2300      	movs	r3, #0
 801925e:	61e5      	str	r5, [r4, #28]
 8019260:	7423      	strb	r3, [r4, #16]
 8019262:	f7fe fd8d 	bl	8017d80 <rmw_get_implementation_identifier>
 8019266:	f844 0f14 	str.w	r0, [r4, #20]!
 801926a:	4620      	mov	r0, r4
 801926c:	bd38      	pop	{r3, r4, r5, pc}
 801926e:	bf00      	nop
 8019270:	20014820 	.word	0x20014820

08019274 <rmw_destroy_guard_condition>:
 8019274:	b508      	push	{r3, lr}
 8019276:	4b08      	ldr	r3, [pc, #32]	; (8019298 <rmw_destroy_guard_condition+0x24>)
 8019278:	6819      	ldr	r1, [r3, #0]
 801927a:	b911      	cbnz	r1, 8019282 <rmw_destroy_guard_condition+0xe>
 801927c:	e00a      	b.n	8019294 <rmw_destroy_guard_condition+0x20>
 801927e:	6889      	ldr	r1, [r1, #8]
 8019280:	b141      	cbz	r1, 8019294 <rmw_destroy_guard_condition+0x20>
 8019282:	68cb      	ldr	r3, [r1, #12]
 8019284:	3314      	adds	r3, #20
 8019286:	4298      	cmp	r0, r3
 8019288:	d1f9      	bne.n	801927e <rmw_destroy_guard_condition+0xa>
 801928a:	4803      	ldr	r0, [pc, #12]	; (8019298 <rmw_destroy_guard_condition+0x24>)
 801928c:	f7fe fd32 	bl	8017cf4 <put_memory>
 8019290:	2000      	movs	r0, #0
 8019292:	bd08      	pop	{r3, pc}
 8019294:	2001      	movs	r0, #1
 8019296:	bd08      	pop	{r3, pc}
 8019298:	20014820 	.word	0x20014820

0801929c <rmw_trigger_guard_condition>:
 801929c:	b160      	cbz	r0, 80192b8 <rmw_trigger_guard_condition+0x1c>
 801929e:	b510      	push	{r4, lr}
 80192a0:	4604      	mov	r4, r0
 80192a2:	6800      	ldr	r0, [r0, #0]
 80192a4:	f7f7 fbda 	bl	8010a5c <is_uxrce_rmw_identifier_valid>
 80192a8:	b908      	cbnz	r0, 80192ae <rmw_trigger_guard_condition+0x12>
 80192aa:	2001      	movs	r0, #1
 80192ac:	bd10      	pop	{r4, pc}
 80192ae:	6863      	ldr	r3, [r4, #4]
 80192b0:	2201      	movs	r2, #1
 80192b2:	701a      	strb	r2, [r3, #0]
 80192b4:	2000      	movs	r0, #0
 80192b6:	bd10      	pop	{r4, pc}
 80192b8:	2001      	movs	r0, #1
 80192ba:	4770      	bx	lr

080192bc <get_serialized_size_std_msgs__msg__MultiArrayDimension>:
 80192bc:	b570      	push	{r4, r5, r6, lr}
 80192be:	4604      	mov	r4, r0
 80192c0:	b1b8      	cbz	r0, 80192f2 <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x36>
 80192c2:	460e      	mov	r6, r1
 80192c4:	4630      	mov	r0, r6
 80192c6:	2104      	movs	r1, #4
 80192c8:	f7f8 fe6a 	bl	8011fa0 <ucdr_alignment>
 80192cc:	6864      	ldr	r4, [r4, #4]
 80192ce:	1d75      	adds	r5, r6, #5
 80192d0:	4425      	add	r5, r4
 80192d2:	4405      	add	r5, r0
 80192d4:	4628      	mov	r0, r5
 80192d6:	2104      	movs	r1, #4
 80192d8:	f7f8 fe62 	bl	8011fa0 <ucdr_alignment>
 80192dc:	3004      	adds	r0, #4
 80192de:	4405      	add	r5, r0
 80192e0:	4628      	mov	r0, r5
 80192e2:	2104      	movs	r1, #4
 80192e4:	f7f8 fe5c 	bl	8011fa0 <ucdr_alignment>
 80192e8:	f1c6 0604 	rsb	r6, r6, #4
 80192ec:	4430      	add	r0, r6
 80192ee:	4428      	add	r0, r5
 80192f0:	bd70      	pop	{r4, r5, r6, pc}
 80192f2:	4b05      	ldr	r3, [pc, #20]	; (8019308 <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x4c>)
 80192f4:	4805      	ldr	r0, [pc, #20]	; (801930c <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x50>)
 80192f6:	681b      	ldr	r3, [r3, #0]
 80192f8:	221b      	movs	r2, #27
 80192fa:	68db      	ldr	r3, [r3, #12]
 80192fc:	2101      	movs	r1, #1
 80192fe:	f000 f90d 	bl	801951c <fwrite>
 8019302:	4620      	mov	r0, r4
 8019304:	bd70      	pop	{r4, r5, r6, pc}
 8019306:	bf00      	nop
 8019308:	20000190 	.word	0x20000190
 801930c:	0801ecd8 	.word	0x0801ecd8

08019310 <_MultiArrayDimension__cdr_serialize>:
 8019310:	b570      	push	{r4, r5, r6, lr}
 8019312:	4604      	mov	r4, r0
 8019314:	b1c0      	cbz	r0, 8019348 <_MultiArrayDimension__cdr_serialize+0x38>
 8019316:	6806      	ldr	r6, [r0, #0]
 8019318:	460d      	mov	r5, r1
 801931a:	b196      	cbz	r6, 8019342 <_MultiArrayDimension__cdr_serialize+0x32>
 801931c:	4630      	mov	r0, r6
 801931e:	f7e6 ff61 	bl	80001e4 <strlen>
 8019322:	1c42      	adds	r2, r0, #1
 8019324:	6060      	str	r0, [r4, #4]
 8019326:	4631      	mov	r1, r6
 8019328:	4628      	mov	r0, r5
 801932a:	f7f8 fea9 	bl	8012080 <ucdr_serialize_sequence_char>
 801932e:	68e1      	ldr	r1, [r4, #12]
 8019330:	4628      	mov	r0, r5
 8019332:	f7f8 fb11 	bl	8011958 <ucdr_serialize_uint32_t>
 8019336:	6921      	ldr	r1, [r4, #16]
 8019338:	4628      	mov	r0, r5
 801933a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801933e:	f7f8 bb0b 	b.w	8011958 <ucdr_serialize_uint32_t>
 8019342:	4632      	mov	r2, r6
 8019344:	4630      	mov	r0, r6
 8019346:	e7ed      	b.n	8019324 <_MultiArrayDimension__cdr_serialize+0x14>
 8019348:	4b04      	ldr	r3, [pc, #16]	; (801935c <_MultiArrayDimension__cdr_serialize+0x4c>)
 801934a:	4805      	ldr	r0, [pc, #20]	; (8019360 <_MultiArrayDimension__cdr_serialize+0x50>)
 801934c:	681b      	ldr	r3, [r3, #0]
 801934e:	221b      	movs	r2, #27
 8019350:	68db      	ldr	r3, [r3, #12]
 8019352:	2101      	movs	r1, #1
 8019354:	f000 f8e2 	bl	801951c <fwrite>
 8019358:	4620      	mov	r0, r4
 801935a:	bd70      	pop	{r4, r5, r6, pc}
 801935c:	20000190 	.word	0x20000190
 8019360:	0801ecd8 	.word	0x0801ecd8

08019364 <_MultiArrayDimension__cdr_deserialize>:
 8019364:	b570      	push	{r4, r5, r6, lr}
 8019366:	460c      	mov	r4, r1
 8019368:	b082      	sub	sp, #8
 801936a:	b1d9      	cbz	r1, 80193a4 <_MultiArrayDimension__cdr_deserialize+0x40>
 801936c:	688e      	ldr	r6, [r1, #8]
 801936e:	6809      	ldr	r1, [r1, #0]
 8019370:	4632      	mov	r2, r6
 8019372:	ab01      	add	r3, sp, #4
 8019374:	4605      	mov	r5, r0
 8019376:	f7f8 fe95 	bl	80120a4 <ucdr_deserialize_sequence_char>
 801937a:	b120      	cbz	r0, 8019386 <_MultiArrayDimension__cdr_deserialize+0x22>
 801937c:	9b01      	ldr	r3, [sp, #4]
 801937e:	b103      	cbz	r3, 8019382 <_MultiArrayDimension__cdr_deserialize+0x1e>
 8019380:	3b01      	subs	r3, #1
 8019382:	6063      	str	r3, [r4, #4]
 8019384:	e002      	b.n	801938c <_MultiArrayDimension__cdr_deserialize+0x28>
 8019386:	9901      	ldr	r1, [sp, #4]
 8019388:	42b1      	cmp	r1, r6
 801938a:	d816      	bhi.n	80193ba <_MultiArrayDimension__cdr_deserialize+0x56>
 801938c:	f104 010c 	add.w	r1, r4, #12
 8019390:	4628      	mov	r0, r5
 8019392:	f7f8 fb41 	bl	8011a18 <ucdr_deserialize_uint32_t>
 8019396:	f104 0110 	add.w	r1, r4, #16
 801939a:	4628      	mov	r0, r5
 801939c:	f7f8 fb3c 	bl	8011a18 <ucdr_deserialize_uint32_t>
 80193a0:	b002      	add	sp, #8
 80193a2:	bd70      	pop	{r4, r5, r6, pc}
 80193a4:	4b08      	ldr	r3, [pc, #32]	; (80193c8 <_MultiArrayDimension__cdr_deserialize+0x64>)
 80193a6:	4809      	ldr	r0, [pc, #36]	; (80193cc <_MultiArrayDimension__cdr_deserialize+0x68>)
 80193a8:	681b      	ldr	r3, [r3, #0]
 80193aa:	221b      	movs	r2, #27
 80193ac:	68db      	ldr	r3, [r3, #12]
 80193ae:	2101      	movs	r1, #1
 80193b0:	f000 f8b4 	bl	801951c <fwrite>
 80193b4:	4620      	mov	r0, r4
 80193b6:	b002      	add	sp, #8
 80193b8:	bd70      	pop	{r4, r5, r6, pc}
 80193ba:	75a8      	strb	r0, [r5, #22]
 80193bc:	6060      	str	r0, [r4, #4]
 80193be:	4628      	mov	r0, r5
 80193c0:	f7f8 fe3e 	bl	8012040 <ucdr_advance_buffer>
 80193c4:	e7e2      	b.n	801938c <_MultiArrayDimension__cdr_deserialize+0x28>
 80193c6:	bf00      	nop
 80193c8:	20000190 	.word	0x20000190
 80193cc:	0801ecd8 	.word	0x0801ecd8

080193d0 <_MultiArrayDimension__max_serialized_size>:
 80193d0:	b510      	push	{r4, lr}
 80193d2:	2104      	movs	r1, #4
 80193d4:	2000      	movs	r0, #0
 80193d6:	f7f8 fde3 	bl	8011fa0 <ucdr_alignment>
 80193da:	1d04      	adds	r4, r0, #4
 80193dc:	4620      	mov	r0, r4
 80193de:	2104      	movs	r1, #4
 80193e0:	f7f8 fdde 	bl	8011fa0 <ucdr_alignment>
 80193e4:	3004      	adds	r0, #4
 80193e6:	4420      	add	r0, r4
 80193e8:	bd10      	pop	{r4, pc}
 80193ea:	bf00      	nop

080193ec <_MultiArrayDimension__get_serialized_size>:
 80193ec:	b510      	push	{r4, lr}
 80193ee:	4604      	mov	r4, r0
 80193f0:	b198      	cbz	r0, 801941a <_MultiArrayDimension__get_serialized_size+0x2e>
 80193f2:	2104      	movs	r1, #4
 80193f4:	2000      	movs	r0, #0
 80193f6:	f7f8 fdd3 	bl	8011fa0 <ucdr_alignment>
 80193fa:	6863      	ldr	r3, [r4, #4]
 80193fc:	3305      	adds	r3, #5
 80193fe:	181c      	adds	r4, r3, r0
 8019400:	4620      	mov	r0, r4
 8019402:	2104      	movs	r1, #4
 8019404:	f7f8 fdcc 	bl	8011fa0 <ucdr_alignment>
 8019408:	3004      	adds	r0, #4
 801940a:	4404      	add	r4, r0
 801940c:	4620      	mov	r0, r4
 801940e:	2104      	movs	r1, #4
 8019410:	f7f8 fdc6 	bl	8011fa0 <ucdr_alignment>
 8019414:	3004      	adds	r0, #4
 8019416:	4420      	add	r0, r4
 8019418:	bd10      	pop	{r4, pc}
 801941a:	4b05      	ldr	r3, [pc, #20]	; (8019430 <_MultiArrayDimension__get_serialized_size+0x44>)
 801941c:	4805      	ldr	r0, [pc, #20]	; (8019434 <_MultiArrayDimension__get_serialized_size+0x48>)
 801941e:	681b      	ldr	r3, [r3, #0]
 8019420:	221b      	movs	r2, #27
 8019422:	68db      	ldr	r3, [r3, #12]
 8019424:	2101      	movs	r1, #1
 8019426:	f000 f879 	bl	801951c <fwrite>
 801942a:	4620      	mov	r0, r4
 801942c:	bd10      	pop	{r4, pc}
 801942e:	bf00      	nop
 8019430:	20000190 	.word	0x20000190
 8019434:	0801ecd8 	.word	0x0801ecd8

08019438 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 8019438:	4800      	ldr	r0, [pc, #0]	; (801943c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x4>)
 801943a:	4770      	bx	lr
 801943c:	20000168 	.word	0x20000168

08019440 <calloc>:
 8019440:	4b02      	ldr	r3, [pc, #8]	; (801944c <calloc+0xc>)
 8019442:	460a      	mov	r2, r1
 8019444:	4601      	mov	r1, r0
 8019446:	6818      	ldr	r0, [r3, #0]
 8019448:	f000 b924 	b.w	8019694 <_calloc_r>
 801944c:	20000190 	.word	0x20000190

08019450 <__errno>:
 8019450:	4b01      	ldr	r3, [pc, #4]	; (8019458 <__errno+0x8>)
 8019452:	6818      	ldr	r0, [r3, #0]
 8019454:	4770      	bx	lr
 8019456:	bf00      	nop
 8019458:	20000190 	.word	0x20000190

0801945c <_fwrite_r>:
 801945c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019460:	9c08      	ldr	r4, [sp, #32]
 8019462:	4689      	mov	r9, r1
 8019464:	4617      	mov	r7, r2
 8019466:	fb02 f803 	mul.w	r8, r2, r3
 801946a:	4605      	mov	r5, r0
 801946c:	b118      	cbz	r0, 8019476 <_fwrite_r+0x1a>
 801946e:	6983      	ldr	r3, [r0, #24]
 8019470:	b90b      	cbnz	r3, 8019476 <_fwrite_r+0x1a>
 8019472:	f001 ff27 	bl	801b2c4 <__sinit>
 8019476:	4b26      	ldr	r3, [pc, #152]	; (8019510 <_fwrite_r+0xb4>)
 8019478:	429c      	cmp	r4, r3
 801947a:	d123      	bne.n	80194c4 <_fwrite_r+0x68>
 801947c:	686c      	ldr	r4, [r5, #4]
 801947e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019480:	07de      	lsls	r6, r3, #31
 8019482:	d405      	bmi.n	8019490 <_fwrite_r+0x34>
 8019484:	89a3      	ldrh	r3, [r4, #12]
 8019486:	0598      	lsls	r0, r3, #22
 8019488:	d402      	bmi.n	8019490 <_fwrite_r+0x34>
 801948a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801948c:	f000 f8bf 	bl	801960e <__retarget_lock_acquire_recursive>
 8019490:	89a3      	ldrh	r3, [r4, #12]
 8019492:	0719      	lsls	r1, r3, #28
 8019494:	d520      	bpl.n	80194d8 <_fwrite_r+0x7c>
 8019496:	6923      	ldr	r3, [r4, #16]
 8019498:	b1f3      	cbz	r3, 80194d8 <_fwrite_r+0x7c>
 801949a:	2600      	movs	r6, #0
 801949c:	4546      	cmp	r6, r8
 801949e:	d029      	beq.n	80194f4 <_fwrite_r+0x98>
 80194a0:	68a0      	ldr	r0, [r4, #8]
 80194a2:	f819 1006 	ldrb.w	r1, [r9, r6]
 80194a6:	3801      	subs	r0, #1
 80194a8:	2800      	cmp	r0, #0
 80194aa:	60a0      	str	r0, [r4, #8]
 80194ac:	da04      	bge.n	80194b8 <_fwrite_r+0x5c>
 80194ae:	69a3      	ldr	r3, [r4, #24]
 80194b0:	4298      	cmp	r0, r3
 80194b2:	db19      	blt.n	80194e8 <_fwrite_r+0x8c>
 80194b4:	290a      	cmp	r1, #10
 80194b6:	d017      	beq.n	80194e8 <_fwrite_r+0x8c>
 80194b8:	6823      	ldr	r3, [r4, #0]
 80194ba:	1c5a      	adds	r2, r3, #1
 80194bc:	6022      	str	r2, [r4, #0]
 80194be:	7019      	strb	r1, [r3, #0]
 80194c0:	3601      	adds	r6, #1
 80194c2:	e7eb      	b.n	801949c <_fwrite_r+0x40>
 80194c4:	4b13      	ldr	r3, [pc, #76]	; (8019514 <_fwrite_r+0xb8>)
 80194c6:	429c      	cmp	r4, r3
 80194c8:	d101      	bne.n	80194ce <_fwrite_r+0x72>
 80194ca:	68ac      	ldr	r4, [r5, #8]
 80194cc:	e7d7      	b.n	801947e <_fwrite_r+0x22>
 80194ce:	4b12      	ldr	r3, [pc, #72]	; (8019518 <_fwrite_r+0xbc>)
 80194d0:	429c      	cmp	r4, r3
 80194d2:	bf08      	it	eq
 80194d4:	68ec      	ldreq	r4, [r5, #12]
 80194d6:	e7d2      	b.n	801947e <_fwrite_r+0x22>
 80194d8:	4621      	mov	r1, r4
 80194da:	4628      	mov	r0, r5
 80194dc:	f001 fd30 	bl	801af40 <__swsetup_r>
 80194e0:	2800      	cmp	r0, #0
 80194e2:	d0da      	beq.n	801949a <_fwrite_r+0x3e>
 80194e4:	2600      	movs	r6, #0
 80194e6:	e005      	b.n	80194f4 <_fwrite_r+0x98>
 80194e8:	4622      	mov	r2, r4
 80194ea:	4628      	mov	r0, r5
 80194ec:	f001 fcc4 	bl	801ae78 <__swbuf_r>
 80194f0:	3001      	adds	r0, #1
 80194f2:	d1e5      	bne.n	80194c0 <_fwrite_r+0x64>
 80194f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80194f6:	07da      	lsls	r2, r3, #31
 80194f8:	d405      	bmi.n	8019506 <_fwrite_r+0xaa>
 80194fa:	89a3      	ldrh	r3, [r4, #12]
 80194fc:	059b      	lsls	r3, r3, #22
 80194fe:	d402      	bmi.n	8019506 <_fwrite_r+0xaa>
 8019500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019502:	f000 f885 	bl	8019610 <__retarget_lock_release_recursive>
 8019506:	fbb6 f0f7 	udiv	r0, r6, r7
 801950a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801950e:	bf00      	nop
 8019510:	0801f6f4 	.word	0x0801f6f4
 8019514:	0801f714 	.word	0x0801f714
 8019518:	0801f6d4 	.word	0x0801f6d4

0801951c <fwrite>:
 801951c:	b507      	push	{r0, r1, r2, lr}
 801951e:	9300      	str	r3, [sp, #0]
 8019520:	4613      	mov	r3, r2
 8019522:	460a      	mov	r2, r1
 8019524:	4601      	mov	r1, r0
 8019526:	4803      	ldr	r0, [pc, #12]	; (8019534 <fwrite+0x18>)
 8019528:	6800      	ldr	r0, [r0, #0]
 801952a:	f7ff ff97 	bl	801945c <_fwrite_r>
 801952e:	b003      	add	sp, #12
 8019530:	f85d fb04 	ldr.w	pc, [sp], #4
 8019534:	20000190 	.word	0x20000190

08019538 <getenv>:
 8019538:	b507      	push	{r0, r1, r2, lr}
 801953a:	4b04      	ldr	r3, [pc, #16]	; (801954c <getenv+0x14>)
 801953c:	4601      	mov	r1, r0
 801953e:	aa01      	add	r2, sp, #4
 8019540:	6818      	ldr	r0, [r3, #0]
 8019542:	f000 f805 	bl	8019550 <_findenv_r>
 8019546:	b003      	add	sp, #12
 8019548:	f85d fb04 	ldr.w	pc, [sp], #4
 801954c:	20000190 	.word	0x20000190

08019550 <_findenv_r>:
 8019550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019554:	4607      	mov	r7, r0
 8019556:	4689      	mov	r9, r1
 8019558:	4616      	mov	r6, r2
 801955a:	f001 fd8d 	bl	801b078 <__env_lock>
 801955e:	4b18      	ldr	r3, [pc, #96]	; (80195c0 <_findenv_r+0x70>)
 8019560:	681c      	ldr	r4, [r3, #0]
 8019562:	469a      	mov	sl, r3
 8019564:	b134      	cbz	r4, 8019574 <_findenv_r+0x24>
 8019566:	464b      	mov	r3, r9
 8019568:	4698      	mov	r8, r3
 801956a:	f813 1b01 	ldrb.w	r1, [r3], #1
 801956e:	b139      	cbz	r1, 8019580 <_findenv_r+0x30>
 8019570:	293d      	cmp	r1, #61	; 0x3d
 8019572:	d1f9      	bne.n	8019568 <_findenv_r+0x18>
 8019574:	4638      	mov	r0, r7
 8019576:	f001 fd85 	bl	801b084 <__env_unlock>
 801957a:	2000      	movs	r0, #0
 801957c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019580:	eba8 0809 	sub.w	r8, r8, r9
 8019584:	46a3      	mov	fp, r4
 8019586:	f854 0b04 	ldr.w	r0, [r4], #4
 801958a:	2800      	cmp	r0, #0
 801958c:	d0f2      	beq.n	8019574 <_findenv_r+0x24>
 801958e:	4642      	mov	r2, r8
 8019590:	4649      	mov	r1, r9
 8019592:	f000 fcc7 	bl	8019f24 <strncmp>
 8019596:	2800      	cmp	r0, #0
 8019598:	d1f4      	bne.n	8019584 <_findenv_r+0x34>
 801959a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801959e:	eb03 0508 	add.w	r5, r3, r8
 80195a2:	f813 3008 	ldrb.w	r3, [r3, r8]
 80195a6:	2b3d      	cmp	r3, #61	; 0x3d
 80195a8:	d1ec      	bne.n	8019584 <_findenv_r+0x34>
 80195aa:	f8da 3000 	ldr.w	r3, [sl]
 80195ae:	ebab 0303 	sub.w	r3, fp, r3
 80195b2:	109b      	asrs	r3, r3, #2
 80195b4:	4638      	mov	r0, r7
 80195b6:	6033      	str	r3, [r6, #0]
 80195b8:	f001 fd64 	bl	801b084 <__env_unlock>
 80195bc:	1c68      	adds	r0, r5, #1
 80195be:	e7dd      	b.n	801957c <_findenv_r+0x2c>
 80195c0:	20000004 	.word	0x20000004

080195c4 <__libc_init_array>:
 80195c4:	b570      	push	{r4, r5, r6, lr}
 80195c6:	4d0d      	ldr	r5, [pc, #52]	; (80195fc <__libc_init_array+0x38>)
 80195c8:	4c0d      	ldr	r4, [pc, #52]	; (8019600 <__libc_init_array+0x3c>)
 80195ca:	1b64      	subs	r4, r4, r5
 80195cc:	10a4      	asrs	r4, r4, #2
 80195ce:	2600      	movs	r6, #0
 80195d0:	42a6      	cmp	r6, r4
 80195d2:	d109      	bne.n	80195e8 <__libc_init_array+0x24>
 80195d4:	4d0b      	ldr	r5, [pc, #44]	; (8019604 <__libc_init_array+0x40>)
 80195d6:	4c0c      	ldr	r4, [pc, #48]	; (8019608 <__libc_init_array+0x44>)
 80195d8:	f004 fab6 	bl	801db48 <_init>
 80195dc:	1b64      	subs	r4, r4, r5
 80195de:	10a4      	asrs	r4, r4, #2
 80195e0:	2600      	movs	r6, #0
 80195e2:	42a6      	cmp	r6, r4
 80195e4:	d105      	bne.n	80195f2 <__libc_init_array+0x2e>
 80195e6:	bd70      	pop	{r4, r5, r6, pc}
 80195e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80195ec:	4798      	blx	r3
 80195ee:	3601      	adds	r6, #1
 80195f0:	e7ee      	b.n	80195d0 <__libc_init_array+0xc>
 80195f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80195f6:	4798      	blx	r3
 80195f8:	3601      	adds	r6, #1
 80195fa:	e7f2      	b.n	80195e2 <__libc_init_array+0x1e>
 80195fc:	0801f990 	.word	0x0801f990
 8019600:	0801f990 	.word	0x0801f990
 8019604:	0801f990 	.word	0x0801f990
 8019608:	0801f994 	.word	0x0801f994

0801960c <__retarget_lock_init_recursive>:
 801960c:	4770      	bx	lr

0801960e <__retarget_lock_acquire_recursive>:
 801960e:	4770      	bx	lr

08019610 <__retarget_lock_release_recursive>:
 8019610:	4770      	bx	lr
	...

08019614 <malloc>:
 8019614:	4b02      	ldr	r3, [pc, #8]	; (8019620 <malloc+0xc>)
 8019616:	4601      	mov	r1, r0
 8019618:	6818      	ldr	r0, [r3, #0]
 801961a:	f000 b89b 	b.w	8019754 <_malloc_r>
 801961e:	bf00      	nop
 8019620:	20000190 	.word	0x20000190

08019624 <free>:
 8019624:	4b02      	ldr	r3, [pc, #8]	; (8019630 <free+0xc>)
 8019626:	4601      	mov	r1, r0
 8019628:	6818      	ldr	r0, [r3, #0]
 801962a:	f000 b843 	b.w	80196b4 <_free_r>
 801962e:	bf00      	nop
 8019630:	20000190 	.word	0x20000190

08019634 <memcpy>:
 8019634:	440a      	add	r2, r1
 8019636:	4291      	cmp	r1, r2
 8019638:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801963c:	d100      	bne.n	8019640 <memcpy+0xc>
 801963e:	4770      	bx	lr
 8019640:	b510      	push	{r4, lr}
 8019642:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019646:	f803 4f01 	strb.w	r4, [r3, #1]!
 801964a:	4291      	cmp	r1, r2
 801964c:	d1f9      	bne.n	8019642 <memcpy+0xe>
 801964e:	bd10      	pop	{r4, pc}

08019650 <memmove>:
 8019650:	4288      	cmp	r0, r1
 8019652:	b510      	push	{r4, lr}
 8019654:	eb01 0402 	add.w	r4, r1, r2
 8019658:	d902      	bls.n	8019660 <memmove+0x10>
 801965a:	4284      	cmp	r4, r0
 801965c:	4623      	mov	r3, r4
 801965e:	d807      	bhi.n	8019670 <memmove+0x20>
 8019660:	1e43      	subs	r3, r0, #1
 8019662:	42a1      	cmp	r1, r4
 8019664:	d008      	beq.n	8019678 <memmove+0x28>
 8019666:	f811 2b01 	ldrb.w	r2, [r1], #1
 801966a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801966e:	e7f8      	b.n	8019662 <memmove+0x12>
 8019670:	4402      	add	r2, r0
 8019672:	4601      	mov	r1, r0
 8019674:	428a      	cmp	r2, r1
 8019676:	d100      	bne.n	801967a <memmove+0x2a>
 8019678:	bd10      	pop	{r4, pc}
 801967a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801967e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019682:	e7f7      	b.n	8019674 <memmove+0x24>

08019684 <memset>:
 8019684:	4402      	add	r2, r0
 8019686:	4603      	mov	r3, r0
 8019688:	4293      	cmp	r3, r2
 801968a:	d100      	bne.n	801968e <memset+0xa>
 801968c:	4770      	bx	lr
 801968e:	f803 1b01 	strb.w	r1, [r3], #1
 8019692:	e7f9      	b.n	8019688 <memset+0x4>

08019694 <_calloc_r>:
 8019694:	b513      	push	{r0, r1, r4, lr}
 8019696:	434a      	muls	r2, r1
 8019698:	4611      	mov	r1, r2
 801969a:	9201      	str	r2, [sp, #4]
 801969c:	f000 f85a 	bl	8019754 <_malloc_r>
 80196a0:	4604      	mov	r4, r0
 80196a2:	b118      	cbz	r0, 80196ac <_calloc_r+0x18>
 80196a4:	9a01      	ldr	r2, [sp, #4]
 80196a6:	2100      	movs	r1, #0
 80196a8:	f7ff ffec 	bl	8019684 <memset>
 80196ac:	4620      	mov	r0, r4
 80196ae:	b002      	add	sp, #8
 80196b0:	bd10      	pop	{r4, pc}
	...

080196b4 <_free_r>:
 80196b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80196b6:	2900      	cmp	r1, #0
 80196b8:	d048      	beq.n	801974c <_free_r+0x98>
 80196ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80196be:	9001      	str	r0, [sp, #4]
 80196c0:	2b00      	cmp	r3, #0
 80196c2:	f1a1 0404 	sub.w	r4, r1, #4
 80196c6:	bfb8      	it	lt
 80196c8:	18e4      	addlt	r4, r4, r3
 80196ca:	f002 faa1 	bl	801bc10 <__malloc_lock>
 80196ce:	4a20      	ldr	r2, [pc, #128]	; (8019750 <_free_r+0x9c>)
 80196d0:	9801      	ldr	r0, [sp, #4]
 80196d2:	6813      	ldr	r3, [r2, #0]
 80196d4:	4615      	mov	r5, r2
 80196d6:	b933      	cbnz	r3, 80196e6 <_free_r+0x32>
 80196d8:	6063      	str	r3, [r4, #4]
 80196da:	6014      	str	r4, [r2, #0]
 80196dc:	b003      	add	sp, #12
 80196de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80196e2:	f002 ba9b 	b.w	801bc1c <__malloc_unlock>
 80196e6:	42a3      	cmp	r3, r4
 80196e8:	d90b      	bls.n	8019702 <_free_r+0x4e>
 80196ea:	6821      	ldr	r1, [r4, #0]
 80196ec:	1862      	adds	r2, r4, r1
 80196ee:	4293      	cmp	r3, r2
 80196f0:	bf04      	itt	eq
 80196f2:	681a      	ldreq	r2, [r3, #0]
 80196f4:	685b      	ldreq	r3, [r3, #4]
 80196f6:	6063      	str	r3, [r4, #4]
 80196f8:	bf04      	itt	eq
 80196fa:	1852      	addeq	r2, r2, r1
 80196fc:	6022      	streq	r2, [r4, #0]
 80196fe:	602c      	str	r4, [r5, #0]
 8019700:	e7ec      	b.n	80196dc <_free_r+0x28>
 8019702:	461a      	mov	r2, r3
 8019704:	685b      	ldr	r3, [r3, #4]
 8019706:	b10b      	cbz	r3, 801970c <_free_r+0x58>
 8019708:	42a3      	cmp	r3, r4
 801970a:	d9fa      	bls.n	8019702 <_free_r+0x4e>
 801970c:	6811      	ldr	r1, [r2, #0]
 801970e:	1855      	adds	r5, r2, r1
 8019710:	42a5      	cmp	r5, r4
 8019712:	d10b      	bne.n	801972c <_free_r+0x78>
 8019714:	6824      	ldr	r4, [r4, #0]
 8019716:	4421      	add	r1, r4
 8019718:	1854      	adds	r4, r2, r1
 801971a:	42a3      	cmp	r3, r4
 801971c:	6011      	str	r1, [r2, #0]
 801971e:	d1dd      	bne.n	80196dc <_free_r+0x28>
 8019720:	681c      	ldr	r4, [r3, #0]
 8019722:	685b      	ldr	r3, [r3, #4]
 8019724:	6053      	str	r3, [r2, #4]
 8019726:	4421      	add	r1, r4
 8019728:	6011      	str	r1, [r2, #0]
 801972a:	e7d7      	b.n	80196dc <_free_r+0x28>
 801972c:	d902      	bls.n	8019734 <_free_r+0x80>
 801972e:	230c      	movs	r3, #12
 8019730:	6003      	str	r3, [r0, #0]
 8019732:	e7d3      	b.n	80196dc <_free_r+0x28>
 8019734:	6825      	ldr	r5, [r4, #0]
 8019736:	1961      	adds	r1, r4, r5
 8019738:	428b      	cmp	r3, r1
 801973a:	bf04      	itt	eq
 801973c:	6819      	ldreq	r1, [r3, #0]
 801973e:	685b      	ldreq	r3, [r3, #4]
 8019740:	6063      	str	r3, [r4, #4]
 8019742:	bf04      	itt	eq
 8019744:	1949      	addeq	r1, r1, r5
 8019746:	6021      	streq	r1, [r4, #0]
 8019748:	6054      	str	r4, [r2, #4]
 801974a:	e7c7      	b.n	80196dc <_free_r+0x28>
 801974c:	b003      	add	sp, #12
 801974e:	bd30      	pop	{r4, r5, pc}
 8019750:	20010544 	.word	0x20010544

08019754 <_malloc_r>:
 8019754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019756:	1ccd      	adds	r5, r1, #3
 8019758:	f025 0503 	bic.w	r5, r5, #3
 801975c:	3508      	adds	r5, #8
 801975e:	2d0c      	cmp	r5, #12
 8019760:	bf38      	it	cc
 8019762:	250c      	movcc	r5, #12
 8019764:	2d00      	cmp	r5, #0
 8019766:	4606      	mov	r6, r0
 8019768:	db01      	blt.n	801976e <_malloc_r+0x1a>
 801976a:	42a9      	cmp	r1, r5
 801976c:	d903      	bls.n	8019776 <_malloc_r+0x22>
 801976e:	230c      	movs	r3, #12
 8019770:	6033      	str	r3, [r6, #0]
 8019772:	2000      	movs	r0, #0
 8019774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019776:	f002 fa4b 	bl	801bc10 <__malloc_lock>
 801977a:	4921      	ldr	r1, [pc, #132]	; (8019800 <_malloc_r+0xac>)
 801977c:	680a      	ldr	r2, [r1, #0]
 801977e:	4614      	mov	r4, r2
 8019780:	b99c      	cbnz	r4, 80197aa <_malloc_r+0x56>
 8019782:	4f20      	ldr	r7, [pc, #128]	; (8019804 <_malloc_r+0xb0>)
 8019784:	683b      	ldr	r3, [r7, #0]
 8019786:	b923      	cbnz	r3, 8019792 <_malloc_r+0x3e>
 8019788:	4621      	mov	r1, r4
 801978a:	4630      	mov	r0, r6
 801978c:	f000 fada 	bl	8019d44 <_sbrk_r>
 8019790:	6038      	str	r0, [r7, #0]
 8019792:	4629      	mov	r1, r5
 8019794:	4630      	mov	r0, r6
 8019796:	f000 fad5 	bl	8019d44 <_sbrk_r>
 801979a:	1c43      	adds	r3, r0, #1
 801979c:	d123      	bne.n	80197e6 <_malloc_r+0x92>
 801979e:	230c      	movs	r3, #12
 80197a0:	6033      	str	r3, [r6, #0]
 80197a2:	4630      	mov	r0, r6
 80197a4:	f002 fa3a 	bl	801bc1c <__malloc_unlock>
 80197a8:	e7e3      	b.n	8019772 <_malloc_r+0x1e>
 80197aa:	6823      	ldr	r3, [r4, #0]
 80197ac:	1b5b      	subs	r3, r3, r5
 80197ae:	d417      	bmi.n	80197e0 <_malloc_r+0x8c>
 80197b0:	2b0b      	cmp	r3, #11
 80197b2:	d903      	bls.n	80197bc <_malloc_r+0x68>
 80197b4:	6023      	str	r3, [r4, #0]
 80197b6:	441c      	add	r4, r3
 80197b8:	6025      	str	r5, [r4, #0]
 80197ba:	e004      	b.n	80197c6 <_malloc_r+0x72>
 80197bc:	6863      	ldr	r3, [r4, #4]
 80197be:	42a2      	cmp	r2, r4
 80197c0:	bf0c      	ite	eq
 80197c2:	600b      	streq	r3, [r1, #0]
 80197c4:	6053      	strne	r3, [r2, #4]
 80197c6:	4630      	mov	r0, r6
 80197c8:	f002 fa28 	bl	801bc1c <__malloc_unlock>
 80197cc:	f104 000b 	add.w	r0, r4, #11
 80197d0:	1d23      	adds	r3, r4, #4
 80197d2:	f020 0007 	bic.w	r0, r0, #7
 80197d6:	1ac2      	subs	r2, r0, r3
 80197d8:	d0cc      	beq.n	8019774 <_malloc_r+0x20>
 80197da:	1a1b      	subs	r3, r3, r0
 80197dc:	50a3      	str	r3, [r4, r2]
 80197de:	e7c9      	b.n	8019774 <_malloc_r+0x20>
 80197e0:	4622      	mov	r2, r4
 80197e2:	6864      	ldr	r4, [r4, #4]
 80197e4:	e7cc      	b.n	8019780 <_malloc_r+0x2c>
 80197e6:	1cc4      	adds	r4, r0, #3
 80197e8:	f024 0403 	bic.w	r4, r4, #3
 80197ec:	42a0      	cmp	r0, r4
 80197ee:	d0e3      	beq.n	80197b8 <_malloc_r+0x64>
 80197f0:	1a21      	subs	r1, r4, r0
 80197f2:	4630      	mov	r0, r6
 80197f4:	f000 faa6 	bl	8019d44 <_sbrk_r>
 80197f8:	3001      	adds	r0, #1
 80197fa:	d1dd      	bne.n	80197b8 <_malloc_r+0x64>
 80197fc:	e7cf      	b.n	801979e <_malloc_r+0x4a>
 80197fe:	bf00      	nop
 8019800:	20010544 	.word	0x20010544
 8019804:	20010548 	.word	0x20010548

08019808 <_scanf_float>:
 8019808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801980c:	b087      	sub	sp, #28
 801980e:	4617      	mov	r7, r2
 8019810:	9303      	str	r3, [sp, #12]
 8019812:	688b      	ldr	r3, [r1, #8]
 8019814:	1e5a      	subs	r2, r3, #1
 8019816:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801981a:	bf83      	ittte	hi
 801981c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019820:	195b      	addhi	r3, r3, r5
 8019822:	9302      	strhi	r3, [sp, #8]
 8019824:	2300      	movls	r3, #0
 8019826:	bf86      	itte	hi
 8019828:	f240 135d 	movwhi	r3, #349	; 0x15d
 801982c:	608b      	strhi	r3, [r1, #8]
 801982e:	9302      	strls	r3, [sp, #8]
 8019830:	680b      	ldr	r3, [r1, #0]
 8019832:	468b      	mov	fp, r1
 8019834:	2500      	movs	r5, #0
 8019836:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801983a:	f84b 3b1c 	str.w	r3, [fp], #28
 801983e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8019842:	4680      	mov	r8, r0
 8019844:	460c      	mov	r4, r1
 8019846:	465e      	mov	r6, fp
 8019848:	46aa      	mov	sl, r5
 801984a:	46a9      	mov	r9, r5
 801984c:	9501      	str	r5, [sp, #4]
 801984e:	68a2      	ldr	r2, [r4, #8]
 8019850:	b152      	cbz	r2, 8019868 <_scanf_float+0x60>
 8019852:	683b      	ldr	r3, [r7, #0]
 8019854:	781b      	ldrb	r3, [r3, #0]
 8019856:	2b4e      	cmp	r3, #78	; 0x4e
 8019858:	d864      	bhi.n	8019924 <_scanf_float+0x11c>
 801985a:	2b40      	cmp	r3, #64	; 0x40
 801985c:	d83c      	bhi.n	80198d8 <_scanf_float+0xd0>
 801985e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8019862:	b2c8      	uxtb	r0, r1
 8019864:	280e      	cmp	r0, #14
 8019866:	d93a      	bls.n	80198de <_scanf_float+0xd6>
 8019868:	f1b9 0f00 	cmp.w	r9, #0
 801986c:	d003      	beq.n	8019876 <_scanf_float+0x6e>
 801986e:	6823      	ldr	r3, [r4, #0]
 8019870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8019874:	6023      	str	r3, [r4, #0]
 8019876:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801987a:	f1ba 0f01 	cmp.w	sl, #1
 801987e:	f200 8113 	bhi.w	8019aa8 <_scanf_float+0x2a0>
 8019882:	455e      	cmp	r6, fp
 8019884:	f200 8105 	bhi.w	8019a92 <_scanf_float+0x28a>
 8019888:	2501      	movs	r5, #1
 801988a:	4628      	mov	r0, r5
 801988c:	b007      	add	sp, #28
 801988e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019892:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8019896:	2a0d      	cmp	r2, #13
 8019898:	d8e6      	bhi.n	8019868 <_scanf_float+0x60>
 801989a:	a101      	add	r1, pc, #4	; (adr r1, 80198a0 <_scanf_float+0x98>)
 801989c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80198a0:	080199df 	.word	0x080199df
 80198a4:	08019869 	.word	0x08019869
 80198a8:	08019869 	.word	0x08019869
 80198ac:	08019869 	.word	0x08019869
 80198b0:	08019a3f 	.word	0x08019a3f
 80198b4:	08019a17 	.word	0x08019a17
 80198b8:	08019869 	.word	0x08019869
 80198bc:	08019869 	.word	0x08019869
 80198c0:	080199ed 	.word	0x080199ed
 80198c4:	08019869 	.word	0x08019869
 80198c8:	08019869 	.word	0x08019869
 80198cc:	08019869 	.word	0x08019869
 80198d0:	08019869 	.word	0x08019869
 80198d4:	080199a5 	.word	0x080199a5
 80198d8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80198dc:	e7db      	b.n	8019896 <_scanf_float+0x8e>
 80198de:	290e      	cmp	r1, #14
 80198e0:	d8c2      	bhi.n	8019868 <_scanf_float+0x60>
 80198e2:	a001      	add	r0, pc, #4	; (adr r0, 80198e8 <_scanf_float+0xe0>)
 80198e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80198e8:	08019997 	.word	0x08019997
 80198ec:	08019869 	.word	0x08019869
 80198f0:	08019997 	.word	0x08019997
 80198f4:	08019a2b 	.word	0x08019a2b
 80198f8:	08019869 	.word	0x08019869
 80198fc:	08019945 	.word	0x08019945
 8019900:	08019981 	.word	0x08019981
 8019904:	08019981 	.word	0x08019981
 8019908:	08019981 	.word	0x08019981
 801990c:	08019981 	.word	0x08019981
 8019910:	08019981 	.word	0x08019981
 8019914:	08019981 	.word	0x08019981
 8019918:	08019981 	.word	0x08019981
 801991c:	08019981 	.word	0x08019981
 8019920:	08019981 	.word	0x08019981
 8019924:	2b6e      	cmp	r3, #110	; 0x6e
 8019926:	d809      	bhi.n	801993c <_scanf_float+0x134>
 8019928:	2b60      	cmp	r3, #96	; 0x60
 801992a:	d8b2      	bhi.n	8019892 <_scanf_float+0x8a>
 801992c:	2b54      	cmp	r3, #84	; 0x54
 801992e:	d077      	beq.n	8019a20 <_scanf_float+0x218>
 8019930:	2b59      	cmp	r3, #89	; 0x59
 8019932:	d199      	bne.n	8019868 <_scanf_float+0x60>
 8019934:	2d07      	cmp	r5, #7
 8019936:	d197      	bne.n	8019868 <_scanf_float+0x60>
 8019938:	2508      	movs	r5, #8
 801993a:	e029      	b.n	8019990 <_scanf_float+0x188>
 801993c:	2b74      	cmp	r3, #116	; 0x74
 801993e:	d06f      	beq.n	8019a20 <_scanf_float+0x218>
 8019940:	2b79      	cmp	r3, #121	; 0x79
 8019942:	e7f6      	b.n	8019932 <_scanf_float+0x12a>
 8019944:	6821      	ldr	r1, [r4, #0]
 8019946:	05c8      	lsls	r0, r1, #23
 8019948:	d51a      	bpl.n	8019980 <_scanf_float+0x178>
 801994a:	9b02      	ldr	r3, [sp, #8]
 801994c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8019950:	6021      	str	r1, [r4, #0]
 8019952:	f109 0901 	add.w	r9, r9, #1
 8019956:	b11b      	cbz	r3, 8019960 <_scanf_float+0x158>
 8019958:	3b01      	subs	r3, #1
 801995a:	3201      	adds	r2, #1
 801995c:	9302      	str	r3, [sp, #8]
 801995e:	60a2      	str	r2, [r4, #8]
 8019960:	68a3      	ldr	r3, [r4, #8]
 8019962:	3b01      	subs	r3, #1
 8019964:	60a3      	str	r3, [r4, #8]
 8019966:	6923      	ldr	r3, [r4, #16]
 8019968:	3301      	adds	r3, #1
 801996a:	6123      	str	r3, [r4, #16]
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	3b01      	subs	r3, #1
 8019970:	2b00      	cmp	r3, #0
 8019972:	607b      	str	r3, [r7, #4]
 8019974:	f340 8084 	ble.w	8019a80 <_scanf_float+0x278>
 8019978:	683b      	ldr	r3, [r7, #0]
 801997a:	3301      	adds	r3, #1
 801997c:	603b      	str	r3, [r7, #0]
 801997e:	e766      	b.n	801984e <_scanf_float+0x46>
 8019980:	eb1a 0f05 	cmn.w	sl, r5
 8019984:	f47f af70 	bne.w	8019868 <_scanf_float+0x60>
 8019988:	6822      	ldr	r2, [r4, #0]
 801998a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801998e:	6022      	str	r2, [r4, #0]
 8019990:	f806 3b01 	strb.w	r3, [r6], #1
 8019994:	e7e4      	b.n	8019960 <_scanf_float+0x158>
 8019996:	6822      	ldr	r2, [r4, #0]
 8019998:	0610      	lsls	r0, r2, #24
 801999a:	f57f af65 	bpl.w	8019868 <_scanf_float+0x60>
 801999e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80199a2:	e7f4      	b.n	801998e <_scanf_float+0x186>
 80199a4:	f1ba 0f00 	cmp.w	sl, #0
 80199a8:	d10e      	bne.n	80199c8 <_scanf_float+0x1c0>
 80199aa:	f1b9 0f00 	cmp.w	r9, #0
 80199ae:	d10e      	bne.n	80199ce <_scanf_float+0x1c6>
 80199b0:	6822      	ldr	r2, [r4, #0]
 80199b2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80199b6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80199ba:	d108      	bne.n	80199ce <_scanf_float+0x1c6>
 80199bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80199c0:	6022      	str	r2, [r4, #0]
 80199c2:	f04f 0a01 	mov.w	sl, #1
 80199c6:	e7e3      	b.n	8019990 <_scanf_float+0x188>
 80199c8:	f1ba 0f02 	cmp.w	sl, #2
 80199cc:	d055      	beq.n	8019a7a <_scanf_float+0x272>
 80199ce:	2d01      	cmp	r5, #1
 80199d0:	d002      	beq.n	80199d8 <_scanf_float+0x1d0>
 80199d2:	2d04      	cmp	r5, #4
 80199d4:	f47f af48 	bne.w	8019868 <_scanf_float+0x60>
 80199d8:	3501      	adds	r5, #1
 80199da:	b2ed      	uxtb	r5, r5
 80199dc:	e7d8      	b.n	8019990 <_scanf_float+0x188>
 80199de:	f1ba 0f01 	cmp.w	sl, #1
 80199e2:	f47f af41 	bne.w	8019868 <_scanf_float+0x60>
 80199e6:	f04f 0a02 	mov.w	sl, #2
 80199ea:	e7d1      	b.n	8019990 <_scanf_float+0x188>
 80199ec:	b97d      	cbnz	r5, 8019a0e <_scanf_float+0x206>
 80199ee:	f1b9 0f00 	cmp.w	r9, #0
 80199f2:	f47f af3c 	bne.w	801986e <_scanf_float+0x66>
 80199f6:	6822      	ldr	r2, [r4, #0]
 80199f8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80199fc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8019a00:	f47f af39 	bne.w	8019876 <_scanf_float+0x6e>
 8019a04:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019a08:	6022      	str	r2, [r4, #0]
 8019a0a:	2501      	movs	r5, #1
 8019a0c:	e7c0      	b.n	8019990 <_scanf_float+0x188>
 8019a0e:	2d03      	cmp	r5, #3
 8019a10:	d0e2      	beq.n	80199d8 <_scanf_float+0x1d0>
 8019a12:	2d05      	cmp	r5, #5
 8019a14:	e7de      	b.n	80199d4 <_scanf_float+0x1cc>
 8019a16:	2d02      	cmp	r5, #2
 8019a18:	f47f af26 	bne.w	8019868 <_scanf_float+0x60>
 8019a1c:	2503      	movs	r5, #3
 8019a1e:	e7b7      	b.n	8019990 <_scanf_float+0x188>
 8019a20:	2d06      	cmp	r5, #6
 8019a22:	f47f af21 	bne.w	8019868 <_scanf_float+0x60>
 8019a26:	2507      	movs	r5, #7
 8019a28:	e7b2      	b.n	8019990 <_scanf_float+0x188>
 8019a2a:	6822      	ldr	r2, [r4, #0]
 8019a2c:	0591      	lsls	r1, r2, #22
 8019a2e:	f57f af1b 	bpl.w	8019868 <_scanf_float+0x60>
 8019a32:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8019a36:	6022      	str	r2, [r4, #0]
 8019a38:	f8cd 9004 	str.w	r9, [sp, #4]
 8019a3c:	e7a8      	b.n	8019990 <_scanf_float+0x188>
 8019a3e:	6822      	ldr	r2, [r4, #0]
 8019a40:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8019a44:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8019a48:	d006      	beq.n	8019a58 <_scanf_float+0x250>
 8019a4a:	0550      	lsls	r0, r2, #21
 8019a4c:	f57f af0c 	bpl.w	8019868 <_scanf_float+0x60>
 8019a50:	f1b9 0f00 	cmp.w	r9, #0
 8019a54:	f43f af0f 	beq.w	8019876 <_scanf_float+0x6e>
 8019a58:	0591      	lsls	r1, r2, #22
 8019a5a:	bf58      	it	pl
 8019a5c:	9901      	ldrpl	r1, [sp, #4]
 8019a5e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019a62:	bf58      	it	pl
 8019a64:	eba9 0101 	subpl.w	r1, r9, r1
 8019a68:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8019a6c:	bf58      	it	pl
 8019a6e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8019a72:	6022      	str	r2, [r4, #0]
 8019a74:	f04f 0900 	mov.w	r9, #0
 8019a78:	e78a      	b.n	8019990 <_scanf_float+0x188>
 8019a7a:	f04f 0a03 	mov.w	sl, #3
 8019a7e:	e787      	b.n	8019990 <_scanf_float+0x188>
 8019a80:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019a84:	4639      	mov	r1, r7
 8019a86:	4640      	mov	r0, r8
 8019a88:	4798      	blx	r3
 8019a8a:	2800      	cmp	r0, #0
 8019a8c:	f43f aedf 	beq.w	801984e <_scanf_float+0x46>
 8019a90:	e6ea      	b.n	8019868 <_scanf_float+0x60>
 8019a92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019a96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019a9a:	463a      	mov	r2, r7
 8019a9c:	4640      	mov	r0, r8
 8019a9e:	4798      	blx	r3
 8019aa0:	6923      	ldr	r3, [r4, #16]
 8019aa2:	3b01      	subs	r3, #1
 8019aa4:	6123      	str	r3, [r4, #16]
 8019aa6:	e6ec      	b.n	8019882 <_scanf_float+0x7a>
 8019aa8:	1e6b      	subs	r3, r5, #1
 8019aaa:	2b06      	cmp	r3, #6
 8019aac:	d825      	bhi.n	8019afa <_scanf_float+0x2f2>
 8019aae:	2d02      	cmp	r5, #2
 8019ab0:	d836      	bhi.n	8019b20 <_scanf_float+0x318>
 8019ab2:	455e      	cmp	r6, fp
 8019ab4:	f67f aee8 	bls.w	8019888 <_scanf_float+0x80>
 8019ab8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019abc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019ac0:	463a      	mov	r2, r7
 8019ac2:	4640      	mov	r0, r8
 8019ac4:	4798      	blx	r3
 8019ac6:	6923      	ldr	r3, [r4, #16]
 8019ac8:	3b01      	subs	r3, #1
 8019aca:	6123      	str	r3, [r4, #16]
 8019acc:	e7f1      	b.n	8019ab2 <_scanf_float+0x2aa>
 8019ace:	9802      	ldr	r0, [sp, #8]
 8019ad0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019ad4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8019ad8:	9002      	str	r0, [sp, #8]
 8019ada:	463a      	mov	r2, r7
 8019adc:	4640      	mov	r0, r8
 8019ade:	4798      	blx	r3
 8019ae0:	6923      	ldr	r3, [r4, #16]
 8019ae2:	3b01      	subs	r3, #1
 8019ae4:	6123      	str	r3, [r4, #16]
 8019ae6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8019aea:	fa5f fa8a 	uxtb.w	sl, sl
 8019aee:	f1ba 0f02 	cmp.w	sl, #2
 8019af2:	d1ec      	bne.n	8019ace <_scanf_float+0x2c6>
 8019af4:	3d03      	subs	r5, #3
 8019af6:	b2ed      	uxtb	r5, r5
 8019af8:	1b76      	subs	r6, r6, r5
 8019afa:	6823      	ldr	r3, [r4, #0]
 8019afc:	05da      	lsls	r2, r3, #23
 8019afe:	d52f      	bpl.n	8019b60 <_scanf_float+0x358>
 8019b00:	055b      	lsls	r3, r3, #21
 8019b02:	d510      	bpl.n	8019b26 <_scanf_float+0x31e>
 8019b04:	455e      	cmp	r6, fp
 8019b06:	f67f aebf 	bls.w	8019888 <_scanf_float+0x80>
 8019b0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019b0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019b12:	463a      	mov	r2, r7
 8019b14:	4640      	mov	r0, r8
 8019b16:	4798      	blx	r3
 8019b18:	6923      	ldr	r3, [r4, #16]
 8019b1a:	3b01      	subs	r3, #1
 8019b1c:	6123      	str	r3, [r4, #16]
 8019b1e:	e7f1      	b.n	8019b04 <_scanf_float+0x2fc>
 8019b20:	46aa      	mov	sl, r5
 8019b22:	9602      	str	r6, [sp, #8]
 8019b24:	e7df      	b.n	8019ae6 <_scanf_float+0x2de>
 8019b26:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8019b2a:	6923      	ldr	r3, [r4, #16]
 8019b2c:	2965      	cmp	r1, #101	; 0x65
 8019b2e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8019b32:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8019b36:	6123      	str	r3, [r4, #16]
 8019b38:	d00c      	beq.n	8019b54 <_scanf_float+0x34c>
 8019b3a:	2945      	cmp	r1, #69	; 0x45
 8019b3c:	d00a      	beq.n	8019b54 <_scanf_float+0x34c>
 8019b3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019b42:	463a      	mov	r2, r7
 8019b44:	4640      	mov	r0, r8
 8019b46:	4798      	blx	r3
 8019b48:	6923      	ldr	r3, [r4, #16]
 8019b4a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8019b4e:	3b01      	subs	r3, #1
 8019b50:	1eb5      	subs	r5, r6, #2
 8019b52:	6123      	str	r3, [r4, #16]
 8019b54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019b58:	463a      	mov	r2, r7
 8019b5a:	4640      	mov	r0, r8
 8019b5c:	4798      	blx	r3
 8019b5e:	462e      	mov	r6, r5
 8019b60:	6825      	ldr	r5, [r4, #0]
 8019b62:	f015 0510 	ands.w	r5, r5, #16
 8019b66:	d158      	bne.n	8019c1a <_scanf_float+0x412>
 8019b68:	7035      	strb	r5, [r6, #0]
 8019b6a:	6823      	ldr	r3, [r4, #0]
 8019b6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8019b70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8019b74:	d11c      	bne.n	8019bb0 <_scanf_float+0x3a8>
 8019b76:	9b01      	ldr	r3, [sp, #4]
 8019b78:	454b      	cmp	r3, r9
 8019b7a:	eba3 0209 	sub.w	r2, r3, r9
 8019b7e:	d124      	bne.n	8019bca <_scanf_float+0x3c2>
 8019b80:	2200      	movs	r2, #0
 8019b82:	4659      	mov	r1, fp
 8019b84:	4640      	mov	r0, r8
 8019b86:	f001 f829 	bl	801abdc <_strtod_r>
 8019b8a:	9b03      	ldr	r3, [sp, #12]
 8019b8c:	6821      	ldr	r1, [r4, #0]
 8019b8e:	681b      	ldr	r3, [r3, #0]
 8019b90:	f011 0f02 	tst.w	r1, #2
 8019b94:	ec57 6b10 	vmov	r6, r7, d0
 8019b98:	f103 0204 	add.w	r2, r3, #4
 8019b9c:	d020      	beq.n	8019be0 <_scanf_float+0x3d8>
 8019b9e:	9903      	ldr	r1, [sp, #12]
 8019ba0:	600a      	str	r2, [r1, #0]
 8019ba2:	681b      	ldr	r3, [r3, #0]
 8019ba4:	e9c3 6700 	strd	r6, r7, [r3]
 8019ba8:	68e3      	ldr	r3, [r4, #12]
 8019baa:	3301      	adds	r3, #1
 8019bac:	60e3      	str	r3, [r4, #12]
 8019bae:	e66c      	b.n	801988a <_scanf_float+0x82>
 8019bb0:	9b04      	ldr	r3, [sp, #16]
 8019bb2:	2b00      	cmp	r3, #0
 8019bb4:	d0e4      	beq.n	8019b80 <_scanf_float+0x378>
 8019bb6:	9905      	ldr	r1, [sp, #20]
 8019bb8:	230a      	movs	r3, #10
 8019bba:	462a      	mov	r2, r5
 8019bbc:	3101      	adds	r1, #1
 8019bbe:	4640      	mov	r0, r8
 8019bc0:	f001 f896 	bl	801acf0 <_strtol_r>
 8019bc4:	9b04      	ldr	r3, [sp, #16]
 8019bc6:	9e05      	ldr	r6, [sp, #20]
 8019bc8:	1ac2      	subs	r2, r0, r3
 8019bca:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8019bce:	429e      	cmp	r6, r3
 8019bd0:	bf28      	it	cs
 8019bd2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8019bd6:	4912      	ldr	r1, [pc, #72]	; (8019c20 <_scanf_float+0x418>)
 8019bd8:	4630      	mov	r0, r6
 8019bda:	f000 f8fd 	bl	8019dd8 <siprintf>
 8019bde:	e7cf      	b.n	8019b80 <_scanf_float+0x378>
 8019be0:	f011 0f04 	tst.w	r1, #4
 8019be4:	9903      	ldr	r1, [sp, #12]
 8019be6:	600a      	str	r2, [r1, #0]
 8019be8:	d1db      	bne.n	8019ba2 <_scanf_float+0x39a>
 8019bea:	f8d3 8000 	ldr.w	r8, [r3]
 8019bee:	ee10 2a10 	vmov	r2, s0
 8019bf2:	ee10 0a10 	vmov	r0, s0
 8019bf6:	463b      	mov	r3, r7
 8019bf8:	4639      	mov	r1, r7
 8019bfa:	f7e6 ffa7 	bl	8000b4c <__aeabi_dcmpun>
 8019bfe:	b128      	cbz	r0, 8019c0c <_scanf_float+0x404>
 8019c00:	4808      	ldr	r0, [pc, #32]	; (8019c24 <_scanf_float+0x41c>)
 8019c02:	f000 f8af 	bl	8019d64 <nanf>
 8019c06:	ed88 0a00 	vstr	s0, [r8]
 8019c0a:	e7cd      	b.n	8019ba8 <_scanf_float+0x3a0>
 8019c0c:	4630      	mov	r0, r6
 8019c0e:	4639      	mov	r1, r7
 8019c10:	f7e6 fffa 	bl	8000c08 <__aeabi_d2f>
 8019c14:	f8c8 0000 	str.w	r0, [r8]
 8019c18:	e7c6      	b.n	8019ba8 <_scanf_float+0x3a0>
 8019c1a:	2500      	movs	r5, #0
 8019c1c:	e635      	b.n	801988a <_scanf_float+0x82>
 8019c1e:	bf00      	nop
 8019c20:	0801f5c0 	.word	0x0801f5c0
 8019c24:	0801f6d3 	.word	0x0801f6d3

08019c28 <iprintf>:
 8019c28:	b40f      	push	{r0, r1, r2, r3}
 8019c2a:	4b0a      	ldr	r3, [pc, #40]	; (8019c54 <iprintf+0x2c>)
 8019c2c:	b513      	push	{r0, r1, r4, lr}
 8019c2e:	681c      	ldr	r4, [r3, #0]
 8019c30:	b124      	cbz	r4, 8019c3c <iprintf+0x14>
 8019c32:	69a3      	ldr	r3, [r4, #24]
 8019c34:	b913      	cbnz	r3, 8019c3c <iprintf+0x14>
 8019c36:	4620      	mov	r0, r4
 8019c38:	f001 fb44 	bl	801b2c4 <__sinit>
 8019c3c:	ab05      	add	r3, sp, #20
 8019c3e:	9a04      	ldr	r2, [sp, #16]
 8019c40:	68a1      	ldr	r1, [r4, #8]
 8019c42:	9301      	str	r3, [sp, #4]
 8019c44:	4620      	mov	r0, r4
 8019c46:	f003 f827 	bl	801cc98 <_vfiprintf_r>
 8019c4a:	b002      	add	sp, #8
 8019c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019c50:	b004      	add	sp, #16
 8019c52:	4770      	bx	lr
 8019c54:	20000190 	.word	0x20000190

08019c58 <srand>:
 8019c58:	b538      	push	{r3, r4, r5, lr}
 8019c5a:	4b10      	ldr	r3, [pc, #64]	; (8019c9c <srand+0x44>)
 8019c5c:	681d      	ldr	r5, [r3, #0]
 8019c5e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8019c60:	4604      	mov	r4, r0
 8019c62:	b9b3      	cbnz	r3, 8019c92 <srand+0x3a>
 8019c64:	2018      	movs	r0, #24
 8019c66:	f7ff fcd5 	bl	8019614 <malloc>
 8019c6a:	4602      	mov	r2, r0
 8019c6c:	63a8      	str	r0, [r5, #56]	; 0x38
 8019c6e:	b920      	cbnz	r0, 8019c7a <srand+0x22>
 8019c70:	4b0b      	ldr	r3, [pc, #44]	; (8019ca0 <srand+0x48>)
 8019c72:	480c      	ldr	r0, [pc, #48]	; (8019ca4 <srand+0x4c>)
 8019c74:	2142      	movs	r1, #66	; 0x42
 8019c76:	f001 f9d1 	bl	801b01c <__assert_func>
 8019c7a:	490b      	ldr	r1, [pc, #44]	; (8019ca8 <srand+0x50>)
 8019c7c:	4b0b      	ldr	r3, [pc, #44]	; (8019cac <srand+0x54>)
 8019c7e:	e9c0 1300 	strd	r1, r3, [r0]
 8019c82:	4b0b      	ldr	r3, [pc, #44]	; (8019cb0 <srand+0x58>)
 8019c84:	6083      	str	r3, [r0, #8]
 8019c86:	230b      	movs	r3, #11
 8019c88:	8183      	strh	r3, [r0, #12]
 8019c8a:	2100      	movs	r1, #0
 8019c8c:	2001      	movs	r0, #1
 8019c8e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019c92:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8019c94:	2200      	movs	r2, #0
 8019c96:	611c      	str	r4, [r3, #16]
 8019c98:	615a      	str	r2, [r3, #20]
 8019c9a:	bd38      	pop	{r3, r4, r5, pc}
 8019c9c:	20000190 	.word	0x20000190
 8019ca0:	0801f5c5 	.word	0x0801f5c5
 8019ca4:	0801f5dc 	.word	0x0801f5dc
 8019ca8:	abcd330e 	.word	0xabcd330e
 8019cac:	e66d1234 	.word	0xe66d1234
 8019cb0:	0005deec 	.word	0x0005deec

08019cb4 <rand>:
 8019cb4:	4b17      	ldr	r3, [pc, #92]	; (8019d14 <rand+0x60>)
 8019cb6:	b510      	push	{r4, lr}
 8019cb8:	681c      	ldr	r4, [r3, #0]
 8019cba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019cbc:	b9b3      	cbnz	r3, 8019cec <rand+0x38>
 8019cbe:	2018      	movs	r0, #24
 8019cc0:	f7ff fca8 	bl	8019614 <malloc>
 8019cc4:	63a0      	str	r0, [r4, #56]	; 0x38
 8019cc6:	b928      	cbnz	r0, 8019cd4 <rand+0x20>
 8019cc8:	4602      	mov	r2, r0
 8019cca:	4b13      	ldr	r3, [pc, #76]	; (8019d18 <rand+0x64>)
 8019ccc:	4813      	ldr	r0, [pc, #76]	; (8019d1c <rand+0x68>)
 8019cce:	214e      	movs	r1, #78	; 0x4e
 8019cd0:	f001 f9a4 	bl	801b01c <__assert_func>
 8019cd4:	4a12      	ldr	r2, [pc, #72]	; (8019d20 <rand+0x6c>)
 8019cd6:	4b13      	ldr	r3, [pc, #76]	; (8019d24 <rand+0x70>)
 8019cd8:	e9c0 2300 	strd	r2, r3, [r0]
 8019cdc:	4b12      	ldr	r3, [pc, #72]	; (8019d28 <rand+0x74>)
 8019cde:	6083      	str	r3, [r0, #8]
 8019ce0:	230b      	movs	r3, #11
 8019ce2:	8183      	strh	r3, [r0, #12]
 8019ce4:	2201      	movs	r2, #1
 8019ce6:	2300      	movs	r3, #0
 8019ce8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8019cec:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8019cee:	480f      	ldr	r0, [pc, #60]	; (8019d2c <rand+0x78>)
 8019cf0:	690a      	ldr	r2, [r1, #16]
 8019cf2:	694b      	ldr	r3, [r1, #20]
 8019cf4:	4c0e      	ldr	r4, [pc, #56]	; (8019d30 <rand+0x7c>)
 8019cf6:	4350      	muls	r0, r2
 8019cf8:	fb04 0003 	mla	r0, r4, r3, r0
 8019cfc:	fba2 3404 	umull	r3, r4, r2, r4
 8019d00:	1c5a      	adds	r2, r3, #1
 8019d02:	4404      	add	r4, r0
 8019d04:	f144 0000 	adc.w	r0, r4, #0
 8019d08:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8019d0c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8019d10:	bd10      	pop	{r4, pc}
 8019d12:	bf00      	nop
 8019d14:	20000190 	.word	0x20000190
 8019d18:	0801f5c5 	.word	0x0801f5c5
 8019d1c:	0801f5dc 	.word	0x0801f5dc
 8019d20:	abcd330e 	.word	0xabcd330e
 8019d24:	e66d1234 	.word	0xe66d1234
 8019d28:	0005deec 	.word	0x0005deec
 8019d2c:	5851f42d 	.word	0x5851f42d
 8019d30:	4c957f2d 	.word	0x4c957f2d

08019d34 <realloc>:
 8019d34:	4b02      	ldr	r3, [pc, #8]	; (8019d40 <realloc+0xc>)
 8019d36:	460a      	mov	r2, r1
 8019d38:	4601      	mov	r1, r0
 8019d3a:	6818      	ldr	r0, [r3, #0]
 8019d3c:	f002 bc2f 	b.w	801c59e <_realloc_r>
 8019d40:	20000190 	.word	0x20000190

08019d44 <_sbrk_r>:
 8019d44:	b538      	push	{r3, r4, r5, lr}
 8019d46:	4d06      	ldr	r5, [pc, #24]	; (8019d60 <_sbrk_r+0x1c>)
 8019d48:	2300      	movs	r3, #0
 8019d4a:	4604      	mov	r4, r0
 8019d4c:	4608      	mov	r0, r1
 8019d4e:	602b      	str	r3, [r5, #0]
 8019d50:	f7e9 fe6a 	bl	8003a28 <_sbrk>
 8019d54:	1c43      	adds	r3, r0, #1
 8019d56:	d102      	bne.n	8019d5e <_sbrk_r+0x1a>
 8019d58:	682b      	ldr	r3, [r5, #0]
 8019d5a:	b103      	cbz	r3, 8019d5e <_sbrk_r+0x1a>
 8019d5c:	6023      	str	r3, [r4, #0]
 8019d5e:	bd38      	pop	{r3, r4, r5, pc}
 8019d60:	20016034 	.word	0x20016034

08019d64 <nanf>:
 8019d64:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8019d6c <nanf+0x8>
 8019d68:	4770      	bx	lr
 8019d6a:	bf00      	nop
 8019d6c:	7fc00000 	.word	0x7fc00000

08019d70 <sniprintf>:
 8019d70:	b40c      	push	{r2, r3}
 8019d72:	b530      	push	{r4, r5, lr}
 8019d74:	4b17      	ldr	r3, [pc, #92]	; (8019dd4 <sniprintf+0x64>)
 8019d76:	1e0c      	subs	r4, r1, #0
 8019d78:	681d      	ldr	r5, [r3, #0]
 8019d7a:	b09d      	sub	sp, #116	; 0x74
 8019d7c:	da08      	bge.n	8019d90 <sniprintf+0x20>
 8019d7e:	238b      	movs	r3, #139	; 0x8b
 8019d80:	602b      	str	r3, [r5, #0]
 8019d82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019d86:	b01d      	add	sp, #116	; 0x74
 8019d88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019d8c:	b002      	add	sp, #8
 8019d8e:	4770      	bx	lr
 8019d90:	f44f 7302 	mov.w	r3, #520	; 0x208
 8019d94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019d98:	bf14      	ite	ne
 8019d9a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8019d9e:	4623      	moveq	r3, r4
 8019da0:	9304      	str	r3, [sp, #16]
 8019da2:	9307      	str	r3, [sp, #28]
 8019da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019da8:	9002      	str	r0, [sp, #8]
 8019daa:	9006      	str	r0, [sp, #24]
 8019dac:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019db0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8019db2:	ab21      	add	r3, sp, #132	; 0x84
 8019db4:	a902      	add	r1, sp, #8
 8019db6:	4628      	mov	r0, r5
 8019db8:	9301      	str	r3, [sp, #4]
 8019dba:	f002 fc71 	bl	801c6a0 <_svfiprintf_r>
 8019dbe:	1c43      	adds	r3, r0, #1
 8019dc0:	bfbc      	itt	lt
 8019dc2:	238b      	movlt	r3, #139	; 0x8b
 8019dc4:	602b      	strlt	r3, [r5, #0]
 8019dc6:	2c00      	cmp	r4, #0
 8019dc8:	d0dd      	beq.n	8019d86 <sniprintf+0x16>
 8019dca:	9b02      	ldr	r3, [sp, #8]
 8019dcc:	2200      	movs	r2, #0
 8019dce:	701a      	strb	r2, [r3, #0]
 8019dd0:	e7d9      	b.n	8019d86 <sniprintf+0x16>
 8019dd2:	bf00      	nop
 8019dd4:	20000190 	.word	0x20000190

08019dd8 <siprintf>:
 8019dd8:	b40e      	push	{r1, r2, r3}
 8019dda:	b500      	push	{lr}
 8019ddc:	b09c      	sub	sp, #112	; 0x70
 8019dde:	ab1d      	add	r3, sp, #116	; 0x74
 8019de0:	9002      	str	r0, [sp, #8]
 8019de2:	9006      	str	r0, [sp, #24]
 8019de4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019de8:	4809      	ldr	r0, [pc, #36]	; (8019e10 <siprintf+0x38>)
 8019dea:	9107      	str	r1, [sp, #28]
 8019dec:	9104      	str	r1, [sp, #16]
 8019dee:	4909      	ldr	r1, [pc, #36]	; (8019e14 <siprintf+0x3c>)
 8019df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8019df4:	9105      	str	r1, [sp, #20]
 8019df6:	6800      	ldr	r0, [r0, #0]
 8019df8:	9301      	str	r3, [sp, #4]
 8019dfa:	a902      	add	r1, sp, #8
 8019dfc:	f002 fc50 	bl	801c6a0 <_svfiprintf_r>
 8019e00:	9b02      	ldr	r3, [sp, #8]
 8019e02:	2200      	movs	r2, #0
 8019e04:	701a      	strb	r2, [r3, #0]
 8019e06:	b01c      	add	sp, #112	; 0x70
 8019e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8019e0c:	b003      	add	sp, #12
 8019e0e:	4770      	bx	lr
 8019e10:	20000190 	.word	0x20000190
 8019e14:	ffff0208 	.word	0xffff0208

08019e18 <siscanf>:
 8019e18:	b40e      	push	{r1, r2, r3}
 8019e1a:	b510      	push	{r4, lr}
 8019e1c:	b09f      	sub	sp, #124	; 0x7c
 8019e1e:	ac21      	add	r4, sp, #132	; 0x84
 8019e20:	f44f 7101 	mov.w	r1, #516	; 0x204
 8019e24:	f854 2b04 	ldr.w	r2, [r4], #4
 8019e28:	9201      	str	r2, [sp, #4]
 8019e2a:	f8ad 101c 	strh.w	r1, [sp, #28]
 8019e2e:	9004      	str	r0, [sp, #16]
 8019e30:	9008      	str	r0, [sp, #32]
 8019e32:	f7e6 f9d7 	bl	80001e4 <strlen>
 8019e36:	4b0c      	ldr	r3, [pc, #48]	; (8019e68 <siscanf+0x50>)
 8019e38:	9005      	str	r0, [sp, #20]
 8019e3a:	9009      	str	r0, [sp, #36]	; 0x24
 8019e3c:	930d      	str	r3, [sp, #52]	; 0x34
 8019e3e:	480b      	ldr	r0, [pc, #44]	; (8019e6c <siscanf+0x54>)
 8019e40:	9a01      	ldr	r2, [sp, #4]
 8019e42:	6800      	ldr	r0, [r0, #0]
 8019e44:	9403      	str	r4, [sp, #12]
 8019e46:	2300      	movs	r3, #0
 8019e48:	9311      	str	r3, [sp, #68]	; 0x44
 8019e4a:	9316      	str	r3, [sp, #88]	; 0x58
 8019e4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019e50:	f8ad 301e 	strh.w	r3, [sp, #30]
 8019e54:	a904      	add	r1, sp, #16
 8019e56:	4623      	mov	r3, r4
 8019e58:	f002 fd7c 	bl	801c954 <__ssvfiscanf_r>
 8019e5c:	b01f      	add	sp, #124	; 0x7c
 8019e5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e62:	b003      	add	sp, #12
 8019e64:	4770      	bx	lr
 8019e66:	bf00      	nop
 8019e68:	08019e93 	.word	0x08019e93
 8019e6c:	20000190 	.word	0x20000190

08019e70 <__sread>:
 8019e70:	b510      	push	{r4, lr}
 8019e72:	460c      	mov	r4, r1
 8019e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e78:	f003 fb1e 	bl	801d4b8 <_read_r>
 8019e7c:	2800      	cmp	r0, #0
 8019e7e:	bfab      	itete	ge
 8019e80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019e82:	89a3      	ldrhlt	r3, [r4, #12]
 8019e84:	181b      	addge	r3, r3, r0
 8019e86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019e8a:	bfac      	ite	ge
 8019e8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8019e8e:	81a3      	strhlt	r3, [r4, #12]
 8019e90:	bd10      	pop	{r4, pc}

08019e92 <__seofread>:
 8019e92:	2000      	movs	r0, #0
 8019e94:	4770      	bx	lr

08019e96 <__swrite>:
 8019e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e9a:	461f      	mov	r7, r3
 8019e9c:	898b      	ldrh	r3, [r1, #12]
 8019e9e:	05db      	lsls	r3, r3, #23
 8019ea0:	4605      	mov	r5, r0
 8019ea2:	460c      	mov	r4, r1
 8019ea4:	4616      	mov	r6, r2
 8019ea6:	d505      	bpl.n	8019eb4 <__swrite+0x1e>
 8019ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019eac:	2302      	movs	r3, #2
 8019eae:	2200      	movs	r2, #0
 8019eb0:	f001 fe26 	bl	801bb00 <_lseek_r>
 8019eb4:	89a3      	ldrh	r3, [r4, #12]
 8019eb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019eba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019ebe:	81a3      	strh	r3, [r4, #12]
 8019ec0:	4632      	mov	r2, r6
 8019ec2:	463b      	mov	r3, r7
 8019ec4:	4628      	mov	r0, r5
 8019ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019eca:	f001 b827 	b.w	801af1c <_write_r>

08019ece <__sseek>:
 8019ece:	b510      	push	{r4, lr}
 8019ed0:	460c      	mov	r4, r1
 8019ed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ed6:	f001 fe13 	bl	801bb00 <_lseek_r>
 8019eda:	1c43      	adds	r3, r0, #1
 8019edc:	89a3      	ldrh	r3, [r4, #12]
 8019ede:	bf15      	itete	ne
 8019ee0:	6560      	strne	r0, [r4, #84]	; 0x54
 8019ee2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019ee6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019eea:	81a3      	strheq	r3, [r4, #12]
 8019eec:	bf18      	it	ne
 8019eee:	81a3      	strhne	r3, [r4, #12]
 8019ef0:	bd10      	pop	{r4, pc}

08019ef2 <__sclose>:
 8019ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ef6:	f001 b8af 	b.w	801b058 <_close_r>

08019efa <strchr>:
 8019efa:	b2c9      	uxtb	r1, r1
 8019efc:	4603      	mov	r3, r0
 8019efe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019f02:	b11a      	cbz	r2, 8019f0c <strchr+0x12>
 8019f04:	428a      	cmp	r2, r1
 8019f06:	d1f9      	bne.n	8019efc <strchr+0x2>
 8019f08:	4618      	mov	r0, r3
 8019f0a:	4770      	bx	lr
 8019f0c:	2900      	cmp	r1, #0
 8019f0e:	bf18      	it	ne
 8019f10:	2300      	movne	r3, #0
 8019f12:	e7f9      	b.n	8019f08 <strchr+0xe>

08019f14 <strcpy>:
 8019f14:	4603      	mov	r3, r0
 8019f16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019f1a:	f803 2b01 	strb.w	r2, [r3], #1
 8019f1e:	2a00      	cmp	r2, #0
 8019f20:	d1f9      	bne.n	8019f16 <strcpy+0x2>
 8019f22:	4770      	bx	lr

08019f24 <strncmp>:
 8019f24:	b510      	push	{r4, lr}
 8019f26:	b16a      	cbz	r2, 8019f44 <strncmp+0x20>
 8019f28:	3901      	subs	r1, #1
 8019f2a:	1884      	adds	r4, r0, r2
 8019f2c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019f30:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019f34:	4293      	cmp	r3, r2
 8019f36:	d103      	bne.n	8019f40 <strncmp+0x1c>
 8019f38:	42a0      	cmp	r0, r4
 8019f3a:	d001      	beq.n	8019f40 <strncmp+0x1c>
 8019f3c:	2b00      	cmp	r3, #0
 8019f3e:	d1f5      	bne.n	8019f2c <strncmp+0x8>
 8019f40:	1a98      	subs	r0, r3, r2
 8019f42:	bd10      	pop	{r4, pc}
 8019f44:	4610      	mov	r0, r2
 8019f46:	e7fc      	b.n	8019f42 <strncmp+0x1e>

08019f48 <strnlen>:
 8019f48:	b510      	push	{r4, lr}
 8019f4a:	4602      	mov	r2, r0
 8019f4c:	4401      	add	r1, r0
 8019f4e:	428a      	cmp	r2, r1
 8019f50:	4613      	mov	r3, r2
 8019f52:	d101      	bne.n	8019f58 <strnlen+0x10>
 8019f54:	1a18      	subs	r0, r3, r0
 8019f56:	bd10      	pop	{r4, pc}
 8019f58:	781c      	ldrb	r4, [r3, #0]
 8019f5a:	3201      	adds	r2, #1
 8019f5c:	2c00      	cmp	r4, #0
 8019f5e:	d1f6      	bne.n	8019f4e <strnlen+0x6>
 8019f60:	e7f8      	b.n	8019f54 <strnlen+0xc>

08019f62 <strstr>:
 8019f62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019f64:	780c      	ldrb	r4, [r1, #0]
 8019f66:	b164      	cbz	r4, 8019f82 <strstr+0x20>
 8019f68:	4603      	mov	r3, r0
 8019f6a:	781a      	ldrb	r2, [r3, #0]
 8019f6c:	4618      	mov	r0, r3
 8019f6e:	1c5e      	adds	r6, r3, #1
 8019f70:	b90a      	cbnz	r2, 8019f76 <strstr+0x14>
 8019f72:	4610      	mov	r0, r2
 8019f74:	e005      	b.n	8019f82 <strstr+0x20>
 8019f76:	4294      	cmp	r4, r2
 8019f78:	d108      	bne.n	8019f8c <strstr+0x2a>
 8019f7a:	460d      	mov	r5, r1
 8019f7c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8019f80:	b902      	cbnz	r2, 8019f84 <strstr+0x22>
 8019f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019f84:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8019f88:	4297      	cmp	r7, r2
 8019f8a:	d0f7      	beq.n	8019f7c <strstr+0x1a>
 8019f8c:	4633      	mov	r3, r6
 8019f8e:	e7ec      	b.n	8019f6a <strstr+0x8>

08019f90 <sulp>:
 8019f90:	b570      	push	{r4, r5, r6, lr}
 8019f92:	4604      	mov	r4, r0
 8019f94:	460d      	mov	r5, r1
 8019f96:	ec45 4b10 	vmov	d0, r4, r5
 8019f9a:	4616      	mov	r6, r2
 8019f9c:	f002 f9b0 	bl	801c300 <__ulp>
 8019fa0:	ec51 0b10 	vmov	r0, r1, d0
 8019fa4:	b17e      	cbz	r6, 8019fc6 <sulp+0x36>
 8019fa6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8019faa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8019fae:	2b00      	cmp	r3, #0
 8019fb0:	dd09      	ble.n	8019fc6 <sulp+0x36>
 8019fb2:	051b      	lsls	r3, r3, #20
 8019fb4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8019fb8:	2400      	movs	r4, #0
 8019fba:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8019fbe:	4622      	mov	r2, r4
 8019fc0:	462b      	mov	r3, r5
 8019fc2:	f7e6 fb29 	bl	8000618 <__aeabi_dmul>
 8019fc6:	bd70      	pop	{r4, r5, r6, pc}

08019fc8 <_strtod_l>:
 8019fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fcc:	b0a3      	sub	sp, #140	; 0x8c
 8019fce:	461f      	mov	r7, r3
 8019fd0:	2300      	movs	r3, #0
 8019fd2:	931e      	str	r3, [sp, #120]	; 0x78
 8019fd4:	4ba4      	ldr	r3, [pc, #656]	; (801a268 <_strtod_l+0x2a0>)
 8019fd6:	9219      	str	r2, [sp, #100]	; 0x64
 8019fd8:	681b      	ldr	r3, [r3, #0]
 8019fda:	9307      	str	r3, [sp, #28]
 8019fdc:	4604      	mov	r4, r0
 8019fde:	4618      	mov	r0, r3
 8019fe0:	4688      	mov	r8, r1
 8019fe2:	f7e6 f8ff 	bl	80001e4 <strlen>
 8019fe6:	f04f 0a00 	mov.w	sl, #0
 8019fea:	4605      	mov	r5, r0
 8019fec:	f04f 0b00 	mov.w	fp, #0
 8019ff0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8019ff4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019ff6:	781a      	ldrb	r2, [r3, #0]
 8019ff8:	2a2b      	cmp	r2, #43	; 0x2b
 8019ffa:	d04c      	beq.n	801a096 <_strtod_l+0xce>
 8019ffc:	d839      	bhi.n	801a072 <_strtod_l+0xaa>
 8019ffe:	2a0d      	cmp	r2, #13
 801a000:	d832      	bhi.n	801a068 <_strtod_l+0xa0>
 801a002:	2a08      	cmp	r2, #8
 801a004:	d832      	bhi.n	801a06c <_strtod_l+0xa4>
 801a006:	2a00      	cmp	r2, #0
 801a008:	d03c      	beq.n	801a084 <_strtod_l+0xbc>
 801a00a:	2300      	movs	r3, #0
 801a00c:	930e      	str	r3, [sp, #56]	; 0x38
 801a00e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801a010:	7833      	ldrb	r3, [r6, #0]
 801a012:	2b30      	cmp	r3, #48	; 0x30
 801a014:	f040 80b4 	bne.w	801a180 <_strtod_l+0x1b8>
 801a018:	7873      	ldrb	r3, [r6, #1]
 801a01a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a01e:	2b58      	cmp	r3, #88	; 0x58
 801a020:	d16c      	bne.n	801a0fc <_strtod_l+0x134>
 801a022:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a024:	9301      	str	r3, [sp, #4]
 801a026:	ab1e      	add	r3, sp, #120	; 0x78
 801a028:	9702      	str	r7, [sp, #8]
 801a02a:	9300      	str	r3, [sp, #0]
 801a02c:	4a8f      	ldr	r2, [pc, #572]	; (801a26c <_strtod_l+0x2a4>)
 801a02e:	ab1f      	add	r3, sp, #124	; 0x7c
 801a030:	a91d      	add	r1, sp, #116	; 0x74
 801a032:	4620      	mov	r0, r4
 801a034:	f001 fa5c 	bl	801b4f0 <__gethex>
 801a038:	f010 0707 	ands.w	r7, r0, #7
 801a03c:	4605      	mov	r5, r0
 801a03e:	d005      	beq.n	801a04c <_strtod_l+0x84>
 801a040:	2f06      	cmp	r7, #6
 801a042:	d12a      	bne.n	801a09a <_strtod_l+0xd2>
 801a044:	3601      	adds	r6, #1
 801a046:	2300      	movs	r3, #0
 801a048:	961d      	str	r6, [sp, #116]	; 0x74
 801a04a:	930e      	str	r3, [sp, #56]	; 0x38
 801a04c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a04e:	2b00      	cmp	r3, #0
 801a050:	f040 8596 	bne.w	801ab80 <_strtod_l+0xbb8>
 801a054:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a056:	b1db      	cbz	r3, 801a090 <_strtod_l+0xc8>
 801a058:	4652      	mov	r2, sl
 801a05a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801a05e:	ec43 2b10 	vmov	d0, r2, r3
 801a062:	b023      	add	sp, #140	; 0x8c
 801a064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a068:	2a20      	cmp	r2, #32
 801a06a:	d1ce      	bne.n	801a00a <_strtod_l+0x42>
 801a06c:	3301      	adds	r3, #1
 801a06e:	931d      	str	r3, [sp, #116]	; 0x74
 801a070:	e7c0      	b.n	8019ff4 <_strtod_l+0x2c>
 801a072:	2a2d      	cmp	r2, #45	; 0x2d
 801a074:	d1c9      	bne.n	801a00a <_strtod_l+0x42>
 801a076:	2201      	movs	r2, #1
 801a078:	920e      	str	r2, [sp, #56]	; 0x38
 801a07a:	1c5a      	adds	r2, r3, #1
 801a07c:	921d      	str	r2, [sp, #116]	; 0x74
 801a07e:	785b      	ldrb	r3, [r3, #1]
 801a080:	2b00      	cmp	r3, #0
 801a082:	d1c4      	bne.n	801a00e <_strtod_l+0x46>
 801a084:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a086:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801a08a:	2b00      	cmp	r3, #0
 801a08c:	f040 8576 	bne.w	801ab7c <_strtod_l+0xbb4>
 801a090:	4652      	mov	r2, sl
 801a092:	465b      	mov	r3, fp
 801a094:	e7e3      	b.n	801a05e <_strtod_l+0x96>
 801a096:	2200      	movs	r2, #0
 801a098:	e7ee      	b.n	801a078 <_strtod_l+0xb0>
 801a09a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801a09c:	b13a      	cbz	r2, 801a0ae <_strtod_l+0xe6>
 801a09e:	2135      	movs	r1, #53	; 0x35
 801a0a0:	a820      	add	r0, sp, #128	; 0x80
 801a0a2:	f002 fa38 	bl	801c516 <__copybits>
 801a0a6:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a0a8:	4620      	mov	r0, r4
 801a0aa:	f001 fdfd 	bl	801bca8 <_Bfree>
 801a0ae:	3f01      	subs	r7, #1
 801a0b0:	2f05      	cmp	r7, #5
 801a0b2:	d807      	bhi.n	801a0c4 <_strtod_l+0xfc>
 801a0b4:	e8df f007 	tbb	[pc, r7]
 801a0b8:	1d180b0e 	.word	0x1d180b0e
 801a0bc:	030e      	.short	0x030e
 801a0be:	f04f 0b00 	mov.w	fp, #0
 801a0c2:	46da      	mov	sl, fp
 801a0c4:	0728      	lsls	r0, r5, #28
 801a0c6:	d5c1      	bpl.n	801a04c <_strtod_l+0x84>
 801a0c8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801a0cc:	e7be      	b.n	801a04c <_strtod_l+0x84>
 801a0ce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 801a0d2:	e7f7      	b.n	801a0c4 <_strtod_l+0xfc>
 801a0d4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 801a0d8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801a0da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801a0de:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a0e2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801a0e6:	e7ed      	b.n	801a0c4 <_strtod_l+0xfc>
 801a0e8:	f8df b184 	ldr.w	fp, [pc, #388]	; 801a270 <_strtod_l+0x2a8>
 801a0ec:	f04f 0a00 	mov.w	sl, #0
 801a0f0:	e7e8      	b.n	801a0c4 <_strtod_l+0xfc>
 801a0f2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801a0f6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801a0fa:	e7e3      	b.n	801a0c4 <_strtod_l+0xfc>
 801a0fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a0fe:	1c5a      	adds	r2, r3, #1
 801a100:	921d      	str	r2, [sp, #116]	; 0x74
 801a102:	785b      	ldrb	r3, [r3, #1]
 801a104:	2b30      	cmp	r3, #48	; 0x30
 801a106:	d0f9      	beq.n	801a0fc <_strtod_l+0x134>
 801a108:	2b00      	cmp	r3, #0
 801a10a:	d09f      	beq.n	801a04c <_strtod_l+0x84>
 801a10c:	2301      	movs	r3, #1
 801a10e:	f04f 0900 	mov.w	r9, #0
 801a112:	9304      	str	r3, [sp, #16]
 801a114:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a116:	930a      	str	r3, [sp, #40]	; 0x28
 801a118:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801a11c:	464f      	mov	r7, r9
 801a11e:	220a      	movs	r2, #10
 801a120:	981d      	ldr	r0, [sp, #116]	; 0x74
 801a122:	7806      	ldrb	r6, [r0, #0]
 801a124:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801a128:	b2d9      	uxtb	r1, r3
 801a12a:	2909      	cmp	r1, #9
 801a12c:	d92a      	bls.n	801a184 <_strtod_l+0x1bc>
 801a12e:	9907      	ldr	r1, [sp, #28]
 801a130:	462a      	mov	r2, r5
 801a132:	f7ff fef7 	bl	8019f24 <strncmp>
 801a136:	b398      	cbz	r0, 801a1a0 <_strtod_l+0x1d8>
 801a138:	2000      	movs	r0, #0
 801a13a:	4633      	mov	r3, r6
 801a13c:	463d      	mov	r5, r7
 801a13e:	9007      	str	r0, [sp, #28]
 801a140:	4602      	mov	r2, r0
 801a142:	2b65      	cmp	r3, #101	; 0x65
 801a144:	d001      	beq.n	801a14a <_strtod_l+0x182>
 801a146:	2b45      	cmp	r3, #69	; 0x45
 801a148:	d118      	bne.n	801a17c <_strtod_l+0x1b4>
 801a14a:	b91d      	cbnz	r5, 801a154 <_strtod_l+0x18c>
 801a14c:	9b04      	ldr	r3, [sp, #16]
 801a14e:	4303      	orrs	r3, r0
 801a150:	d098      	beq.n	801a084 <_strtod_l+0xbc>
 801a152:	2500      	movs	r5, #0
 801a154:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 801a158:	f108 0301 	add.w	r3, r8, #1
 801a15c:	931d      	str	r3, [sp, #116]	; 0x74
 801a15e:	f898 3001 	ldrb.w	r3, [r8, #1]
 801a162:	2b2b      	cmp	r3, #43	; 0x2b
 801a164:	d075      	beq.n	801a252 <_strtod_l+0x28a>
 801a166:	2b2d      	cmp	r3, #45	; 0x2d
 801a168:	d07b      	beq.n	801a262 <_strtod_l+0x29a>
 801a16a:	f04f 0c00 	mov.w	ip, #0
 801a16e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801a172:	2909      	cmp	r1, #9
 801a174:	f240 8082 	bls.w	801a27c <_strtod_l+0x2b4>
 801a178:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801a17c:	2600      	movs	r6, #0
 801a17e:	e09d      	b.n	801a2bc <_strtod_l+0x2f4>
 801a180:	2300      	movs	r3, #0
 801a182:	e7c4      	b.n	801a10e <_strtod_l+0x146>
 801a184:	2f08      	cmp	r7, #8
 801a186:	bfd8      	it	le
 801a188:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801a18a:	f100 0001 	add.w	r0, r0, #1
 801a18e:	bfda      	itte	le
 801a190:	fb02 3301 	mlale	r3, r2, r1, r3
 801a194:	9309      	strle	r3, [sp, #36]	; 0x24
 801a196:	fb02 3909 	mlagt	r9, r2, r9, r3
 801a19a:	3701      	adds	r7, #1
 801a19c:	901d      	str	r0, [sp, #116]	; 0x74
 801a19e:	e7bf      	b.n	801a120 <_strtod_l+0x158>
 801a1a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a1a2:	195a      	adds	r2, r3, r5
 801a1a4:	921d      	str	r2, [sp, #116]	; 0x74
 801a1a6:	5d5b      	ldrb	r3, [r3, r5]
 801a1a8:	2f00      	cmp	r7, #0
 801a1aa:	d037      	beq.n	801a21c <_strtod_l+0x254>
 801a1ac:	9007      	str	r0, [sp, #28]
 801a1ae:	463d      	mov	r5, r7
 801a1b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 801a1b4:	2a09      	cmp	r2, #9
 801a1b6:	d912      	bls.n	801a1de <_strtod_l+0x216>
 801a1b8:	2201      	movs	r2, #1
 801a1ba:	e7c2      	b.n	801a142 <_strtod_l+0x17a>
 801a1bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a1be:	1c5a      	adds	r2, r3, #1
 801a1c0:	921d      	str	r2, [sp, #116]	; 0x74
 801a1c2:	785b      	ldrb	r3, [r3, #1]
 801a1c4:	3001      	adds	r0, #1
 801a1c6:	2b30      	cmp	r3, #48	; 0x30
 801a1c8:	d0f8      	beq.n	801a1bc <_strtod_l+0x1f4>
 801a1ca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801a1ce:	2a08      	cmp	r2, #8
 801a1d0:	f200 84db 	bhi.w	801ab8a <_strtod_l+0xbc2>
 801a1d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801a1d6:	9007      	str	r0, [sp, #28]
 801a1d8:	2000      	movs	r0, #0
 801a1da:	920a      	str	r2, [sp, #40]	; 0x28
 801a1dc:	4605      	mov	r5, r0
 801a1de:	3b30      	subs	r3, #48	; 0x30
 801a1e0:	f100 0201 	add.w	r2, r0, #1
 801a1e4:	d014      	beq.n	801a210 <_strtod_l+0x248>
 801a1e6:	9907      	ldr	r1, [sp, #28]
 801a1e8:	4411      	add	r1, r2
 801a1ea:	9107      	str	r1, [sp, #28]
 801a1ec:	462a      	mov	r2, r5
 801a1ee:	eb00 0e05 	add.w	lr, r0, r5
 801a1f2:	210a      	movs	r1, #10
 801a1f4:	4572      	cmp	r2, lr
 801a1f6:	d113      	bne.n	801a220 <_strtod_l+0x258>
 801a1f8:	182a      	adds	r2, r5, r0
 801a1fa:	2a08      	cmp	r2, #8
 801a1fc:	f105 0501 	add.w	r5, r5, #1
 801a200:	4405      	add	r5, r0
 801a202:	dc1c      	bgt.n	801a23e <_strtod_l+0x276>
 801a204:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a206:	220a      	movs	r2, #10
 801a208:	fb02 3301 	mla	r3, r2, r1, r3
 801a20c:	9309      	str	r3, [sp, #36]	; 0x24
 801a20e:	2200      	movs	r2, #0
 801a210:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a212:	1c59      	adds	r1, r3, #1
 801a214:	911d      	str	r1, [sp, #116]	; 0x74
 801a216:	785b      	ldrb	r3, [r3, #1]
 801a218:	4610      	mov	r0, r2
 801a21a:	e7c9      	b.n	801a1b0 <_strtod_l+0x1e8>
 801a21c:	4638      	mov	r0, r7
 801a21e:	e7d2      	b.n	801a1c6 <_strtod_l+0x1fe>
 801a220:	2a08      	cmp	r2, #8
 801a222:	dc04      	bgt.n	801a22e <_strtod_l+0x266>
 801a224:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801a226:	434e      	muls	r6, r1
 801a228:	9609      	str	r6, [sp, #36]	; 0x24
 801a22a:	3201      	adds	r2, #1
 801a22c:	e7e2      	b.n	801a1f4 <_strtod_l+0x22c>
 801a22e:	f102 0c01 	add.w	ip, r2, #1
 801a232:	f1bc 0f10 	cmp.w	ip, #16
 801a236:	bfd8      	it	le
 801a238:	fb01 f909 	mulle.w	r9, r1, r9
 801a23c:	e7f5      	b.n	801a22a <_strtod_l+0x262>
 801a23e:	2d10      	cmp	r5, #16
 801a240:	bfdc      	itt	le
 801a242:	220a      	movle	r2, #10
 801a244:	fb02 3909 	mlale	r9, r2, r9, r3
 801a248:	e7e1      	b.n	801a20e <_strtod_l+0x246>
 801a24a:	2300      	movs	r3, #0
 801a24c:	9307      	str	r3, [sp, #28]
 801a24e:	2201      	movs	r2, #1
 801a250:	e77c      	b.n	801a14c <_strtod_l+0x184>
 801a252:	f04f 0c00 	mov.w	ip, #0
 801a256:	f108 0302 	add.w	r3, r8, #2
 801a25a:	931d      	str	r3, [sp, #116]	; 0x74
 801a25c:	f898 3002 	ldrb.w	r3, [r8, #2]
 801a260:	e785      	b.n	801a16e <_strtod_l+0x1a6>
 801a262:	f04f 0c01 	mov.w	ip, #1
 801a266:	e7f6      	b.n	801a256 <_strtod_l+0x28e>
 801a268:	0801f7b0 	.word	0x0801f7b0
 801a26c:	0801f648 	.word	0x0801f648
 801a270:	7ff00000 	.word	0x7ff00000
 801a274:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a276:	1c59      	adds	r1, r3, #1
 801a278:	911d      	str	r1, [sp, #116]	; 0x74
 801a27a:	785b      	ldrb	r3, [r3, #1]
 801a27c:	2b30      	cmp	r3, #48	; 0x30
 801a27e:	d0f9      	beq.n	801a274 <_strtod_l+0x2ac>
 801a280:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 801a284:	2908      	cmp	r1, #8
 801a286:	f63f af79 	bhi.w	801a17c <_strtod_l+0x1b4>
 801a28a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801a28e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a290:	9308      	str	r3, [sp, #32]
 801a292:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a294:	1c59      	adds	r1, r3, #1
 801a296:	911d      	str	r1, [sp, #116]	; 0x74
 801a298:	785b      	ldrb	r3, [r3, #1]
 801a29a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801a29e:	2e09      	cmp	r6, #9
 801a2a0:	d937      	bls.n	801a312 <_strtod_l+0x34a>
 801a2a2:	9e08      	ldr	r6, [sp, #32]
 801a2a4:	1b89      	subs	r1, r1, r6
 801a2a6:	2908      	cmp	r1, #8
 801a2a8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801a2ac:	dc02      	bgt.n	801a2b4 <_strtod_l+0x2ec>
 801a2ae:	4576      	cmp	r6, lr
 801a2b0:	bfa8      	it	ge
 801a2b2:	4676      	movge	r6, lr
 801a2b4:	f1bc 0f00 	cmp.w	ip, #0
 801a2b8:	d000      	beq.n	801a2bc <_strtod_l+0x2f4>
 801a2ba:	4276      	negs	r6, r6
 801a2bc:	2d00      	cmp	r5, #0
 801a2be:	d14f      	bne.n	801a360 <_strtod_l+0x398>
 801a2c0:	9904      	ldr	r1, [sp, #16]
 801a2c2:	4301      	orrs	r1, r0
 801a2c4:	f47f aec2 	bne.w	801a04c <_strtod_l+0x84>
 801a2c8:	2a00      	cmp	r2, #0
 801a2ca:	f47f aedb 	bne.w	801a084 <_strtod_l+0xbc>
 801a2ce:	2b69      	cmp	r3, #105	; 0x69
 801a2d0:	d027      	beq.n	801a322 <_strtod_l+0x35a>
 801a2d2:	dc24      	bgt.n	801a31e <_strtod_l+0x356>
 801a2d4:	2b49      	cmp	r3, #73	; 0x49
 801a2d6:	d024      	beq.n	801a322 <_strtod_l+0x35a>
 801a2d8:	2b4e      	cmp	r3, #78	; 0x4e
 801a2da:	f47f aed3 	bne.w	801a084 <_strtod_l+0xbc>
 801a2de:	499e      	ldr	r1, [pc, #632]	; (801a558 <_strtod_l+0x590>)
 801a2e0:	a81d      	add	r0, sp, #116	; 0x74
 801a2e2:	f001 fb5d 	bl	801b9a0 <__match>
 801a2e6:	2800      	cmp	r0, #0
 801a2e8:	f43f aecc 	beq.w	801a084 <_strtod_l+0xbc>
 801a2ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a2ee:	781b      	ldrb	r3, [r3, #0]
 801a2f0:	2b28      	cmp	r3, #40	; 0x28
 801a2f2:	d12d      	bne.n	801a350 <_strtod_l+0x388>
 801a2f4:	4999      	ldr	r1, [pc, #612]	; (801a55c <_strtod_l+0x594>)
 801a2f6:	aa20      	add	r2, sp, #128	; 0x80
 801a2f8:	a81d      	add	r0, sp, #116	; 0x74
 801a2fa:	f001 fb65 	bl	801b9c8 <__hexnan>
 801a2fe:	2805      	cmp	r0, #5
 801a300:	d126      	bne.n	801a350 <_strtod_l+0x388>
 801a302:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a304:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 801a308:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801a30c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801a310:	e69c      	b.n	801a04c <_strtod_l+0x84>
 801a312:	210a      	movs	r1, #10
 801a314:	fb01 3e0e 	mla	lr, r1, lr, r3
 801a318:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801a31c:	e7b9      	b.n	801a292 <_strtod_l+0x2ca>
 801a31e:	2b6e      	cmp	r3, #110	; 0x6e
 801a320:	e7db      	b.n	801a2da <_strtod_l+0x312>
 801a322:	498f      	ldr	r1, [pc, #572]	; (801a560 <_strtod_l+0x598>)
 801a324:	a81d      	add	r0, sp, #116	; 0x74
 801a326:	f001 fb3b 	bl	801b9a0 <__match>
 801a32a:	2800      	cmp	r0, #0
 801a32c:	f43f aeaa 	beq.w	801a084 <_strtod_l+0xbc>
 801a330:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a332:	498c      	ldr	r1, [pc, #560]	; (801a564 <_strtod_l+0x59c>)
 801a334:	3b01      	subs	r3, #1
 801a336:	a81d      	add	r0, sp, #116	; 0x74
 801a338:	931d      	str	r3, [sp, #116]	; 0x74
 801a33a:	f001 fb31 	bl	801b9a0 <__match>
 801a33e:	b910      	cbnz	r0, 801a346 <_strtod_l+0x37e>
 801a340:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a342:	3301      	adds	r3, #1
 801a344:	931d      	str	r3, [sp, #116]	; 0x74
 801a346:	f8df b22c 	ldr.w	fp, [pc, #556]	; 801a574 <_strtod_l+0x5ac>
 801a34a:	f04f 0a00 	mov.w	sl, #0
 801a34e:	e67d      	b.n	801a04c <_strtod_l+0x84>
 801a350:	4885      	ldr	r0, [pc, #532]	; (801a568 <_strtod_l+0x5a0>)
 801a352:	f003 f8c5 	bl	801d4e0 <nan>
 801a356:	ed8d 0b04 	vstr	d0, [sp, #16]
 801a35a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801a35e:	e675      	b.n	801a04c <_strtod_l+0x84>
 801a360:	9b07      	ldr	r3, [sp, #28]
 801a362:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a364:	1af3      	subs	r3, r6, r3
 801a366:	2f00      	cmp	r7, #0
 801a368:	bf08      	it	eq
 801a36a:	462f      	moveq	r7, r5
 801a36c:	2d10      	cmp	r5, #16
 801a36e:	9308      	str	r3, [sp, #32]
 801a370:	46a8      	mov	r8, r5
 801a372:	bfa8      	it	ge
 801a374:	f04f 0810 	movge.w	r8, #16
 801a378:	f7e6 f8d4 	bl	8000524 <__aeabi_ui2d>
 801a37c:	2d09      	cmp	r5, #9
 801a37e:	4682      	mov	sl, r0
 801a380:	468b      	mov	fp, r1
 801a382:	dd13      	ble.n	801a3ac <_strtod_l+0x3e4>
 801a384:	4b79      	ldr	r3, [pc, #484]	; (801a56c <_strtod_l+0x5a4>)
 801a386:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a38a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801a38e:	f7e6 f943 	bl	8000618 <__aeabi_dmul>
 801a392:	4682      	mov	sl, r0
 801a394:	4648      	mov	r0, r9
 801a396:	468b      	mov	fp, r1
 801a398:	f7e6 f8c4 	bl	8000524 <__aeabi_ui2d>
 801a39c:	4602      	mov	r2, r0
 801a39e:	460b      	mov	r3, r1
 801a3a0:	4650      	mov	r0, sl
 801a3a2:	4659      	mov	r1, fp
 801a3a4:	f7e5 ff82 	bl	80002ac <__adddf3>
 801a3a8:	4682      	mov	sl, r0
 801a3aa:	468b      	mov	fp, r1
 801a3ac:	2d0f      	cmp	r5, #15
 801a3ae:	dc38      	bgt.n	801a422 <_strtod_l+0x45a>
 801a3b0:	9b08      	ldr	r3, [sp, #32]
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	f43f ae4a 	beq.w	801a04c <_strtod_l+0x84>
 801a3b8:	dd24      	ble.n	801a404 <_strtod_l+0x43c>
 801a3ba:	2b16      	cmp	r3, #22
 801a3bc:	dc0b      	bgt.n	801a3d6 <_strtod_l+0x40e>
 801a3be:	4d6b      	ldr	r5, [pc, #428]	; (801a56c <_strtod_l+0x5a4>)
 801a3c0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 801a3c4:	e9d5 0100 	ldrd	r0, r1, [r5]
 801a3c8:	4652      	mov	r2, sl
 801a3ca:	465b      	mov	r3, fp
 801a3cc:	f7e6 f924 	bl	8000618 <__aeabi_dmul>
 801a3d0:	4682      	mov	sl, r0
 801a3d2:	468b      	mov	fp, r1
 801a3d4:	e63a      	b.n	801a04c <_strtod_l+0x84>
 801a3d6:	9a08      	ldr	r2, [sp, #32]
 801a3d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801a3dc:	4293      	cmp	r3, r2
 801a3de:	db20      	blt.n	801a422 <_strtod_l+0x45a>
 801a3e0:	4c62      	ldr	r4, [pc, #392]	; (801a56c <_strtod_l+0x5a4>)
 801a3e2:	f1c5 050f 	rsb	r5, r5, #15
 801a3e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801a3ea:	4652      	mov	r2, sl
 801a3ec:	465b      	mov	r3, fp
 801a3ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a3f2:	f7e6 f911 	bl	8000618 <__aeabi_dmul>
 801a3f6:	9b08      	ldr	r3, [sp, #32]
 801a3f8:	1b5d      	subs	r5, r3, r5
 801a3fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801a3fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a402:	e7e3      	b.n	801a3cc <_strtod_l+0x404>
 801a404:	9b08      	ldr	r3, [sp, #32]
 801a406:	3316      	adds	r3, #22
 801a408:	db0b      	blt.n	801a422 <_strtod_l+0x45a>
 801a40a:	9b07      	ldr	r3, [sp, #28]
 801a40c:	4a57      	ldr	r2, [pc, #348]	; (801a56c <_strtod_l+0x5a4>)
 801a40e:	1b9e      	subs	r6, r3, r6
 801a410:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801a414:	e9d6 2300 	ldrd	r2, r3, [r6]
 801a418:	4650      	mov	r0, sl
 801a41a:	4659      	mov	r1, fp
 801a41c:	f7e6 fa26 	bl	800086c <__aeabi_ddiv>
 801a420:	e7d6      	b.n	801a3d0 <_strtod_l+0x408>
 801a422:	9b08      	ldr	r3, [sp, #32]
 801a424:	eba5 0808 	sub.w	r8, r5, r8
 801a428:	4498      	add	r8, r3
 801a42a:	f1b8 0f00 	cmp.w	r8, #0
 801a42e:	dd71      	ble.n	801a514 <_strtod_l+0x54c>
 801a430:	f018 030f 	ands.w	r3, r8, #15
 801a434:	d00a      	beq.n	801a44c <_strtod_l+0x484>
 801a436:	494d      	ldr	r1, [pc, #308]	; (801a56c <_strtod_l+0x5a4>)
 801a438:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801a43c:	4652      	mov	r2, sl
 801a43e:	465b      	mov	r3, fp
 801a440:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a444:	f7e6 f8e8 	bl	8000618 <__aeabi_dmul>
 801a448:	4682      	mov	sl, r0
 801a44a:	468b      	mov	fp, r1
 801a44c:	f038 080f 	bics.w	r8, r8, #15
 801a450:	d04d      	beq.n	801a4ee <_strtod_l+0x526>
 801a452:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801a456:	dd22      	ble.n	801a49e <_strtod_l+0x4d6>
 801a458:	2500      	movs	r5, #0
 801a45a:	462e      	mov	r6, r5
 801a45c:	9509      	str	r5, [sp, #36]	; 0x24
 801a45e:	9507      	str	r5, [sp, #28]
 801a460:	2322      	movs	r3, #34	; 0x22
 801a462:	f8df b110 	ldr.w	fp, [pc, #272]	; 801a574 <_strtod_l+0x5ac>
 801a466:	6023      	str	r3, [r4, #0]
 801a468:	f04f 0a00 	mov.w	sl, #0
 801a46c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a46e:	2b00      	cmp	r3, #0
 801a470:	f43f adec 	beq.w	801a04c <_strtod_l+0x84>
 801a474:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a476:	4620      	mov	r0, r4
 801a478:	f001 fc16 	bl	801bca8 <_Bfree>
 801a47c:	9907      	ldr	r1, [sp, #28]
 801a47e:	4620      	mov	r0, r4
 801a480:	f001 fc12 	bl	801bca8 <_Bfree>
 801a484:	4631      	mov	r1, r6
 801a486:	4620      	mov	r0, r4
 801a488:	f001 fc0e 	bl	801bca8 <_Bfree>
 801a48c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a48e:	4620      	mov	r0, r4
 801a490:	f001 fc0a 	bl	801bca8 <_Bfree>
 801a494:	4629      	mov	r1, r5
 801a496:	4620      	mov	r0, r4
 801a498:	f001 fc06 	bl	801bca8 <_Bfree>
 801a49c:	e5d6      	b.n	801a04c <_strtod_l+0x84>
 801a49e:	2300      	movs	r3, #0
 801a4a0:	ea4f 1828 	mov.w	r8, r8, asr #4
 801a4a4:	4650      	mov	r0, sl
 801a4a6:	4659      	mov	r1, fp
 801a4a8:	4699      	mov	r9, r3
 801a4aa:	f1b8 0f01 	cmp.w	r8, #1
 801a4ae:	dc21      	bgt.n	801a4f4 <_strtod_l+0x52c>
 801a4b0:	b10b      	cbz	r3, 801a4b6 <_strtod_l+0x4ee>
 801a4b2:	4682      	mov	sl, r0
 801a4b4:	468b      	mov	fp, r1
 801a4b6:	4b2e      	ldr	r3, [pc, #184]	; (801a570 <_strtod_l+0x5a8>)
 801a4b8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801a4bc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801a4c0:	4652      	mov	r2, sl
 801a4c2:	465b      	mov	r3, fp
 801a4c4:	e9d9 0100 	ldrd	r0, r1, [r9]
 801a4c8:	f7e6 f8a6 	bl	8000618 <__aeabi_dmul>
 801a4cc:	4b29      	ldr	r3, [pc, #164]	; (801a574 <_strtod_l+0x5ac>)
 801a4ce:	460a      	mov	r2, r1
 801a4d0:	400b      	ands	r3, r1
 801a4d2:	4929      	ldr	r1, [pc, #164]	; (801a578 <_strtod_l+0x5b0>)
 801a4d4:	428b      	cmp	r3, r1
 801a4d6:	4682      	mov	sl, r0
 801a4d8:	d8be      	bhi.n	801a458 <_strtod_l+0x490>
 801a4da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801a4de:	428b      	cmp	r3, r1
 801a4e0:	bf86      	itte	hi
 801a4e2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801a57c <_strtod_l+0x5b4>
 801a4e6:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 801a4ea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801a4ee:	2300      	movs	r3, #0
 801a4f0:	9304      	str	r3, [sp, #16]
 801a4f2:	e081      	b.n	801a5f8 <_strtod_l+0x630>
 801a4f4:	f018 0f01 	tst.w	r8, #1
 801a4f8:	d007      	beq.n	801a50a <_strtod_l+0x542>
 801a4fa:	4b1d      	ldr	r3, [pc, #116]	; (801a570 <_strtod_l+0x5a8>)
 801a4fc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801a500:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a504:	f7e6 f888 	bl	8000618 <__aeabi_dmul>
 801a508:	2301      	movs	r3, #1
 801a50a:	f109 0901 	add.w	r9, r9, #1
 801a50e:	ea4f 0868 	mov.w	r8, r8, asr #1
 801a512:	e7ca      	b.n	801a4aa <_strtod_l+0x4e2>
 801a514:	d0eb      	beq.n	801a4ee <_strtod_l+0x526>
 801a516:	f1c8 0800 	rsb	r8, r8, #0
 801a51a:	f018 020f 	ands.w	r2, r8, #15
 801a51e:	d00a      	beq.n	801a536 <_strtod_l+0x56e>
 801a520:	4b12      	ldr	r3, [pc, #72]	; (801a56c <_strtod_l+0x5a4>)
 801a522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a526:	4650      	mov	r0, sl
 801a528:	4659      	mov	r1, fp
 801a52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a52e:	f7e6 f99d 	bl	800086c <__aeabi_ddiv>
 801a532:	4682      	mov	sl, r0
 801a534:	468b      	mov	fp, r1
 801a536:	ea5f 1828 	movs.w	r8, r8, asr #4
 801a53a:	d0d8      	beq.n	801a4ee <_strtod_l+0x526>
 801a53c:	f1b8 0f1f 	cmp.w	r8, #31
 801a540:	dd1e      	ble.n	801a580 <_strtod_l+0x5b8>
 801a542:	2500      	movs	r5, #0
 801a544:	462e      	mov	r6, r5
 801a546:	9509      	str	r5, [sp, #36]	; 0x24
 801a548:	9507      	str	r5, [sp, #28]
 801a54a:	2322      	movs	r3, #34	; 0x22
 801a54c:	f04f 0a00 	mov.w	sl, #0
 801a550:	f04f 0b00 	mov.w	fp, #0
 801a554:	6023      	str	r3, [r4, #0]
 801a556:	e789      	b.n	801a46c <_strtod_l+0x4a4>
 801a558:	0801f644 	.word	0x0801f644
 801a55c:	0801f65c 	.word	0x0801f65c
 801a560:	0801f63b 	.word	0x0801f63b
 801a564:	0801f63e 	.word	0x0801f63e
 801a568:	0801f6d3 	.word	0x0801f6d3
 801a56c:	0801f850 	.word	0x0801f850
 801a570:	0801f828 	.word	0x0801f828
 801a574:	7ff00000 	.word	0x7ff00000
 801a578:	7ca00000 	.word	0x7ca00000
 801a57c:	7fefffff 	.word	0x7fefffff
 801a580:	f018 0310 	ands.w	r3, r8, #16
 801a584:	bf18      	it	ne
 801a586:	236a      	movne	r3, #106	; 0x6a
 801a588:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 801a940 <_strtod_l+0x978>
 801a58c:	9304      	str	r3, [sp, #16]
 801a58e:	4650      	mov	r0, sl
 801a590:	4659      	mov	r1, fp
 801a592:	2300      	movs	r3, #0
 801a594:	f018 0f01 	tst.w	r8, #1
 801a598:	d004      	beq.n	801a5a4 <_strtod_l+0x5dc>
 801a59a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801a59e:	f7e6 f83b 	bl	8000618 <__aeabi_dmul>
 801a5a2:	2301      	movs	r3, #1
 801a5a4:	ea5f 0868 	movs.w	r8, r8, asr #1
 801a5a8:	f109 0908 	add.w	r9, r9, #8
 801a5ac:	d1f2      	bne.n	801a594 <_strtod_l+0x5cc>
 801a5ae:	b10b      	cbz	r3, 801a5b4 <_strtod_l+0x5ec>
 801a5b0:	4682      	mov	sl, r0
 801a5b2:	468b      	mov	fp, r1
 801a5b4:	9b04      	ldr	r3, [sp, #16]
 801a5b6:	b1bb      	cbz	r3, 801a5e8 <_strtod_l+0x620>
 801a5b8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801a5bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801a5c0:	2b00      	cmp	r3, #0
 801a5c2:	4659      	mov	r1, fp
 801a5c4:	dd10      	ble.n	801a5e8 <_strtod_l+0x620>
 801a5c6:	2b1f      	cmp	r3, #31
 801a5c8:	f340 8128 	ble.w	801a81c <_strtod_l+0x854>
 801a5cc:	2b34      	cmp	r3, #52	; 0x34
 801a5ce:	bfde      	ittt	le
 801a5d0:	3b20      	suble	r3, #32
 801a5d2:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 801a5d6:	fa02 f303 	lslle.w	r3, r2, r3
 801a5da:	f04f 0a00 	mov.w	sl, #0
 801a5de:	bfcc      	ite	gt
 801a5e0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801a5e4:	ea03 0b01 	andle.w	fp, r3, r1
 801a5e8:	2200      	movs	r2, #0
 801a5ea:	2300      	movs	r3, #0
 801a5ec:	4650      	mov	r0, sl
 801a5ee:	4659      	mov	r1, fp
 801a5f0:	f7e6 fa7a 	bl	8000ae8 <__aeabi_dcmpeq>
 801a5f4:	2800      	cmp	r0, #0
 801a5f6:	d1a4      	bne.n	801a542 <_strtod_l+0x57a>
 801a5f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a5fa:	9300      	str	r3, [sp, #0]
 801a5fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 801a5fe:	462b      	mov	r3, r5
 801a600:	463a      	mov	r2, r7
 801a602:	4620      	mov	r0, r4
 801a604:	f001 fbbc 	bl	801bd80 <__s2b>
 801a608:	9009      	str	r0, [sp, #36]	; 0x24
 801a60a:	2800      	cmp	r0, #0
 801a60c:	f43f af24 	beq.w	801a458 <_strtod_l+0x490>
 801a610:	9b07      	ldr	r3, [sp, #28]
 801a612:	1b9e      	subs	r6, r3, r6
 801a614:	9b08      	ldr	r3, [sp, #32]
 801a616:	2b00      	cmp	r3, #0
 801a618:	bfb4      	ite	lt
 801a61a:	4633      	movlt	r3, r6
 801a61c:	2300      	movge	r3, #0
 801a61e:	9310      	str	r3, [sp, #64]	; 0x40
 801a620:	9b08      	ldr	r3, [sp, #32]
 801a622:	2500      	movs	r5, #0
 801a624:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801a628:	9318      	str	r3, [sp, #96]	; 0x60
 801a62a:	462e      	mov	r6, r5
 801a62c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a62e:	4620      	mov	r0, r4
 801a630:	6859      	ldr	r1, [r3, #4]
 801a632:	f001 faf9 	bl	801bc28 <_Balloc>
 801a636:	9007      	str	r0, [sp, #28]
 801a638:	2800      	cmp	r0, #0
 801a63a:	f43f af11 	beq.w	801a460 <_strtod_l+0x498>
 801a63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a640:	691a      	ldr	r2, [r3, #16]
 801a642:	3202      	adds	r2, #2
 801a644:	f103 010c 	add.w	r1, r3, #12
 801a648:	0092      	lsls	r2, r2, #2
 801a64a:	300c      	adds	r0, #12
 801a64c:	f7fe fff2 	bl	8019634 <memcpy>
 801a650:	ec4b ab10 	vmov	d0, sl, fp
 801a654:	aa20      	add	r2, sp, #128	; 0x80
 801a656:	a91f      	add	r1, sp, #124	; 0x7c
 801a658:	4620      	mov	r0, r4
 801a65a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801a65e:	f001 fecb 	bl	801c3f8 <__d2b>
 801a662:	901e      	str	r0, [sp, #120]	; 0x78
 801a664:	2800      	cmp	r0, #0
 801a666:	f43f aefb 	beq.w	801a460 <_strtod_l+0x498>
 801a66a:	2101      	movs	r1, #1
 801a66c:	4620      	mov	r0, r4
 801a66e:	f001 fc21 	bl	801beb4 <__i2b>
 801a672:	4606      	mov	r6, r0
 801a674:	2800      	cmp	r0, #0
 801a676:	f43f aef3 	beq.w	801a460 <_strtod_l+0x498>
 801a67a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801a67c:	9904      	ldr	r1, [sp, #16]
 801a67e:	2b00      	cmp	r3, #0
 801a680:	bfab      	itete	ge
 801a682:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 801a684:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 801a686:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 801a688:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801a68c:	bfac      	ite	ge
 801a68e:	eb03 0902 	addge.w	r9, r3, r2
 801a692:	1ad7      	sublt	r7, r2, r3
 801a694:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801a696:	eba3 0801 	sub.w	r8, r3, r1
 801a69a:	4490      	add	r8, r2
 801a69c:	4ba3      	ldr	r3, [pc, #652]	; (801a92c <_strtod_l+0x964>)
 801a69e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 801a6a2:	4598      	cmp	r8, r3
 801a6a4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801a6a8:	f280 80cc 	bge.w	801a844 <_strtod_l+0x87c>
 801a6ac:	eba3 0308 	sub.w	r3, r3, r8
 801a6b0:	2b1f      	cmp	r3, #31
 801a6b2:	eba2 0203 	sub.w	r2, r2, r3
 801a6b6:	f04f 0101 	mov.w	r1, #1
 801a6ba:	f300 80b6 	bgt.w	801a82a <_strtod_l+0x862>
 801a6be:	fa01 f303 	lsl.w	r3, r1, r3
 801a6c2:	9311      	str	r3, [sp, #68]	; 0x44
 801a6c4:	2300      	movs	r3, #0
 801a6c6:	930c      	str	r3, [sp, #48]	; 0x30
 801a6c8:	eb09 0802 	add.w	r8, r9, r2
 801a6cc:	9b04      	ldr	r3, [sp, #16]
 801a6ce:	45c1      	cmp	r9, r8
 801a6d0:	4417      	add	r7, r2
 801a6d2:	441f      	add	r7, r3
 801a6d4:	464b      	mov	r3, r9
 801a6d6:	bfa8      	it	ge
 801a6d8:	4643      	movge	r3, r8
 801a6da:	42bb      	cmp	r3, r7
 801a6dc:	bfa8      	it	ge
 801a6de:	463b      	movge	r3, r7
 801a6e0:	2b00      	cmp	r3, #0
 801a6e2:	bfc2      	ittt	gt
 801a6e4:	eba8 0803 	subgt.w	r8, r8, r3
 801a6e8:	1aff      	subgt	r7, r7, r3
 801a6ea:	eba9 0903 	subgt.w	r9, r9, r3
 801a6ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	dd17      	ble.n	801a724 <_strtod_l+0x75c>
 801a6f4:	4631      	mov	r1, r6
 801a6f6:	461a      	mov	r2, r3
 801a6f8:	4620      	mov	r0, r4
 801a6fa:	f001 fc97 	bl	801c02c <__pow5mult>
 801a6fe:	4606      	mov	r6, r0
 801a700:	2800      	cmp	r0, #0
 801a702:	f43f aead 	beq.w	801a460 <_strtod_l+0x498>
 801a706:	4601      	mov	r1, r0
 801a708:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801a70a:	4620      	mov	r0, r4
 801a70c:	f001 fbe8 	bl	801bee0 <__multiply>
 801a710:	900f      	str	r0, [sp, #60]	; 0x3c
 801a712:	2800      	cmp	r0, #0
 801a714:	f43f aea4 	beq.w	801a460 <_strtod_l+0x498>
 801a718:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a71a:	4620      	mov	r0, r4
 801a71c:	f001 fac4 	bl	801bca8 <_Bfree>
 801a720:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a722:	931e      	str	r3, [sp, #120]	; 0x78
 801a724:	f1b8 0f00 	cmp.w	r8, #0
 801a728:	f300 8091 	bgt.w	801a84e <_strtod_l+0x886>
 801a72c:	9b08      	ldr	r3, [sp, #32]
 801a72e:	2b00      	cmp	r3, #0
 801a730:	dd08      	ble.n	801a744 <_strtod_l+0x77c>
 801a732:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801a734:	9907      	ldr	r1, [sp, #28]
 801a736:	4620      	mov	r0, r4
 801a738:	f001 fc78 	bl	801c02c <__pow5mult>
 801a73c:	9007      	str	r0, [sp, #28]
 801a73e:	2800      	cmp	r0, #0
 801a740:	f43f ae8e 	beq.w	801a460 <_strtod_l+0x498>
 801a744:	2f00      	cmp	r7, #0
 801a746:	dd08      	ble.n	801a75a <_strtod_l+0x792>
 801a748:	9907      	ldr	r1, [sp, #28]
 801a74a:	463a      	mov	r2, r7
 801a74c:	4620      	mov	r0, r4
 801a74e:	f001 fcc7 	bl	801c0e0 <__lshift>
 801a752:	9007      	str	r0, [sp, #28]
 801a754:	2800      	cmp	r0, #0
 801a756:	f43f ae83 	beq.w	801a460 <_strtod_l+0x498>
 801a75a:	f1b9 0f00 	cmp.w	r9, #0
 801a75e:	dd08      	ble.n	801a772 <_strtod_l+0x7aa>
 801a760:	4631      	mov	r1, r6
 801a762:	464a      	mov	r2, r9
 801a764:	4620      	mov	r0, r4
 801a766:	f001 fcbb 	bl	801c0e0 <__lshift>
 801a76a:	4606      	mov	r6, r0
 801a76c:	2800      	cmp	r0, #0
 801a76e:	f43f ae77 	beq.w	801a460 <_strtod_l+0x498>
 801a772:	9a07      	ldr	r2, [sp, #28]
 801a774:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a776:	4620      	mov	r0, r4
 801a778:	f001 fd3a 	bl	801c1f0 <__mdiff>
 801a77c:	4605      	mov	r5, r0
 801a77e:	2800      	cmp	r0, #0
 801a780:	f43f ae6e 	beq.w	801a460 <_strtod_l+0x498>
 801a784:	68c3      	ldr	r3, [r0, #12]
 801a786:	930f      	str	r3, [sp, #60]	; 0x3c
 801a788:	2300      	movs	r3, #0
 801a78a:	60c3      	str	r3, [r0, #12]
 801a78c:	4631      	mov	r1, r6
 801a78e:	f001 fd13 	bl	801c1b8 <__mcmp>
 801a792:	2800      	cmp	r0, #0
 801a794:	da65      	bge.n	801a862 <_strtod_l+0x89a>
 801a796:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a798:	ea53 030a 	orrs.w	r3, r3, sl
 801a79c:	f040 8087 	bne.w	801a8ae <_strtod_l+0x8e6>
 801a7a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a7a4:	2b00      	cmp	r3, #0
 801a7a6:	f040 8082 	bne.w	801a8ae <_strtod_l+0x8e6>
 801a7aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a7ae:	0d1b      	lsrs	r3, r3, #20
 801a7b0:	051b      	lsls	r3, r3, #20
 801a7b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801a7b6:	d97a      	bls.n	801a8ae <_strtod_l+0x8e6>
 801a7b8:	696b      	ldr	r3, [r5, #20]
 801a7ba:	b913      	cbnz	r3, 801a7c2 <_strtod_l+0x7fa>
 801a7bc:	692b      	ldr	r3, [r5, #16]
 801a7be:	2b01      	cmp	r3, #1
 801a7c0:	dd75      	ble.n	801a8ae <_strtod_l+0x8e6>
 801a7c2:	4629      	mov	r1, r5
 801a7c4:	2201      	movs	r2, #1
 801a7c6:	4620      	mov	r0, r4
 801a7c8:	f001 fc8a 	bl	801c0e0 <__lshift>
 801a7cc:	4631      	mov	r1, r6
 801a7ce:	4605      	mov	r5, r0
 801a7d0:	f001 fcf2 	bl	801c1b8 <__mcmp>
 801a7d4:	2800      	cmp	r0, #0
 801a7d6:	dd6a      	ble.n	801a8ae <_strtod_l+0x8e6>
 801a7d8:	9904      	ldr	r1, [sp, #16]
 801a7da:	4a55      	ldr	r2, [pc, #340]	; (801a930 <_strtod_l+0x968>)
 801a7dc:	465b      	mov	r3, fp
 801a7de:	2900      	cmp	r1, #0
 801a7e0:	f000 8085 	beq.w	801a8ee <_strtod_l+0x926>
 801a7e4:	ea02 010b 	and.w	r1, r2, fp
 801a7e8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801a7ec:	dc7f      	bgt.n	801a8ee <_strtod_l+0x926>
 801a7ee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801a7f2:	f77f aeaa 	ble.w	801a54a <_strtod_l+0x582>
 801a7f6:	4a4f      	ldr	r2, [pc, #316]	; (801a934 <_strtod_l+0x96c>)
 801a7f8:	2300      	movs	r3, #0
 801a7fa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801a7fe:	4650      	mov	r0, sl
 801a800:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801a804:	4659      	mov	r1, fp
 801a806:	f7e5 ff07 	bl	8000618 <__aeabi_dmul>
 801a80a:	460b      	mov	r3, r1
 801a80c:	4303      	orrs	r3, r0
 801a80e:	bf08      	it	eq
 801a810:	2322      	moveq	r3, #34	; 0x22
 801a812:	4682      	mov	sl, r0
 801a814:	468b      	mov	fp, r1
 801a816:	bf08      	it	eq
 801a818:	6023      	streq	r3, [r4, #0]
 801a81a:	e62b      	b.n	801a474 <_strtod_l+0x4ac>
 801a81c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801a820:	fa02 f303 	lsl.w	r3, r2, r3
 801a824:	ea03 0a0a 	and.w	sl, r3, sl
 801a828:	e6de      	b.n	801a5e8 <_strtod_l+0x620>
 801a82a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801a82e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801a832:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801a836:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801a83a:	fa01 f308 	lsl.w	r3, r1, r8
 801a83e:	930c      	str	r3, [sp, #48]	; 0x30
 801a840:	9111      	str	r1, [sp, #68]	; 0x44
 801a842:	e741      	b.n	801a6c8 <_strtod_l+0x700>
 801a844:	2300      	movs	r3, #0
 801a846:	930c      	str	r3, [sp, #48]	; 0x30
 801a848:	2301      	movs	r3, #1
 801a84a:	9311      	str	r3, [sp, #68]	; 0x44
 801a84c:	e73c      	b.n	801a6c8 <_strtod_l+0x700>
 801a84e:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a850:	4642      	mov	r2, r8
 801a852:	4620      	mov	r0, r4
 801a854:	f001 fc44 	bl	801c0e0 <__lshift>
 801a858:	901e      	str	r0, [sp, #120]	; 0x78
 801a85a:	2800      	cmp	r0, #0
 801a85c:	f47f af66 	bne.w	801a72c <_strtod_l+0x764>
 801a860:	e5fe      	b.n	801a460 <_strtod_l+0x498>
 801a862:	465f      	mov	r7, fp
 801a864:	d16e      	bne.n	801a944 <_strtod_l+0x97c>
 801a866:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a868:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a86c:	b342      	cbz	r2, 801a8c0 <_strtod_l+0x8f8>
 801a86e:	4a32      	ldr	r2, [pc, #200]	; (801a938 <_strtod_l+0x970>)
 801a870:	4293      	cmp	r3, r2
 801a872:	d128      	bne.n	801a8c6 <_strtod_l+0x8fe>
 801a874:	9b04      	ldr	r3, [sp, #16]
 801a876:	4650      	mov	r0, sl
 801a878:	b1eb      	cbz	r3, 801a8b6 <_strtod_l+0x8ee>
 801a87a:	4a2d      	ldr	r2, [pc, #180]	; (801a930 <_strtod_l+0x968>)
 801a87c:	403a      	ands	r2, r7
 801a87e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801a882:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801a886:	d819      	bhi.n	801a8bc <_strtod_l+0x8f4>
 801a888:	0d12      	lsrs	r2, r2, #20
 801a88a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801a88e:	fa01 f303 	lsl.w	r3, r1, r3
 801a892:	4298      	cmp	r0, r3
 801a894:	d117      	bne.n	801a8c6 <_strtod_l+0x8fe>
 801a896:	4b29      	ldr	r3, [pc, #164]	; (801a93c <_strtod_l+0x974>)
 801a898:	429f      	cmp	r7, r3
 801a89a:	d102      	bne.n	801a8a2 <_strtod_l+0x8da>
 801a89c:	3001      	adds	r0, #1
 801a89e:	f43f addf 	beq.w	801a460 <_strtod_l+0x498>
 801a8a2:	4b23      	ldr	r3, [pc, #140]	; (801a930 <_strtod_l+0x968>)
 801a8a4:	403b      	ands	r3, r7
 801a8a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801a8aa:	f04f 0a00 	mov.w	sl, #0
 801a8ae:	9b04      	ldr	r3, [sp, #16]
 801a8b0:	2b00      	cmp	r3, #0
 801a8b2:	d1a0      	bne.n	801a7f6 <_strtod_l+0x82e>
 801a8b4:	e5de      	b.n	801a474 <_strtod_l+0x4ac>
 801a8b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a8ba:	e7ea      	b.n	801a892 <_strtod_l+0x8ca>
 801a8bc:	460b      	mov	r3, r1
 801a8be:	e7e8      	b.n	801a892 <_strtod_l+0x8ca>
 801a8c0:	ea53 030a 	orrs.w	r3, r3, sl
 801a8c4:	d088      	beq.n	801a7d8 <_strtod_l+0x810>
 801a8c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a8c8:	b1db      	cbz	r3, 801a902 <_strtod_l+0x93a>
 801a8ca:	423b      	tst	r3, r7
 801a8cc:	d0ef      	beq.n	801a8ae <_strtod_l+0x8e6>
 801a8ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a8d0:	9a04      	ldr	r2, [sp, #16]
 801a8d2:	4650      	mov	r0, sl
 801a8d4:	4659      	mov	r1, fp
 801a8d6:	b1c3      	cbz	r3, 801a90a <_strtod_l+0x942>
 801a8d8:	f7ff fb5a 	bl	8019f90 <sulp>
 801a8dc:	4602      	mov	r2, r0
 801a8de:	460b      	mov	r3, r1
 801a8e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801a8e4:	f7e5 fce2 	bl	80002ac <__adddf3>
 801a8e8:	4682      	mov	sl, r0
 801a8ea:	468b      	mov	fp, r1
 801a8ec:	e7df      	b.n	801a8ae <_strtod_l+0x8e6>
 801a8ee:	4013      	ands	r3, r2
 801a8f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801a8f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801a8f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801a8fc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801a900:	e7d5      	b.n	801a8ae <_strtod_l+0x8e6>
 801a902:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a904:	ea13 0f0a 	tst.w	r3, sl
 801a908:	e7e0      	b.n	801a8cc <_strtod_l+0x904>
 801a90a:	f7ff fb41 	bl	8019f90 <sulp>
 801a90e:	4602      	mov	r2, r0
 801a910:	460b      	mov	r3, r1
 801a912:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801a916:	f7e5 fcc7 	bl	80002a8 <__aeabi_dsub>
 801a91a:	2200      	movs	r2, #0
 801a91c:	2300      	movs	r3, #0
 801a91e:	4682      	mov	sl, r0
 801a920:	468b      	mov	fp, r1
 801a922:	f7e6 f8e1 	bl	8000ae8 <__aeabi_dcmpeq>
 801a926:	2800      	cmp	r0, #0
 801a928:	d0c1      	beq.n	801a8ae <_strtod_l+0x8e6>
 801a92a:	e60e      	b.n	801a54a <_strtod_l+0x582>
 801a92c:	fffffc02 	.word	0xfffffc02
 801a930:	7ff00000 	.word	0x7ff00000
 801a934:	39500000 	.word	0x39500000
 801a938:	000fffff 	.word	0x000fffff
 801a93c:	7fefffff 	.word	0x7fefffff
 801a940:	0801f670 	.word	0x0801f670
 801a944:	4631      	mov	r1, r6
 801a946:	4628      	mov	r0, r5
 801a948:	f001 fdb2 	bl	801c4b0 <__ratio>
 801a94c:	ec59 8b10 	vmov	r8, r9, d0
 801a950:	ee10 0a10 	vmov	r0, s0
 801a954:	2200      	movs	r2, #0
 801a956:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801a95a:	4649      	mov	r1, r9
 801a95c:	f7e6 f8d8 	bl	8000b10 <__aeabi_dcmple>
 801a960:	2800      	cmp	r0, #0
 801a962:	d07c      	beq.n	801aa5e <_strtod_l+0xa96>
 801a964:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a966:	2b00      	cmp	r3, #0
 801a968:	d04c      	beq.n	801aa04 <_strtod_l+0xa3c>
 801a96a:	4b95      	ldr	r3, [pc, #596]	; (801abc0 <_strtod_l+0xbf8>)
 801a96c:	2200      	movs	r2, #0
 801a96e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801a972:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801abc0 <_strtod_l+0xbf8>
 801a976:	f04f 0800 	mov.w	r8, #0
 801a97a:	4b92      	ldr	r3, [pc, #584]	; (801abc4 <_strtod_l+0xbfc>)
 801a97c:	403b      	ands	r3, r7
 801a97e:	9311      	str	r3, [sp, #68]	; 0x44
 801a980:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801a982:	4b91      	ldr	r3, [pc, #580]	; (801abc8 <_strtod_l+0xc00>)
 801a984:	429a      	cmp	r2, r3
 801a986:	f040 80b2 	bne.w	801aaee <_strtod_l+0xb26>
 801a98a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801a98e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801a992:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801a996:	ec4b ab10 	vmov	d0, sl, fp
 801a99a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801a99e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801a9a2:	f001 fcad 	bl	801c300 <__ulp>
 801a9a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801a9aa:	ec53 2b10 	vmov	r2, r3, d0
 801a9ae:	f7e5 fe33 	bl	8000618 <__aeabi_dmul>
 801a9b2:	4652      	mov	r2, sl
 801a9b4:	465b      	mov	r3, fp
 801a9b6:	f7e5 fc79 	bl	80002ac <__adddf3>
 801a9ba:	460b      	mov	r3, r1
 801a9bc:	4981      	ldr	r1, [pc, #516]	; (801abc4 <_strtod_l+0xbfc>)
 801a9be:	4a83      	ldr	r2, [pc, #524]	; (801abcc <_strtod_l+0xc04>)
 801a9c0:	4019      	ands	r1, r3
 801a9c2:	4291      	cmp	r1, r2
 801a9c4:	4682      	mov	sl, r0
 801a9c6:	d95e      	bls.n	801aa86 <_strtod_l+0xabe>
 801a9c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a9ca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801a9ce:	4293      	cmp	r3, r2
 801a9d0:	d103      	bne.n	801a9da <_strtod_l+0xa12>
 801a9d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a9d4:	3301      	adds	r3, #1
 801a9d6:	f43f ad43 	beq.w	801a460 <_strtod_l+0x498>
 801a9da:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 801abd8 <_strtod_l+0xc10>
 801a9de:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801a9e2:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a9e4:	4620      	mov	r0, r4
 801a9e6:	f001 f95f 	bl	801bca8 <_Bfree>
 801a9ea:	9907      	ldr	r1, [sp, #28]
 801a9ec:	4620      	mov	r0, r4
 801a9ee:	f001 f95b 	bl	801bca8 <_Bfree>
 801a9f2:	4631      	mov	r1, r6
 801a9f4:	4620      	mov	r0, r4
 801a9f6:	f001 f957 	bl	801bca8 <_Bfree>
 801a9fa:	4629      	mov	r1, r5
 801a9fc:	4620      	mov	r0, r4
 801a9fe:	f001 f953 	bl	801bca8 <_Bfree>
 801aa02:	e613      	b.n	801a62c <_strtod_l+0x664>
 801aa04:	f1ba 0f00 	cmp.w	sl, #0
 801aa08:	d11b      	bne.n	801aa42 <_strtod_l+0xa7a>
 801aa0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801aa0e:	b9f3      	cbnz	r3, 801aa4e <_strtod_l+0xa86>
 801aa10:	4b6b      	ldr	r3, [pc, #428]	; (801abc0 <_strtod_l+0xbf8>)
 801aa12:	2200      	movs	r2, #0
 801aa14:	4640      	mov	r0, r8
 801aa16:	4649      	mov	r1, r9
 801aa18:	f7e6 f870 	bl	8000afc <__aeabi_dcmplt>
 801aa1c:	b9d0      	cbnz	r0, 801aa54 <_strtod_l+0xa8c>
 801aa1e:	4640      	mov	r0, r8
 801aa20:	4649      	mov	r1, r9
 801aa22:	4b6b      	ldr	r3, [pc, #428]	; (801abd0 <_strtod_l+0xc08>)
 801aa24:	2200      	movs	r2, #0
 801aa26:	f7e5 fdf7 	bl	8000618 <__aeabi_dmul>
 801aa2a:	4680      	mov	r8, r0
 801aa2c:	4689      	mov	r9, r1
 801aa2e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801aa32:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801aa36:	931b      	str	r3, [sp, #108]	; 0x6c
 801aa38:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801aa3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801aa40:	e79b      	b.n	801a97a <_strtod_l+0x9b2>
 801aa42:	f1ba 0f01 	cmp.w	sl, #1
 801aa46:	d102      	bne.n	801aa4e <_strtod_l+0xa86>
 801aa48:	2f00      	cmp	r7, #0
 801aa4a:	f43f ad7e 	beq.w	801a54a <_strtod_l+0x582>
 801aa4e:	4b61      	ldr	r3, [pc, #388]	; (801abd4 <_strtod_l+0xc0c>)
 801aa50:	2200      	movs	r2, #0
 801aa52:	e78c      	b.n	801a96e <_strtod_l+0x9a6>
 801aa54:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801abd0 <_strtod_l+0xc08>
 801aa58:	f04f 0800 	mov.w	r8, #0
 801aa5c:	e7e7      	b.n	801aa2e <_strtod_l+0xa66>
 801aa5e:	4b5c      	ldr	r3, [pc, #368]	; (801abd0 <_strtod_l+0xc08>)
 801aa60:	4640      	mov	r0, r8
 801aa62:	4649      	mov	r1, r9
 801aa64:	2200      	movs	r2, #0
 801aa66:	f7e5 fdd7 	bl	8000618 <__aeabi_dmul>
 801aa6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801aa6c:	4680      	mov	r8, r0
 801aa6e:	4689      	mov	r9, r1
 801aa70:	b933      	cbnz	r3, 801aa80 <_strtod_l+0xab8>
 801aa72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801aa76:	9012      	str	r0, [sp, #72]	; 0x48
 801aa78:	9313      	str	r3, [sp, #76]	; 0x4c
 801aa7a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801aa7e:	e7dd      	b.n	801aa3c <_strtod_l+0xa74>
 801aa80:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801aa84:	e7f9      	b.n	801aa7a <_strtod_l+0xab2>
 801aa86:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801aa8a:	9b04      	ldr	r3, [sp, #16]
 801aa8c:	2b00      	cmp	r3, #0
 801aa8e:	d1a8      	bne.n	801a9e2 <_strtod_l+0xa1a>
 801aa90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801aa94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801aa96:	0d1b      	lsrs	r3, r3, #20
 801aa98:	051b      	lsls	r3, r3, #20
 801aa9a:	429a      	cmp	r2, r3
 801aa9c:	d1a1      	bne.n	801a9e2 <_strtod_l+0xa1a>
 801aa9e:	4640      	mov	r0, r8
 801aaa0:	4649      	mov	r1, r9
 801aaa2:	f7e6 f969 	bl	8000d78 <__aeabi_d2lz>
 801aaa6:	f7e5 fd89 	bl	80005bc <__aeabi_l2d>
 801aaaa:	4602      	mov	r2, r0
 801aaac:	460b      	mov	r3, r1
 801aaae:	4640      	mov	r0, r8
 801aab0:	4649      	mov	r1, r9
 801aab2:	f7e5 fbf9 	bl	80002a8 <__aeabi_dsub>
 801aab6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801aab8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801aabc:	ea43 030a 	orr.w	r3, r3, sl
 801aac0:	4313      	orrs	r3, r2
 801aac2:	4680      	mov	r8, r0
 801aac4:	4689      	mov	r9, r1
 801aac6:	d053      	beq.n	801ab70 <_strtod_l+0xba8>
 801aac8:	a335      	add	r3, pc, #212	; (adr r3, 801aba0 <_strtod_l+0xbd8>)
 801aaca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aace:	f7e6 f815 	bl	8000afc <__aeabi_dcmplt>
 801aad2:	2800      	cmp	r0, #0
 801aad4:	f47f acce 	bne.w	801a474 <_strtod_l+0x4ac>
 801aad8:	a333      	add	r3, pc, #204	; (adr r3, 801aba8 <_strtod_l+0xbe0>)
 801aada:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aade:	4640      	mov	r0, r8
 801aae0:	4649      	mov	r1, r9
 801aae2:	f7e6 f829 	bl	8000b38 <__aeabi_dcmpgt>
 801aae6:	2800      	cmp	r0, #0
 801aae8:	f43f af7b 	beq.w	801a9e2 <_strtod_l+0xa1a>
 801aaec:	e4c2      	b.n	801a474 <_strtod_l+0x4ac>
 801aaee:	9b04      	ldr	r3, [sp, #16]
 801aaf0:	b333      	cbz	r3, 801ab40 <_strtod_l+0xb78>
 801aaf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801aaf4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801aaf8:	d822      	bhi.n	801ab40 <_strtod_l+0xb78>
 801aafa:	a32d      	add	r3, pc, #180	; (adr r3, 801abb0 <_strtod_l+0xbe8>)
 801aafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab00:	4640      	mov	r0, r8
 801ab02:	4649      	mov	r1, r9
 801ab04:	f7e6 f804 	bl	8000b10 <__aeabi_dcmple>
 801ab08:	b1a0      	cbz	r0, 801ab34 <_strtod_l+0xb6c>
 801ab0a:	4649      	mov	r1, r9
 801ab0c:	4640      	mov	r0, r8
 801ab0e:	f7e6 f85b 	bl	8000bc8 <__aeabi_d2uiz>
 801ab12:	2801      	cmp	r0, #1
 801ab14:	bf38      	it	cc
 801ab16:	2001      	movcc	r0, #1
 801ab18:	f7e5 fd04 	bl	8000524 <__aeabi_ui2d>
 801ab1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ab1e:	4680      	mov	r8, r0
 801ab20:	4689      	mov	r9, r1
 801ab22:	bb13      	cbnz	r3, 801ab6a <_strtod_l+0xba2>
 801ab24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ab28:	9014      	str	r0, [sp, #80]	; 0x50
 801ab2a:	9315      	str	r3, [sp, #84]	; 0x54
 801ab2c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801ab30:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801ab34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ab36:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801ab38:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801ab3c:	1a9b      	subs	r3, r3, r2
 801ab3e:	930d      	str	r3, [sp, #52]	; 0x34
 801ab40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801ab44:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801ab48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801ab4c:	f001 fbd8 	bl	801c300 <__ulp>
 801ab50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801ab54:	ec53 2b10 	vmov	r2, r3, d0
 801ab58:	f7e5 fd5e 	bl	8000618 <__aeabi_dmul>
 801ab5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801ab60:	f7e5 fba4 	bl	80002ac <__adddf3>
 801ab64:	4682      	mov	sl, r0
 801ab66:	468b      	mov	fp, r1
 801ab68:	e78f      	b.n	801aa8a <_strtod_l+0xac2>
 801ab6a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801ab6e:	e7dd      	b.n	801ab2c <_strtod_l+0xb64>
 801ab70:	a311      	add	r3, pc, #68	; (adr r3, 801abb8 <_strtod_l+0xbf0>)
 801ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab76:	f7e5 ffc1 	bl	8000afc <__aeabi_dcmplt>
 801ab7a:	e7b4      	b.n	801aae6 <_strtod_l+0xb1e>
 801ab7c:	2300      	movs	r3, #0
 801ab7e:	930e      	str	r3, [sp, #56]	; 0x38
 801ab80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801ab82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ab84:	6013      	str	r3, [r2, #0]
 801ab86:	f7ff ba65 	b.w	801a054 <_strtod_l+0x8c>
 801ab8a:	2b65      	cmp	r3, #101	; 0x65
 801ab8c:	f43f ab5d 	beq.w	801a24a <_strtod_l+0x282>
 801ab90:	2b45      	cmp	r3, #69	; 0x45
 801ab92:	f43f ab5a 	beq.w	801a24a <_strtod_l+0x282>
 801ab96:	2201      	movs	r2, #1
 801ab98:	f7ff bb92 	b.w	801a2c0 <_strtod_l+0x2f8>
 801ab9c:	f3af 8000 	nop.w
 801aba0:	94a03595 	.word	0x94a03595
 801aba4:	3fdfffff 	.word	0x3fdfffff
 801aba8:	35afe535 	.word	0x35afe535
 801abac:	3fe00000 	.word	0x3fe00000
 801abb0:	ffc00000 	.word	0xffc00000
 801abb4:	41dfffff 	.word	0x41dfffff
 801abb8:	94a03595 	.word	0x94a03595
 801abbc:	3fcfffff 	.word	0x3fcfffff
 801abc0:	3ff00000 	.word	0x3ff00000
 801abc4:	7ff00000 	.word	0x7ff00000
 801abc8:	7fe00000 	.word	0x7fe00000
 801abcc:	7c9fffff 	.word	0x7c9fffff
 801abd0:	3fe00000 	.word	0x3fe00000
 801abd4:	bff00000 	.word	0xbff00000
 801abd8:	7fefffff 	.word	0x7fefffff

0801abdc <_strtod_r>:
 801abdc:	4b01      	ldr	r3, [pc, #4]	; (801abe4 <_strtod_r+0x8>)
 801abde:	f7ff b9f3 	b.w	8019fc8 <_strtod_l>
 801abe2:	bf00      	nop
 801abe4:	200001f8 	.word	0x200001f8

0801abe8 <_strtol_l.isra.0>:
 801abe8:	2b01      	cmp	r3, #1
 801abea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801abee:	d001      	beq.n	801abf4 <_strtol_l.isra.0+0xc>
 801abf0:	2b24      	cmp	r3, #36	; 0x24
 801abf2:	d906      	bls.n	801ac02 <_strtol_l.isra.0+0x1a>
 801abf4:	f7fe fc2c 	bl	8019450 <__errno>
 801abf8:	2316      	movs	r3, #22
 801abfa:	6003      	str	r3, [r0, #0]
 801abfc:	2000      	movs	r0, #0
 801abfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac02:	4f3a      	ldr	r7, [pc, #232]	; (801acec <_strtol_l.isra.0+0x104>)
 801ac04:	468e      	mov	lr, r1
 801ac06:	4676      	mov	r6, lr
 801ac08:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801ac0c:	5de5      	ldrb	r5, [r4, r7]
 801ac0e:	f015 0508 	ands.w	r5, r5, #8
 801ac12:	d1f8      	bne.n	801ac06 <_strtol_l.isra.0+0x1e>
 801ac14:	2c2d      	cmp	r4, #45	; 0x2d
 801ac16:	d134      	bne.n	801ac82 <_strtol_l.isra.0+0x9a>
 801ac18:	f89e 4000 	ldrb.w	r4, [lr]
 801ac1c:	f04f 0801 	mov.w	r8, #1
 801ac20:	f106 0e02 	add.w	lr, r6, #2
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d05c      	beq.n	801ace2 <_strtol_l.isra.0+0xfa>
 801ac28:	2b10      	cmp	r3, #16
 801ac2a:	d10c      	bne.n	801ac46 <_strtol_l.isra.0+0x5e>
 801ac2c:	2c30      	cmp	r4, #48	; 0x30
 801ac2e:	d10a      	bne.n	801ac46 <_strtol_l.isra.0+0x5e>
 801ac30:	f89e 4000 	ldrb.w	r4, [lr]
 801ac34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801ac38:	2c58      	cmp	r4, #88	; 0x58
 801ac3a:	d14d      	bne.n	801acd8 <_strtol_l.isra.0+0xf0>
 801ac3c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 801ac40:	2310      	movs	r3, #16
 801ac42:	f10e 0e02 	add.w	lr, lr, #2
 801ac46:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801ac4a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 801ac4e:	2600      	movs	r6, #0
 801ac50:	fbbc f9f3 	udiv	r9, ip, r3
 801ac54:	4635      	mov	r5, r6
 801ac56:	fb03 ca19 	mls	sl, r3, r9, ip
 801ac5a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801ac5e:	2f09      	cmp	r7, #9
 801ac60:	d818      	bhi.n	801ac94 <_strtol_l.isra.0+0xac>
 801ac62:	463c      	mov	r4, r7
 801ac64:	42a3      	cmp	r3, r4
 801ac66:	dd24      	ble.n	801acb2 <_strtol_l.isra.0+0xca>
 801ac68:	2e00      	cmp	r6, #0
 801ac6a:	db1f      	blt.n	801acac <_strtol_l.isra.0+0xc4>
 801ac6c:	45a9      	cmp	r9, r5
 801ac6e:	d31d      	bcc.n	801acac <_strtol_l.isra.0+0xc4>
 801ac70:	d101      	bne.n	801ac76 <_strtol_l.isra.0+0x8e>
 801ac72:	45a2      	cmp	sl, r4
 801ac74:	db1a      	blt.n	801acac <_strtol_l.isra.0+0xc4>
 801ac76:	fb05 4503 	mla	r5, r5, r3, r4
 801ac7a:	2601      	movs	r6, #1
 801ac7c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801ac80:	e7eb      	b.n	801ac5a <_strtol_l.isra.0+0x72>
 801ac82:	2c2b      	cmp	r4, #43	; 0x2b
 801ac84:	bf08      	it	eq
 801ac86:	f89e 4000 	ldrbeq.w	r4, [lr]
 801ac8a:	46a8      	mov	r8, r5
 801ac8c:	bf08      	it	eq
 801ac8e:	f106 0e02 	addeq.w	lr, r6, #2
 801ac92:	e7c7      	b.n	801ac24 <_strtol_l.isra.0+0x3c>
 801ac94:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801ac98:	2f19      	cmp	r7, #25
 801ac9a:	d801      	bhi.n	801aca0 <_strtol_l.isra.0+0xb8>
 801ac9c:	3c37      	subs	r4, #55	; 0x37
 801ac9e:	e7e1      	b.n	801ac64 <_strtol_l.isra.0+0x7c>
 801aca0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801aca4:	2f19      	cmp	r7, #25
 801aca6:	d804      	bhi.n	801acb2 <_strtol_l.isra.0+0xca>
 801aca8:	3c57      	subs	r4, #87	; 0x57
 801acaa:	e7db      	b.n	801ac64 <_strtol_l.isra.0+0x7c>
 801acac:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 801acb0:	e7e4      	b.n	801ac7c <_strtol_l.isra.0+0x94>
 801acb2:	2e00      	cmp	r6, #0
 801acb4:	da05      	bge.n	801acc2 <_strtol_l.isra.0+0xda>
 801acb6:	2322      	movs	r3, #34	; 0x22
 801acb8:	6003      	str	r3, [r0, #0]
 801acba:	4665      	mov	r5, ip
 801acbc:	b942      	cbnz	r2, 801acd0 <_strtol_l.isra.0+0xe8>
 801acbe:	4628      	mov	r0, r5
 801acc0:	e79d      	b.n	801abfe <_strtol_l.isra.0+0x16>
 801acc2:	f1b8 0f00 	cmp.w	r8, #0
 801acc6:	d000      	beq.n	801acca <_strtol_l.isra.0+0xe2>
 801acc8:	426d      	negs	r5, r5
 801acca:	2a00      	cmp	r2, #0
 801accc:	d0f7      	beq.n	801acbe <_strtol_l.isra.0+0xd6>
 801acce:	b10e      	cbz	r6, 801acd4 <_strtol_l.isra.0+0xec>
 801acd0:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 801acd4:	6011      	str	r1, [r2, #0]
 801acd6:	e7f2      	b.n	801acbe <_strtol_l.isra.0+0xd6>
 801acd8:	2430      	movs	r4, #48	; 0x30
 801acda:	2b00      	cmp	r3, #0
 801acdc:	d1b3      	bne.n	801ac46 <_strtol_l.isra.0+0x5e>
 801acde:	2308      	movs	r3, #8
 801ace0:	e7b1      	b.n	801ac46 <_strtol_l.isra.0+0x5e>
 801ace2:	2c30      	cmp	r4, #48	; 0x30
 801ace4:	d0a4      	beq.n	801ac30 <_strtol_l.isra.0+0x48>
 801ace6:	230a      	movs	r3, #10
 801ace8:	e7ad      	b.n	801ac46 <_strtol_l.isra.0+0x5e>
 801acea:	bf00      	nop
 801acec:	0801f4b9 	.word	0x0801f4b9

0801acf0 <_strtol_r>:
 801acf0:	f7ff bf7a 	b.w	801abe8 <_strtol_l.isra.0>

0801acf4 <_strtoul_l.isra.0>:
 801acf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801acf8:	4e3b      	ldr	r6, [pc, #236]	; (801ade8 <_strtoul_l.isra.0+0xf4>)
 801acfa:	4686      	mov	lr, r0
 801acfc:	468c      	mov	ip, r1
 801acfe:	4660      	mov	r0, ip
 801ad00:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801ad04:	5da5      	ldrb	r5, [r4, r6]
 801ad06:	f015 0508 	ands.w	r5, r5, #8
 801ad0a:	d1f8      	bne.n	801acfe <_strtoul_l.isra.0+0xa>
 801ad0c:	2c2d      	cmp	r4, #45	; 0x2d
 801ad0e:	d134      	bne.n	801ad7a <_strtoul_l.isra.0+0x86>
 801ad10:	f89c 4000 	ldrb.w	r4, [ip]
 801ad14:	f04f 0801 	mov.w	r8, #1
 801ad18:	f100 0c02 	add.w	ip, r0, #2
 801ad1c:	2b00      	cmp	r3, #0
 801ad1e:	d05e      	beq.n	801adde <_strtoul_l.isra.0+0xea>
 801ad20:	2b10      	cmp	r3, #16
 801ad22:	d10c      	bne.n	801ad3e <_strtoul_l.isra.0+0x4a>
 801ad24:	2c30      	cmp	r4, #48	; 0x30
 801ad26:	d10a      	bne.n	801ad3e <_strtoul_l.isra.0+0x4a>
 801ad28:	f89c 0000 	ldrb.w	r0, [ip]
 801ad2c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801ad30:	2858      	cmp	r0, #88	; 0x58
 801ad32:	d14f      	bne.n	801add4 <_strtoul_l.isra.0+0xe0>
 801ad34:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801ad38:	2310      	movs	r3, #16
 801ad3a:	f10c 0c02 	add.w	ip, ip, #2
 801ad3e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801ad42:	2500      	movs	r5, #0
 801ad44:	fbb7 f7f3 	udiv	r7, r7, r3
 801ad48:	fb03 f907 	mul.w	r9, r3, r7
 801ad4c:	ea6f 0909 	mvn.w	r9, r9
 801ad50:	4628      	mov	r0, r5
 801ad52:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 801ad56:	2e09      	cmp	r6, #9
 801ad58:	d818      	bhi.n	801ad8c <_strtoul_l.isra.0+0x98>
 801ad5a:	4634      	mov	r4, r6
 801ad5c:	42a3      	cmp	r3, r4
 801ad5e:	dd24      	ble.n	801adaa <_strtoul_l.isra.0+0xb6>
 801ad60:	2d00      	cmp	r5, #0
 801ad62:	db1f      	blt.n	801ada4 <_strtoul_l.isra.0+0xb0>
 801ad64:	4287      	cmp	r7, r0
 801ad66:	d31d      	bcc.n	801ada4 <_strtoul_l.isra.0+0xb0>
 801ad68:	d101      	bne.n	801ad6e <_strtoul_l.isra.0+0x7a>
 801ad6a:	45a1      	cmp	r9, r4
 801ad6c:	db1a      	blt.n	801ada4 <_strtoul_l.isra.0+0xb0>
 801ad6e:	fb00 4003 	mla	r0, r0, r3, r4
 801ad72:	2501      	movs	r5, #1
 801ad74:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801ad78:	e7eb      	b.n	801ad52 <_strtoul_l.isra.0+0x5e>
 801ad7a:	2c2b      	cmp	r4, #43	; 0x2b
 801ad7c:	bf08      	it	eq
 801ad7e:	f89c 4000 	ldrbeq.w	r4, [ip]
 801ad82:	46a8      	mov	r8, r5
 801ad84:	bf08      	it	eq
 801ad86:	f100 0c02 	addeq.w	ip, r0, #2
 801ad8a:	e7c7      	b.n	801ad1c <_strtoul_l.isra.0+0x28>
 801ad8c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 801ad90:	2e19      	cmp	r6, #25
 801ad92:	d801      	bhi.n	801ad98 <_strtoul_l.isra.0+0xa4>
 801ad94:	3c37      	subs	r4, #55	; 0x37
 801ad96:	e7e1      	b.n	801ad5c <_strtoul_l.isra.0+0x68>
 801ad98:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801ad9c:	2e19      	cmp	r6, #25
 801ad9e:	d804      	bhi.n	801adaa <_strtoul_l.isra.0+0xb6>
 801ada0:	3c57      	subs	r4, #87	; 0x57
 801ada2:	e7db      	b.n	801ad5c <_strtoul_l.isra.0+0x68>
 801ada4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801ada8:	e7e4      	b.n	801ad74 <_strtoul_l.isra.0+0x80>
 801adaa:	2d00      	cmp	r5, #0
 801adac:	da07      	bge.n	801adbe <_strtoul_l.isra.0+0xca>
 801adae:	2322      	movs	r3, #34	; 0x22
 801adb0:	f8ce 3000 	str.w	r3, [lr]
 801adb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801adb8:	b942      	cbnz	r2, 801adcc <_strtoul_l.isra.0+0xd8>
 801adba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801adbe:	f1b8 0f00 	cmp.w	r8, #0
 801adc2:	d000      	beq.n	801adc6 <_strtoul_l.isra.0+0xd2>
 801adc4:	4240      	negs	r0, r0
 801adc6:	2a00      	cmp	r2, #0
 801adc8:	d0f7      	beq.n	801adba <_strtoul_l.isra.0+0xc6>
 801adca:	b10d      	cbz	r5, 801add0 <_strtoul_l.isra.0+0xdc>
 801adcc:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 801add0:	6011      	str	r1, [r2, #0]
 801add2:	e7f2      	b.n	801adba <_strtoul_l.isra.0+0xc6>
 801add4:	2430      	movs	r4, #48	; 0x30
 801add6:	2b00      	cmp	r3, #0
 801add8:	d1b1      	bne.n	801ad3e <_strtoul_l.isra.0+0x4a>
 801adda:	2308      	movs	r3, #8
 801addc:	e7af      	b.n	801ad3e <_strtoul_l.isra.0+0x4a>
 801adde:	2c30      	cmp	r4, #48	; 0x30
 801ade0:	d0a2      	beq.n	801ad28 <_strtoul_l.isra.0+0x34>
 801ade2:	230a      	movs	r3, #10
 801ade4:	e7ab      	b.n	801ad3e <_strtoul_l.isra.0+0x4a>
 801ade6:	bf00      	nop
 801ade8:	0801f4b9 	.word	0x0801f4b9

0801adec <_strtoul_r>:
 801adec:	f7ff bf82 	b.w	801acf4 <_strtoul_l.isra.0>

0801adf0 <strtoul>:
 801adf0:	4613      	mov	r3, r2
 801adf2:	460a      	mov	r2, r1
 801adf4:	4601      	mov	r1, r0
 801adf6:	4802      	ldr	r0, [pc, #8]	; (801ae00 <strtoul+0x10>)
 801adf8:	6800      	ldr	r0, [r0, #0]
 801adfa:	f7ff bf7b 	b.w	801acf4 <_strtoul_l.isra.0>
 801adfe:	bf00      	nop
 801ae00:	20000190 	.word	0x20000190

0801ae04 <_vsniprintf_r>:
 801ae04:	b530      	push	{r4, r5, lr}
 801ae06:	1e14      	subs	r4, r2, #0
 801ae08:	4605      	mov	r5, r0
 801ae0a:	b09b      	sub	sp, #108	; 0x6c
 801ae0c:	4618      	mov	r0, r3
 801ae0e:	da05      	bge.n	801ae1c <_vsniprintf_r+0x18>
 801ae10:	238b      	movs	r3, #139	; 0x8b
 801ae12:	602b      	str	r3, [r5, #0]
 801ae14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ae18:	b01b      	add	sp, #108	; 0x6c
 801ae1a:	bd30      	pop	{r4, r5, pc}
 801ae1c:	f44f 7302 	mov.w	r3, #520	; 0x208
 801ae20:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ae24:	bf14      	ite	ne
 801ae26:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801ae2a:	4623      	moveq	r3, r4
 801ae2c:	9302      	str	r3, [sp, #8]
 801ae2e:	9305      	str	r3, [sp, #20]
 801ae30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ae34:	9100      	str	r1, [sp, #0]
 801ae36:	9104      	str	r1, [sp, #16]
 801ae38:	f8ad 300e 	strh.w	r3, [sp, #14]
 801ae3c:	4602      	mov	r2, r0
 801ae3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801ae40:	4669      	mov	r1, sp
 801ae42:	4628      	mov	r0, r5
 801ae44:	f001 fc2c 	bl	801c6a0 <_svfiprintf_r>
 801ae48:	1c43      	adds	r3, r0, #1
 801ae4a:	bfbc      	itt	lt
 801ae4c:	238b      	movlt	r3, #139	; 0x8b
 801ae4e:	602b      	strlt	r3, [r5, #0]
 801ae50:	2c00      	cmp	r4, #0
 801ae52:	d0e1      	beq.n	801ae18 <_vsniprintf_r+0x14>
 801ae54:	9b00      	ldr	r3, [sp, #0]
 801ae56:	2200      	movs	r2, #0
 801ae58:	701a      	strb	r2, [r3, #0]
 801ae5a:	e7dd      	b.n	801ae18 <_vsniprintf_r+0x14>

0801ae5c <vsniprintf>:
 801ae5c:	b507      	push	{r0, r1, r2, lr}
 801ae5e:	9300      	str	r3, [sp, #0]
 801ae60:	4613      	mov	r3, r2
 801ae62:	460a      	mov	r2, r1
 801ae64:	4601      	mov	r1, r0
 801ae66:	4803      	ldr	r0, [pc, #12]	; (801ae74 <vsniprintf+0x18>)
 801ae68:	6800      	ldr	r0, [r0, #0]
 801ae6a:	f7ff ffcb 	bl	801ae04 <_vsniprintf_r>
 801ae6e:	b003      	add	sp, #12
 801ae70:	f85d fb04 	ldr.w	pc, [sp], #4
 801ae74:	20000190 	.word	0x20000190

0801ae78 <__swbuf_r>:
 801ae78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae7a:	460e      	mov	r6, r1
 801ae7c:	4614      	mov	r4, r2
 801ae7e:	4605      	mov	r5, r0
 801ae80:	b118      	cbz	r0, 801ae8a <__swbuf_r+0x12>
 801ae82:	6983      	ldr	r3, [r0, #24]
 801ae84:	b90b      	cbnz	r3, 801ae8a <__swbuf_r+0x12>
 801ae86:	f000 fa1d 	bl	801b2c4 <__sinit>
 801ae8a:	4b21      	ldr	r3, [pc, #132]	; (801af10 <__swbuf_r+0x98>)
 801ae8c:	429c      	cmp	r4, r3
 801ae8e:	d12b      	bne.n	801aee8 <__swbuf_r+0x70>
 801ae90:	686c      	ldr	r4, [r5, #4]
 801ae92:	69a3      	ldr	r3, [r4, #24]
 801ae94:	60a3      	str	r3, [r4, #8]
 801ae96:	89a3      	ldrh	r3, [r4, #12]
 801ae98:	071a      	lsls	r2, r3, #28
 801ae9a:	d52f      	bpl.n	801aefc <__swbuf_r+0x84>
 801ae9c:	6923      	ldr	r3, [r4, #16]
 801ae9e:	b36b      	cbz	r3, 801aefc <__swbuf_r+0x84>
 801aea0:	6923      	ldr	r3, [r4, #16]
 801aea2:	6820      	ldr	r0, [r4, #0]
 801aea4:	1ac0      	subs	r0, r0, r3
 801aea6:	6963      	ldr	r3, [r4, #20]
 801aea8:	b2f6      	uxtb	r6, r6
 801aeaa:	4283      	cmp	r3, r0
 801aeac:	4637      	mov	r7, r6
 801aeae:	dc04      	bgt.n	801aeba <__swbuf_r+0x42>
 801aeb0:	4621      	mov	r1, r4
 801aeb2:	4628      	mov	r0, r5
 801aeb4:	f000 f972 	bl	801b19c <_fflush_r>
 801aeb8:	bb30      	cbnz	r0, 801af08 <__swbuf_r+0x90>
 801aeba:	68a3      	ldr	r3, [r4, #8]
 801aebc:	3b01      	subs	r3, #1
 801aebe:	60a3      	str	r3, [r4, #8]
 801aec0:	6823      	ldr	r3, [r4, #0]
 801aec2:	1c5a      	adds	r2, r3, #1
 801aec4:	6022      	str	r2, [r4, #0]
 801aec6:	701e      	strb	r6, [r3, #0]
 801aec8:	6963      	ldr	r3, [r4, #20]
 801aeca:	3001      	adds	r0, #1
 801aecc:	4283      	cmp	r3, r0
 801aece:	d004      	beq.n	801aeda <__swbuf_r+0x62>
 801aed0:	89a3      	ldrh	r3, [r4, #12]
 801aed2:	07db      	lsls	r3, r3, #31
 801aed4:	d506      	bpl.n	801aee4 <__swbuf_r+0x6c>
 801aed6:	2e0a      	cmp	r6, #10
 801aed8:	d104      	bne.n	801aee4 <__swbuf_r+0x6c>
 801aeda:	4621      	mov	r1, r4
 801aedc:	4628      	mov	r0, r5
 801aede:	f000 f95d 	bl	801b19c <_fflush_r>
 801aee2:	b988      	cbnz	r0, 801af08 <__swbuf_r+0x90>
 801aee4:	4638      	mov	r0, r7
 801aee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801aee8:	4b0a      	ldr	r3, [pc, #40]	; (801af14 <__swbuf_r+0x9c>)
 801aeea:	429c      	cmp	r4, r3
 801aeec:	d101      	bne.n	801aef2 <__swbuf_r+0x7a>
 801aeee:	68ac      	ldr	r4, [r5, #8]
 801aef0:	e7cf      	b.n	801ae92 <__swbuf_r+0x1a>
 801aef2:	4b09      	ldr	r3, [pc, #36]	; (801af18 <__swbuf_r+0xa0>)
 801aef4:	429c      	cmp	r4, r3
 801aef6:	bf08      	it	eq
 801aef8:	68ec      	ldreq	r4, [r5, #12]
 801aefa:	e7ca      	b.n	801ae92 <__swbuf_r+0x1a>
 801aefc:	4621      	mov	r1, r4
 801aefe:	4628      	mov	r0, r5
 801af00:	f000 f81e 	bl	801af40 <__swsetup_r>
 801af04:	2800      	cmp	r0, #0
 801af06:	d0cb      	beq.n	801aea0 <__swbuf_r+0x28>
 801af08:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801af0c:	e7ea      	b.n	801aee4 <__swbuf_r+0x6c>
 801af0e:	bf00      	nop
 801af10:	0801f6f4 	.word	0x0801f6f4
 801af14:	0801f714 	.word	0x0801f714
 801af18:	0801f6d4 	.word	0x0801f6d4

0801af1c <_write_r>:
 801af1c:	b538      	push	{r3, r4, r5, lr}
 801af1e:	4d07      	ldr	r5, [pc, #28]	; (801af3c <_write_r+0x20>)
 801af20:	4604      	mov	r4, r0
 801af22:	4608      	mov	r0, r1
 801af24:	4611      	mov	r1, r2
 801af26:	2200      	movs	r2, #0
 801af28:	602a      	str	r2, [r5, #0]
 801af2a:	461a      	mov	r2, r3
 801af2c:	f7e8 fd2b 	bl	8003986 <_write>
 801af30:	1c43      	adds	r3, r0, #1
 801af32:	d102      	bne.n	801af3a <_write_r+0x1e>
 801af34:	682b      	ldr	r3, [r5, #0]
 801af36:	b103      	cbz	r3, 801af3a <_write_r+0x1e>
 801af38:	6023      	str	r3, [r4, #0]
 801af3a:	bd38      	pop	{r3, r4, r5, pc}
 801af3c:	20016034 	.word	0x20016034

0801af40 <__swsetup_r>:
 801af40:	4b32      	ldr	r3, [pc, #200]	; (801b00c <__swsetup_r+0xcc>)
 801af42:	b570      	push	{r4, r5, r6, lr}
 801af44:	681d      	ldr	r5, [r3, #0]
 801af46:	4606      	mov	r6, r0
 801af48:	460c      	mov	r4, r1
 801af4a:	b125      	cbz	r5, 801af56 <__swsetup_r+0x16>
 801af4c:	69ab      	ldr	r3, [r5, #24]
 801af4e:	b913      	cbnz	r3, 801af56 <__swsetup_r+0x16>
 801af50:	4628      	mov	r0, r5
 801af52:	f000 f9b7 	bl	801b2c4 <__sinit>
 801af56:	4b2e      	ldr	r3, [pc, #184]	; (801b010 <__swsetup_r+0xd0>)
 801af58:	429c      	cmp	r4, r3
 801af5a:	d10f      	bne.n	801af7c <__swsetup_r+0x3c>
 801af5c:	686c      	ldr	r4, [r5, #4]
 801af5e:	89a3      	ldrh	r3, [r4, #12]
 801af60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801af64:	0719      	lsls	r1, r3, #28
 801af66:	d42c      	bmi.n	801afc2 <__swsetup_r+0x82>
 801af68:	06dd      	lsls	r5, r3, #27
 801af6a:	d411      	bmi.n	801af90 <__swsetup_r+0x50>
 801af6c:	2309      	movs	r3, #9
 801af6e:	6033      	str	r3, [r6, #0]
 801af70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801af74:	81a3      	strh	r3, [r4, #12]
 801af76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801af7a:	e03e      	b.n	801affa <__swsetup_r+0xba>
 801af7c:	4b25      	ldr	r3, [pc, #148]	; (801b014 <__swsetup_r+0xd4>)
 801af7e:	429c      	cmp	r4, r3
 801af80:	d101      	bne.n	801af86 <__swsetup_r+0x46>
 801af82:	68ac      	ldr	r4, [r5, #8]
 801af84:	e7eb      	b.n	801af5e <__swsetup_r+0x1e>
 801af86:	4b24      	ldr	r3, [pc, #144]	; (801b018 <__swsetup_r+0xd8>)
 801af88:	429c      	cmp	r4, r3
 801af8a:	bf08      	it	eq
 801af8c:	68ec      	ldreq	r4, [r5, #12]
 801af8e:	e7e6      	b.n	801af5e <__swsetup_r+0x1e>
 801af90:	0758      	lsls	r0, r3, #29
 801af92:	d512      	bpl.n	801afba <__swsetup_r+0x7a>
 801af94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801af96:	b141      	cbz	r1, 801afaa <__swsetup_r+0x6a>
 801af98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801af9c:	4299      	cmp	r1, r3
 801af9e:	d002      	beq.n	801afa6 <__swsetup_r+0x66>
 801afa0:	4630      	mov	r0, r6
 801afa2:	f7fe fb87 	bl	80196b4 <_free_r>
 801afa6:	2300      	movs	r3, #0
 801afa8:	6363      	str	r3, [r4, #52]	; 0x34
 801afaa:	89a3      	ldrh	r3, [r4, #12]
 801afac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801afb0:	81a3      	strh	r3, [r4, #12]
 801afb2:	2300      	movs	r3, #0
 801afb4:	6063      	str	r3, [r4, #4]
 801afb6:	6923      	ldr	r3, [r4, #16]
 801afb8:	6023      	str	r3, [r4, #0]
 801afba:	89a3      	ldrh	r3, [r4, #12]
 801afbc:	f043 0308 	orr.w	r3, r3, #8
 801afc0:	81a3      	strh	r3, [r4, #12]
 801afc2:	6923      	ldr	r3, [r4, #16]
 801afc4:	b94b      	cbnz	r3, 801afda <__swsetup_r+0x9a>
 801afc6:	89a3      	ldrh	r3, [r4, #12]
 801afc8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801afcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801afd0:	d003      	beq.n	801afda <__swsetup_r+0x9a>
 801afd2:	4621      	mov	r1, r4
 801afd4:	4630      	mov	r0, r6
 801afd6:	f000 fdc9 	bl	801bb6c <__smakebuf_r>
 801afda:	89a0      	ldrh	r0, [r4, #12]
 801afdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801afe0:	f010 0301 	ands.w	r3, r0, #1
 801afe4:	d00a      	beq.n	801affc <__swsetup_r+0xbc>
 801afe6:	2300      	movs	r3, #0
 801afe8:	60a3      	str	r3, [r4, #8]
 801afea:	6963      	ldr	r3, [r4, #20]
 801afec:	425b      	negs	r3, r3
 801afee:	61a3      	str	r3, [r4, #24]
 801aff0:	6923      	ldr	r3, [r4, #16]
 801aff2:	b943      	cbnz	r3, 801b006 <__swsetup_r+0xc6>
 801aff4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801aff8:	d1ba      	bne.n	801af70 <__swsetup_r+0x30>
 801affa:	bd70      	pop	{r4, r5, r6, pc}
 801affc:	0781      	lsls	r1, r0, #30
 801affe:	bf58      	it	pl
 801b000:	6963      	ldrpl	r3, [r4, #20]
 801b002:	60a3      	str	r3, [r4, #8]
 801b004:	e7f4      	b.n	801aff0 <__swsetup_r+0xb0>
 801b006:	2000      	movs	r0, #0
 801b008:	e7f7      	b.n	801affa <__swsetup_r+0xba>
 801b00a:	bf00      	nop
 801b00c:	20000190 	.word	0x20000190
 801b010:	0801f6f4 	.word	0x0801f6f4
 801b014:	0801f714 	.word	0x0801f714
 801b018:	0801f6d4 	.word	0x0801f6d4

0801b01c <__assert_func>:
 801b01c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b01e:	4614      	mov	r4, r2
 801b020:	461a      	mov	r2, r3
 801b022:	4b09      	ldr	r3, [pc, #36]	; (801b048 <__assert_func+0x2c>)
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	4605      	mov	r5, r0
 801b028:	68d8      	ldr	r0, [r3, #12]
 801b02a:	b14c      	cbz	r4, 801b040 <__assert_func+0x24>
 801b02c:	4b07      	ldr	r3, [pc, #28]	; (801b04c <__assert_func+0x30>)
 801b02e:	9100      	str	r1, [sp, #0]
 801b030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b034:	4906      	ldr	r1, [pc, #24]	; (801b050 <__assert_func+0x34>)
 801b036:	462b      	mov	r3, r5
 801b038:	f000 f9c2 	bl	801b3c0 <fiprintf>
 801b03c:	f002 fad9 	bl	801d5f2 <abort>
 801b040:	4b04      	ldr	r3, [pc, #16]	; (801b054 <__assert_func+0x38>)
 801b042:	461c      	mov	r4, r3
 801b044:	e7f3      	b.n	801b02e <__assert_func+0x12>
 801b046:	bf00      	nop
 801b048:	20000190 	.word	0x20000190
 801b04c:	0801f698 	.word	0x0801f698
 801b050:	0801f6a5 	.word	0x0801f6a5
 801b054:	0801f6d3 	.word	0x0801f6d3

0801b058 <_close_r>:
 801b058:	b538      	push	{r3, r4, r5, lr}
 801b05a:	4d06      	ldr	r5, [pc, #24]	; (801b074 <_close_r+0x1c>)
 801b05c:	2300      	movs	r3, #0
 801b05e:	4604      	mov	r4, r0
 801b060:	4608      	mov	r0, r1
 801b062:	602b      	str	r3, [r5, #0]
 801b064:	f7e8 fcab 	bl	80039be <_close>
 801b068:	1c43      	adds	r3, r0, #1
 801b06a:	d102      	bne.n	801b072 <_close_r+0x1a>
 801b06c:	682b      	ldr	r3, [r5, #0]
 801b06e:	b103      	cbz	r3, 801b072 <_close_r+0x1a>
 801b070:	6023      	str	r3, [r4, #0]
 801b072:	bd38      	pop	{r3, r4, r5, pc}
 801b074:	20016034 	.word	0x20016034

0801b078 <__env_lock>:
 801b078:	4801      	ldr	r0, [pc, #4]	; (801b080 <__env_lock+0x8>)
 801b07a:	f7fe bac8 	b.w	801960e <__retarget_lock_acquire_recursive>
 801b07e:	bf00      	nop
 801b080:	2001602a 	.word	0x2001602a

0801b084 <__env_unlock>:
 801b084:	4801      	ldr	r0, [pc, #4]	; (801b08c <__env_unlock+0x8>)
 801b086:	f7fe bac3 	b.w	8019610 <__retarget_lock_release_recursive>
 801b08a:	bf00      	nop
 801b08c:	2001602a 	.word	0x2001602a

0801b090 <__sflush_r>:
 801b090:	898a      	ldrh	r2, [r1, #12]
 801b092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b096:	4605      	mov	r5, r0
 801b098:	0710      	lsls	r0, r2, #28
 801b09a:	460c      	mov	r4, r1
 801b09c:	d458      	bmi.n	801b150 <__sflush_r+0xc0>
 801b09e:	684b      	ldr	r3, [r1, #4]
 801b0a0:	2b00      	cmp	r3, #0
 801b0a2:	dc05      	bgt.n	801b0b0 <__sflush_r+0x20>
 801b0a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b0a6:	2b00      	cmp	r3, #0
 801b0a8:	dc02      	bgt.n	801b0b0 <__sflush_r+0x20>
 801b0aa:	2000      	movs	r0, #0
 801b0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b0b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b0b2:	2e00      	cmp	r6, #0
 801b0b4:	d0f9      	beq.n	801b0aa <__sflush_r+0x1a>
 801b0b6:	2300      	movs	r3, #0
 801b0b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b0bc:	682f      	ldr	r7, [r5, #0]
 801b0be:	602b      	str	r3, [r5, #0]
 801b0c0:	d032      	beq.n	801b128 <__sflush_r+0x98>
 801b0c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b0c4:	89a3      	ldrh	r3, [r4, #12]
 801b0c6:	075a      	lsls	r2, r3, #29
 801b0c8:	d505      	bpl.n	801b0d6 <__sflush_r+0x46>
 801b0ca:	6863      	ldr	r3, [r4, #4]
 801b0cc:	1ac0      	subs	r0, r0, r3
 801b0ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b0d0:	b10b      	cbz	r3, 801b0d6 <__sflush_r+0x46>
 801b0d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b0d4:	1ac0      	subs	r0, r0, r3
 801b0d6:	2300      	movs	r3, #0
 801b0d8:	4602      	mov	r2, r0
 801b0da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b0dc:	6a21      	ldr	r1, [r4, #32]
 801b0de:	4628      	mov	r0, r5
 801b0e0:	47b0      	blx	r6
 801b0e2:	1c43      	adds	r3, r0, #1
 801b0e4:	89a3      	ldrh	r3, [r4, #12]
 801b0e6:	d106      	bne.n	801b0f6 <__sflush_r+0x66>
 801b0e8:	6829      	ldr	r1, [r5, #0]
 801b0ea:	291d      	cmp	r1, #29
 801b0ec:	d82c      	bhi.n	801b148 <__sflush_r+0xb8>
 801b0ee:	4a2a      	ldr	r2, [pc, #168]	; (801b198 <__sflush_r+0x108>)
 801b0f0:	40ca      	lsrs	r2, r1
 801b0f2:	07d6      	lsls	r6, r2, #31
 801b0f4:	d528      	bpl.n	801b148 <__sflush_r+0xb8>
 801b0f6:	2200      	movs	r2, #0
 801b0f8:	6062      	str	r2, [r4, #4]
 801b0fa:	04d9      	lsls	r1, r3, #19
 801b0fc:	6922      	ldr	r2, [r4, #16]
 801b0fe:	6022      	str	r2, [r4, #0]
 801b100:	d504      	bpl.n	801b10c <__sflush_r+0x7c>
 801b102:	1c42      	adds	r2, r0, #1
 801b104:	d101      	bne.n	801b10a <__sflush_r+0x7a>
 801b106:	682b      	ldr	r3, [r5, #0]
 801b108:	b903      	cbnz	r3, 801b10c <__sflush_r+0x7c>
 801b10a:	6560      	str	r0, [r4, #84]	; 0x54
 801b10c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b10e:	602f      	str	r7, [r5, #0]
 801b110:	2900      	cmp	r1, #0
 801b112:	d0ca      	beq.n	801b0aa <__sflush_r+0x1a>
 801b114:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b118:	4299      	cmp	r1, r3
 801b11a:	d002      	beq.n	801b122 <__sflush_r+0x92>
 801b11c:	4628      	mov	r0, r5
 801b11e:	f7fe fac9 	bl	80196b4 <_free_r>
 801b122:	2000      	movs	r0, #0
 801b124:	6360      	str	r0, [r4, #52]	; 0x34
 801b126:	e7c1      	b.n	801b0ac <__sflush_r+0x1c>
 801b128:	6a21      	ldr	r1, [r4, #32]
 801b12a:	2301      	movs	r3, #1
 801b12c:	4628      	mov	r0, r5
 801b12e:	47b0      	blx	r6
 801b130:	1c41      	adds	r1, r0, #1
 801b132:	d1c7      	bne.n	801b0c4 <__sflush_r+0x34>
 801b134:	682b      	ldr	r3, [r5, #0]
 801b136:	2b00      	cmp	r3, #0
 801b138:	d0c4      	beq.n	801b0c4 <__sflush_r+0x34>
 801b13a:	2b1d      	cmp	r3, #29
 801b13c:	d001      	beq.n	801b142 <__sflush_r+0xb2>
 801b13e:	2b16      	cmp	r3, #22
 801b140:	d101      	bne.n	801b146 <__sflush_r+0xb6>
 801b142:	602f      	str	r7, [r5, #0]
 801b144:	e7b1      	b.n	801b0aa <__sflush_r+0x1a>
 801b146:	89a3      	ldrh	r3, [r4, #12]
 801b148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b14c:	81a3      	strh	r3, [r4, #12]
 801b14e:	e7ad      	b.n	801b0ac <__sflush_r+0x1c>
 801b150:	690f      	ldr	r7, [r1, #16]
 801b152:	2f00      	cmp	r7, #0
 801b154:	d0a9      	beq.n	801b0aa <__sflush_r+0x1a>
 801b156:	0793      	lsls	r3, r2, #30
 801b158:	680e      	ldr	r6, [r1, #0]
 801b15a:	bf08      	it	eq
 801b15c:	694b      	ldreq	r3, [r1, #20]
 801b15e:	600f      	str	r7, [r1, #0]
 801b160:	bf18      	it	ne
 801b162:	2300      	movne	r3, #0
 801b164:	eba6 0807 	sub.w	r8, r6, r7
 801b168:	608b      	str	r3, [r1, #8]
 801b16a:	f1b8 0f00 	cmp.w	r8, #0
 801b16e:	dd9c      	ble.n	801b0aa <__sflush_r+0x1a>
 801b170:	6a21      	ldr	r1, [r4, #32]
 801b172:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b174:	4643      	mov	r3, r8
 801b176:	463a      	mov	r2, r7
 801b178:	4628      	mov	r0, r5
 801b17a:	47b0      	blx	r6
 801b17c:	2800      	cmp	r0, #0
 801b17e:	dc06      	bgt.n	801b18e <__sflush_r+0xfe>
 801b180:	89a3      	ldrh	r3, [r4, #12]
 801b182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b186:	81a3      	strh	r3, [r4, #12]
 801b188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b18c:	e78e      	b.n	801b0ac <__sflush_r+0x1c>
 801b18e:	4407      	add	r7, r0
 801b190:	eba8 0800 	sub.w	r8, r8, r0
 801b194:	e7e9      	b.n	801b16a <__sflush_r+0xda>
 801b196:	bf00      	nop
 801b198:	20400001 	.word	0x20400001

0801b19c <_fflush_r>:
 801b19c:	b538      	push	{r3, r4, r5, lr}
 801b19e:	690b      	ldr	r3, [r1, #16]
 801b1a0:	4605      	mov	r5, r0
 801b1a2:	460c      	mov	r4, r1
 801b1a4:	b913      	cbnz	r3, 801b1ac <_fflush_r+0x10>
 801b1a6:	2500      	movs	r5, #0
 801b1a8:	4628      	mov	r0, r5
 801b1aa:	bd38      	pop	{r3, r4, r5, pc}
 801b1ac:	b118      	cbz	r0, 801b1b6 <_fflush_r+0x1a>
 801b1ae:	6983      	ldr	r3, [r0, #24]
 801b1b0:	b90b      	cbnz	r3, 801b1b6 <_fflush_r+0x1a>
 801b1b2:	f000 f887 	bl	801b2c4 <__sinit>
 801b1b6:	4b14      	ldr	r3, [pc, #80]	; (801b208 <_fflush_r+0x6c>)
 801b1b8:	429c      	cmp	r4, r3
 801b1ba:	d11b      	bne.n	801b1f4 <_fflush_r+0x58>
 801b1bc:	686c      	ldr	r4, [r5, #4]
 801b1be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b1c2:	2b00      	cmp	r3, #0
 801b1c4:	d0ef      	beq.n	801b1a6 <_fflush_r+0xa>
 801b1c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b1c8:	07d0      	lsls	r0, r2, #31
 801b1ca:	d404      	bmi.n	801b1d6 <_fflush_r+0x3a>
 801b1cc:	0599      	lsls	r1, r3, #22
 801b1ce:	d402      	bmi.n	801b1d6 <_fflush_r+0x3a>
 801b1d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b1d2:	f7fe fa1c 	bl	801960e <__retarget_lock_acquire_recursive>
 801b1d6:	4628      	mov	r0, r5
 801b1d8:	4621      	mov	r1, r4
 801b1da:	f7ff ff59 	bl	801b090 <__sflush_r>
 801b1de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b1e0:	07da      	lsls	r2, r3, #31
 801b1e2:	4605      	mov	r5, r0
 801b1e4:	d4e0      	bmi.n	801b1a8 <_fflush_r+0xc>
 801b1e6:	89a3      	ldrh	r3, [r4, #12]
 801b1e8:	059b      	lsls	r3, r3, #22
 801b1ea:	d4dd      	bmi.n	801b1a8 <_fflush_r+0xc>
 801b1ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b1ee:	f7fe fa0f 	bl	8019610 <__retarget_lock_release_recursive>
 801b1f2:	e7d9      	b.n	801b1a8 <_fflush_r+0xc>
 801b1f4:	4b05      	ldr	r3, [pc, #20]	; (801b20c <_fflush_r+0x70>)
 801b1f6:	429c      	cmp	r4, r3
 801b1f8:	d101      	bne.n	801b1fe <_fflush_r+0x62>
 801b1fa:	68ac      	ldr	r4, [r5, #8]
 801b1fc:	e7df      	b.n	801b1be <_fflush_r+0x22>
 801b1fe:	4b04      	ldr	r3, [pc, #16]	; (801b210 <_fflush_r+0x74>)
 801b200:	429c      	cmp	r4, r3
 801b202:	bf08      	it	eq
 801b204:	68ec      	ldreq	r4, [r5, #12]
 801b206:	e7da      	b.n	801b1be <_fflush_r+0x22>
 801b208:	0801f6f4 	.word	0x0801f6f4
 801b20c:	0801f714 	.word	0x0801f714
 801b210:	0801f6d4 	.word	0x0801f6d4

0801b214 <std>:
 801b214:	2300      	movs	r3, #0
 801b216:	b510      	push	{r4, lr}
 801b218:	4604      	mov	r4, r0
 801b21a:	e9c0 3300 	strd	r3, r3, [r0]
 801b21e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b222:	6083      	str	r3, [r0, #8]
 801b224:	8181      	strh	r1, [r0, #12]
 801b226:	6643      	str	r3, [r0, #100]	; 0x64
 801b228:	81c2      	strh	r2, [r0, #14]
 801b22a:	6183      	str	r3, [r0, #24]
 801b22c:	4619      	mov	r1, r3
 801b22e:	2208      	movs	r2, #8
 801b230:	305c      	adds	r0, #92	; 0x5c
 801b232:	f7fe fa27 	bl	8019684 <memset>
 801b236:	4b05      	ldr	r3, [pc, #20]	; (801b24c <std+0x38>)
 801b238:	6263      	str	r3, [r4, #36]	; 0x24
 801b23a:	4b05      	ldr	r3, [pc, #20]	; (801b250 <std+0x3c>)
 801b23c:	62a3      	str	r3, [r4, #40]	; 0x28
 801b23e:	4b05      	ldr	r3, [pc, #20]	; (801b254 <std+0x40>)
 801b240:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b242:	4b05      	ldr	r3, [pc, #20]	; (801b258 <std+0x44>)
 801b244:	6224      	str	r4, [r4, #32]
 801b246:	6323      	str	r3, [r4, #48]	; 0x30
 801b248:	bd10      	pop	{r4, pc}
 801b24a:	bf00      	nop
 801b24c:	08019e71 	.word	0x08019e71
 801b250:	08019e97 	.word	0x08019e97
 801b254:	08019ecf 	.word	0x08019ecf
 801b258:	08019ef3 	.word	0x08019ef3

0801b25c <_cleanup_r>:
 801b25c:	4901      	ldr	r1, [pc, #4]	; (801b264 <_cleanup_r+0x8>)
 801b25e:	f000 b8c1 	b.w	801b3e4 <_fwalk_reent>
 801b262:	bf00      	nop
 801b264:	0801b19d 	.word	0x0801b19d

0801b268 <__sfmoreglue>:
 801b268:	b570      	push	{r4, r5, r6, lr}
 801b26a:	1e4a      	subs	r2, r1, #1
 801b26c:	2568      	movs	r5, #104	; 0x68
 801b26e:	4355      	muls	r5, r2
 801b270:	460e      	mov	r6, r1
 801b272:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b276:	f7fe fa6d 	bl	8019754 <_malloc_r>
 801b27a:	4604      	mov	r4, r0
 801b27c:	b140      	cbz	r0, 801b290 <__sfmoreglue+0x28>
 801b27e:	2100      	movs	r1, #0
 801b280:	e9c0 1600 	strd	r1, r6, [r0]
 801b284:	300c      	adds	r0, #12
 801b286:	60a0      	str	r0, [r4, #8]
 801b288:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b28c:	f7fe f9fa 	bl	8019684 <memset>
 801b290:	4620      	mov	r0, r4
 801b292:	bd70      	pop	{r4, r5, r6, pc}

0801b294 <__sfp_lock_acquire>:
 801b294:	4801      	ldr	r0, [pc, #4]	; (801b29c <__sfp_lock_acquire+0x8>)
 801b296:	f7fe b9ba 	b.w	801960e <__retarget_lock_acquire_recursive>
 801b29a:	bf00      	nop
 801b29c:	20016030 	.word	0x20016030

0801b2a0 <__sfp_lock_release>:
 801b2a0:	4801      	ldr	r0, [pc, #4]	; (801b2a8 <__sfp_lock_release+0x8>)
 801b2a2:	f7fe b9b5 	b.w	8019610 <__retarget_lock_release_recursive>
 801b2a6:	bf00      	nop
 801b2a8:	20016030 	.word	0x20016030

0801b2ac <__sinit_lock_acquire>:
 801b2ac:	4801      	ldr	r0, [pc, #4]	; (801b2b4 <__sinit_lock_acquire+0x8>)
 801b2ae:	f7fe b9ae 	b.w	801960e <__retarget_lock_acquire_recursive>
 801b2b2:	bf00      	nop
 801b2b4:	2001602b 	.word	0x2001602b

0801b2b8 <__sinit_lock_release>:
 801b2b8:	4801      	ldr	r0, [pc, #4]	; (801b2c0 <__sinit_lock_release+0x8>)
 801b2ba:	f7fe b9a9 	b.w	8019610 <__retarget_lock_release_recursive>
 801b2be:	bf00      	nop
 801b2c0:	2001602b 	.word	0x2001602b

0801b2c4 <__sinit>:
 801b2c4:	b510      	push	{r4, lr}
 801b2c6:	4604      	mov	r4, r0
 801b2c8:	f7ff fff0 	bl	801b2ac <__sinit_lock_acquire>
 801b2cc:	69a3      	ldr	r3, [r4, #24]
 801b2ce:	b11b      	cbz	r3, 801b2d8 <__sinit+0x14>
 801b2d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b2d4:	f7ff bff0 	b.w	801b2b8 <__sinit_lock_release>
 801b2d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b2dc:	6523      	str	r3, [r4, #80]	; 0x50
 801b2de:	4b13      	ldr	r3, [pc, #76]	; (801b32c <__sinit+0x68>)
 801b2e0:	4a13      	ldr	r2, [pc, #76]	; (801b330 <__sinit+0x6c>)
 801b2e2:	681b      	ldr	r3, [r3, #0]
 801b2e4:	62a2      	str	r2, [r4, #40]	; 0x28
 801b2e6:	42a3      	cmp	r3, r4
 801b2e8:	bf04      	itt	eq
 801b2ea:	2301      	moveq	r3, #1
 801b2ec:	61a3      	streq	r3, [r4, #24]
 801b2ee:	4620      	mov	r0, r4
 801b2f0:	f000 f820 	bl	801b334 <__sfp>
 801b2f4:	6060      	str	r0, [r4, #4]
 801b2f6:	4620      	mov	r0, r4
 801b2f8:	f000 f81c 	bl	801b334 <__sfp>
 801b2fc:	60a0      	str	r0, [r4, #8]
 801b2fe:	4620      	mov	r0, r4
 801b300:	f000 f818 	bl	801b334 <__sfp>
 801b304:	2200      	movs	r2, #0
 801b306:	60e0      	str	r0, [r4, #12]
 801b308:	2104      	movs	r1, #4
 801b30a:	6860      	ldr	r0, [r4, #4]
 801b30c:	f7ff ff82 	bl	801b214 <std>
 801b310:	68a0      	ldr	r0, [r4, #8]
 801b312:	2201      	movs	r2, #1
 801b314:	2109      	movs	r1, #9
 801b316:	f7ff ff7d 	bl	801b214 <std>
 801b31a:	68e0      	ldr	r0, [r4, #12]
 801b31c:	2202      	movs	r2, #2
 801b31e:	2112      	movs	r1, #18
 801b320:	f7ff ff78 	bl	801b214 <std>
 801b324:	2301      	movs	r3, #1
 801b326:	61a3      	str	r3, [r4, #24]
 801b328:	e7d2      	b.n	801b2d0 <__sinit+0xc>
 801b32a:	bf00      	nop
 801b32c:	0801f5bc 	.word	0x0801f5bc
 801b330:	0801b25d 	.word	0x0801b25d

0801b334 <__sfp>:
 801b334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b336:	4607      	mov	r7, r0
 801b338:	f7ff ffac 	bl	801b294 <__sfp_lock_acquire>
 801b33c:	4b1e      	ldr	r3, [pc, #120]	; (801b3b8 <__sfp+0x84>)
 801b33e:	681e      	ldr	r6, [r3, #0]
 801b340:	69b3      	ldr	r3, [r6, #24]
 801b342:	b913      	cbnz	r3, 801b34a <__sfp+0x16>
 801b344:	4630      	mov	r0, r6
 801b346:	f7ff ffbd 	bl	801b2c4 <__sinit>
 801b34a:	3648      	adds	r6, #72	; 0x48
 801b34c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b350:	3b01      	subs	r3, #1
 801b352:	d503      	bpl.n	801b35c <__sfp+0x28>
 801b354:	6833      	ldr	r3, [r6, #0]
 801b356:	b30b      	cbz	r3, 801b39c <__sfp+0x68>
 801b358:	6836      	ldr	r6, [r6, #0]
 801b35a:	e7f7      	b.n	801b34c <__sfp+0x18>
 801b35c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b360:	b9d5      	cbnz	r5, 801b398 <__sfp+0x64>
 801b362:	4b16      	ldr	r3, [pc, #88]	; (801b3bc <__sfp+0x88>)
 801b364:	60e3      	str	r3, [r4, #12]
 801b366:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b36a:	6665      	str	r5, [r4, #100]	; 0x64
 801b36c:	f7fe f94e 	bl	801960c <__retarget_lock_init_recursive>
 801b370:	f7ff ff96 	bl	801b2a0 <__sfp_lock_release>
 801b374:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b378:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b37c:	6025      	str	r5, [r4, #0]
 801b37e:	61a5      	str	r5, [r4, #24]
 801b380:	2208      	movs	r2, #8
 801b382:	4629      	mov	r1, r5
 801b384:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b388:	f7fe f97c 	bl	8019684 <memset>
 801b38c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b390:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b394:	4620      	mov	r0, r4
 801b396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b398:	3468      	adds	r4, #104	; 0x68
 801b39a:	e7d9      	b.n	801b350 <__sfp+0x1c>
 801b39c:	2104      	movs	r1, #4
 801b39e:	4638      	mov	r0, r7
 801b3a0:	f7ff ff62 	bl	801b268 <__sfmoreglue>
 801b3a4:	4604      	mov	r4, r0
 801b3a6:	6030      	str	r0, [r6, #0]
 801b3a8:	2800      	cmp	r0, #0
 801b3aa:	d1d5      	bne.n	801b358 <__sfp+0x24>
 801b3ac:	f7ff ff78 	bl	801b2a0 <__sfp_lock_release>
 801b3b0:	230c      	movs	r3, #12
 801b3b2:	603b      	str	r3, [r7, #0]
 801b3b4:	e7ee      	b.n	801b394 <__sfp+0x60>
 801b3b6:	bf00      	nop
 801b3b8:	0801f5bc 	.word	0x0801f5bc
 801b3bc:	ffff0001 	.word	0xffff0001

0801b3c0 <fiprintf>:
 801b3c0:	b40e      	push	{r1, r2, r3}
 801b3c2:	b503      	push	{r0, r1, lr}
 801b3c4:	4601      	mov	r1, r0
 801b3c6:	ab03      	add	r3, sp, #12
 801b3c8:	4805      	ldr	r0, [pc, #20]	; (801b3e0 <fiprintf+0x20>)
 801b3ca:	f853 2b04 	ldr.w	r2, [r3], #4
 801b3ce:	6800      	ldr	r0, [r0, #0]
 801b3d0:	9301      	str	r3, [sp, #4]
 801b3d2:	f001 fc61 	bl	801cc98 <_vfiprintf_r>
 801b3d6:	b002      	add	sp, #8
 801b3d8:	f85d eb04 	ldr.w	lr, [sp], #4
 801b3dc:	b003      	add	sp, #12
 801b3de:	4770      	bx	lr
 801b3e0:	20000190 	.word	0x20000190

0801b3e4 <_fwalk_reent>:
 801b3e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b3e8:	4606      	mov	r6, r0
 801b3ea:	4688      	mov	r8, r1
 801b3ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b3f0:	2700      	movs	r7, #0
 801b3f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b3f6:	f1b9 0901 	subs.w	r9, r9, #1
 801b3fa:	d505      	bpl.n	801b408 <_fwalk_reent+0x24>
 801b3fc:	6824      	ldr	r4, [r4, #0]
 801b3fe:	2c00      	cmp	r4, #0
 801b400:	d1f7      	bne.n	801b3f2 <_fwalk_reent+0xe>
 801b402:	4638      	mov	r0, r7
 801b404:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b408:	89ab      	ldrh	r3, [r5, #12]
 801b40a:	2b01      	cmp	r3, #1
 801b40c:	d907      	bls.n	801b41e <_fwalk_reent+0x3a>
 801b40e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b412:	3301      	adds	r3, #1
 801b414:	d003      	beq.n	801b41e <_fwalk_reent+0x3a>
 801b416:	4629      	mov	r1, r5
 801b418:	4630      	mov	r0, r6
 801b41a:	47c0      	blx	r8
 801b41c:	4307      	orrs	r7, r0
 801b41e:	3568      	adds	r5, #104	; 0x68
 801b420:	e7e9      	b.n	801b3f6 <_fwalk_reent+0x12>

0801b422 <rshift>:
 801b422:	6903      	ldr	r3, [r0, #16]
 801b424:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801b428:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b42c:	ea4f 1261 	mov.w	r2, r1, asr #5
 801b430:	f100 0414 	add.w	r4, r0, #20
 801b434:	dd45      	ble.n	801b4c2 <rshift+0xa0>
 801b436:	f011 011f 	ands.w	r1, r1, #31
 801b43a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801b43e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801b442:	d10c      	bne.n	801b45e <rshift+0x3c>
 801b444:	f100 0710 	add.w	r7, r0, #16
 801b448:	4629      	mov	r1, r5
 801b44a:	42b1      	cmp	r1, r6
 801b44c:	d334      	bcc.n	801b4b8 <rshift+0x96>
 801b44e:	1a9b      	subs	r3, r3, r2
 801b450:	009b      	lsls	r3, r3, #2
 801b452:	1eea      	subs	r2, r5, #3
 801b454:	4296      	cmp	r6, r2
 801b456:	bf38      	it	cc
 801b458:	2300      	movcc	r3, #0
 801b45a:	4423      	add	r3, r4
 801b45c:	e015      	b.n	801b48a <rshift+0x68>
 801b45e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801b462:	f1c1 0820 	rsb	r8, r1, #32
 801b466:	40cf      	lsrs	r7, r1
 801b468:	f105 0e04 	add.w	lr, r5, #4
 801b46c:	46a1      	mov	r9, r4
 801b46e:	4576      	cmp	r6, lr
 801b470:	46f4      	mov	ip, lr
 801b472:	d815      	bhi.n	801b4a0 <rshift+0x7e>
 801b474:	1a9b      	subs	r3, r3, r2
 801b476:	009a      	lsls	r2, r3, #2
 801b478:	3a04      	subs	r2, #4
 801b47a:	3501      	adds	r5, #1
 801b47c:	42ae      	cmp	r6, r5
 801b47e:	bf38      	it	cc
 801b480:	2200      	movcc	r2, #0
 801b482:	18a3      	adds	r3, r4, r2
 801b484:	50a7      	str	r7, [r4, r2]
 801b486:	b107      	cbz	r7, 801b48a <rshift+0x68>
 801b488:	3304      	adds	r3, #4
 801b48a:	1b1a      	subs	r2, r3, r4
 801b48c:	42a3      	cmp	r3, r4
 801b48e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801b492:	bf08      	it	eq
 801b494:	2300      	moveq	r3, #0
 801b496:	6102      	str	r2, [r0, #16]
 801b498:	bf08      	it	eq
 801b49a:	6143      	streq	r3, [r0, #20]
 801b49c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b4a0:	f8dc c000 	ldr.w	ip, [ip]
 801b4a4:	fa0c fc08 	lsl.w	ip, ip, r8
 801b4a8:	ea4c 0707 	orr.w	r7, ip, r7
 801b4ac:	f849 7b04 	str.w	r7, [r9], #4
 801b4b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b4b4:	40cf      	lsrs	r7, r1
 801b4b6:	e7da      	b.n	801b46e <rshift+0x4c>
 801b4b8:	f851 cb04 	ldr.w	ip, [r1], #4
 801b4bc:	f847 cf04 	str.w	ip, [r7, #4]!
 801b4c0:	e7c3      	b.n	801b44a <rshift+0x28>
 801b4c2:	4623      	mov	r3, r4
 801b4c4:	e7e1      	b.n	801b48a <rshift+0x68>

0801b4c6 <__hexdig_fun>:
 801b4c6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801b4ca:	2b09      	cmp	r3, #9
 801b4cc:	d802      	bhi.n	801b4d4 <__hexdig_fun+0xe>
 801b4ce:	3820      	subs	r0, #32
 801b4d0:	b2c0      	uxtb	r0, r0
 801b4d2:	4770      	bx	lr
 801b4d4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801b4d8:	2b05      	cmp	r3, #5
 801b4da:	d801      	bhi.n	801b4e0 <__hexdig_fun+0x1a>
 801b4dc:	3847      	subs	r0, #71	; 0x47
 801b4de:	e7f7      	b.n	801b4d0 <__hexdig_fun+0xa>
 801b4e0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801b4e4:	2b05      	cmp	r3, #5
 801b4e6:	d801      	bhi.n	801b4ec <__hexdig_fun+0x26>
 801b4e8:	3827      	subs	r0, #39	; 0x27
 801b4ea:	e7f1      	b.n	801b4d0 <__hexdig_fun+0xa>
 801b4ec:	2000      	movs	r0, #0
 801b4ee:	4770      	bx	lr

0801b4f0 <__gethex>:
 801b4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4f4:	ed2d 8b02 	vpush	{d8}
 801b4f8:	b089      	sub	sp, #36	; 0x24
 801b4fa:	ee08 0a10 	vmov	s16, r0
 801b4fe:	9304      	str	r3, [sp, #16]
 801b500:	4bbc      	ldr	r3, [pc, #752]	; (801b7f4 <__gethex+0x304>)
 801b502:	681b      	ldr	r3, [r3, #0]
 801b504:	9301      	str	r3, [sp, #4]
 801b506:	4618      	mov	r0, r3
 801b508:	468b      	mov	fp, r1
 801b50a:	4690      	mov	r8, r2
 801b50c:	f7e4 fe6a 	bl	80001e4 <strlen>
 801b510:	9b01      	ldr	r3, [sp, #4]
 801b512:	f8db 2000 	ldr.w	r2, [fp]
 801b516:	4403      	add	r3, r0
 801b518:	4682      	mov	sl, r0
 801b51a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801b51e:	9305      	str	r3, [sp, #20]
 801b520:	1c93      	adds	r3, r2, #2
 801b522:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801b526:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801b52a:	32fe      	adds	r2, #254	; 0xfe
 801b52c:	18d1      	adds	r1, r2, r3
 801b52e:	461f      	mov	r7, r3
 801b530:	f813 0b01 	ldrb.w	r0, [r3], #1
 801b534:	9100      	str	r1, [sp, #0]
 801b536:	2830      	cmp	r0, #48	; 0x30
 801b538:	d0f8      	beq.n	801b52c <__gethex+0x3c>
 801b53a:	f7ff ffc4 	bl	801b4c6 <__hexdig_fun>
 801b53e:	4604      	mov	r4, r0
 801b540:	2800      	cmp	r0, #0
 801b542:	d13a      	bne.n	801b5ba <__gethex+0xca>
 801b544:	9901      	ldr	r1, [sp, #4]
 801b546:	4652      	mov	r2, sl
 801b548:	4638      	mov	r0, r7
 801b54a:	f7fe fceb 	bl	8019f24 <strncmp>
 801b54e:	4605      	mov	r5, r0
 801b550:	2800      	cmp	r0, #0
 801b552:	d168      	bne.n	801b626 <__gethex+0x136>
 801b554:	f817 000a 	ldrb.w	r0, [r7, sl]
 801b558:	eb07 060a 	add.w	r6, r7, sl
 801b55c:	f7ff ffb3 	bl	801b4c6 <__hexdig_fun>
 801b560:	2800      	cmp	r0, #0
 801b562:	d062      	beq.n	801b62a <__gethex+0x13a>
 801b564:	4633      	mov	r3, r6
 801b566:	7818      	ldrb	r0, [r3, #0]
 801b568:	2830      	cmp	r0, #48	; 0x30
 801b56a:	461f      	mov	r7, r3
 801b56c:	f103 0301 	add.w	r3, r3, #1
 801b570:	d0f9      	beq.n	801b566 <__gethex+0x76>
 801b572:	f7ff ffa8 	bl	801b4c6 <__hexdig_fun>
 801b576:	2301      	movs	r3, #1
 801b578:	fab0 f480 	clz	r4, r0
 801b57c:	0964      	lsrs	r4, r4, #5
 801b57e:	4635      	mov	r5, r6
 801b580:	9300      	str	r3, [sp, #0]
 801b582:	463a      	mov	r2, r7
 801b584:	4616      	mov	r6, r2
 801b586:	3201      	adds	r2, #1
 801b588:	7830      	ldrb	r0, [r6, #0]
 801b58a:	f7ff ff9c 	bl	801b4c6 <__hexdig_fun>
 801b58e:	2800      	cmp	r0, #0
 801b590:	d1f8      	bne.n	801b584 <__gethex+0x94>
 801b592:	9901      	ldr	r1, [sp, #4]
 801b594:	4652      	mov	r2, sl
 801b596:	4630      	mov	r0, r6
 801b598:	f7fe fcc4 	bl	8019f24 <strncmp>
 801b59c:	b980      	cbnz	r0, 801b5c0 <__gethex+0xd0>
 801b59e:	b94d      	cbnz	r5, 801b5b4 <__gethex+0xc4>
 801b5a0:	eb06 050a 	add.w	r5, r6, sl
 801b5a4:	462a      	mov	r2, r5
 801b5a6:	4616      	mov	r6, r2
 801b5a8:	3201      	adds	r2, #1
 801b5aa:	7830      	ldrb	r0, [r6, #0]
 801b5ac:	f7ff ff8b 	bl	801b4c6 <__hexdig_fun>
 801b5b0:	2800      	cmp	r0, #0
 801b5b2:	d1f8      	bne.n	801b5a6 <__gethex+0xb6>
 801b5b4:	1bad      	subs	r5, r5, r6
 801b5b6:	00ad      	lsls	r5, r5, #2
 801b5b8:	e004      	b.n	801b5c4 <__gethex+0xd4>
 801b5ba:	2400      	movs	r4, #0
 801b5bc:	4625      	mov	r5, r4
 801b5be:	e7e0      	b.n	801b582 <__gethex+0x92>
 801b5c0:	2d00      	cmp	r5, #0
 801b5c2:	d1f7      	bne.n	801b5b4 <__gethex+0xc4>
 801b5c4:	7833      	ldrb	r3, [r6, #0]
 801b5c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801b5ca:	2b50      	cmp	r3, #80	; 0x50
 801b5cc:	d13b      	bne.n	801b646 <__gethex+0x156>
 801b5ce:	7873      	ldrb	r3, [r6, #1]
 801b5d0:	2b2b      	cmp	r3, #43	; 0x2b
 801b5d2:	d02c      	beq.n	801b62e <__gethex+0x13e>
 801b5d4:	2b2d      	cmp	r3, #45	; 0x2d
 801b5d6:	d02e      	beq.n	801b636 <__gethex+0x146>
 801b5d8:	1c71      	adds	r1, r6, #1
 801b5da:	f04f 0900 	mov.w	r9, #0
 801b5de:	7808      	ldrb	r0, [r1, #0]
 801b5e0:	f7ff ff71 	bl	801b4c6 <__hexdig_fun>
 801b5e4:	1e43      	subs	r3, r0, #1
 801b5e6:	b2db      	uxtb	r3, r3
 801b5e8:	2b18      	cmp	r3, #24
 801b5ea:	d82c      	bhi.n	801b646 <__gethex+0x156>
 801b5ec:	f1a0 0210 	sub.w	r2, r0, #16
 801b5f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801b5f4:	f7ff ff67 	bl	801b4c6 <__hexdig_fun>
 801b5f8:	1e43      	subs	r3, r0, #1
 801b5fa:	b2db      	uxtb	r3, r3
 801b5fc:	2b18      	cmp	r3, #24
 801b5fe:	d91d      	bls.n	801b63c <__gethex+0x14c>
 801b600:	f1b9 0f00 	cmp.w	r9, #0
 801b604:	d000      	beq.n	801b608 <__gethex+0x118>
 801b606:	4252      	negs	r2, r2
 801b608:	4415      	add	r5, r2
 801b60a:	f8cb 1000 	str.w	r1, [fp]
 801b60e:	b1e4      	cbz	r4, 801b64a <__gethex+0x15a>
 801b610:	9b00      	ldr	r3, [sp, #0]
 801b612:	2b00      	cmp	r3, #0
 801b614:	bf14      	ite	ne
 801b616:	2700      	movne	r7, #0
 801b618:	2706      	moveq	r7, #6
 801b61a:	4638      	mov	r0, r7
 801b61c:	b009      	add	sp, #36	; 0x24
 801b61e:	ecbd 8b02 	vpop	{d8}
 801b622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b626:	463e      	mov	r6, r7
 801b628:	4625      	mov	r5, r4
 801b62a:	2401      	movs	r4, #1
 801b62c:	e7ca      	b.n	801b5c4 <__gethex+0xd4>
 801b62e:	f04f 0900 	mov.w	r9, #0
 801b632:	1cb1      	adds	r1, r6, #2
 801b634:	e7d3      	b.n	801b5de <__gethex+0xee>
 801b636:	f04f 0901 	mov.w	r9, #1
 801b63a:	e7fa      	b.n	801b632 <__gethex+0x142>
 801b63c:	230a      	movs	r3, #10
 801b63e:	fb03 0202 	mla	r2, r3, r2, r0
 801b642:	3a10      	subs	r2, #16
 801b644:	e7d4      	b.n	801b5f0 <__gethex+0x100>
 801b646:	4631      	mov	r1, r6
 801b648:	e7df      	b.n	801b60a <__gethex+0x11a>
 801b64a:	1bf3      	subs	r3, r6, r7
 801b64c:	3b01      	subs	r3, #1
 801b64e:	4621      	mov	r1, r4
 801b650:	2b07      	cmp	r3, #7
 801b652:	dc0b      	bgt.n	801b66c <__gethex+0x17c>
 801b654:	ee18 0a10 	vmov	r0, s16
 801b658:	f000 fae6 	bl	801bc28 <_Balloc>
 801b65c:	4604      	mov	r4, r0
 801b65e:	b940      	cbnz	r0, 801b672 <__gethex+0x182>
 801b660:	4b65      	ldr	r3, [pc, #404]	; (801b7f8 <__gethex+0x308>)
 801b662:	4602      	mov	r2, r0
 801b664:	21de      	movs	r1, #222	; 0xde
 801b666:	4865      	ldr	r0, [pc, #404]	; (801b7fc <__gethex+0x30c>)
 801b668:	f7ff fcd8 	bl	801b01c <__assert_func>
 801b66c:	3101      	adds	r1, #1
 801b66e:	105b      	asrs	r3, r3, #1
 801b670:	e7ee      	b.n	801b650 <__gethex+0x160>
 801b672:	f100 0914 	add.w	r9, r0, #20
 801b676:	f04f 0b00 	mov.w	fp, #0
 801b67a:	f1ca 0301 	rsb	r3, sl, #1
 801b67e:	f8cd 9008 	str.w	r9, [sp, #8]
 801b682:	f8cd b000 	str.w	fp, [sp]
 801b686:	9306      	str	r3, [sp, #24]
 801b688:	42b7      	cmp	r7, r6
 801b68a:	d340      	bcc.n	801b70e <__gethex+0x21e>
 801b68c:	9802      	ldr	r0, [sp, #8]
 801b68e:	9b00      	ldr	r3, [sp, #0]
 801b690:	f840 3b04 	str.w	r3, [r0], #4
 801b694:	eba0 0009 	sub.w	r0, r0, r9
 801b698:	1080      	asrs	r0, r0, #2
 801b69a:	0146      	lsls	r6, r0, #5
 801b69c:	6120      	str	r0, [r4, #16]
 801b69e:	4618      	mov	r0, r3
 801b6a0:	f000 fbb8 	bl	801be14 <__hi0bits>
 801b6a4:	1a30      	subs	r0, r6, r0
 801b6a6:	f8d8 6000 	ldr.w	r6, [r8]
 801b6aa:	42b0      	cmp	r0, r6
 801b6ac:	dd63      	ble.n	801b776 <__gethex+0x286>
 801b6ae:	1b87      	subs	r7, r0, r6
 801b6b0:	4639      	mov	r1, r7
 801b6b2:	4620      	mov	r0, r4
 801b6b4:	f000 ff52 	bl	801c55c <__any_on>
 801b6b8:	4682      	mov	sl, r0
 801b6ba:	b1a8      	cbz	r0, 801b6e8 <__gethex+0x1f8>
 801b6bc:	1e7b      	subs	r3, r7, #1
 801b6be:	1159      	asrs	r1, r3, #5
 801b6c0:	f003 021f 	and.w	r2, r3, #31
 801b6c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801b6c8:	f04f 0a01 	mov.w	sl, #1
 801b6cc:	fa0a f202 	lsl.w	r2, sl, r2
 801b6d0:	420a      	tst	r2, r1
 801b6d2:	d009      	beq.n	801b6e8 <__gethex+0x1f8>
 801b6d4:	4553      	cmp	r3, sl
 801b6d6:	dd05      	ble.n	801b6e4 <__gethex+0x1f4>
 801b6d8:	1eb9      	subs	r1, r7, #2
 801b6da:	4620      	mov	r0, r4
 801b6dc:	f000 ff3e 	bl	801c55c <__any_on>
 801b6e0:	2800      	cmp	r0, #0
 801b6e2:	d145      	bne.n	801b770 <__gethex+0x280>
 801b6e4:	f04f 0a02 	mov.w	sl, #2
 801b6e8:	4639      	mov	r1, r7
 801b6ea:	4620      	mov	r0, r4
 801b6ec:	f7ff fe99 	bl	801b422 <rshift>
 801b6f0:	443d      	add	r5, r7
 801b6f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b6f6:	42ab      	cmp	r3, r5
 801b6f8:	da4c      	bge.n	801b794 <__gethex+0x2a4>
 801b6fa:	ee18 0a10 	vmov	r0, s16
 801b6fe:	4621      	mov	r1, r4
 801b700:	f000 fad2 	bl	801bca8 <_Bfree>
 801b704:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801b706:	2300      	movs	r3, #0
 801b708:	6013      	str	r3, [r2, #0]
 801b70a:	27a3      	movs	r7, #163	; 0xa3
 801b70c:	e785      	b.n	801b61a <__gethex+0x12a>
 801b70e:	1e73      	subs	r3, r6, #1
 801b710:	9a05      	ldr	r2, [sp, #20]
 801b712:	9303      	str	r3, [sp, #12]
 801b714:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801b718:	4293      	cmp	r3, r2
 801b71a:	d019      	beq.n	801b750 <__gethex+0x260>
 801b71c:	f1bb 0f20 	cmp.w	fp, #32
 801b720:	d107      	bne.n	801b732 <__gethex+0x242>
 801b722:	9b02      	ldr	r3, [sp, #8]
 801b724:	9a00      	ldr	r2, [sp, #0]
 801b726:	f843 2b04 	str.w	r2, [r3], #4
 801b72a:	9302      	str	r3, [sp, #8]
 801b72c:	2300      	movs	r3, #0
 801b72e:	9300      	str	r3, [sp, #0]
 801b730:	469b      	mov	fp, r3
 801b732:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801b736:	f7ff fec6 	bl	801b4c6 <__hexdig_fun>
 801b73a:	9b00      	ldr	r3, [sp, #0]
 801b73c:	f000 000f 	and.w	r0, r0, #15
 801b740:	fa00 f00b 	lsl.w	r0, r0, fp
 801b744:	4303      	orrs	r3, r0
 801b746:	9300      	str	r3, [sp, #0]
 801b748:	f10b 0b04 	add.w	fp, fp, #4
 801b74c:	9b03      	ldr	r3, [sp, #12]
 801b74e:	e00d      	b.n	801b76c <__gethex+0x27c>
 801b750:	9b03      	ldr	r3, [sp, #12]
 801b752:	9a06      	ldr	r2, [sp, #24]
 801b754:	4413      	add	r3, r2
 801b756:	42bb      	cmp	r3, r7
 801b758:	d3e0      	bcc.n	801b71c <__gethex+0x22c>
 801b75a:	4618      	mov	r0, r3
 801b75c:	9901      	ldr	r1, [sp, #4]
 801b75e:	9307      	str	r3, [sp, #28]
 801b760:	4652      	mov	r2, sl
 801b762:	f7fe fbdf 	bl	8019f24 <strncmp>
 801b766:	9b07      	ldr	r3, [sp, #28]
 801b768:	2800      	cmp	r0, #0
 801b76a:	d1d7      	bne.n	801b71c <__gethex+0x22c>
 801b76c:	461e      	mov	r6, r3
 801b76e:	e78b      	b.n	801b688 <__gethex+0x198>
 801b770:	f04f 0a03 	mov.w	sl, #3
 801b774:	e7b8      	b.n	801b6e8 <__gethex+0x1f8>
 801b776:	da0a      	bge.n	801b78e <__gethex+0x29e>
 801b778:	1a37      	subs	r7, r6, r0
 801b77a:	4621      	mov	r1, r4
 801b77c:	ee18 0a10 	vmov	r0, s16
 801b780:	463a      	mov	r2, r7
 801b782:	f000 fcad 	bl	801c0e0 <__lshift>
 801b786:	1bed      	subs	r5, r5, r7
 801b788:	4604      	mov	r4, r0
 801b78a:	f100 0914 	add.w	r9, r0, #20
 801b78e:	f04f 0a00 	mov.w	sl, #0
 801b792:	e7ae      	b.n	801b6f2 <__gethex+0x202>
 801b794:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801b798:	42a8      	cmp	r0, r5
 801b79a:	dd72      	ble.n	801b882 <__gethex+0x392>
 801b79c:	1b45      	subs	r5, r0, r5
 801b79e:	42ae      	cmp	r6, r5
 801b7a0:	dc36      	bgt.n	801b810 <__gethex+0x320>
 801b7a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b7a6:	2b02      	cmp	r3, #2
 801b7a8:	d02a      	beq.n	801b800 <__gethex+0x310>
 801b7aa:	2b03      	cmp	r3, #3
 801b7ac:	d02c      	beq.n	801b808 <__gethex+0x318>
 801b7ae:	2b01      	cmp	r3, #1
 801b7b0:	d115      	bne.n	801b7de <__gethex+0x2ee>
 801b7b2:	42ae      	cmp	r6, r5
 801b7b4:	d113      	bne.n	801b7de <__gethex+0x2ee>
 801b7b6:	2e01      	cmp	r6, #1
 801b7b8:	d10b      	bne.n	801b7d2 <__gethex+0x2e2>
 801b7ba:	9a04      	ldr	r2, [sp, #16]
 801b7bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b7c0:	6013      	str	r3, [r2, #0]
 801b7c2:	2301      	movs	r3, #1
 801b7c4:	6123      	str	r3, [r4, #16]
 801b7c6:	f8c9 3000 	str.w	r3, [r9]
 801b7ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b7cc:	2762      	movs	r7, #98	; 0x62
 801b7ce:	601c      	str	r4, [r3, #0]
 801b7d0:	e723      	b.n	801b61a <__gethex+0x12a>
 801b7d2:	1e71      	subs	r1, r6, #1
 801b7d4:	4620      	mov	r0, r4
 801b7d6:	f000 fec1 	bl	801c55c <__any_on>
 801b7da:	2800      	cmp	r0, #0
 801b7dc:	d1ed      	bne.n	801b7ba <__gethex+0x2ca>
 801b7de:	ee18 0a10 	vmov	r0, s16
 801b7e2:	4621      	mov	r1, r4
 801b7e4:	f000 fa60 	bl	801bca8 <_Bfree>
 801b7e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801b7ea:	2300      	movs	r3, #0
 801b7ec:	6013      	str	r3, [r2, #0]
 801b7ee:	2750      	movs	r7, #80	; 0x50
 801b7f0:	e713      	b.n	801b61a <__gethex+0x12a>
 801b7f2:	bf00      	nop
 801b7f4:	0801f7b0 	.word	0x0801f7b0
 801b7f8:	0801f734 	.word	0x0801f734
 801b7fc:	0801f745 	.word	0x0801f745
 801b800:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b802:	2b00      	cmp	r3, #0
 801b804:	d1eb      	bne.n	801b7de <__gethex+0x2ee>
 801b806:	e7d8      	b.n	801b7ba <__gethex+0x2ca>
 801b808:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b80a:	2b00      	cmp	r3, #0
 801b80c:	d1d5      	bne.n	801b7ba <__gethex+0x2ca>
 801b80e:	e7e6      	b.n	801b7de <__gethex+0x2ee>
 801b810:	1e6f      	subs	r7, r5, #1
 801b812:	f1ba 0f00 	cmp.w	sl, #0
 801b816:	d131      	bne.n	801b87c <__gethex+0x38c>
 801b818:	b127      	cbz	r7, 801b824 <__gethex+0x334>
 801b81a:	4639      	mov	r1, r7
 801b81c:	4620      	mov	r0, r4
 801b81e:	f000 fe9d 	bl	801c55c <__any_on>
 801b822:	4682      	mov	sl, r0
 801b824:	117b      	asrs	r3, r7, #5
 801b826:	2101      	movs	r1, #1
 801b828:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801b82c:	f007 071f 	and.w	r7, r7, #31
 801b830:	fa01 f707 	lsl.w	r7, r1, r7
 801b834:	421f      	tst	r7, r3
 801b836:	4629      	mov	r1, r5
 801b838:	4620      	mov	r0, r4
 801b83a:	bf18      	it	ne
 801b83c:	f04a 0a02 	orrne.w	sl, sl, #2
 801b840:	1b76      	subs	r6, r6, r5
 801b842:	f7ff fdee 	bl	801b422 <rshift>
 801b846:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801b84a:	2702      	movs	r7, #2
 801b84c:	f1ba 0f00 	cmp.w	sl, #0
 801b850:	d048      	beq.n	801b8e4 <__gethex+0x3f4>
 801b852:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b856:	2b02      	cmp	r3, #2
 801b858:	d015      	beq.n	801b886 <__gethex+0x396>
 801b85a:	2b03      	cmp	r3, #3
 801b85c:	d017      	beq.n	801b88e <__gethex+0x39e>
 801b85e:	2b01      	cmp	r3, #1
 801b860:	d109      	bne.n	801b876 <__gethex+0x386>
 801b862:	f01a 0f02 	tst.w	sl, #2
 801b866:	d006      	beq.n	801b876 <__gethex+0x386>
 801b868:	f8d9 0000 	ldr.w	r0, [r9]
 801b86c:	ea4a 0a00 	orr.w	sl, sl, r0
 801b870:	f01a 0f01 	tst.w	sl, #1
 801b874:	d10e      	bne.n	801b894 <__gethex+0x3a4>
 801b876:	f047 0710 	orr.w	r7, r7, #16
 801b87a:	e033      	b.n	801b8e4 <__gethex+0x3f4>
 801b87c:	f04f 0a01 	mov.w	sl, #1
 801b880:	e7d0      	b.n	801b824 <__gethex+0x334>
 801b882:	2701      	movs	r7, #1
 801b884:	e7e2      	b.n	801b84c <__gethex+0x35c>
 801b886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b888:	f1c3 0301 	rsb	r3, r3, #1
 801b88c:	9315      	str	r3, [sp, #84]	; 0x54
 801b88e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b890:	2b00      	cmp	r3, #0
 801b892:	d0f0      	beq.n	801b876 <__gethex+0x386>
 801b894:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801b898:	f104 0314 	add.w	r3, r4, #20
 801b89c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801b8a0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801b8a4:	f04f 0c00 	mov.w	ip, #0
 801b8a8:	4618      	mov	r0, r3
 801b8aa:	f853 2b04 	ldr.w	r2, [r3], #4
 801b8ae:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 801b8b2:	d01c      	beq.n	801b8ee <__gethex+0x3fe>
 801b8b4:	3201      	adds	r2, #1
 801b8b6:	6002      	str	r2, [r0, #0]
 801b8b8:	2f02      	cmp	r7, #2
 801b8ba:	f104 0314 	add.w	r3, r4, #20
 801b8be:	d13f      	bne.n	801b940 <__gethex+0x450>
 801b8c0:	f8d8 2000 	ldr.w	r2, [r8]
 801b8c4:	3a01      	subs	r2, #1
 801b8c6:	42b2      	cmp	r2, r6
 801b8c8:	d10a      	bne.n	801b8e0 <__gethex+0x3f0>
 801b8ca:	1171      	asrs	r1, r6, #5
 801b8cc:	2201      	movs	r2, #1
 801b8ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b8d2:	f006 061f 	and.w	r6, r6, #31
 801b8d6:	fa02 f606 	lsl.w	r6, r2, r6
 801b8da:	421e      	tst	r6, r3
 801b8dc:	bf18      	it	ne
 801b8de:	4617      	movne	r7, r2
 801b8e0:	f047 0720 	orr.w	r7, r7, #32
 801b8e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b8e6:	601c      	str	r4, [r3, #0]
 801b8e8:	9b04      	ldr	r3, [sp, #16]
 801b8ea:	601d      	str	r5, [r3, #0]
 801b8ec:	e695      	b.n	801b61a <__gethex+0x12a>
 801b8ee:	4299      	cmp	r1, r3
 801b8f0:	f843 cc04 	str.w	ip, [r3, #-4]
 801b8f4:	d8d8      	bhi.n	801b8a8 <__gethex+0x3b8>
 801b8f6:	68a3      	ldr	r3, [r4, #8]
 801b8f8:	459b      	cmp	fp, r3
 801b8fa:	db19      	blt.n	801b930 <__gethex+0x440>
 801b8fc:	6861      	ldr	r1, [r4, #4]
 801b8fe:	ee18 0a10 	vmov	r0, s16
 801b902:	3101      	adds	r1, #1
 801b904:	f000 f990 	bl	801bc28 <_Balloc>
 801b908:	4681      	mov	r9, r0
 801b90a:	b918      	cbnz	r0, 801b914 <__gethex+0x424>
 801b90c:	4b1a      	ldr	r3, [pc, #104]	; (801b978 <__gethex+0x488>)
 801b90e:	4602      	mov	r2, r0
 801b910:	2184      	movs	r1, #132	; 0x84
 801b912:	e6a8      	b.n	801b666 <__gethex+0x176>
 801b914:	6922      	ldr	r2, [r4, #16]
 801b916:	3202      	adds	r2, #2
 801b918:	f104 010c 	add.w	r1, r4, #12
 801b91c:	0092      	lsls	r2, r2, #2
 801b91e:	300c      	adds	r0, #12
 801b920:	f7fd fe88 	bl	8019634 <memcpy>
 801b924:	4621      	mov	r1, r4
 801b926:	ee18 0a10 	vmov	r0, s16
 801b92a:	f000 f9bd 	bl	801bca8 <_Bfree>
 801b92e:	464c      	mov	r4, r9
 801b930:	6923      	ldr	r3, [r4, #16]
 801b932:	1c5a      	adds	r2, r3, #1
 801b934:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801b938:	6122      	str	r2, [r4, #16]
 801b93a:	2201      	movs	r2, #1
 801b93c:	615a      	str	r2, [r3, #20]
 801b93e:	e7bb      	b.n	801b8b8 <__gethex+0x3c8>
 801b940:	6922      	ldr	r2, [r4, #16]
 801b942:	455a      	cmp	r2, fp
 801b944:	dd0b      	ble.n	801b95e <__gethex+0x46e>
 801b946:	2101      	movs	r1, #1
 801b948:	4620      	mov	r0, r4
 801b94a:	f7ff fd6a 	bl	801b422 <rshift>
 801b94e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b952:	3501      	adds	r5, #1
 801b954:	42ab      	cmp	r3, r5
 801b956:	f6ff aed0 	blt.w	801b6fa <__gethex+0x20a>
 801b95a:	2701      	movs	r7, #1
 801b95c:	e7c0      	b.n	801b8e0 <__gethex+0x3f0>
 801b95e:	f016 061f 	ands.w	r6, r6, #31
 801b962:	d0fa      	beq.n	801b95a <__gethex+0x46a>
 801b964:	449a      	add	sl, r3
 801b966:	f1c6 0620 	rsb	r6, r6, #32
 801b96a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801b96e:	f000 fa51 	bl	801be14 <__hi0bits>
 801b972:	42b0      	cmp	r0, r6
 801b974:	dbe7      	blt.n	801b946 <__gethex+0x456>
 801b976:	e7f0      	b.n	801b95a <__gethex+0x46a>
 801b978:	0801f734 	.word	0x0801f734

0801b97c <L_shift>:
 801b97c:	f1c2 0208 	rsb	r2, r2, #8
 801b980:	0092      	lsls	r2, r2, #2
 801b982:	b570      	push	{r4, r5, r6, lr}
 801b984:	f1c2 0620 	rsb	r6, r2, #32
 801b988:	6843      	ldr	r3, [r0, #4]
 801b98a:	6804      	ldr	r4, [r0, #0]
 801b98c:	fa03 f506 	lsl.w	r5, r3, r6
 801b990:	432c      	orrs	r4, r5
 801b992:	40d3      	lsrs	r3, r2
 801b994:	6004      	str	r4, [r0, #0]
 801b996:	f840 3f04 	str.w	r3, [r0, #4]!
 801b99a:	4288      	cmp	r0, r1
 801b99c:	d3f4      	bcc.n	801b988 <L_shift+0xc>
 801b99e:	bd70      	pop	{r4, r5, r6, pc}

0801b9a0 <__match>:
 801b9a0:	b530      	push	{r4, r5, lr}
 801b9a2:	6803      	ldr	r3, [r0, #0]
 801b9a4:	3301      	adds	r3, #1
 801b9a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b9aa:	b914      	cbnz	r4, 801b9b2 <__match+0x12>
 801b9ac:	6003      	str	r3, [r0, #0]
 801b9ae:	2001      	movs	r0, #1
 801b9b0:	bd30      	pop	{r4, r5, pc}
 801b9b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b9b6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801b9ba:	2d19      	cmp	r5, #25
 801b9bc:	bf98      	it	ls
 801b9be:	3220      	addls	r2, #32
 801b9c0:	42a2      	cmp	r2, r4
 801b9c2:	d0f0      	beq.n	801b9a6 <__match+0x6>
 801b9c4:	2000      	movs	r0, #0
 801b9c6:	e7f3      	b.n	801b9b0 <__match+0x10>

0801b9c8 <__hexnan>:
 801b9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b9cc:	680b      	ldr	r3, [r1, #0]
 801b9ce:	6801      	ldr	r1, [r0, #0]
 801b9d0:	115e      	asrs	r6, r3, #5
 801b9d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801b9d6:	f013 031f 	ands.w	r3, r3, #31
 801b9da:	b087      	sub	sp, #28
 801b9dc:	bf18      	it	ne
 801b9de:	3604      	addne	r6, #4
 801b9e0:	2500      	movs	r5, #0
 801b9e2:	1f37      	subs	r7, r6, #4
 801b9e4:	4682      	mov	sl, r0
 801b9e6:	4690      	mov	r8, r2
 801b9e8:	9301      	str	r3, [sp, #4]
 801b9ea:	f846 5c04 	str.w	r5, [r6, #-4]
 801b9ee:	46b9      	mov	r9, r7
 801b9f0:	463c      	mov	r4, r7
 801b9f2:	9502      	str	r5, [sp, #8]
 801b9f4:	46ab      	mov	fp, r5
 801b9f6:	784a      	ldrb	r2, [r1, #1]
 801b9f8:	1c4b      	adds	r3, r1, #1
 801b9fa:	9303      	str	r3, [sp, #12]
 801b9fc:	b342      	cbz	r2, 801ba50 <__hexnan+0x88>
 801b9fe:	4610      	mov	r0, r2
 801ba00:	9105      	str	r1, [sp, #20]
 801ba02:	9204      	str	r2, [sp, #16]
 801ba04:	f7ff fd5f 	bl	801b4c6 <__hexdig_fun>
 801ba08:	2800      	cmp	r0, #0
 801ba0a:	d14f      	bne.n	801baac <__hexnan+0xe4>
 801ba0c:	9a04      	ldr	r2, [sp, #16]
 801ba0e:	9905      	ldr	r1, [sp, #20]
 801ba10:	2a20      	cmp	r2, #32
 801ba12:	d818      	bhi.n	801ba46 <__hexnan+0x7e>
 801ba14:	9b02      	ldr	r3, [sp, #8]
 801ba16:	459b      	cmp	fp, r3
 801ba18:	dd13      	ble.n	801ba42 <__hexnan+0x7a>
 801ba1a:	454c      	cmp	r4, r9
 801ba1c:	d206      	bcs.n	801ba2c <__hexnan+0x64>
 801ba1e:	2d07      	cmp	r5, #7
 801ba20:	dc04      	bgt.n	801ba2c <__hexnan+0x64>
 801ba22:	462a      	mov	r2, r5
 801ba24:	4649      	mov	r1, r9
 801ba26:	4620      	mov	r0, r4
 801ba28:	f7ff ffa8 	bl	801b97c <L_shift>
 801ba2c:	4544      	cmp	r4, r8
 801ba2e:	d950      	bls.n	801bad2 <__hexnan+0x10a>
 801ba30:	2300      	movs	r3, #0
 801ba32:	f1a4 0904 	sub.w	r9, r4, #4
 801ba36:	f844 3c04 	str.w	r3, [r4, #-4]
 801ba3a:	f8cd b008 	str.w	fp, [sp, #8]
 801ba3e:	464c      	mov	r4, r9
 801ba40:	461d      	mov	r5, r3
 801ba42:	9903      	ldr	r1, [sp, #12]
 801ba44:	e7d7      	b.n	801b9f6 <__hexnan+0x2e>
 801ba46:	2a29      	cmp	r2, #41	; 0x29
 801ba48:	d156      	bne.n	801baf8 <__hexnan+0x130>
 801ba4a:	3102      	adds	r1, #2
 801ba4c:	f8ca 1000 	str.w	r1, [sl]
 801ba50:	f1bb 0f00 	cmp.w	fp, #0
 801ba54:	d050      	beq.n	801baf8 <__hexnan+0x130>
 801ba56:	454c      	cmp	r4, r9
 801ba58:	d206      	bcs.n	801ba68 <__hexnan+0xa0>
 801ba5a:	2d07      	cmp	r5, #7
 801ba5c:	dc04      	bgt.n	801ba68 <__hexnan+0xa0>
 801ba5e:	462a      	mov	r2, r5
 801ba60:	4649      	mov	r1, r9
 801ba62:	4620      	mov	r0, r4
 801ba64:	f7ff ff8a 	bl	801b97c <L_shift>
 801ba68:	4544      	cmp	r4, r8
 801ba6a:	d934      	bls.n	801bad6 <__hexnan+0x10e>
 801ba6c:	f1a8 0204 	sub.w	r2, r8, #4
 801ba70:	4623      	mov	r3, r4
 801ba72:	f853 1b04 	ldr.w	r1, [r3], #4
 801ba76:	f842 1f04 	str.w	r1, [r2, #4]!
 801ba7a:	429f      	cmp	r7, r3
 801ba7c:	d2f9      	bcs.n	801ba72 <__hexnan+0xaa>
 801ba7e:	1b3b      	subs	r3, r7, r4
 801ba80:	f023 0303 	bic.w	r3, r3, #3
 801ba84:	3304      	adds	r3, #4
 801ba86:	3401      	adds	r4, #1
 801ba88:	3e03      	subs	r6, #3
 801ba8a:	42b4      	cmp	r4, r6
 801ba8c:	bf88      	it	hi
 801ba8e:	2304      	movhi	r3, #4
 801ba90:	4443      	add	r3, r8
 801ba92:	2200      	movs	r2, #0
 801ba94:	f843 2b04 	str.w	r2, [r3], #4
 801ba98:	429f      	cmp	r7, r3
 801ba9a:	d2fb      	bcs.n	801ba94 <__hexnan+0xcc>
 801ba9c:	683b      	ldr	r3, [r7, #0]
 801ba9e:	b91b      	cbnz	r3, 801baa8 <__hexnan+0xe0>
 801baa0:	4547      	cmp	r7, r8
 801baa2:	d127      	bne.n	801baf4 <__hexnan+0x12c>
 801baa4:	2301      	movs	r3, #1
 801baa6:	603b      	str	r3, [r7, #0]
 801baa8:	2005      	movs	r0, #5
 801baaa:	e026      	b.n	801bafa <__hexnan+0x132>
 801baac:	3501      	adds	r5, #1
 801baae:	2d08      	cmp	r5, #8
 801bab0:	f10b 0b01 	add.w	fp, fp, #1
 801bab4:	dd06      	ble.n	801bac4 <__hexnan+0xfc>
 801bab6:	4544      	cmp	r4, r8
 801bab8:	d9c3      	bls.n	801ba42 <__hexnan+0x7a>
 801baba:	2300      	movs	r3, #0
 801babc:	f844 3c04 	str.w	r3, [r4, #-4]
 801bac0:	2501      	movs	r5, #1
 801bac2:	3c04      	subs	r4, #4
 801bac4:	6822      	ldr	r2, [r4, #0]
 801bac6:	f000 000f 	and.w	r0, r0, #15
 801baca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801bace:	6022      	str	r2, [r4, #0]
 801bad0:	e7b7      	b.n	801ba42 <__hexnan+0x7a>
 801bad2:	2508      	movs	r5, #8
 801bad4:	e7b5      	b.n	801ba42 <__hexnan+0x7a>
 801bad6:	9b01      	ldr	r3, [sp, #4]
 801bad8:	2b00      	cmp	r3, #0
 801bada:	d0df      	beq.n	801ba9c <__hexnan+0xd4>
 801badc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801bae0:	f1c3 0320 	rsb	r3, r3, #32
 801bae4:	fa22 f303 	lsr.w	r3, r2, r3
 801bae8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801baec:	401a      	ands	r2, r3
 801baee:	f846 2c04 	str.w	r2, [r6, #-4]
 801baf2:	e7d3      	b.n	801ba9c <__hexnan+0xd4>
 801baf4:	3f04      	subs	r7, #4
 801baf6:	e7d1      	b.n	801ba9c <__hexnan+0xd4>
 801baf8:	2004      	movs	r0, #4
 801bafa:	b007      	add	sp, #28
 801bafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801bb00 <_lseek_r>:
 801bb00:	b538      	push	{r3, r4, r5, lr}
 801bb02:	4d07      	ldr	r5, [pc, #28]	; (801bb20 <_lseek_r+0x20>)
 801bb04:	4604      	mov	r4, r0
 801bb06:	4608      	mov	r0, r1
 801bb08:	4611      	mov	r1, r2
 801bb0a:	2200      	movs	r2, #0
 801bb0c:	602a      	str	r2, [r5, #0]
 801bb0e:	461a      	mov	r2, r3
 801bb10:	f7e7 ff7c 	bl	8003a0c <_lseek>
 801bb14:	1c43      	adds	r3, r0, #1
 801bb16:	d102      	bne.n	801bb1e <_lseek_r+0x1e>
 801bb18:	682b      	ldr	r3, [r5, #0]
 801bb1a:	b103      	cbz	r3, 801bb1e <_lseek_r+0x1e>
 801bb1c:	6023      	str	r3, [r4, #0]
 801bb1e:	bd38      	pop	{r3, r4, r5, pc}
 801bb20:	20016034 	.word	0x20016034

0801bb24 <__swhatbuf_r>:
 801bb24:	b570      	push	{r4, r5, r6, lr}
 801bb26:	460e      	mov	r6, r1
 801bb28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bb2c:	2900      	cmp	r1, #0
 801bb2e:	b096      	sub	sp, #88	; 0x58
 801bb30:	4614      	mov	r4, r2
 801bb32:	461d      	mov	r5, r3
 801bb34:	da07      	bge.n	801bb46 <__swhatbuf_r+0x22>
 801bb36:	2300      	movs	r3, #0
 801bb38:	602b      	str	r3, [r5, #0]
 801bb3a:	89b3      	ldrh	r3, [r6, #12]
 801bb3c:	061a      	lsls	r2, r3, #24
 801bb3e:	d410      	bmi.n	801bb62 <__swhatbuf_r+0x3e>
 801bb40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bb44:	e00e      	b.n	801bb64 <__swhatbuf_r+0x40>
 801bb46:	466a      	mov	r2, sp
 801bb48:	f001 fd5a 	bl	801d600 <_fstat_r>
 801bb4c:	2800      	cmp	r0, #0
 801bb4e:	dbf2      	blt.n	801bb36 <__swhatbuf_r+0x12>
 801bb50:	9a01      	ldr	r2, [sp, #4]
 801bb52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bb56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bb5a:	425a      	negs	r2, r3
 801bb5c:	415a      	adcs	r2, r3
 801bb5e:	602a      	str	r2, [r5, #0]
 801bb60:	e7ee      	b.n	801bb40 <__swhatbuf_r+0x1c>
 801bb62:	2340      	movs	r3, #64	; 0x40
 801bb64:	2000      	movs	r0, #0
 801bb66:	6023      	str	r3, [r4, #0]
 801bb68:	b016      	add	sp, #88	; 0x58
 801bb6a:	bd70      	pop	{r4, r5, r6, pc}

0801bb6c <__smakebuf_r>:
 801bb6c:	898b      	ldrh	r3, [r1, #12]
 801bb6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bb70:	079d      	lsls	r5, r3, #30
 801bb72:	4606      	mov	r6, r0
 801bb74:	460c      	mov	r4, r1
 801bb76:	d507      	bpl.n	801bb88 <__smakebuf_r+0x1c>
 801bb78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bb7c:	6023      	str	r3, [r4, #0]
 801bb7e:	6123      	str	r3, [r4, #16]
 801bb80:	2301      	movs	r3, #1
 801bb82:	6163      	str	r3, [r4, #20]
 801bb84:	b002      	add	sp, #8
 801bb86:	bd70      	pop	{r4, r5, r6, pc}
 801bb88:	ab01      	add	r3, sp, #4
 801bb8a:	466a      	mov	r2, sp
 801bb8c:	f7ff ffca 	bl	801bb24 <__swhatbuf_r>
 801bb90:	9900      	ldr	r1, [sp, #0]
 801bb92:	4605      	mov	r5, r0
 801bb94:	4630      	mov	r0, r6
 801bb96:	f7fd fddd 	bl	8019754 <_malloc_r>
 801bb9a:	b948      	cbnz	r0, 801bbb0 <__smakebuf_r+0x44>
 801bb9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bba0:	059a      	lsls	r2, r3, #22
 801bba2:	d4ef      	bmi.n	801bb84 <__smakebuf_r+0x18>
 801bba4:	f023 0303 	bic.w	r3, r3, #3
 801bba8:	f043 0302 	orr.w	r3, r3, #2
 801bbac:	81a3      	strh	r3, [r4, #12]
 801bbae:	e7e3      	b.n	801bb78 <__smakebuf_r+0xc>
 801bbb0:	4b0d      	ldr	r3, [pc, #52]	; (801bbe8 <__smakebuf_r+0x7c>)
 801bbb2:	62b3      	str	r3, [r6, #40]	; 0x28
 801bbb4:	89a3      	ldrh	r3, [r4, #12]
 801bbb6:	6020      	str	r0, [r4, #0]
 801bbb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bbbc:	81a3      	strh	r3, [r4, #12]
 801bbbe:	9b00      	ldr	r3, [sp, #0]
 801bbc0:	6163      	str	r3, [r4, #20]
 801bbc2:	9b01      	ldr	r3, [sp, #4]
 801bbc4:	6120      	str	r0, [r4, #16]
 801bbc6:	b15b      	cbz	r3, 801bbe0 <__smakebuf_r+0x74>
 801bbc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bbcc:	4630      	mov	r0, r6
 801bbce:	f001 fd29 	bl	801d624 <_isatty_r>
 801bbd2:	b128      	cbz	r0, 801bbe0 <__smakebuf_r+0x74>
 801bbd4:	89a3      	ldrh	r3, [r4, #12]
 801bbd6:	f023 0303 	bic.w	r3, r3, #3
 801bbda:	f043 0301 	orr.w	r3, r3, #1
 801bbde:	81a3      	strh	r3, [r4, #12]
 801bbe0:	89a0      	ldrh	r0, [r4, #12]
 801bbe2:	4305      	orrs	r5, r0
 801bbe4:	81a5      	strh	r5, [r4, #12]
 801bbe6:	e7cd      	b.n	801bb84 <__smakebuf_r+0x18>
 801bbe8:	0801b25d 	.word	0x0801b25d

0801bbec <__ascii_mbtowc>:
 801bbec:	b082      	sub	sp, #8
 801bbee:	b901      	cbnz	r1, 801bbf2 <__ascii_mbtowc+0x6>
 801bbf0:	a901      	add	r1, sp, #4
 801bbf2:	b142      	cbz	r2, 801bc06 <__ascii_mbtowc+0x1a>
 801bbf4:	b14b      	cbz	r3, 801bc0a <__ascii_mbtowc+0x1e>
 801bbf6:	7813      	ldrb	r3, [r2, #0]
 801bbf8:	600b      	str	r3, [r1, #0]
 801bbfa:	7812      	ldrb	r2, [r2, #0]
 801bbfc:	1e10      	subs	r0, r2, #0
 801bbfe:	bf18      	it	ne
 801bc00:	2001      	movne	r0, #1
 801bc02:	b002      	add	sp, #8
 801bc04:	4770      	bx	lr
 801bc06:	4610      	mov	r0, r2
 801bc08:	e7fb      	b.n	801bc02 <__ascii_mbtowc+0x16>
 801bc0a:	f06f 0001 	mvn.w	r0, #1
 801bc0e:	e7f8      	b.n	801bc02 <__ascii_mbtowc+0x16>

0801bc10 <__malloc_lock>:
 801bc10:	4801      	ldr	r0, [pc, #4]	; (801bc18 <__malloc_lock+0x8>)
 801bc12:	f7fd bcfc 	b.w	801960e <__retarget_lock_acquire_recursive>
 801bc16:	bf00      	nop
 801bc18:	2001602c 	.word	0x2001602c

0801bc1c <__malloc_unlock>:
 801bc1c:	4801      	ldr	r0, [pc, #4]	; (801bc24 <__malloc_unlock+0x8>)
 801bc1e:	f7fd bcf7 	b.w	8019610 <__retarget_lock_release_recursive>
 801bc22:	bf00      	nop
 801bc24:	2001602c 	.word	0x2001602c

0801bc28 <_Balloc>:
 801bc28:	b570      	push	{r4, r5, r6, lr}
 801bc2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801bc2c:	4604      	mov	r4, r0
 801bc2e:	460d      	mov	r5, r1
 801bc30:	b976      	cbnz	r6, 801bc50 <_Balloc+0x28>
 801bc32:	2010      	movs	r0, #16
 801bc34:	f7fd fcee 	bl	8019614 <malloc>
 801bc38:	4602      	mov	r2, r0
 801bc3a:	6260      	str	r0, [r4, #36]	; 0x24
 801bc3c:	b920      	cbnz	r0, 801bc48 <_Balloc+0x20>
 801bc3e:	4b18      	ldr	r3, [pc, #96]	; (801bca0 <_Balloc+0x78>)
 801bc40:	4818      	ldr	r0, [pc, #96]	; (801bca4 <_Balloc+0x7c>)
 801bc42:	2166      	movs	r1, #102	; 0x66
 801bc44:	f7ff f9ea 	bl	801b01c <__assert_func>
 801bc48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bc4c:	6006      	str	r6, [r0, #0]
 801bc4e:	60c6      	str	r6, [r0, #12]
 801bc50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801bc52:	68f3      	ldr	r3, [r6, #12]
 801bc54:	b183      	cbz	r3, 801bc78 <_Balloc+0x50>
 801bc56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bc58:	68db      	ldr	r3, [r3, #12]
 801bc5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801bc5e:	b9b8      	cbnz	r0, 801bc90 <_Balloc+0x68>
 801bc60:	2101      	movs	r1, #1
 801bc62:	fa01 f605 	lsl.w	r6, r1, r5
 801bc66:	1d72      	adds	r2, r6, #5
 801bc68:	0092      	lsls	r2, r2, #2
 801bc6a:	4620      	mov	r0, r4
 801bc6c:	f7fd fd12 	bl	8019694 <_calloc_r>
 801bc70:	b160      	cbz	r0, 801bc8c <_Balloc+0x64>
 801bc72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801bc76:	e00e      	b.n	801bc96 <_Balloc+0x6e>
 801bc78:	2221      	movs	r2, #33	; 0x21
 801bc7a:	2104      	movs	r1, #4
 801bc7c:	4620      	mov	r0, r4
 801bc7e:	f7fd fd09 	bl	8019694 <_calloc_r>
 801bc82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bc84:	60f0      	str	r0, [r6, #12]
 801bc86:	68db      	ldr	r3, [r3, #12]
 801bc88:	2b00      	cmp	r3, #0
 801bc8a:	d1e4      	bne.n	801bc56 <_Balloc+0x2e>
 801bc8c:	2000      	movs	r0, #0
 801bc8e:	bd70      	pop	{r4, r5, r6, pc}
 801bc90:	6802      	ldr	r2, [r0, #0]
 801bc92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bc96:	2300      	movs	r3, #0
 801bc98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bc9c:	e7f7      	b.n	801bc8e <_Balloc+0x66>
 801bc9e:	bf00      	nop
 801bca0:	0801f5c5 	.word	0x0801f5c5
 801bca4:	0801f7c4 	.word	0x0801f7c4

0801bca8 <_Bfree>:
 801bca8:	b570      	push	{r4, r5, r6, lr}
 801bcaa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801bcac:	4605      	mov	r5, r0
 801bcae:	460c      	mov	r4, r1
 801bcb0:	b976      	cbnz	r6, 801bcd0 <_Bfree+0x28>
 801bcb2:	2010      	movs	r0, #16
 801bcb4:	f7fd fcae 	bl	8019614 <malloc>
 801bcb8:	4602      	mov	r2, r0
 801bcba:	6268      	str	r0, [r5, #36]	; 0x24
 801bcbc:	b920      	cbnz	r0, 801bcc8 <_Bfree+0x20>
 801bcbe:	4b09      	ldr	r3, [pc, #36]	; (801bce4 <_Bfree+0x3c>)
 801bcc0:	4809      	ldr	r0, [pc, #36]	; (801bce8 <_Bfree+0x40>)
 801bcc2:	218a      	movs	r1, #138	; 0x8a
 801bcc4:	f7ff f9aa 	bl	801b01c <__assert_func>
 801bcc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bccc:	6006      	str	r6, [r0, #0]
 801bcce:	60c6      	str	r6, [r0, #12]
 801bcd0:	b13c      	cbz	r4, 801bce2 <_Bfree+0x3a>
 801bcd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801bcd4:	6862      	ldr	r2, [r4, #4]
 801bcd6:	68db      	ldr	r3, [r3, #12]
 801bcd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801bcdc:	6021      	str	r1, [r4, #0]
 801bcde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801bce2:	bd70      	pop	{r4, r5, r6, pc}
 801bce4:	0801f5c5 	.word	0x0801f5c5
 801bce8:	0801f7c4 	.word	0x0801f7c4

0801bcec <__multadd>:
 801bcec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcf0:	690e      	ldr	r6, [r1, #16]
 801bcf2:	4607      	mov	r7, r0
 801bcf4:	4698      	mov	r8, r3
 801bcf6:	460c      	mov	r4, r1
 801bcf8:	f101 0014 	add.w	r0, r1, #20
 801bcfc:	2300      	movs	r3, #0
 801bcfe:	6805      	ldr	r5, [r0, #0]
 801bd00:	b2a9      	uxth	r1, r5
 801bd02:	fb02 8101 	mla	r1, r2, r1, r8
 801bd06:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801bd0a:	0c2d      	lsrs	r5, r5, #16
 801bd0c:	fb02 c505 	mla	r5, r2, r5, ip
 801bd10:	b289      	uxth	r1, r1
 801bd12:	3301      	adds	r3, #1
 801bd14:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801bd18:	429e      	cmp	r6, r3
 801bd1a:	f840 1b04 	str.w	r1, [r0], #4
 801bd1e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801bd22:	dcec      	bgt.n	801bcfe <__multadd+0x12>
 801bd24:	f1b8 0f00 	cmp.w	r8, #0
 801bd28:	d022      	beq.n	801bd70 <__multadd+0x84>
 801bd2a:	68a3      	ldr	r3, [r4, #8]
 801bd2c:	42b3      	cmp	r3, r6
 801bd2e:	dc19      	bgt.n	801bd64 <__multadd+0x78>
 801bd30:	6861      	ldr	r1, [r4, #4]
 801bd32:	4638      	mov	r0, r7
 801bd34:	3101      	adds	r1, #1
 801bd36:	f7ff ff77 	bl	801bc28 <_Balloc>
 801bd3a:	4605      	mov	r5, r0
 801bd3c:	b928      	cbnz	r0, 801bd4a <__multadd+0x5e>
 801bd3e:	4602      	mov	r2, r0
 801bd40:	4b0d      	ldr	r3, [pc, #52]	; (801bd78 <__multadd+0x8c>)
 801bd42:	480e      	ldr	r0, [pc, #56]	; (801bd7c <__multadd+0x90>)
 801bd44:	21b5      	movs	r1, #181	; 0xb5
 801bd46:	f7ff f969 	bl	801b01c <__assert_func>
 801bd4a:	6922      	ldr	r2, [r4, #16]
 801bd4c:	3202      	adds	r2, #2
 801bd4e:	f104 010c 	add.w	r1, r4, #12
 801bd52:	0092      	lsls	r2, r2, #2
 801bd54:	300c      	adds	r0, #12
 801bd56:	f7fd fc6d 	bl	8019634 <memcpy>
 801bd5a:	4621      	mov	r1, r4
 801bd5c:	4638      	mov	r0, r7
 801bd5e:	f7ff ffa3 	bl	801bca8 <_Bfree>
 801bd62:	462c      	mov	r4, r5
 801bd64:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801bd68:	3601      	adds	r6, #1
 801bd6a:	f8c3 8014 	str.w	r8, [r3, #20]
 801bd6e:	6126      	str	r6, [r4, #16]
 801bd70:	4620      	mov	r0, r4
 801bd72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd76:	bf00      	nop
 801bd78:	0801f734 	.word	0x0801f734
 801bd7c:	0801f7c4 	.word	0x0801f7c4

0801bd80 <__s2b>:
 801bd80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bd84:	460c      	mov	r4, r1
 801bd86:	4615      	mov	r5, r2
 801bd88:	461f      	mov	r7, r3
 801bd8a:	2209      	movs	r2, #9
 801bd8c:	3308      	adds	r3, #8
 801bd8e:	4606      	mov	r6, r0
 801bd90:	fb93 f3f2 	sdiv	r3, r3, r2
 801bd94:	2100      	movs	r1, #0
 801bd96:	2201      	movs	r2, #1
 801bd98:	429a      	cmp	r2, r3
 801bd9a:	db09      	blt.n	801bdb0 <__s2b+0x30>
 801bd9c:	4630      	mov	r0, r6
 801bd9e:	f7ff ff43 	bl	801bc28 <_Balloc>
 801bda2:	b940      	cbnz	r0, 801bdb6 <__s2b+0x36>
 801bda4:	4602      	mov	r2, r0
 801bda6:	4b19      	ldr	r3, [pc, #100]	; (801be0c <__s2b+0x8c>)
 801bda8:	4819      	ldr	r0, [pc, #100]	; (801be10 <__s2b+0x90>)
 801bdaa:	21ce      	movs	r1, #206	; 0xce
 801bdac:	f7ff f936 	bl	801b01c <__assert_func>
 801bdb0:	0052      	lsls	r2, r2, #1
 801bdb2:	3101      	adds	r1, #1
 801bdb4:	e7f0      	b.n	801bd98 <__s2b+0x18>
 801bdb6:	9b08      	ldr	r3, [sp, #32]
 801bdb8:	6143      	str	r3, [r0, #20]
 801bdba:	2d09      	cmp	r5, #9
 801bdbc:	f04f 0301 	mov.w	r3, #1
 801bdc0:	6103      	str	r3, [r0, #16]
 801bdc2:	dd16      	ble.n	801bdf2 <__s2b+0x72>
 801bdc4:	f104 0909 	add.w	r9, r4, #9
 801bdc8:	46c8      	mov	r8, r9
 801bdca:	442c      	add	r4, r5
 801bdcc:	f818 3b01 	ldrb.w	r3, [r8], #1
 801bdd0:	4601      	mov	r1, r0
 801bdd2:	3b30      	subs	r3, #48	; 0x30
 801bdd4:	220a      	movs	r2, #10
 801bdd6:	4630      	mov	r0, r6
 801bdd8:	f7ff ff88 	bl	801bcec <__multadd>
 801bddc:	45a0      	cmp	r8, r4
 801bdde:	d1f5      	bne.n	801bdcc <__s2b+0x4c>
 801bde0:	f1a5 0408 	sub.w	r4, r5, #8
 801bde4:	444c      	add	r4, r9
 801bde6:	1b2d      	subs	r5, r5, r4
 801bde8:	1963      	adds	r3, r4, r5
 801bdea:	42bb      	cmp	r3, r7
 801bdec:	db04      	blt.n	801bdf8 <__s2b+0x78>
 801bdee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bdf2:	340a      	adds	r4, #10
 801bdf4:	2509      	movs	r5, #9
 801bdf6:	e7f6      	b.n	801bde6 <__s2b+0x66>
 801bdf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 801bdfc:	4601      	mov	r1, r0
 801bdfe:	3b30      	subs	r3, #48	; 0x30
 801be00:	220a      	movs	r2, #10
 801be02:	4630      	mov	r0, r6
 801be04:	f7ff ff72 	bl	801bcec <__multadd>
 801be08:	e7ee      	b.n	801bde8 <__s2b+0x68>
 801be0a:	bf00      	nop
 801be0c:	0801f734 	.word	0x0801f734
 801be10:	0801f7c4 	.word	0x0801f7c4

0801be14 <__hi0bits>:
 801be14:	0c03      	lsrs	r3, r0, #16
 801be16:	041b      	lsls	r3, r3, #16
 801be18:	b9d3      	cbnz	r3, 801be50 <__hi0bits+0x3c>
 801be1a:	0400      	lsls	r0, r0, #16
 801be1c:	2310      	movs	r3, #16
 801be1e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801be22:	bf04      	itt	eq
 801be24:	0200      	lsleq	r0, r0, #8
 801be26:	3308      	addeq	r3, #8
 801be28:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801be2c:	bf04      	itt	eq
 801be2e:	0100      	lsleq	r0, r0, #4
 801be30:	3304      	addeq	r3, #4
 801be32:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801be36:	bf04      	itt	eq
 801be38:	0080      	lsleq	r0, r0, #2
 801be3a:	3302      	addeq	r3, #2
 801be3c:	2800      	cmp	r0, #0
 801be3e:	db05      	blt.n	801be4c <__hi0bits+0x38>
 801be40:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801be44:	f103 0301 	add.w	r3, r3, #1
 801be48:	bf08      	it	eq
 801be4a:	2320      	moveq	r3, #32
 801be4c:	4618      	mov	r0, r3
 801be4e:	4770      	bx	lr
 801be50:	2300      	movs	r3, #0
 801be52:	e7e4      	b.n	801be1e <__hi0bits+0xa>

0801be54 <__lo0bits>:
 801be54:	6803      	ldr	r3, [r0, #0]
 801be56:	f013 0207 	ands.w	r2, r3, #7
 801be5a:	4601      	mov	r1, r0
 801be5c:	d00b      	beq.n	801be76 <__lo0bits+0x22>
 801be5e:	07da      	lsls	r2, r3, #31
 801be60:	d424      	bmi.n	801beac <__lo0bits+0x58>
 801be62:	0798      	lsls	r0, r3, #30
 801be64:	bf49      	itett	mi
 801be66:	085b      	lsrmi	r3, r3, #1
 801be68:	089b      	lsrpl	r3, r3, #2
 801be6a:	2001      	movmi	r0, #1
 801be6c:	600b      	strmi	r3, [r1, #0]
 801be6e:	bf5c      	itt	pl
 801be70:	600b      	strpl	r3, [r1, #0]
 801be72:	2002      	movpl	r0, #2
 801be74:	4770      	bx	lr
 801be76:	b298      	uxth	r0, r3
 801be78:	b9b0      	cbnz	r0, 801bea8 <__lo0bits+0x54>
 801be7a:	0c1b      	lsrs	r3, r3, #16
 801be7c:	2010      	movs	r0, #16
 801be7e:	f013 0fff 	tst.w	r3, #255	; 0xff
 801be82:	bf04      	itt	eq
 801be84:	0a1b      	lsreq	r3, r3, #8
 801be86:	3008      	addeq	r0, #8
 801be88:	071a      	lsls	r2, r3, #28
 801be8a:	bf04      	itt	eq
 801be8c:	091b      	lsreq	r3, r3, #4
 801be8e:	3004      	addeq	r0, #4
 801be90:	079a      	lsls	r2, r3, #30
 801be92:	bf04      	itt	eq
 801be94:	089b      	lsreq	r3, r3, #2
 801be96:	3002      	addeq	r0, #2
 801be98:	07da      	lsls	r2, r3, #31
 801be9a:	d403      	bmi.n	801bea4 <__lo0bits+0x50>
 801be9c:	085b      	lsrs	r3, r3, #1
 801be9e:	f100 0001 	add.w	r0, r0, #1
 801bea2:	d005      	beq.n	801beb0 <__lo0bits+0x5c>
 801bea4:	600b      	str	r3, [r1, #0]
 801bea6:	4770      	bx	lr
 801bea8:	4610      	mov	r0, r2
 801beaa:	e7e8      	b.n	801be7e <__lo0bits+0x2a>
 801beac:	2000      	movs	r0, #0
 801beae:	4770      	bx	lr
 801beb0:	2020      	movs	r0, #32
 801beb2:	4770      	bx	lr

0801beb4 <__i2b>:
 801beb4:	b510      	push	{r4, lr}
 801beb6:	460c      	mov	r4, r1
 801beb8:	2101      	movs	r1, #1
 801beba:	f7ff feb5 	bl	801bc28 <_Balloc>
 801bebe:	4602      	mov	r2, r0
 801bec0:	b928      	cbnz	r0, 801bece <__i2b+0x1a>
 801bec2:	4b05      	ldr	r3, [pc, #20]	; (801bed8 <__i2b+0x24>)
 801bec4:	4805      	ldr	r0, [pc, #20]	; (801bedc <__i2b+0x28>)
 801bec6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801beca:	f7ff f8a7 	bl	801b01c <__assert_func>
 801bece:	2301      	movs	r3, #1
 801bed0:	6144      	str	r4, [r0, #20]
 801bed2:	6103      	str	r3, [r0, #16]
 801bed4:	bd10      	pop	{r4, pc}
 801bed6:	bf00      	nop
 801bed8:	0801f734 	.word	0x0801f734
 801bedc:	0801f7c4 	.word	0x0801f7c4

0801bee0 <__multiply>:
 801bee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bee4:	4614      	mov	r4, r2
 801bee6:	690a      	ldr	r2, [r1, #16]
 801bee8:	6923      	ldr	r3, [r4, #16]
 801beea:	429a      	cmp	r2, r3
 801beec:	bfb8      	it	lt
 801beee:	460b      	movlt	r3, r1
 801bef0:	460d      	mov	r5, r1
 801bef2:	bfbc      	itt	lt
 801bef4:	4625      	movlt	r5, r4
 801bef6:	461c      	movlt	r4, r3
 801bef8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801befc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801bf00:	68ab      	ldr	r3, [r5, #8]
 801bf02:	6869      	ldr	r1, [r5, #4]
 801bf04:	eb0a 0709 	add.w	r7, sl, r9
 801bf08:	42bb      	cmp	r3, r7
 801bf0a:	b085      	sub	sp, #20
 801bf0c:	bfb8      	it	lt
 801bf0e:	3101      	addlt	r1, #1
 801bf10:	f7ff fe8a 	bl	801bc28 <_Balloc>
 801bf14:	b930      	cbnz	r0, 801bf24 <__multiply+0x44>
 801bf16:	4602      	mov	r2, r0
 801bf18:	4b42      	ldr	r3, [pc, #264]	; (801c024 <__multiply+0x144>)
 801bf1a:	4843      	ldr	r0, [pc, #268]	; (801c028 <__multiply+0x148>)
 801bf1c:	f240 115d 	movw	r1, #349	; 0x15d
 801bf20:	f7ff f87c 	bl	801b01c <__assert_func>
 801bf24:	f100 0614 	add.w	r6, r0, #20
 801bf28:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801bf2c:	4633      	mov	r3, r6
 801bf2e:	2200      	movs	r2, #0
 801bf30:	4543      	cmp	r3, r8
 801bf32:	d31e      	bcc.n	801bf72 <__multiply+0x92>
 801bf34:	f105 0c14 	add.w	ip, r5, #20
 801bf38:	f104 0314 	add.w	r3, r4, #20
 801bf3c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801bf40:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801bf44:	9202      	str	r2, [sp, #8]
 801bf46:	ebac 0205 	sub.w	r2, ip, r5
 801bf4a:	3a15      	subs	r2, #21
 801bf4c:	f022 0203 	bic.w	r2, r2, #3
 801bf50:	3204      	adds	r2, #4
 801bf52:	f105 0115 	add.w	r1, r5, #21
 801bf56:	458c      	cmp	ip, r1
 801bf58:	bf38      	it	cc
 801bf5a:	2204      	movcc	r2, #4
 801bf5c:	9201      	str	r2, [sp, #4]
 801bf5e:	9a02      	ldr	r2, [sp, #8]
 801bf60:	9303      	str	r3, [sp, #12]
 801bf62:	429a      	cmp	r2, r3
 801bf64:	d808      	bhi.n	801bf78 <__multiply+0x98>
 801bf66:	2f00      	cmp	r7, #0
 801bf68:	dc55      	bgt.n	801c016 <__multiply+0x136>
 801bf6a:	6107      	str	r7, [r0, #16]
 801bf6c:	b005      	add	sp, #20
 801bf6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf72:	f843 2b04 	str.w	r2, [r3], #4
 801bf76:	e7db      	b.n	801bf30 <__multiply+0x50>
 801bf78:	f8b3 a000 	ldrh.w	sl, [r3]
 801bf7c:	f1ba 0f00 	cmp.w	sl, #0
 801bf80:	d020      	beq.n	801bfc4 <__multiply+0xe4>
 801bf82:	f105 0e14 	add.w	lr, r5, #20
 801bf86:	46b1      	mov	r9, r6
 801bf88:	2200      	movs	r2, #0
 801bf8a:	f85e 4b04 	ldr.w	r4, [lr], #4
 801bf8e:	f8d9 b000 	ldr.w	fp, [r9]
 801bf92:	b2a1      	uxth	r1, r4
 801bf94:	fa1f fb8b 	uxth.w	fp, fp
 801bf98:	fb0a b101 	mla	r1, sl, r1, fp
 801bf9c:	4411      	add	r1, r2
 801bf9e:	f8d9 2000 	ldr.w	r2, [r9]
 801bfa2:	0c24      	lsrs	r4, r4, #16
 801bfa4:	0c12      	lsrs	r2, r2, #16
 801bfa6:	fb0a 2404 	mla	r4, sl, r4, r2
 801bfaa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801bfae:	b289      	uxth	r1, r1
 801bfb0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801bfb4:	45f4      	cmp	ip, lr
 801bfb6:	f849 1b04 	str.w	r1, [r9], #4
 801bfba:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801bfbe:	d8e4      	bhi.n	801bf8a <__multiply+0xaa>
 801bfc0:	9901      	ldr	r1, [sp, #4]
 801bfc2:	5072      	str	r2, [r6, r1]
 801bfc4:	9a03      	ldr	r2, [sp, #12]
 801bfc6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801bfca:	3304      	adds	r3, #4
 801bfcc:	f1b9 0f00 	cmp.w	r9, #0
 801bfd0:	d01f      	beq.n	801c012 <__multiply+0x132>
 801bfd2:	6834      	ldr	r4, [r6, #0]
 801bfd4:	f105 0114 	add.w	r1, r5, #20
 801bfd8:	46b6      	mov	lr, r6
 801bfda:	f04f 0a00 	mov.w	sl, #0
 801bfde:	880a      	ldrh	r2, [r1, #0]
 801bfe0:	f8be b002 	ldrh.w	fp, [lr, #2]
 801bfe4:	fb09 b202 	mla	r2, r9, r2, fp
 801bfe8:	4492      	add	sl, r2
 801bfea:	b2a4      	uxth	r4, r4
 801bfec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801bff0:	f84e 4b04 	str.w	r4, [lr], #4
 801bff4:	f851 4b04 	ldr.w	r4, [r1], #4
 801bff8:	f8be 2000 	ldrh.w	r2, [lr]
 801bffc:	0c24      	lsrs	r4, r4, #16
 801bffe:	fb09 2404 	mla	r4, r9, r4, r2
 801c002:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801c006:	458c      	cmp	ip, r1
 801c008:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801c00c:	d8e7      	bhi.n	801bfde <__multiply+0xfe>
 801c00e:	9a01      	ldr	r2, [sp, #4]
 801c010:	50b4      	str	r4, [r6, r2]
 801c012:	3604      	adds	r6, #4
 801c014:	e7a3      	b.n	801bf5e <__multiply+0x7e>
 801c016:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801c01a:	2b00      	cmp	r3, #0
 801c01c:	d1a5      	bne.n	801bf6a <__multiply+0x8a>
 801c01e:	3f01      	subs	r7, #1
 801c020:	e7a1      	b.n	801bf66 <__multiply+0x86>
 801c022:	bf00      	nop
 801c024:	0801f734 	.word	0x0801f734
 801c028:	0801f7c4 	.word	0x0801f7c4

0801c02c <__pow5mult>:
 801c02c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c030:	4615      	mov	r5, r2
 801c032:	f012 0203 	ands.w	r2, r2, #3
 801c036:	4606      	mov	r6, r0
 801c038:	460f      	mov	r7, r1
 801c03a:	d007      	beq.n	801c04c <__pow5mult+0x20>
 801c03c:	4c25      	ldr	r4, [pc, #148]	; (801c0d4 <__pow5mult+0xa8>)
 801c03e:	3a01      	subs	r2, #1
 801c040:	2300      	movs	r3, #0
 801c042:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c046:	f7ff fe51 	bl	801bcec <__multadd>
 801c04a:	4607      	mov	r7, r0
 801c04c:	10ad      	asrs	r5, r5, #2
 801c04e:	d03d      	beq.n	801c0cc <__pow5mult+0xa0>
 801c050:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801c052:	b97c      	cbnz	r4, 801c074 <__pow5mult+0x48>
 801c054:	2010      	movs	r0, #16
 801c056:	f7fd fadd 	bl	8019614 <malloc>
 801c05a:	4602      	mov	r2, r0
 801c05c:	6270      	str	r0, [r6, #36]	; 0x24
 801c05e:	b928      	cbnz	r0, 801c06c <__pow5mult+0x40>
 801c060:	4b1d      	ldr	r3, [pc, #116]	; (801c0d8 <__pow5mult+0xac>)
 801c062:	481e      	ldr	r0, [pc, #120]	; (801c0dc <__pow5mult+0xb0>)
 801c064:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801c068:	f7fe ffd8 	bl	801b01c <__assert_func>
 801c06c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c070:	6004      	str	r4, [r0, #0]
 801c072:	60c4      	str	r4, [r0, #12]
 801c074:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801c078:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c07c:	b94c      	cbnz	r4, 801c092 <__pow5mult+0x66>
 801c07e:	f240 2171 	movw	r1, #625	; 0x271
 801c082:	4630      	mov	r0, r6
 801c084:	f7ff ff16 	bl	801beb4 <__i2b>
 801c088:	2300      	movs	r3, #0
 801c08a:	f8c8 0008 	str.w	r0, [r8, #8]
 801c08e:	4604      	mov	r4, r0
 801c090:	6003      	str	r3, [r0, #0]
 801c092:	f04f 0900 	mov.w	r9, #0
 801c096:	07eb      	lsls	r3, r5, #31
 801c098:	d50a      	bpl.n	801c0b0 <__pow5mult+0x84>
 801c09a:	4639      	mov	r1, r7
 801c09c:	4622      	mov	r2, r4
 801c09e:	4630      	mov	r0, r6
 801c0a0:	f7ff ff1e 	bl	801bee0 <__multiply>
 801c0a4:	4639      	mov	r1, r7
 801c0a6:	4680      	mov	r8, r0
 801c0a8:	4630      	mov	r0, r6
 801c0aa:	f7ff fdfd 	bl	801bca8 <_Bfree>
 801c0ae:	4647      	mov	r7, r8
 801c0b0:	106d      	asrs	r5, r5, #1
 801c0b2:	d00b      	beq.n	801c0cc <__pow5mult+0xa0>
 801c0b4:	6820      	ldr	r0, [r4, #0]
 801c0b6:	b938      	cbnz	r0, 801c0c8 <__pow5mult+0x9c>
 801c0b8:	4622      	mov	r2, r4
 801c0ba:	4621      	mov	r1, r4
 801c0bc:	4630      	mov	r0, r6
 801c0be:	f7ff ff0f 	bl	801bee0 <__multiply>
 801c0c2:	6020      	str	r0, [r4, #0]
 801c0c4:	f8c0 9000 	str.w	r9, [r0]
 801c0c8:	4604      	mov	r4, r0
 801c0ca:	e7e4      	b.n	801c096 <__pow5mult+0x6a>
 801c0cc:	4638      	mov	r0, r7
 801c0ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c0d2:	bf00      	nop
 801c0d4:	0801f918 	.word	0x0801f918
 801c0d8:	0801f5c5 	.word	0x0801f5c5
 801c0dc:	0801f7c4 	.word	0x0801f7c4

0801c0e0 <__lshift>:
 801c0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c0e4:	460c      	mov	r4, r1
 801c0e6:	6849      	ldr	r1, [r1, #4]
 801c0e8:	6923      	ldr	r3, [r4, #16]
 801c0ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c0ee:	68a3      	ldr	r3, [r4, #8]
 801c0f0:	4607      	mov	r7, r0
 801c0f2:	4691      	mov	r9, r2
 801c0f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c0f8:	f108 0601 	add.w	r6, r8, #1
 801c0fc:	42b3      	cmp	r3, r6
 801c0fe:	db0b      	blt.n	801c118 <__lshift+0x38>
 801c100:	4638      	mov	r0, r7
 801c102:	f7ff fd91 	bl	801bc28 <_Balloc>
 801c106:	4605      	mov	r5, r0
 801c108:	b948      	cbnz	r0, 801c11e <__lshift+0x3e>
 801c10a:	4602      	mov	r2, r0
 801c10c:	4b28      	ldr	r3, [pc, #160]	; (801c1b0 <__lshift+0xd0>)
 801c10e:	4829      	ldr	r0, [pc, #164]	; (801c1b4 <__lshift+0xd4>)
 801c110:	f240 11d9 	movw	r1, #473	; 0x1d9
 801c114:	f7fe ff82 	bl	801b01c <__assert_func>
 801c118:	3101      	adds	r1, #1
 801c11a:	005b      	lsls	r3, r3, #1
 801c11c:	e7ee      	b.n	801c0fc <__lshift+0x1c>
 801c11e:	2300      	movs	r3, #0
 801c120:	f100 0114 	add.w	r1, r0, #20
 801c124:	f100 0210 	add.w	r2, r0, #16
 801c128:	4618      	mov	r0, r3
 801c12a:	4553      	cmp	r3, sl
 801c12c:	db33      	blt.n	801c196 <__lshift+0xb6>
 801c12e:	6920      	ldr	r0, [r4, #16]
 801c130:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c134:	f104 0314 	add.w	r3, r4, #20
 801c138:	f019 091f 	ands.w	r9, r9, #31
 801c13c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c140:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c144:	d02b      	beq.n	801c19e <__lshift+0xbe>
 801c146:	f1c9 0e20 	rsb	lr, r9, #32
 801c14a:	468a      	mov	sl, r1
 801c14c:	2200      	movs	r2, #0
 801c14e:	6818      	ldr	r0, [r3, #0]
 801c150:	fa00 f009 	lsl.w	r0, r0, r9
 801c154:	4302      	orrs	r2, r0
 801c156:	f84a 2b04 	str.w	r2, [sl], #4
 801c15a:	f853 2b04 	ldr.w	r2, [r3], #4
 801c15e:	459c      	cmp	ip, r3
 801c160:	fa22 f20e 	lsr.w	r2, r2, lr
 801c164:	d8f3      	bhi.n	801c14e <__lshift+0x6e>
 801c166:	ebac 0304 	sub.w	r3, ip, r4
 801c16a:	3b15      	subs	r3, #21
 801c16c:	f023 0303 	bic.w	r3, r3, #3
 801c170:	3304      	adds	r3, #4
 801c172:	f104 0015 	add.w	r0, r4, #21
 801c176:	4584      	cmp	ip, r0
 801c178:	bf38      	it	cc
 801c17a:	2304      	movcc	r3, #4
 801c17c:	50ca      	str	r2, [r1, r3]
 801c17e:	b10a      	cbz	r2, 801c184 <__lshift+0xa4>
 801c180:	f108 0602 	add.w	r6, r8, #2
 801c184:	3e01      	subs	r6, #1
 801c186:	4638      	mov	r0, r7
 801c188:	612e      	str	r6, [r5, #16]
 801c18a:	4621      	mov	r1, r4
 801c18c:	f7ff fd8c 	bl	801bca8 <_Bfree>
 801c190:	4628      	mov	r0, r5
 801c192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c196:	f842 0f04 	str.w	r0, [r2, #4]!
 801c19a:	3301      	adds	r3, #1
 801c19c:	e7c5      	b.n	801c12a <__lshift+0x4a>
 801c19e:	3904      	subs	r1, #4
 801c1a0:	f853 2b04 	ldr.w	r2, [r3], #4
 801c1a4:	f841 2f04 	str.w	r2, [r1, #4]!
 801c1a8:	459c      	cmp	ip, r3
 801c1aa:	d8f9      	bhi.n	801c1a0 <__lshift+0xc0>
 801c1ac:	e7ea      	b.n	801c184 <__lshift+0xa4>
 801c1ae:	bf00      	nop
 801c1b0:	0801f734 	.word	0x0801f734
 801c1b4:	0801f7c4 	.word	0x0801f7c4

0801c1b8 <__mcmp>:
 801c1b8:	b530      	push	{r4, r5, lr}
 801c1ba:	6902      	ldr	r2, [r0, #16]
 801c1bc:	690c      	ldr	r4, [r1, #16]
 801c1be:	1b12      	subs	r2, r2, r4
 801c1c0:	d10e      	bne.n	801c1e0 <__mcmp+0x28>
 801c1c2:	f100 0314 	add.w	r3, r0, #20
 801c1c6:	3114      	adds	r1, #20
 801c1c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801c1cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801c1d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801c1d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801c1d8:	42a5      	cmp	r5, r4
 801c1da:	d003      	beq.n	801c1e4 <__mcmp+0x2c>
 801c1dc:	d305      	bcc.n	801c1ea <__mcmp+0x32>
 801c1de:	2201      	movs	r2, #1
 801c1e0:	4610      	mov	r0, r2
 801c1e2:	bd30      	pop	{r4, r5, pc}
 801c1e4:	4283      	cmp	r3, r0
 801c1e6:	d3f3      	bcc.n	801c1d0 <__mcmp+0x18>
 801c1e8:	e7fa      	b.n	801c1e0 <__mcmp+0x28>
 801c1ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c1ee:	e7f7      	b.n	801c1e0 <__mcmp+0x28>

0801c1f0 <__mdiff>:
 801c1f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c1f4:	460c      	mov	r4, r1
 801c1f6:	4606      	mov	r6, r0
 801c1f8:	4611      	mov	r1, r2
 801c1fa:	4620      	mov	r0, r4
 801c1fc:	4617      	mov	r7, r2
 801c1fe:	f7ff ffdb 	bl	801c1b8 <__mcmp>
 801c202:	1e05      	subs	r5, r0, #0
 801c204:	d110      	bne.n	801c228 <__mdiff+0x38>
 801c206:	4629      	mov	r1, r5
 801c208:	4630      	mov	r0, r6
 801c20a:	f7ff fd0d 	bl	801bc28 <_Balloc>
 801c20e:	b930      	cbnz	r0, 801c21e <__mdiff+0x2e>
 801c210:	4b39      	ldr	r3, [pc, #228]	; (801c2f8 <__mdiff+0x108>)
 801c212:	4602      	mov	r2, r0
 801c214:	f240 2132 	movw	r1, #562	; 0x232
 801c218:	4838      	ldr	r0, [pc, #224]	; (801c2fc <__mdiff+0x10c>)
 801c21a:	f7fe feff 	bl	801b01c <__assert_func>
 801c21e:	2301      	movs	r3, #1
 801c220:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c224:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c228:	bfa4      	itt	ge
 801c22a:	463b      	movge	r3, r7
 801c22c:	4627      	movge	r7, r4
 801c22e:	4630      	mov	r0, r6
 801c230:	6879      	ldr	r1, [r7, #4]
 801c232:	bfa6      	itte	ge
 801c234:	461c      	movge	r4, r3
 801c236:	2500      	movge	r5, #0
 801c238:	2501      	movlt	r5, #1
 801c23a:	f7ff fcf5 	bl	801bc28 <_Balloc>
 801c23e:	b920      	cbnz	r0, 801c24a <__mdiff+0x5a>
 801c240:	4b2d      	ldr	r3, [pc, #180]	; (801c2f8 <__mdiff+0x108>)
 801c242:	4602      	mov	r2, r0
 801c244:	f44f 7110 	mov.w	r1, #576	; 0x240
 801c248:	e7e6      	b.n	801c218 <__mdiff+0x28>
 801c24a:	693e      	ldr	r6, [r7, #16]
 801c24c:	60c5      	str	r5, [r0, #12]
 801c24e:	6925      	ldr	r5, [r4, #16]
 801c250:	f107 0114 	add.w	r1, r7, #20
 801c254:	f104 0914 	add.w	r9, r4, #20
 801c258:	f100 0e14 	add.w	lr, r0, #20
 801c25c:	f107 0210 	add.w	r2, r7, #16
 801c260:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801c264:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801c268:	46f2      	mov	sl, lr
 801c26a:	2700      	movs	r7, #0
 801c26c:	f859 3b04 	ldr.w	r3, [r9], #4
 801c270:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801c274:	fa1f f883 	uxth.w	r8, r3
 801c278:	fa17 f78b 	uxtah	r7, r7, fp
 801c27c:	0c1b      	lsrs	r3, r3, #16
 801c27e:	eba7 0808 	sub.w	r8, r7, r8
 801c282:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801c286:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801c28a:	fa1f f888 	uxth.w	r8, r8
 801c28e:	141f      	asrs	r7, r3, #16
 801c290:	454d      	cmp	r5, r9
 801c292:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801c296:	f84a 3b04 	str.w	r3, [sl], #4
 801c29a:	d8e7      	bhi.n	801c26c <__mdiff+0x7c>
 801c29c:	1b2b      	subs	r3, r5, r4
 801c29e:	3b15      	subs	r3, #21
 801c2a0:	f023 0303 	bic.w	r3, r3, #3
 801c2a4:	3304      	adds	r3, #4
 801c2a6:	3415      	adds	r4, #21
 801c2a8:	42a5      	cmp	r5, r4
 801c2aa:	bf38      	it	cc
 801c2ac:	2304      	movcc	r3, #4
 801c2ae:	4419      	add	r1, r3
 801c2b0:	4473      	add	r3, lr
 801c2b2:	469e      	mov	lr, r3
 801c2b4:	460d      	mov	r5, r1
 801c2b6:	4565      	cmp	r5, ip
 801c2b8:	d30e      	bcc.n	801c2d8 <__mdiff+0xe8>
 801c2ba:	f10c 0203 	add.w	r2, ip, #3
 801c2be:	1a52      	subs	r2, r2, r1
 801c2c0:	f022 0203 	bic.w	r2, r2, #3
 801c2c4:	3903      	subs	r1, #3
 801c2c6:	458c      	cmp	ip, r1
 801c2c8:	bf38      	it	cc
 801c2ca:	2200      	movcc	r2, #0
 801c2cc:	441a      	add	r2, r3
 801c2ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801c2d2:	b17b      	cbz	r3, 801c2f4 <__mdiff+0x104>
 801c2d4:	6106      	str	r6, [r0, #16]
 801c2d6:	e7a5      	b.n	801c224 <__mdiff+0x34>
 801c2d8:	f855 8b04 	ldr.w	r8, [r5], #4
 801c2dc:	fa17 f488 	uxtah	r4, r7, r8
 801c2e0:	1422      	asrs	r2, r4, #16
 801c2e2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801c2e6:	b2a4      	uxth	r4, r4
 801c2e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801c2ec:	f84e 4b04 	str.w	r4, [lr], #4
 801c2f0:	1417      	asrs	r7, r2, #16
 801c2f2:	e7e0      	b.n	801c2b6 <__mdiff+0xc6>
 801c2f4:	3e01      	subs	r6, #1
 801c2f6:	e7ea      	b.n	801c2ce <__mdiff+0xde>
 801c2f8:	0801f734 	.word	0x0801f734
 801c2fc:	0801f7c4 	.word	0x0801f7c4

0801c300 <__ulp>:
 801c300:	b082      	sub	sp, #8
 801c302:	ed8d 0b00 	vstr	d0, [sp]
 801c306:	9b01      	ldr	r3, [sp, #4]
 801c308:	4912      	ldr	r1, [pc, #72]	; (801c354 <__ulp+0x54>)
 801c30a:	4019      	ands	r1, r3
 801c30c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801c310:	2900      	cmp	r1, #0
 801c312:	dd05      	ble.n	801c320 <__ulp+0x20>
 801c314:	2200      	movs	r2, #0
 801c316:	460b      	mov	r3, r1
 801c318:	ec43 2b10 	vmov	d0, r2, r3
 801c31c:	b002      	add	sp, #8
 801c31e:	4770      	bx	lr
 801c320:	4249      	negs	r1, r1
 801c322:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801c326:	ea4f 5021 	mov.w	r0, r1, asr #20
 801c32a:	f04f 0200 	mov.w	r2, #0
 801c32e:	f04f 0300 	mov.w	r3, #0
 801c332:	da04      	bge.n	801c33e <__ulp+0x3e>
 801c334:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801c338:	fa41 f300 	asr.w	r3, r1, r0
 801c33c:	e7ec      	b.n	801c318 <__ulp+0x18>
 801c33e:	f1a0 0114 	sub.w	r1, r0, #20
 801c342:	291e      	cmp	r1, #30
 801c344:	bfda      	itte	le
 801c346:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801c34a:	fa20 f101 	lsrle.w	r1, r0, r1
 801c34e:	2101      	movgt	r1, #1
 801c350:	460a      	mov	r2, r1
 801c352:	e7e1      	b.n	801c318 <__ulp+0x18>
 801c354:	7ff00000 	.word	0x7ff00000

0801c358 <__b2d>:
 801c358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c35a:	6905      	ldr	r5, [r0, #16]
 801c35c:	f100 0714 	add.w	r7, r0, #20
 801c360:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801c364:	1f2e      	subs	r6, r5, #4
 801c366:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801c36a:	4620      	mov	r0, r4
 801c36c:	f7ff fd52 	bl	801be14 <__hi0bits>
 801c370:	f1c0 0320 	rsb	r3, r0, #32
 801c374:	280a      	cmp	r0, #10
 801c376:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801c3f4 <__b2d+0x9c>
 801c37a:	600b      	str	r3, [r1, #0]
 801c37c:	dc14      	bgt.n	801c3a8 <__b2d+0x50>
 801c37e:	f1c0 0e0b 	rsb	lr, r0, #11
 801c382:	fa24 f10e 	lsr.w	r1, r4, lr
 801c386:	42b7      	cmp	r7, r6
 801c388:	ea41 030c 	orr.w	r3, r1, ip
 801c38c:	bf34      	ite	cc
 801c38e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801c392:	2100      	movcs	r1, #0
 801c394:	3015      	adds	r0, #21
 801c396:	fa04 f000 	lsl.w	r0, r4, r0
 801c39a:	fa21 f10e 	lsr.w	r1, r1, lr
 801c39e:	ea40 0201 	orr.w	r2, r0, r1
 801c3a2:	ec43 2b10 	vmov	d0, r2, r3
 801c3a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c3a8:	42b7      	cmp	r7, r6
 801c3aa:	bf3a      	itte	cc
 801c3ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801c3b0:	f1a5 0608 	subcc.w	r6, r5, #8
 801c3b4:	2100      	movcs	r1, #0
 801c3b6:	380b      	subs	r0, #11
 801c3b8:	d017      	beq.n	801c3ea <__b2d+0x92>
 801c3ba:	f1c0 0c20 	rsb	ip, r0, #32
 801c3be:	fa04 f500 	lsl.w	r5, r4, r0
 801c3c2:	42be      	cmp	r6, r7
 801c3c4:	fa21 f40c 	lsr.w	r4, r1, ip
 801c3c8:	ea45 0504 	orr.w	r5, r5, r4
 801c3cc:	bf8c      	ite	hi
 801c3ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801c3d2:	2400      	movls	r4, #0
 801c3d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801c3d8:	fa01 f000 	lsl.w	r0, r1, r0
 801c3dc:	fa24 f40c 	lsr.w	r4, r4, ip
 801c3e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801c3e4:	ea40 0204 	orr.w	r2, r0, r4
 801c3e8:	e7db      	b.n	801c3a2 <__b2d+0x4a>
 801c3ea:	ea44 030c 	orr.w	r3, r4, ip
 801c3ee:	460a      	mov	r2, r1
 801c3f0:	e7d7      	b.n	801c3a2 <__b2d+0x4a>
 801c3f2:	bf00      	nop
 801c3f4:	3ff00000 	.word	0x3ff00000

0801c3f8 <__d2b>:
 801c3f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c3fc:	4689      	mov	r9, r1
 801c3fe:	2101      	movs	r1, #1
 801c400:	ec57 6b10 	vmov	r6, r7, d0
 801c404:	4690      	mov	r8, r2
 801c406:	f7ff fc0f 	bl	801bc28 <_Balloc>
 801c40a:	4604      	mov	r4, r0
 801c40c:	b930      	cbnz	r0, 801c41c <__d2b+0x24>
 801c40e:	4602      	mov	r2, r0
 801c410:	4b25      	ldr	r3, [pc, #148]	; (801c4a8 <__d2b+0xb0>)
 801c412:	4826      	ldr	r0, [pc, #152]	; (801c4ac <__d2b+0xb4>)
 801c414:	f240 310a 	movw	r1, #778	; 0x30a
 801c418:	f7fe fe00 	bl	801b01c <__assert_func>
 801c41c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801c420:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801c424:	bb35      	cbnz	r5, 801c474 <__d2b+0x7c>
 801c426:	2e00      	cmp	r6, #0
 801c428:	9301      	str	r3, [sp, #4]
 801c42a:	d028      	beq.n	801c47e <__d2b+0x86>
 801c42c:	4668      	mov	r0, sp
 801c42e:	9600      	str	r6, [sp, #0]
 801c430:	f7ff fd10 	bl	801be54 <__lo0bits>
 801c434:	9900      	ldr	r1, [sp, #0]
 801c436:	b300      	cbz	r0, 801c47a <__d2b+0x82>
 801c438:	9a01      	ldr	r2, [sp, #4]
 801c43a:	f1c0 0320 	rsb	r3, r0, #32
 801c43e:	fa02 f303 	lsl.w	r3, r2, r3
 801c442:	430b      	orrs	r3, r1
 801c444:	40c2      	lsrs	r2, r0
 801c446:	6163      	str	r3, [r4, #20]
 801c448:	9201      	str	r2, [sp, #4]
 801c44a:	9b01      	ldr	r3, [sp, #4]
 801c44c:	61a3      	str	r3, [r4, #24]
 801c44e:	2b00      	cmp	r3, #0
 801c450:	bf14      	ite	ne
 801c452:	2202      	movne	r2, #2
 801c454:	2201      	moveq	r2, #1
 801c456:	6122      	str	r2, [r4, #16]
 801c458:	b1d5      	cbz	r5, 801c490 <__d2b+0x98>
 801c45a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801c45e:	4405      	add	r5, r0
 801c460:	f8c9 5000 	str.w	r5, [r9]
 801c464:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801c468:	f8c8 0000 	str.w	r0, [r8]
 801c46c:	4620      	mov	r0, r4
 801c46e:	b003      	add	sp, #12
 801c470:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c474:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801c478:	e7d5      	b.n	801c426 <__d2b+0x2e>
 801c47a:	6161      	str	r1, [r4, #20]
 801c47c:	e7e5      	b.n	801c44a <__d2b+0x52>
 801c47e:	a801      	add	r0, sp, #4
 801c480:	f7ff fce8 	bl	801be54 <__lo0bits>
 801c484:	9b01      	ldr	r3, [sp, #4]
 801c486:	6163      	str	r3, [r4, #20]
 801c488:	2201      	movs	r2, #1
 801c48a:	6122      	str	r2, [r4, #16]
 801c48c:	3020      	adds	r0, #32
 801c48e:	e7e3      	b.n	801c458 <__d2b+0x60>
 801c490:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c494:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801c498:	f8c9 0000 	str.w	r0, [r9]
 801c49c:	6918      	ldr	r0, [r3, #16]
 801c49e:	f7ff fcb9 	bl	801be14 <__hi0bits>
 801c4a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c4a6:	e7df      	b.n	801c468 <__d2b+0x70>
 801c4a8:	0801f734 	.word	0x0801f734
 801c4ac:	0801f7c4 	.word	0x0801f7c4

0801c4b0 <__ratio>:
 801c4b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c4b4:	4688      	mov	r8, r1
 801c4b6:	4669      	mov	r1, sp
 801c4b8:	4681      	mov	r9, r0
 801c4ba:	f7ff ff4d 	bl	801c358 <__b2d>
 801c4be:	a901      	add	r1, sp, #4
 801c4c0:	4640      	mov	r0, r8
 801c4c2:	ec55 4b10 	vmov	r4, r5, d0
 801c4c6:	f7ff ff47 	bl	801c358 <__b2d>
 801c4ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801c4ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801c4d2:	eba3 0c02 	sub.w	ip, r3, r2
 801c4d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 801c4da:	1a9b      	subs	r3, r3, r2
 801c4dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801c4e0:	ec51 0b10 	vmov	r0, r1, d0
 801c4e4:	2b00      	cmp	r3, #0
 801c4e6:	bfd6      	itet	le
 801c4e8:	460a      	movle	r2, r1
 801c4ea:	462a      	movgt	r2, r5
 801c4ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801c4f0:	468b      	mov	fp, r1
 801c4f2:	462f      	mov	r7, r5
 801c4f4:	bfd4      	ite	le
 801c4f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801c4fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801c4fe:	4620      	mov	r0, r4
 801c500:	ee10 2a10 	vmov	r2, s0
 801c504:	465b      	mov	r3, fp
 801c506:	4639      	mov	r1, r7
 801c508:	f7e4 f9b0 	bl	800086c <__aeabi_ddiv>
 801c50c:	ec41 0b10 	vmov	d0, r0, r1
 801c510:	b003      	add	sp, #12
 801c512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c516 <__copybits>:
 801c516:	3901      	subs	r1, #1
 801c518:	b570      	push	{r4, r5, r6, lr}
 801c51a:	1149      	asrs	r1, r1, #5
 801c51c:	6914      	ldr	r4, [r2, #16]
 801c51e:	3101      	adds	r1, #1
 801c520:	f102 0314 	add.w	r3, r2, #20
 801c524:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801c528:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801c52c:	1f05      	subs	r5, r0, #4
 801c52e:	42a3      	cmp	r3, r4
 801c530:	d30c      	bcc.n	801c54c <__copybits+0x36>
 801c532:	1aa3      	subs	r3, r4, r2
 801c534:	3b11      	subs	r3, #17
 801c536:	f023 0303 	bic.w	r3, r3, #3
 801c53a:	3211      	adds	r2, #17
 801c53c:	42a2      	cmp	r2, r4
 801c53e:	bf88      	it	hi
 801c540:	2300      	movhi	r3, #0
 801c542:	4418      	add	r0, r3
 801c544:	2300      	movs	r3, #0
 801c546:	4288      	cmp	r0, r1
 801c548:	d305      	bcc.n	801c556 <__copybits+0x40>
 801c54a:	bd70      	pop	{r4, r5, r6, pc}
 801c54c:	f853 6b04 	ldr.w	r6, [r3], #4
 801c550:	f845 6f04 	str.w	r6, [r5, #4]!
 801c554:	e7eb      	b.n	801c52e <__copybits+0x18>
 801c556:	f840 3b04 	str.w	r3, [r0], #4
 801c55a:	e7f4      	b.n	801c546 <__copybits+0x30>

0801c55c <__any_on>:
 801c55c:	f100 0214 	add.w	r2, r0, #20
 801c560:	6900      	ldr	r0, [r0, #16]
 801c562:	114b      	asrs	r3, r1, #5
 801c564:	4298      	cmp	r0, r3
 801c566:	b510      	push	{r4, lr}
 801c568:	db11      	blt.n	801c58e <__any_on+0x32>
 801c56a:	dd0a      	ble.n	801c582 <__any_on+0x26>
 801c56c:	f011 011f 	ands.w	r1, r1, #31
 801c570:	d007      	beq.n	801c582 <__any_on+0x26>
 801c572:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801c576:	fa24 f001 	lsr.w	r0, r4, r1
 801c57a:	fa00 f101 	lsl.w	r1, r0, r1
 801c57e:	428c      	cmp	r4, r1
 801c580:	d10b      	bne.n	801c59a <__any_on+0x3e>
 801c582:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c586:	4293      	cmp	r3, r2
 801c588:	d803      	bhi.n	801c592 <__any_on+0x36>
 801c58a:	2000      	movs	r0, #0
 801c58c:	bd10      	pop	{r4, pc}
 801c58e:	4603      	mov	r3, r0
 801c590:	e7f7      	b.n	801c582 <__any_on+0x26>
 801c592:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c596:	2900      	cmp	r1, #0
 801c598:	d0f5      	beq.n	801c586 <__any_on+0x2a>
 801c59a:	2001      	movs	r0, #1
 801c59c:	e7f6      	b.n	801c58c <__any_on+0x30>

0801c59e <_realloc_r>:
 801c59e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c5a0:	4607      	mov	r7, r0
 801c5a2:	4614      	mov	r4, r2
 801c5a4:	460e      	mov	r6, r1
 801c5a6:	b921      	cbnz	r1, 801c5b2 <_realloc_r+0x14>
 801c5a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801c5ac:	4611      	mov	r1, r2
 801c5ae:	f7fd b8d1 	b.w	8019754 <_malloc_r>
 801c5b2:	b922      	cbnz	r2, 801c5be <_realloc_r+0x20>
 801c5b4:	f7fd f87e 	bl	80196b4 <_free_r>
 801c5b8:	4625      	mov	r5, r4
 801c5ba:	4628      	mov	r0, r5
 801c5bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c5be:	f001 f841 	bl	801d644 <_malloc_usable_size_r>
 801c5c2:	42a0      	cmp	r0, r4
 801c5c4:	d20f      	bcs.n	801c5e6 <_realloc_r+0x48>
 801c5c6:	4621      	mov	r1, r4
 801c5c8:	4638      	mov	r0, r7
 801c5ca:	f7fd f8c3 	bl	8019754 <_malloc_r>
 801c5ce:	4605      	mov	r5, r0
 801c5d0:	2800      	cmp	r0, #0
 801c5d2:	d0f2      	beq.n	801c5ba <_realloc_r+0x1c>
 801c5d4:	4631      	mov	r1, r6
 801c5d6:	4622      	mov	r2, r4
 801c5d8:	f7fd f82c 	bl	8019634 <memcpy>
 801c5dc:	4631      	mov	r1, r6
 801c5de:	4638      	mov	r0, r7
 801c5e0:	f7fd f868 	bl	80196b4 <_free_r>
 801c5e4:	e7e9      	b.n	801c5ba <_realloc_r+0x1c>
 801c5e6:	4635      	mov	r5, r6
 801c5e8:	e7e7      	b.n	801c5ba <_realloc_r+0x1c>

0801c5ea <__ssputs_r>:
 801c5ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c5ee:	688e      	ldr	r6, [r1, #8]
 801c5f0:	429e      	cmp	r6, r3
 801c5f2:	4682      	mov	sl, r0
 801c5f4:	460c      	mov	r4, r1
 801c5f6:	4690      	mov	r8, r2
 801c5f8:	461f      	mov	r7, r3
 801c5fa:	d838      	bhi.n	801c66e <__ssputs_r+0x84>
 801c5fc:	898a      	ldrh	r2, [r1, #12]
 801c5fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801c602:	d032      	beq.n	801c66a <__ssputs_r+0x80>
 801c604:	6825      	ldr	r5, [r4, #0]
 801c606:	6909      	ldr	r1, [r1, #16]
 801c608:	eba5 0901 	sub.w	r9, r5, r1
 801c60c:	6965      	ldr	r5, [r4, #20]
 801c60e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c612:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c616:	3301      	adds	r3, #1
 801c618:	444b      	add	r3, r9
 801c61a:	106d      	asrs	r5, r5, #1
 801c61c:	429d      	cmp	r5, r3
 801c61e:	bf38      	it	cc
 801c620:	461d      	movcc	r5, r3
 801c622:	0553      	lsls	r3, r2, #21
 801c624:	d531      	bpl.n	801c68a <__ssputs_r+0xa0>
 801c626:	4629      	mov	r1, r5
 801c628:	f7fd f894 	bl	8019754 <_malloc_r>
 801c62c:	4606      	mov	r6, r0
 801c62e:	b950      	cbnz	r0, 801c646 <__ssputs_r+0x5c>
 801c630:	230c      	movs	r3, #12
 801c632:	f8ca 3000 	str.w	r3, [sl]
 801c636:	89a3      	ldrh	r3, [r4, #12]
 801c638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c63c:	81a3      	strh	r3, [r4, #12]
 801c63e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c646:	6921      	ldr	r1, [r4, #16]
 801c648:	464a      	mov	r2, r9
 801c64a:	f7fc fff3 	bl	8019634 <memcpy>
 801c64e:	89a3      	ldrh	r3, [r4, #12]
 801c650:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801c654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c658:	81a3      	strh	r3, [r4, #12]
 801c65a:	6126      	str	r6, [r4, #16]
 801c65c:	6165      	str	r5, [r4, #20]
 801c65e:	444e      	add	r6, r9
 801c660:	eba5 0509 	sub.w	r5, r5, r9
 801c664:	6026      	str	r6, [r4, #0]
 801c666:	60a5      	str	r5, [r4, #8]
 801c668:	463e      	mov	r6, r7
 801c66a:	42be      	cmp	r6, r7
 801c66c:	d900      	bls.n	801c670 <__ssputs_r+0x86>
 801c66e:	463e      	mov	r6, r7
 801c670:	4632      	mov	r2, r6
 801c672:	6820      	ldr	r0, [r4, #0]
 801c674:	4641      	mov	r1, r8
 801c676:	f7fc ffeb 	bl	8019650 <memmove>
 801c67a:	68a3      	ldr	r3, [r4, #8]
 801c67c:	6822      	ldr	r2, [r4, #0]
 801c67e:	1b9b      	subs	r3, r3, r6
 801c680:	4432      	add	r2, r6
 801c682:	60a3      	str	r3, [r4, #8]
 801c684:	6022      	str	r2, [r4, #0]
 801c686:	2000      	movs	r0, #0
 801c688:	e7db      	b.n	801c642 <__ssputs_r+0x58>
 801c68a:	462a      	mov	r2, r5
 801c68c:	f7ff ff87 	bl	801c59e <_realloc_r>
 801c690:	4606      	mov	r6, r0
 801c692:	2800      	cmp	r0, #0
 801c694:	d1e1      	bne.n	801c65a <__ssputs_r+0x70>
 801c696:	6921      	ldr	r1, [r4, #16]
 801c698:	4650      	mov	r0, sl
 801c69a:	f7fd f80b 	bl	80196b4 <_free_r>
 801c69e:	e7c7      	b.n	801c630 <__ssputs_r+0x46>

0801c6a0 <_svfiprintf_r>:
 801c6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6a4:	4698      	mov	r8, r3
 801c6a6:	898b      	ldrh	r3, [r1, #12]
 801c6a8:	061b      	lsls	r3, r3, #24
 801c6aa:	b09d      	sub	sp, #116	; 0x74
 801c6ac:	4607      	mov	r7, r0
 801c6ae:	460d      	mov	r5, r1
 801c6b0:	4614      	mov	r4, r2
 801c6b2:	d50e      	bpl.n	801c6d2 <_svfiprintf_r+0x32>
 801c6b4:	690b      	ldr	r3, [r1, #16]
 801c6b6:	b963      	cbnz	r3, 801c6d2 <_svfiprintf_r+0x32>
 801c6b8:	2140      	movs	r1, #64	; 0x40
 801c6ba:	f7fd f84b 	bl	8019754 <_malloc_r>
 801c6be:	6028      	str	r0, [r5, #0]
 801c6c0:	6128      	str	r0, [r5, #16]
 801c6c2:	b920      	cbnz	r0, 801c6ce <_svfiprintf_r+0x2e>
 801c6c4:	230c      	movs	r3, #12
 801c6c6:	603b      	str	r3, [r7, #0]
 801c6c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c6cc:	e0d1      	b.n	801c872 <_svfiprintf_r+0x1d2>
 801c6ce:	2340      	movs	r3, #64	; 0x40
 801c6d0:	616b      	str	r3, [r5, #20]
 801c6d2:	2300      	movs	r3, #0
 801c6d4:	9309      	str	r3, [sp, #36]	; 0x24
 801c6d6:	2320      	movs	r3, #32
 801c6d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c6dc:	f8cd 800c 	str.w	r8, [sp, #12]
 801c6e0:	2330      	movs	r3, #48	; 0x30
 801c6e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801c88c <_svfiprintf_r+0x1ec>
 801c6e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c6ea:	f04f 0901 	mov.w	r9, #1
 801c6ee:	4623      	mov	r3, r4
 801c6f0:	469a      	mov	sl, r3
 801c6f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c6f6:	b10a      	cbz	r2, 801c6fc <_svfiprintf_r+0x5c>
 801c6f8:	2a25      	cmp	r2, #37	; 0x25
 801c6fa:	d1f9      	bne.n	801c6f0 <_svfiprintf_r+0x50>
 801c6fc:	ebba 0b04 	subs.w	fp, sl, r4
 801c700:	d00b      	beq.n	801c71a <_svfiprintf_r+0x7a>
 801c702:	465b      	mov	r3, fp
 801c704:	4622      	mov	r2, r4
 801c706:	4629      	mov	r1, r5
 801c708:	4638      	mov	r0, r7
 801c70a:	f7ff ff6e 	bl	801c5ea <__ssputs_r>
 801c70e:	3001      	adds	r0, #1
 801c710:	f000 80aa 	beq.w	801c868 <_svfiprintf_r+0x1c8>
 801c714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c716:	445a      	add	r2, fp
 801c718:	9209      	str	r2, [sp, #36]	; 0x24
 801c71a:	f89a 3000 	ldrb.w	r3, [sl]
 801c71e:	2b00      	cmp	r3, #0
 801c720:	f000 80a2 	beq.w	801c868 <_svfiprintf_r+0x1c8>
 801c724:	2300      	movs	r3, #0
 801c726:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c72a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c72e:	f10a 0a01 	add.w	sl, sl, #1
 801c732:	9304      	str	r3, [sp, #16]
 801c734:	9307      	str	r3, [sp, #28]
 801c736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c73a:	931a      	str	r3, [sp, #104]	; 0x68
 801c73c:	4654      	mov	r4, sl
 801c73e:	2205      	movs	r2, #5
 801c740:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c744:	4851      	ldr	r0, [pc, #324]	; (801c88c <_svfiprintf_r+0x1ec>)
 801c746:	f7e3 fd5b 	bl	8000200 <memchr>
 801c74a:	9a04      	ldr	r2, [sp, #16]
 801c74c:	b9d8      	cbnz	r0, 801c786 <_svfiprintf_r+0xe6>
 801c74e:	06d0      	lsls	r0, r2, #27
 801c750:	bf44      	itt	mi
 801c752:	2320      	movmi	r3, #32
 801c754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c758:	0711      	lsls	r1, r2, #28
 801c75a:	bf44      	itt	mi
 801c75c:	232b      	movmi	r3, #43	; 0x2b
 801c75e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c762:	f89a 3000 	ldrb.w	r3, [sl]
 801c766:	2b2a      	cmp	r3, #42	; 0x2a
 801c768:	d015      	beq.n	801c796 <_svfiprintf_r+0xf6>
 801c76a:	9a07      	ldr	r2, [sp, #28]
 801c76c:	4654      	mov	r4, sl
 801c76e:	2000      	movs	r0, #0
 801c770:	f04f 0c0a 	mov.w	ip, #10
 801c774:	4621      	mov	r1, r4
 801c776:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c77a:	3b30      	subs	r3, #48	; 0x30
 801c77c:	2b09      	cmp	r3, #9
 801c77e:	d94e      	bls.n	801c81e <_svfiprintf_r+0x17e>
 801c780:	b1b0      	cbz	r0, 801c7b0 <_svfiprintf_r+0x110>
 801c782:	9207      	str	r2, [sp, #28]
 801c784:	e014      	b.n	801c7b0 <_svfiprintf_r+0x110>
 801c786:	eba0 0308 	sub.w	r3, r0, r8
 801c78a:	fa09 f303 	lsl.w	r3, r9, r3
 801c78e:	4313      	orrs	r3, r2
 801c790:	9304      	str	r3, [sp, #16]
 801c792:	46a2      	mov	sl, r4
 801c794:	e7d2      	b.n	801c73c <_svfiprintf_r+0x9c>
 801c796:	9b03      	ldr	r3, [sp, #12]
 801c798:	1d19      	adds	r1, r3, #4
 801c79a:	681b      	ldr	r3, [r3, #0]
 801c79c:	9103      	str	r1, [sp, #12]
 801c79e:	2b00      	cmp	r3, #0
 801c7a0:	bfbb      	ittet	lt
 801c7a2:	425b      	neglt	r3, r3
 801c7a4:	f042 0202 	orrlt.w	r2, r2, #2
 801c7a8:	9307      	strge	r3, [sp, #28]
 801c7aa:	9307      	strlt	r3, [sp, #28]
 801c7ac:	bfb8      	it	lt
 801c7ae:	9204      	strlt	r2, [sp, #16]
 801c7b0:	7823      	ldrb	r3, [r4, #0]
 801c7b2:	2b2e      	cmp	r3, #46	; 0x2e
 801c7b4:	d10c      	bne.n	801c7d0 <_svfiprintf_r+0x130>
 801c7b6:	7863      	ldrb	r3, [r4, #1]
 801c7b8:	2b2a      	cmp	r3, #42	; 0x2a
 801c7ba:	d135      	bne.n	801c828 <_svfiprintf_r+0x188>
 801c7bc:	9b03      	ldr	r3, [sp, #12]
 801c7be:	1d1a      	adds	r2, r3, #4
 801c7c0:	681b      	ldr	r3, [r3, #0]
 801c7c2:	9203      	str	r2, [sp, #12]
 801c7c4:	2b00      	cmp	r3, #0
 801c7c6:	bfb8      	it	lt
 801c7c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c7cc:	3402      	adds	r4, #2
 801c7ce:	9305      	str	r3, [sp, #20]
 801c7d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801c89c <_svfiprintf_r+0x1fc>
 801c7d4:	7821      	ldrb	r1, [r4, #0]
 801c7d6:	2203      	movs	r2, #3
 801c7d8:	4650      	mov	r0, sl
 801c7da:	f7e3 fd11 	bl	8000200 <memchr>
 801c7de:	b140      	cbz	r0, 801c7f2 <_svfiprintf_r+0x152>
 801c7e0:	2340      	movs	r3, #64	; 0x40
 801c7e2:	eba0 000a 	sub.w	r0, r0, sl
 801c7e6:	fa03 f000 	lsl.w	r0, r3, r0
 801c7ea:	9b04      	ldr	r3, [sp, #16]
 801c7ec:	4303      	orrs	r3, r0
 801c7ee:	3401      	adds	r4, #1
 801c7f0:	9304      	str	r3, [sp, #16]
 801c7f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c7f6:	4826      	ldr	r0, [pc, #152]	; (801c890 <_svfiprintf_r+0x1f0>)
 801c7f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c7fc:	2206      	movs	r2, #6
 801c7fe:	f7e3 fcff 	bl	8000200 <memchr>
 801c802:	2800      	cmp	r0, #0
 801c804:	d038      	beq.n	801c878 <_svfiprintf_r+0x1d8>
 801c806:	4b23      	ldr	r3, [pc, #140]	; (801c894 <_svfiprintf_r+0x1f4>)
 801c808:	bb1b      	cbnz	r3, 801c852 <_svfiprintf_r+0x1b2>
 801c80a:	9b03      	ldr	r3, [sp, #12]
 801c80c:	3307      	adds	r3, #7
 801c80e:	f023 0307 	bic.w	r3, r3, #7
 801c812:	3308      	adds	r3, #8
 801c814:	9303      	str	r3, [sp, #12]
 801c816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c818:	4433      	add	r3, r6
 801c81a:	9309      	str	r3, [sp, #36]	; 0x24
 801c81c:	e767      	b.n	801c6ee <_svfiprintf_r+0x4e>
 801c81e:	fb0c 3202 	mla	r2, ip, r2, r3
 801c822:	460c      	mov	r4, r1
 801c824:	2001      	movs	r0, #1
 801c826:	e7a5      	b.n	801c774 <_svfiprintf_r+0xd4>
 801c828:	2300      	movs	r3, #0
 801c82a:	3401      	adds	r4, #1
 801c82c:	9305      	str	r3, [sp, #20]
 801c82e:	4619      	mov	r1, r3
 801c830:	f04f 0c0a 	mov.w	ip, #10
 801c834:	4620      	mov	r0, r4
 801c836:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c83a:	3a30      	subs	r2, #48	; 0x30
 801c83c:	2a09      	cmp	r2, #9
 801c83e:	d903      	bls.n	801c848 <_svfiprintf_r+0x1a8>
 801c840:	2b00      	cmp	r3, #0
 801c842:	d0c5      	beq.n	801c7d0 <_svfiprintf_r+0x130>
 801c844:	9105      	str	r1, [sp, #20]
 801c846:	e7c3      	b.n	801c7d0 <_svfiprintf_r+0x130>
 801c848:	fb0c 2101 	mla	r1, ip, r1, r2
 801c84c:	4604      	mov	r4, r0
 801c84e:	2301      	movs	r3, #1
 801c850:	e7f0      	b.n	801c834 <_svfiprintf_r+0x194>
 801c852:	ab03      	add	r3, sp, #12
 801c854:	9300      	str	r3, [sp, #0]
 801c856:	462a      	mov	r2, r5
 801c858:	4b0f      	ldr	r3, [pc, #60]	; (801c898 <_svfiprintf_r+0x1f8>)
 801c85a:	a904      	add	r1, sp, #16
 801c85c:	4638      	mov	r0, r7
 801c85e:	f3af 8000 	nop.w
 801c862:	1c42      	adds	r2, r0, #1
 801c864:	4606      	mov	r6, r0
 801c866:	d1d6      	bne.n	801c816 <_svfiprintf_r+0x176>
 801c868:	89ab      	ldrh	r3, [r5, #12]
 801c86a:	065b      	lsls	r3, r3, #25
 801c86c:	f53f af2c 	bmi.w	801c6c8 <_svfiprintf_r+0x28>
 801c870:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c872:	b01d      	add	sp, #116	; 0x74
 801c874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c878:	ab03      	add	r3, sp, #12
 801c87a:	9300      	str	r3, [sp, #0]
 801c87c:	462a      	mov	r2, r5
 801c87e:	4b06      	ldr	r3, [pc, #24]	; (801c898 <_svfiprintf_r+0x1f8>)
 801c880:	a904      	add	r1, sp, #16
 801c882:	4638      	mov	r0, r7
 801c884:	f000 fba6 	bl	801cfd4 <_printf_i>
 801c888:	e7eb      	b.n	801c862 <_svfiprintf_r+0x1c2>
 801c88a:	bf00      	nop
 801c88c:	0801f924 	.word	0x0801f924
 801c890:	0801f92e 	.word	0x0801f92e
 801c894:	00000000 	.word	0x00000000
 801c898:	0801c5eb 	.word	0x0801c5eb
 801c89c:	0801f92a 	.word	0x0801f92a

0801c8a0 <_sungetc_r>:
 801c8a0:	b538      	push	{r3, r4, r5, lr}
 801c8a2:	1c4b      	adds	r3, r1, #1
 801c8a4:	4614      	mov	r4, r2
 801c8a6:	d103      	bne.n	801c8b0 <_sungetc_r+0x10>
 801c8a8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801c8ac:	4628      	mov	r0, r5
 801c8ae:	bd38      	pop	{r3, r4, r5, pc}
 801c8b0:	8993      	ldrh	r3, [r2, #12]
 801c8b2:	f023 0320 	bic.w	r3, r3, #32
 801c8b6:	8193      	strh	r3, [r2, #12]
 801c8b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801c8ba:	6852      	ldr	r2, [r2, #4]
 801c8bc:	b2cd      	uxtb	r5, r1
 801c8be:	b18b      	cbz	r3, 801c8e4 <_sungetc_r+0x44>
 801c8c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801c8c2:	4293      	cmp	r3, r2
 801c8c4:	dd08      	ble.n	801c8d8 <_sungetc_r+0x38>
 801c8c6:	6823      	ldr	r3, [r4, #0]
 801c8c8:	1e5a      	subs	r2, r3, #1
 801c8ca:	6022      	str	r2, [r4, #0]
 801c8cc:	f803 5c01 	strb.w	r5, [r3, #-1]
 801c8d0:	6863      	ldr	r3, [r4, #4]
 801c8d2:	3301      	adds	r3, #1
 801c8d4:	6063      	str	r3, [r4, #4]
 801c8d6:	e7e9      	b.n	801c8ac <_sungetc_r+0xc>
 801c8d8:	4621      	mov	r1, r4
 801c8da:	f000 fe43 	bl	801d564 <__submore>
 801c8de:	2800      	cmp	r0, #0
 801c8e0:	d0f1      	beq.n	801c8c6 <_sungetc_r+0x26>
 801c8e2:	e7e1      	b.n	801c8a8 <_sungetc_r+0x8>
 801c8e4:	6921      	ldr	r1, [r4, #16]
 801c8e6:	6823      	ldr	r3, [r4, #0]
 801c8e8:	b151      	cbz	r1, 801c900 <_sungetc_r+0x60>
 801c8ea:	4299      	cmp	r1, r3
 801c8ec:	d208      	bcs.n	801c900 <_sungetc_r+0x60>
 801c8ee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801c8f2:	42a9      	cmp	r1, r5
 801c8f4:	d104      	bne.n	801c900 <_sungetc_r+0x60>
 801c8f6:	3b01      	subs	r3, #1
 801c8f8:	3201      	adds	r2, #1
 801c8fa:	6023      	str	r3, [r4, #0]
 801c8fc:	6062      	str	r2, [r4, #4]
 801c8fe:	e7d5      	b.n	801c8ac <_sungetc_r+0xc>
 801c900:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801c904:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c908:	6363      	str	r3, [r4, #52]	; 0x34
 801c90a:	2303      	movs	r3, #3
 801c90c:	63a3      	str	r3, [r4, #56]	; 0x38
 801c90e:	4623      	mov	r3, r4
 801c910:	f803 5f46 	strb.w	r5, [r3, #70]!
 801c914:	6023      	str	r3, [r4, #0]
 801c916:	2301      	movs	r3, #1
 801c918:	e7dc      	b.n	801c8d4 <_sungetc_r+0x34>

0801c91a <__ssrefill_r>:
 801c91a:	b510      	push	{r4, lr}
 801c91c:	460c      	mov	r4, r1
 801c91e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801c920:	b169      	cbz	r1, 801c93e <__ssrefill_r+0x24>
 801c922:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c926:	4299      	cmp	r1, r3
 801c928:	d001      	beq.n	801c92e <__ssrefill_r+0x14>
 801c92a:	f7fc fec3 	bl	80196b4 <_free_r>
 801c92e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c930:	6063      	str	r3, [r4, #4]
 801c932:	2000      	movs	r0, #0
 801c934:	6360      	str	r0, [r4, #52]	; 0x34
 801c936:	b113      	cbz	r3, 801c93e <__ssrefill_r+0x24>
 801c938:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801c93a:	6023      	str	r3, [r4, #0]
 801c93c:	bd10      	pop	{r4, pc}
 801c93e:	6923      	ldr	r3, [r4, #16]
 801c940:	6023      	str	r3, [r4, #0]
 801c942:	2300      	movs	r3, #0
 801c944:	6063      	str	r3, [r4, #4]
 801c946:	89a3      	ldrh	r3, [r4, #12]
 801c948:	f043 0320 	orr.w	r3, r3, #32
 801c94c:	81a3      	strh	r3, [r4, #12]
 801c94e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c952:	e7f3      	b.n	801c93c <__ssrefill_r+0x22>

0801c954 <__ssvfiscanf_r>:
 801c954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c958:	460c      	mov	r4, r1
 801c95a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801c95e:	2100      	movs	r1, #0
 801c960:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801c964:	49b2      	ldr	r1, [pc, #712]	; (801cc30 <__ssvfiscanf_r+0x2dc>)
 801c966:	91a0      	str	r1, [sp, #640]	; 0x280
 801c968:	f10d 0804 	add.w	r8, sp, #4
 801c96c:	49b1      	ldr	r1, [pc, #708]	; (801cc34 <__ssvfiscanf_r+0x2e0>)
 801c96e:	4fb2      	ldr	r7, [pc, #712]	; (801cc38 <__ssvfiscanf_r+0x2e4>)
 801c970:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 801cc3c <__ssvfiscanf_r+0x2e8>
 801c974:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801c978:	4606      	mov	r6, r0
 801c97a:	91a1      	str	r1, [sp, #644]	; 0x284
 801c97c:	9300      	str	r3, [sp, #0]
 801c97e:	f892 a000 	ldrb.w	sl, [r2]
 801c982:	f1ba 0f00 	cmp.w	sl, #0
 801c986:	f000 8151 	beq.w	801cc2c <__ssvfiscanf_r+0x2d8>
 801c98a:	f81a 3007 	ldrb.w	r3, [sl, r7]
 801c98e:	f013 0308 	ands.w	r3, r3, #8
 801c992:	f102 0501 	add.w	r5, r2, #1
 801c996:	d019      	beq.n	801c9cc <__ssvfiscanf_r+0x78>
 801c998:	6863      	ldr	r3, [r4, #4]
 801c99a:	2b00      	cmp	r3, #0
 801c99c:	dd0f      	ble.n	801c9be <__ssvfiscanf_r+0x6a>
 801c99e:	6823      	ldr	r3, [r4, #0]
 801c9a0:	781a      	ldrb	r2, [r3, #0]
 801c9a2:	5cba      	ldrb	r2, [r7, r2]
 801c9a4:	0712      	lsls	r2, r2, #28
 801c9a6:	d401      	bmi.n	801c9ac <__ssvfiscanf_r+0x58>
 801c9a8:	462a      	mov	r2, r5
 801c9aa:	e7e8      	b.n	801c97e <__ssvfiscanf_r+0x2a>
 801c9ac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801c9ae:	3201      	adds	r2, #1
 801c9b0:	9245      	str	r2, [sp, #276]	; 0x114
 801c9b2:	6862      	ldr	r2, [r4, #4]
 801c9b4:	3301      	adds	r3, #1
 801c9b6:	3a01      	subs	r2, #1
 801c9b8:	6062      	str	r2, [r4, #4]
 801c9ba:	6023      	str	r3, [r4, #0]
 801c9bc:	e7ec      	b.n	801c998 <__ssvfiscanf_r+0x44>
 801c9be:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801c9c0:	4621      	mov	r1, r4
 801c9c2:	4630      	mov	r0, r6
 801c9c4:	4798      	blx	r3
 801c9c6:	2800      	cmp	r0, #0
 801c9c8:	d0e9      	beq.n	801c99e <__ssvfiscanf_r+0x4a>
 801c9ca:	e7ed      	b.n	801c9a8 <__ssvfiscanf_r+0x54>
 801c9cc:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 801c9d0:	f040 8083 	bne.w	801cada <__ssvfiscanf_r+0x186>
 801c9d4:	9341      	str	r3, [sp, #260]	; 0x104
 801c9d6:	9343      	str	r3, [sp, #268]	; 0x10c
 801c9d8:	7853      	ldrb	r3, [r2, #1]
 801c9da:	2b2a      	cmp	r3, #42	; 0x2a
 801c9dc:	bf02      	ittt	eq
 801c9de:	2310      	moveq	r3, #16
 801c9e0:	1c95      	addeq	r5, r2, #2
 801c9e2:	9341      	streq	r3, [sp, #260]	; 0x104
 801c9e4:	220a      	movs	r2, #10
 801c9e6:	46ab      	mov	fp, r5
 801c9e8:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801c9ec:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801c9f0:	2b09      	cmp	r3, #9
 801c9f2:	d91d      	bls.n	801ca30 <__ssvfiscanf_r+0xdc>
 801c9f4:	4891      	ldr	r0, [pc, #580]	; (801cc3c <__ssvfiscanf_r+0x2e8>)
 801c9f6:	2203      	movs	r2, #3
 801c9f8:	f7e3 fc02 	bl	8000200 <memchr>
 801c9fc:	b140      	cbz	r0, 801ca10 <__ssvfiscanf_r+0xbc>
 801c9fe:	2301      	movs	r3, #1
 801ca00:	eba0 0009 	sub.w	r0, r0, r9
 801ca04:	fa03 f000 	lsl.w	r0, r3, r0
 801ca08:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ca0a:	4318      	orrs	r0, r3
 801ca0c:	9041      	str	r0, [sp, #260]	; 0x104
 801ca0e:	465d      	mov	r5, fp
 801ca10:	f815 3b01 	ldrb.w	r3, [r5], #1
 801ca14:	2b78      	cmp	r3, #120	; 0x78
 801ca16:	d806      	bhi.n	801ca26 <__ssvfiscanf_r+0xd2>
 801ca18:	2b57      	cmp	r3, #87	; 0x57
 801ca1a:	d810      	bhi.n	801ca3e <__ssvfiscanf_r+0xea>
 801ca1c:	2b25      	cmp	r3, #37	; 0x25
 801ca1e:	d05c      	beq.n	801cada <__ssvfiscanf_r+0x186>
 801ca20:	d856      	bhi.n	801cad0 <__ssvfiscanf_r+0x17c>
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	d074      	beq.n	801cb10 <__ssvfiscanf_r+0x1bc>
 801ca26:	2303      	movs	r3, #3
 801ca28:	9347      	str	r3, [sp, #284]	; 0x11c
 801ca2a:	230a      	movs	r3, #10
 801ca2c:	9342      	str	r3, [sp, #264]	; 0x108
 801ca2e:	e081      	b.n	801cb34 <__ssvfiscanf_r+0x1e0>
 801ca30:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801ca32:	fb02 1303 	mla	r3, r2, r3, r1
 801ca36:	3b30      	subs	r3, #48	; 0x30
 801ca38:	9343      	str	r3, [sp, #268]	; 0x10c
 801ca3a:	465d      	mov	r5, fp
 801ca3c:	e7d3      	b.n	801c9e6 <__ssvfiscanf_r+0x92>
 801ca3e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801ca42:	2a20      	cmp	r2, #32
 801ca44:	d8ef      	bhi.n	801ca26 <__ssvfiscanf_r+0xd2>
 801ca46:	a101      	add	r1, pc, #4	; (adr r1, 801ca4c <__ssvfiscanf_r+0xf8>)
 801ca48:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801ca4c:	0801cb1f 	.word	0x0801cb1f
 801ca50:	0801ca27 	.word	0x0801ca27
 801ca54:	0801ca27 	.word	0x0801ca27
 801ca58:	0801cb7d 	.word	0x0801cb7d
 801ca5c:	0801ca27 	.word	0x0801ca27
 801ca60:	0801ca27 	.word	0x0801ca27
 801ca64:	0801ca27 	.word	0x0801ca27
 801ca68:	0801ca27 	.word	0x0801ca27
 801ca6c:	0801ca27 	.word	0x0801ca27
 801ca70:	0801ca27 	.word	0x0801ca27
 801ca74:	0801ca27 	.word	0x0801ca27
 801ca78:	0801cb93 	.word	0x0801cb93
 801ca7c:	0801cb69 	.word	0x0801cb69
 801ca80:	0801cad7 	.word	0x0801cad7
 801ca84:	0801cad7 	.word	0x0801cad7
 801ca88:	0801cad7 	.word	0x0801cad7
 801ca8c:	0801ca27 	.word	0x0801ca27
 801ca90:	0801cb6d 	.word	0x0801cb6d
 801ca94:	0801ca27 	.word	0x0801ca27
 801ca98:	0801ca27 	.word	0x0801ca27
 801ca9c:	0801ca27 	.word	0x0801ca27
 801caa0:	0801ca27 	.word	0x0801ca27
 801caa4:	0801cba3 	.word	0x0801cba3
 801caa8:	0801cb75 	.word	0x0801cb75
 801caac:	0801cb17 	.word	0x0801cb17
 801cab0:	0801ca27 	.word	0x0801ca27
 801cab4:	0801ca27 	.word	0x0801ca27
 801cab8:	0801cb9f 	.word	0x0801cb9f
 801cabc:	0801ca27 	.word	0x0801ca27
 801cac0:	0801cb69 	.word	0x0801cb69
 801cac4:	0801ca27 	.word	0x0801ca27
 801cac8:	0801ca27 	.word	0x0801ca27
 801cacc:	0801cb1f 	.word	0x0801cb1f
 801cad0:	3b45      	subs	r3, #69	; 0x45
 801cad2:	2b02      	cmp	r3, #2
 801cad4:	d8a7      	bhi.n	801ca26 <__ssvfiscanf_r+0xd2>
 801cad6:	2305      	movs	r3, #5
 801cad8:	e02b      	b.n	801cb32 <__ssvfiscanf_r+0x1de>
 801cada:	6863      	ldr	r3, [r4, #4]
 801cadc:	2b00      	cmp	r3, #0
 801cade:	dd0d      	ble.n	801cafc <__ssvfiscanf_r+0x1a8>
 801cae0:	6823      	ldr	r3, [r4, #0]
 801cae2:	781a      	ldrb	r2, [r3, #0]
 801cae4:	4552      	cmp	r2, sl
 801cae6:	f040 80a1 	bne.w	801cc2c <__ssvfiscanf_r+0x2d8>
 801caea:	3301      	adds	r3, #1
 801caec:	6862      	ldr	r2, [r4, #4]
 801caee:	6023      	str	r3, [r4, #0]
 801caf0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801caf2:	3a01      	subs	r2, #1
 801caf4:	3301      	adds	r3, #1
 801caf6:	6062      	str	r2, [r4, #4]
 801caf8:	9345      	str	r3, [sp, #276]	; 0x114
 801cafa:	e755      	b.n	801c9a8 <__ssvfiscanf_r+0x54>
 801cafc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801cafe:	4621      	mov	r1, r4
 801cb00:	4630      	mov	r0, r6
 801cb02:	4798      	blx	r3
 801cb04:	2800      	cmp	r0, #0
 801cb06:	d0eb      	beq.n	801cae0 <__ssvfiscanf_r+0x18c>
 801cb08:	9844      	ldr	r0, [sp, #272]	; 0x110
 801cb0a:	2800      	cmp	r0, #0
 801cb0c:	f040 8084 	bne.w	801cc18 <__ssvfiscanf_r+0x2c4>
 801cb10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cb14:	e086      	b.n	801cc24 <__ssvfiscanf_r+0x2d0>
 801cb16:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801cb18:	f042 0220 	orr.w	r2, r2, #32
 801cb1c:	9241      	str	r2, [sp, #260]	; 0x104
 801cb1e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801cb20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801cb24:	9241      	str	r2, [sp, #260]	; 0x104
 801cb26:	2210      	movs	r2, #16
 801cb28:	2b6f      	cmp	r3, #111	; 0x6f
 801cb2a:	9242      	str	r2, [sp, #264]	; 0x108
 801cb2c:	bf34      	ite	cc
 801cb2e:	2303      	movcc	r3, #3
 801cb30:	2304      	movcs	r3, #4
 801cb32:	9347      	str	r3, [sp, #284]	; 0x11c
 801cb34:	6863      	ldr	r3, [r4, #4]
 801cb36:	2b00      	cmp	r3, #0
 801cb38:	dd41      	ble.n	801cbbe <__ssvfiscanf_r+0x26a>
 801cb3a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801cb3c:	0659      	lsls	r1, r3, #25
 801cb3e:	d404      	bmi.n	801cb4a <__ssvfiscanf_r+0x1f6>
 801cb40:	6823      	ldr	r3, [r4, #0]
 801cb42:	781a      	ldrb	r2, [r3, #0]
 801cb44:	5cba      	ldrb	r2, [r7, r2]
 801cb46:	0712      	lsls	r2, r2, #28
 801cb48:	d440      	bmi.n	801cbcc <__ssvfiscanf_r+0x278>
 801cb4a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801cb4c:	2b02      	cmp	r3, #2
 801cb4e:	dc4f      	bgt.n	801cbf0 <__ssvfiscanf_r+0x29c>
 801cb50:	466b      	mov	r3, sp
 801cb52:	4622      	mov	r2, r4
 801cb54:	a941      	add	r1, sp, #260	; 0x104
 801cb56:	4630      	mov	r0, r6
 801cb58:	f000 fb62 	bl	801d220 <_scanf_chars>
 801cb5c:	2801      	cmp	r0, #1
 801cb5e:	d065      	beq.n	801cc2c <__ssvfiscanf_r+0x2d8>
 801cb60:	2802      	cmp	r0, #2
 801cb62:	f47f af21 	bne.w	801c9a8 <__ssvfiscanf_r+0x54>
 801cb66:	e7cf      	b.n	801cb08 <__ssvfiscanf_r+0x1b4>
 801cb68:	220a      	movs	r2, #10
 801cb6a:	e7dd      	b.n	801cb28 <__ssvfiscanf_r+0x1d4>
 801cb6c:	2300      	movs	r3, #0
 801cb6e:	9342      	str	r3, [sp, #264]	; 0x108
 801cb70:	2303      	movs	r3, #3
 801cb72:	e7de      	b.n	801cb32 <__ssvfiscanf_r+0x1de>
 801cb74:	2308      	movs	r3, #8
 801cb76:	9342      	str	r3, [sp, #264]	; 0x108
 801cb78:	2304      	movs	r3, #4
 801cb7a:	e7da      	b.n	801cb32 <__ssvfiscanf_r+0x1de>
 801cb7c:	4629      	mov	r1, r5
 801cb7e:	4640      	mov	r0, r8
 801cb80:	f000 fcb6 	bl	801d4f0 <__sccl>
 801cb84:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801cb86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cb8a:	9341      	str	r3, [sp, #260]	; 0x104
 801cb8c:	4605      	mov	r5, r0
 801cb8e:	2301      	movs	r3, #1
 801cb90:	e7cf      	b.n	801cb32 <__ssvfiscanf_r+0x1de>
 801cb92:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801cb94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cb98:	9341      	str	r3, [sp, #260]	; 0x104
 801cb9a:	2300      	movs	r3, #0
 801cb9c:	e7c9      	b.n	801cb32 <__ssvfiscanf_r+0x1de>
 801cb9e:	2302      	movs	r3, #2
 801cba0:	e7c7      	b.n	801cb32 <__ssvfiscanf_r+0x1de>
 801cba2:	9841      	ldr	r0, [sp, #260]	; 0x104
 801cba4:	06c3      	lsls	r3, r0, #27
 801cba6:	f53f aeff 	bmi.w	801c9a8 <__ssvfiscanf_r+0x54>
 801cbaa:	9b00      	ldr	r3, [sp, #0]
 801cbac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801cbae:	1d19      	adds	r1, r3, #4
 801cbb0:	9100      	str	r1, [sp, #0]
 801cbb2:	681b      	ldr	r3, [r3, #0]
 801cbb4:	07c0      	lsls	r0, r0, #31
 801cbb6:	bf4c      	ite	mi
 801cbb8:	801a      	strhmi	r2, [r3, #0]
 801cbba:	601a      	strpl	r2, [r3, #0]
 801cbbc:	e6f4      	b.n	801c9a8 <__ssvfiscanf_r+0x54>
 801cbbe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801cbc0:	4621      	mov	r1, r4
 801cbc2:	4630      	mov	r0, r6
 801cbc4:	4798      	blx	r3
 801cbc6:	2800      	cmp	r0, #0
 801cbc8:	d0b7      	beq.n	801cb3a <__ssvfiscanf_r+0x1e6>
 801cbca:	e79d      	b.n	801cb08 <__ssvfiscanf_r+0x1b4>
 801cbcc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801cbce:	3201      	adds	r2, #1
 801cbd0:	9245      	str	r2, [sp, #276]	; 0x114
 801cbd2:	6862      	ldr	r2, [r4, #4]
 801cbd4:	3a01      	subs	r2, #1
 801cbd6:	2a00      	cmp	r2, #0
 801cbd8:	6062      	str	r2, [r4, #4]
 801cbda:	dd02      	ble.n	801cbe2 <__ssvfiscanf_r+0x28e>
 801cbdc:	3301      	adds	r3, #1
 801cbde:	6023      	str	r3, [r4, #0]
 801cbe0:	e7ae      	b.n	801cb40 <__ssvfiscanf_r+0x1ec>
 801cbe2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801cbe4:	4621      	mov	r1, r4
 801cbe6:	4630      	mov	r0, r6
 801cbe8:	4798      	blx	r3
 801cbea:	2800      	cmp	r0, #0
 801cbec:	d0a8      	beq.n	801cb40 <__ssvfiscanf_r+0x1ec>
 801cbee:	e78b      	b.n	801cb08 <__ssvfiscanf_r+0x1b4>
 801cbf0:	2b04      	cmp	r3, #4
 801cbf2:	dc06      	bgt.n	801cc02 <__ssvfiscanf_r+0x2ae>
 801cbf4:	466b      	mov	r3, sp
 801cbf6:	4622      	mov	r2, r4
 801cbf8:	a941      	add	r1, sp, #260	; 0x104
 801cbfa:	4630      	mov	r0, r6
 801cbfc:	f000 fb68 	bl	801d2d0 <_scanf_i>
 801cc00:	e7ac      	b.n	801cb5c <__ssvfiscanf_r+0x208>
 801cc02:	4b0f      	ldr	r3, [pc, #60]	; (801cc40 <__ssvfiscanf_r+0x2ec>)
 801cc04:	2b00      	cmp	r3, #0
 801cc06:	f43f aecf 	beq.w	801c9a8 <__ssvfiscanf_r+0x54>
 801cc0a:	466b      	mov	r3, sp
 801cc0c:	4622      	mov	r2, r4
 801cc0e:	a941      	add	r1, sp, #260	; 0x104
 801cc10:	4630      	mov	r0, r6
 801cc12:	f7fc fdf9 	bl	8019808 <_scanf_float>
 801cc16:	e7a1      	b.n	801cb5c <__ssvfiscanf_r+0x208>
 801cc18:	89a3      	ldrh	r3, [r4, #12]
 801cc1a:	f013 0f40 	tst.w	r3, #64	; 0x40
 801cc1e:	bf18      	it	ne
 801cc20:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 801cc24:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801cc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cc2c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801cc2e:	e7f9      	b.n	801cc24 <__ssvfiscanf_r+0x2d0>
 801cc30:	0801c8a1 	.word	0x0801c8a1
 801cc34:	0801c91b 	.word	0x0801c91b
 801cc38:	0801f4b9 	.word	0x0801f4b9
 801cc3c:	0801f92a 	.word	0x0801f92a
 801cc40:	08019809 	.word	0x08019809

0801cc44 <__sfputc_r>:
 801cc44:	6893      	ldr	r3, [r2, #8]
 801cc46:	3b01      	subs	r3, #1
 801cc48:	2b00      	cmp	r3, #0
 801cc4a:	b410      	push	{r4}
 801cc4c:	6093      	str	r3, [r2, #8]
 801cc4e:	da08      	bge.n	801cc62 <__sfputc_r+0x1e>
 801cc50:	6994      	ldr	r4, [r2, #24]
 801cc52:	42a3      	cmp	r3, r4
 801cc54:	db01      	blt.n	801cc5a <__sfputc_r+0x16>
 801cc56:	290a      	cmp	r1, #10
 801cc58:	d103      	bne.n	801cc62 <__sfputc_r+0x1e>
 801cc5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cc5e:	f7fe b90b 	b.w	801ae78 <__swbuf_r>
 801cc62:	6813      	ldr	r3, [r2, #0]
 801cc64:	1c58      	adds	r0, r3, #1
 801cc66:	6010      	str	r0, [r2, #0]
 801cc68:	7019      	strb	r1, [r3, #0]
 801cc6a:	4608      	mov	r0, r1
 801cc6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cc70:	4770      	bx	lr

0801cc72 <__sfputs_r>:
 801cc72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc74:	4606      	mov	r6, r0
 801cc76:	460f      	mov	r7, r1
 801cc78:	4614      	mov	r4, r2
 801cc7a:	18d5      	adds	r5, r2, r3
 801cc7c:	42ac      	cmp	r4, r5
 801cc7e:	d101      	bne.n	801cc84 <__sfputs_r+0x12>
 801cc80:	2000      	movs	r0, #0
 801cc82:	e007      	b.n	801cc94 <__sfputs_r+0x22>
 801cc84:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cc88:	463a      	mov	r2, r7
 801cc8a:	4630      	mov	r0, r6
 801cc8c:	f7ff ffda 	bl	801cc44 <__sfputc_r>
 801cc90:	1c43      	adds	r3, r0, #1
 801cc92:	d1f3      	bne.n	801cc7c <__sfputs_r+0xa>
 801cc94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cc98 <_vfiprintf_r>:
 801cc98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cc9c:	460d      	mov	r5, r1
 801cc9e:	b09d      	sub	sp, #116	; 0x74
 801cca0:	4614      	mov	r4, r2
 801cca2:	4698      	mov	r8, r3
 801cca4:	4606      	mov	r6, r0
 801cca6:	b118      	cbz	r0, 801ccb0 <_vfiprintf_r+0x18>
 801cca8:	6983      	ldr	r3, [r0, #24]
 801ccaa:	b90b      	cbnz	r3, 801ccb0 <_vfiprintf_r+0x18>
 801ccac:	f7fe fb0a 	bl	801b2c4 <__sinit>
 801ccb0:	4b89      	ldr	r3, [pc, #548]	; (801ced8 <_vfiprintf_r+0x240>)
 801ccb2:	429d      	cmp	r5, r3
 801ccb4:	d11b      	bne.n	801ccee <_vfiprintf_r+0x56>
 801ccb6:	6875      	ldr	r5, [r6, #4]
 801ccb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801ccba:	07d9      	lsls	r1, r3, #31
 801ccbc:	d405      	bmi.n	801ccca <_vfiprintf_r+0x32>
 801ccbe:	89ab      	ldrh	r3, [r5, #12]
 801ccc0:	059a      	lsls	r2, r3, #22
 801ccc2:	d402      	bmi.n	801ccca <_vfiprintf_r+0x32>
 801ccc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ccc6:	f7fc fca2 	bl	801960e <__retarget_lock_acquire_recursive>
 801ccca:	89ab      	ldrh	r3, [r5, #12]
 801cccc:	071b      	lsls	r3, r3, #28
 801ccce:	d501      	bpl.n	801ccd4 <_vfiprintf_r+0x3c>
 801ccd0:	692b      	ldr	r3, [r5, #16]
 801ccd2:	b9eb      	cbnz	r3, 801cd10 <_vfiprintf_r+0x78>
 801ccd4:	4629      	mov	r1, r5
 801ccd6:	4630      	mov	r0, r6
 801ccd8:	f7fe f932 	bl	801af40 <__swsetup_r>
 801ccdc:	b1c0      	cbz	r0, 801cd10 <_vfiprintf_r+0x78>
 801ccde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cce0:	07dc      	lsls	r4, r3, #31
 801cce2:	d50e      	bpl.n	801cd02 <_vfiprintf_r+0x6a>
 801cce4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cce8:	b01d      	add	sp, #116	; 0x74
 801ccea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ccee:	4b7b      	ldr	r3, [pc, #492]	; (801cedc <_vfiprintf_r+0x244>)
 801ccf0:	429d      	cmp	r5, r3
 801ccf2:	d101      	bne.n	801ccf8 <_vfiprintf_r+0x60>
 801ccf4:	68b5      	ldr	r5, [r6, #8]
 801ccf6:	e7df      	b.n	801ccb8 <_vfiprintf_r+0x20>
 801ccf8:	4b79      	ldr	r3, [pc, #484]	; (801cee0 <_vfiprintf_r+0x248>)
 801ccfa:	429d      	cmp	r5, r3
 801ccfc:	bf08      	it	eq
 801ccfe:	68f5      	ldreq	r5, [r6, #12]
 801cd00:	e7da      	b.n	801ccb8 <_vfiprintf_r+0x20>
 801cd02:	89ab      	ldrh	r3, [r5, #12]
 801cd04:	0598      	lsls	r0, r3, #22
 801cd06:	d4ed      	bmi.n	801cce4 <_vfiprintf_r+0x4c>
 801cd08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cd0a:	f7fc fc81 	bl	8019610 <__retarget_lock_release_recursive>
 801cd0e:	e7e9      	b.n	801cce4 <_vfiprintf_r+0x4c>
 801cd10:	2300      	movs	r3, #0
 801cd12:	9309      	str	r3, [sp, #36]	; 0x24
 801cd14:	2320      	movs	r3, #32
 801cd16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801cd1a:	f8cd 800c 	str.w	r8, [sp, #12]
 801cd1e:	2330      	movs	r3, #48	; 0x30
 801cd20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801cee4 <_vfiprintf_r+0x24c>
 801cd24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801cd28:	f04f 0901 	mov.w	r9, #1
 801cd2c:	4623      	mov	r3, r4
 801cd2e:	469a      	mov	sl, r3
 801cd30:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cd34:	b10a      	cbz	r2, 801cd3a <_vfiprintf_r+0xa2>
 801cd36:	2a25      	cmp	r2, #37	; 0x25
 801cd38:	d1f9      	bne.n	801cd2e <_vfiprintf_r+0x96>
 801cd3a:	ebba 0b04 	subs.w	fp, sl, r4
 801cd3e:	d00b      	beq.n	801cd58 <_vfiprintf_r+0xc0>
 801cd40:	465b      	mov	r3, fp
 801cd42:	4622      	mov	r2, r4
 801cd44:	4629      	mov	r1, r5
 801cd46:	4630      	mov	r0, r6
 801cd48:	f7ff ff93 	bl	801cc72 <__sfputs_r>
 801cd4c:	3001      	adds	r0, #1
 801cd4e:	f000 80aa 	beq.w	801cea6 <_vfiprintf_r+0x20e>
 801cd52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cd54:	445a      	add	r2, fp
 801cd56:	9209      	str	r2, [sp, #36]	; 0x24
 801cd58:	f89a 3000 	ldrb.w	r3, [sl]
 801cd5c:	2b00      	cmp	r3, #0
 801cd5e:	f000 80a2 	beq.w	801cea6 <_vfiprintf_r+0x20e>
 801cd62:	2300      	movs	r3, #0
 801cd64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801cd68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cd6c:	f10a 0a01 	add.w	sl, sl, #1
 801cd70:	9304      	str	r3, [sp, #16]
 801cd72:	9307      	str	r3, [sp, #28]
 801cd74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801cd78:	931a      	str	r3, [sp, #104]	; 0x68
 801cd7a:	4654      	mov	r4, sl
 801cd7c:	2205      	movs	r2, #5
 801cd7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cd82:	4858      	ldr	r0, [pc, #352]	; (801cee4 <_vfiprintf_r+0x24c>)
 801cd84:	f7e3 fa3c 	bl	8000200 <memchr>
 801cd88:	9a04      	ldr	r2, [sp, #16]
 801cd8a:	b9d8      	cbnz	r0, 801cdc4 <_vfiprintf_r+0x12c>
 801cd8c:	06d1      	lsls	r1, r2, #27
 801cd8e:	bf44      	itt	mi
 801cd90:	2320      	movmi	r3, #32
 801cd92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cd96:	0713      	lsls	r3, r2, #28
 801cd98:	bf44      	itt	mi
 801cd9a:	232b      	movmi	r3, #43	; 0x2b
 801cd9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cda0:	f89a 3000 	ldrb.w	r3, [sl]
 801cda4:	2b2a      	cmp	r3, #42	; 0x2a
 801cda6:	d015      	beq.n	801cdd4 <_vfiprintf_r+0x13c>
 801cda8:	9a07      	ldr	r2, [sp, #28]
 801cdaa:	4654      	mov	r4, sl
 801cdac:	2000      	movs	r0, #0
 801cdae:	f04f 0c0a 	mov.w	ip, #10
 801cdb2:	4621      	mov	r1, r4
 801cdb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cdb8:	3b30      	subs	r3, #48	; 0x30
 801cdba:	2b09      	cmp	r3, #9
 801cdbc:	d94e      	bls.n	801ce5c <_vfiprintf_r+0x1c4>
 801cdbe:	b1b0      	cbz	r0, 801cdee <_vfiprintf_r+0x156>
 801cdc0:	9207      	str	r2, [sp, #28]
 801cdc2:	e014      	b.n	801cdee <_vfiprintf_r+0x156>
 801cdc4:	eba0 0308 	sub.w	r3, r0, r8
 801cdc8:	fa09 f303 	lsl.w	r3, r9, r3
 801cdcc:	4313      	orrs	r3, r2
 801cdce:	9304      	str	r3, [sp, #16]
 801cdd0:	46a2      	mov	sl, r4
 801cdd2:	e7d2      	b.n	801cd7a <_vfiprintf_r+0xe2>
 801cdd4:	9b03      	ldr	r3, [sp, #12]
 801cdd6:	1d19      	adds	r1, r3, #4
 801cdd8:	681b      	ldr	r3, [r3, #0]
 801cdda:	9103      	str	r1, [sp, #12]
 801cddc:	2b00      	cmp	r3, #0
 801cdde:	bfbb      	ittet	lt
 801cde0:	425b      	neglt	r3, r3
 801cde2:	f042 0202 	orrlt.w	r2, r2, #2
 801cde6:	9307      	strge	r3, [sp, #28]
 801cde8:	9307      	strlt	r3, [sp, #28]
 801cdea:	bfb8      	it	lt
 801cdec:	9204      	strlt	r2, [sp, #16]
 801cdee:	7823      	ldrb	r3, [r4, #0]
 801cdf0:	2b2e      	cmp	r3, #46	; 0x2e
 801cdf2:	d10c      	bne.n	801ce0e <_vfiprintf_r+0x176>
 801cdf4:	7863      	ldrb	r3, [r4, #1]
 801cdf6:	2b2a      	cmp	r3, #42	; 0x2a
 801cdf8:	d135      	bne.n	801ce66 <_vfiprintf_r+0x1ce>
 801cdfa:	9b03      	ldr	r3, [sp, #12]
 801cdfc:	1d1a      	adds	r2, r3, #4
 801cdfe:	681b      	ldr	r3, [r3, #0]
 801ce00:	9203      	str	r2, [sp, #12]
 801ce02:	2b00      	cmp	r3, #0
 801ce04:	bfb8      	it	lt
 801ce06:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801ce0a:	3402      	adds	r4, #2
 801ce0c:	9305      	str	r3, [sp, #20]
 801ce0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801cef4 <_vfiprintf_r+0x25c>
 801ce12:	7821      	ldrb	r1, [r4, #0]
 801ce14:	2203      	movs	r2, #3
 801ce16:	4650      	mov	r0, sl
 801ce18:	f7e3 f9f2 	bl	8000200 <memchr>
 801ce1c:	b140      	cbz	r0, 801ce30 <_vfiprintf_r+0x198>
 801ce1e:	2340      	movs	r3, #64	; 0x40
 801ce20:	eba0 000a 	sub.w	r0, r0, sl
 801ce24:	fa03 f000 	lsl.w	r0, r3, r0
 801ce28:	9b04      	ldr	r3, [sp, #16]
 801ce2a:	4303      	orrs	r3, r0
 801ce2c:	3401      	adds	r4, #1
 801ce2e:	9304      	str	r3, [sp, #16]
 801ce30:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ce34:	482c      	ldr	r0, [pc, #176]	; (801cee8 <_vfiprintf_r+0x250>)
 801ce36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ce3a:	2206      	movs	r2, #6
 801ce3c:	f7e3 f9e0 	bl	8000200 <memchr>
 801ce40:	2800      	cmp	r0, #0
 801ce42:	d03f      	beq.n	801cec4 <_vfiprintf_r+0x22c>
 801ce44:	4b29      	ldr	r3, [pc, #164]	; (801ceec <_vfiprintf_r+0x254>)
 801ce46:	bb1b      	cbnz	r3, 801ce90 <_vfiprintf_r+0x1f8>
 801ce48:	9b03      	ldr	r3, [sp, #12]
 801ce4a:	3307      	adds	r3, #7
 801ce4c:	f023 0307 	bic.w	r3, r3, #7
 801ce50:	3308      	adds	r3, #8
 801ce52:	9303      	str	r3, [sp, #12]
 801ce54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ce56:	443b      	add	r3, r7
 801ce58:	9309      	str	r3, [sp, #36]	; 0x24
 801ce5a:	e767      	b.n	801cd2c <_vfiprintf_r+0x94>
 801ce5c:	fb0c 3202 	mla	r2, ip, r2, r3
 801ce60:	460c      	mov	r4, r1
 801ce62:	2001      	movs	r0, #1
 801ce64:	e7a5      	b.n	801cdb2 <_vfiprintf_r+0x11a>
 801ce66:	2300      	movs	r3, #0
 801ce68:	3401      	adds	r4, #1
 801ce6a:	9305      	str	r3, [sp, #20]
 801ce6c:	4619      	mov	r1, r3
 801ce6e:	f04f 0c0a 	mov.w	ip, #10
 801ce72:	4620      	mov	r0, r4
 801ce74:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ce78:	3a30      	subs	r2, #48	; 0x30
 801ce7a:	2a09      	cmp	r2, #9
 801ce7c:	d903      	bls.n	801ce86 <_vfiprintf_r+0x1ee>
 801ce7e:	2b00      	cmp	r3, #0
 801ce80:	d0c5      	beq.n	801ce0e <_vfiprintf_r+0x176>
 801ce82:	9105      	str	r1, [sp, #20]
 801ce84:	e7c3      	b.n	801ce0e <_vfiprintf_r+0x176>
 801ce86:	fb0c 2101 	mla	r1, ip, r1, r2
 801ce8a:	4604      	mov	r4, r0
 801ce8c:	2301      	movs	r3, #1
 801ce8e:	e7f0      	b.n	801ce72 <_vfiprintf_r+0x1da>
 801ce90:	ab03      	add	r3, sp, #12
 801ce92:	9300      	str	r3, [sp, #0]
 801ce94:	462a      	mov	r2, r5
 801ce96:	4b16      	ldr	r3, [pc, #88]	; (801cef0 <_vfiprintf_r+0x258>)
 801ce98:	a904      	add	r1, sp, #16
 801ce9a:	4630      	mov	r0, r6
 801ce9c:	f3af 8000 	nop.w
 801cea0:	4607      	mov	r7, r0
 801cea2:	1c78      	adds	r0, r7, #1
 801cea4:	d1d6      	bne.n	801ce54 <_vfiprintf_r+0x1bc>
 801cea6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cea8:	07d9      	lsls	r1, r3, #31
 801ceaa:	d405      	bmi.n	801ceb8 <_vfiprintf_r+0x220>
 801ceac:	89ab      	ldrh	r3, [r5, #12]
 801ceae:	059a      	lsls	r2, r3, #22
 801ceb0:	d402      	bmi.n	801ceb8 <_vfiprintf_r+0x220>
 801ceb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ceb4:	f7fc fbac 	bl	8019610 <__retarget_lock_release_recursive>
 801ceb8:	89ab      	ldrh	r3, [r5, #12]
 801ceba:	065b      	lsls	r3, r3, #25
 801cebc:	f53f af12 	bmi.w	801cce4 <_vfiprintf_r+0x4c>
 801cec0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cec2:	e711      	b.n	801cce8 <_vfiprintf_r+0x50>
 801cec4:	ab03      	add	r3, sp, #12
 801cec6:	9300      	str	r3, [sp, #0]
 801cec8:	462a      	mov	r2, r5
 801ceca:	4b09      	ldr	r3, [pc, #36]	; (801cef0 <_vfiprintf_r+0x258>)
 801cecc:	a904      	add	r1, sp, #16
 801cece:	4630      	mov	r0, r6
 801ced0:	f000 f880 	bl	801cfd4 <_printf_i>
 801ced4:	e7e4      	b.n	801cea0 <_vfiprintf_r+0x208>
 801ced6:	bf00      	nop
 801ced8:	0801f6f4 	.word	0x0801f6f4
 801cedc:	0801f714 	.word	0x0801f714
 801cee0:	0801f6d4 	.word	0x0801f6d4
 801cee4:	0801f924 	.word	0x0801f924
 801cee8:	0801f92e 	.word	0x0801f92e
 801ceec:	00000000 	.word	0x00000000
 801cef0:	0801cc73 	.word	0x0801cc73
 801cef4:	0801f92a 	.word	0x0801f92a

0801cef8 <_printf_common>:
 801cef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cefc:	4616      	mov	r6, r2
 801cefe:	4699      	mov	r9, r3
 801cf00:	688a      	ldr	r2, [r1, #8]
 801cf02:	690b      	ldr	r3, [r1, #16]
 801cf04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801cf08:	4293      	cmp	r3, r2
 801cf0a:	bfb8      	it	lt
 801cf0c:	4613      	movlt	r3, r2
 801cf0e:	6033      	str	r3, [r6, #0]
 801cf10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801cf14:	4607      	mov	r7, r0
 801cf16:	460c      	mov	r4, r1
 801cf18:	b10a      	cbz	r2, 801cf1e <_printf_common+0x26>
 801cf1a:	3301      	adds	r3, #1
 801cf1c:	6033      	str	r3, [r6, #0]
 801cf1e:	6823      	ldr	r3, [r4, #0]
 801cf20:	0699      	lsls	r1, r3, #26
 801cf22:	bf42      	ittt	mi
 801cf24:	6833      	ldrmi	r3, [r6, #0]
 801cf26:	3302      	addmi	r3, #2
 801cf28:	6033      	strmi	r3, [r6, #0]
 801cf2a:	6825      	ldr	r5, [r4, #0]
 801cf2c:	f015 0506 	ands.w	r5, r5, #6
 801cf30:	d106      	bne.n	801cf40 <_printf_common+0x48>
 801cf32:	f104 0a19 	add.w	sl, r4, #25
 801cf36:	68e3      	ldr	r3, [r4, #12]
 801cf38:	6832      	ldr	r2, [r6, #0]
 801cf3a:	1a9b      	subs	r3, r3, r2
 801cf3c:	42ab      	cmp	r3, r5
 801cf3e:	dc26      	bgt.n	801cf8e <_printf_common+0x96>
 801cf40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801cf44:	1e13      	subs	r3, r2, #0
 801cf46:	6822      	ldr	r2, [r4, #0]
 801cf48:	bf18      	it	ne
 801cf4a:	2301      	movne	r3, #1
 801cf4c:	0692      	lsls	r2, r2, #26
 801cf4e:	d42b      	bmi.n	801cfa8 <_printf_common+0xb0>
 801cf50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801cf54:	4649      	mov	r1, r9
 801cf56:	4638      	mov	r0, r7
 801cf58:	47c0      	blx	r8
 801cf5a:	3001      	adds	r0, #1
 801cf5c:	d01e      	beq.n	801cf9c <_printf_common+0xa4>
 801cf5e:	6823      	ldr	r3, [r4, #0]
 801cf60:	68e5      	ldr	r5, [r4, #12]
 801cf62:	6832      	ldr	r2, [r6, #0]
 801cf64:	f003 0306 	and.w	r3, r3, #6
 801cf68:	2b04      	cmp	r3, #4
 801cf6a:	bf08      	it	eq
 801cf6c:	1aad      	subeq	r5, r5, r2
 801cf6e:	68a3      	ldr	r3, [r4, #8]
 801cf70:	6922      	ldr	r2, [r4, #16]
 801cf72:	bf0c      	ite	eq
 801cf74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cf78:	2500      	movne	r5, #0
 801cf7a:	4293      	cmp	r3, r2
 801cf7c:	bfc4      	itt	gt
 801cf7e:	1a9b      	subgt	r3, r3, r2
 801cf80:	18ed      	addgt	r5, r5, r3
 801cf82:	2600      	movs	r6, #0
 801cf84:	341a      	adds	r4, #26
 801cf86:	42b5      	cmp	r5, r6
 801cf88:	d11a      	bne.n	801cfc0 <_printf_common+0xc8>
 801cf8a:	2000      	movs	r0, #0
 801cf8c:	e008      	b.n	801cfa0 <_printf_common+0xa8>
 801cf8e:	2301      	movs	r3, #1
 801cf90:	4652      	mov	r2, sl
 801cf92:	4649      	mov	r1, r9
 801cf94:	4638      	mov	r0, r7
 801cf96:	47c0      	blx	r8
 801cf98:	3001      	adds	r0, #1
 801cf9a:	d103      	bne.n	801cfa4 <_printf_common+0xac>
 801cf9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cfa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cfa4:	3501      	adds	r5, #1
 801cfa6:	e7c6      	b.n	801cf36 <_printf_common+0x3e>
 801cfa8:	18e1      	adds	r1, r4, r3
 801cfaa:	1c5a      	adds	r2, r3, #1
 801cfac:	2030      	movs	r0, #48	; 0x30
 801cfae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801cfb2:	4422      	add	r2, r4
 801cfb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801cfb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801cfbc:	3302      	adds	r3, #2
 801cfbe:	e7c7      	b.n	801cf50 <_printf_common+0x58>
 801cfc0:	2301      	movs	r3, #1
 801cfc2:	4622      	mov	r2, r4
 801cfc4:	4649      	mov	r1, r9
 801cfc6:	4638      	mov	r0, r7
 801cfc8:	47c0      	blx	r8
 801cfca:	3001      	adds	r0, #1
 801cfcc:	d0e6      	beq.n	801cf9c <_printf_common+0xa4>
 801cfce:	3601      	adds	r6, #1
 801cfd0:	e7d9      	b.n	801cf86 <_printf_common+0x8e>
	...

0801cfd4 <_printf_i>:
 801cfd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801cfd8:	460c      	mov	r4, r1
 801cfda:	4691      	mov	r9, r2
 801cfdc:	7e27      	ldrb	r7, [r4, #24]
 801cfde:	990c      	ldr	r1, [sp, #48]	; 0x30
 801cfe0:	2f78      	cmp	r7, #120	; 0x78
 801cfe2:	4680      	mov	r8, r0
 801cfe4:	469a      	mov	sl, r3
 801cfe6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801cfea:	d807      	bhi.n	801cffc <_printf_i+0x28>
 801cfec:	2f62      	cmp	r7, #98	; 0x62
 801cfee:	d80a      	bhi.n	801d006 <_printf_i+0x32>
 801cff0:	2f00      	cmp	r7, #0
 801cff2:	f000 80d8 	beq.w	801d1a6 <_printf_i+0x1d2>
 801cff6:	2f58      	cmp	r7, #88	; 0x58
 801cff8:	f000 80a3 	beq.w	801d142 <_printf_i+0x16e>
 801cffc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801d000:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801d004:	e03a      	b.n	801d07c <_printf_i+0xa8>
 801d006:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801d00a:	2b15      	cmp	r3, #21
 801d00c:	d8f6      	bhi.n	801cffc <_printf_i+0x28>
 801d00e:	a001      	add	r0, pc, #4	; (adr r0, 801d014 <_printf_i+0x40>)
 801d010:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801d014:	0801d06d 	.word	0x0801d06d
 801d018:	0801d081 	.word	0x0801d081
 801d01c:	0801cffd 	.word	0x0801cffd
 801d020:	0801cffd 	.word	0x0801cffd
 801d024:	0801cffd 	.word	0x0801cffd
 801d028:	0801cffd 	.word	0x0801cffd
 801d02c:	0801d081 	.word	0x0801d081
 801d030:	0801cffd 	.word	0x0801cffd
 801d034:	0801cffd 	.word	0x0801cffd
 801d038:	0801cffd 	.word	0x0801cffd
 801d03c:	0801cffd 	.word	0x0801cffd
 801d040:	0801d18d 	.word	0x0801d18d
 801d044:	0801d0b1 	.word	0x0801d0b1
 801d048:	0801d16f 	.word	0x0801d16f
 801d04c:	0801cffd 	.word	0x0801cffd
 801d050:	0801cffd 	.word	0x0801cffd
 801d054:	0801d1af 	.word	0x0801d1af
 801d058:	0801cffd 	.word	0x0801cffd
 801d05c:	0801d0b1 	.word	0x0801d0b1
 801d060:	0801cffd 	.word	0x0801cffd
 801d064:	0801cffd 	.word	0x0801cffd
 801d068:	0801d177 	.word	0x0801d177
 801d06c:	680b      	ldr	r3, [r1, #0]
 801d06e:	1d1a      	adds	r2, r3, #4
 801d070:	681b      	ldr	r3, [r3, #0]
 801d072:	600a      	str	r2, [r1, #0]
 801d074:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801d078:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d07c:	2301      	movs	r3, #1
 801d07e:	e0a3      	b.n	801d1c8 <_printf_i+0x1f4>
 801d080:	6825      	ldr	r5, [r4, #0]
 801d082:	6808      	ldr	r0, [r1, #0]
 801d084:	062e      	lsls	r6, r5, #24
 801d086:	f100 0304 	add.w	r3, r0, #4
 801d08a:	d50a      	bpl.n	801d0a2 <_printf_i+0xce>
 801d08c:	6805      	ldr	r5, [r0, #0]
 801d08e:	600b      	str	r3, [r1, #0]
 801d090:	2d00      	cmp	r5, #0
 801d092:	da03      	bge.n	801d09c <_printf_i+0xc8>
 801d094:	232d      	movs	r3, #45	; 0x2d
 801d096:	426d      	negs	r5, r5
 801d098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d09c:	485e      	ldr	r0, [pc, #376]	; (801d218 <_printf_i+0x244>)
 801d09e:	230a      	movs	r3, #10
 801d0a0:	e019      	b.n	801d0d6 <_printf_i+0x102>
 801d0a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 801d0a6:	6805      	ldr	r5, [r0, #0]
 801d0a8:	600b      	str	r3, [r1, #0]
 801d0aa:	bf18      	it	ne
 801d0ac:	b22d      	sxthne	r5, r5
 801d0ae:	e7ef      	b.n	801d090 <_printf_i+0xbc>
 801d0b0:	680b      	ldr	r3, [r1, #0]
 801d0b2:	6825      	ldr	r5, [r4, #0]
 801d0b4:	1d18      	adds	r0, r3, #4
 801d0b6:	6008      	str	r0, [r1, #0]
 801d0b8:	0628      	lsls	r0, r5, #24
 801d0ba:	d501      	bpl.n	801d0c0 <_printf_i+0xec>
 801d0bc:	681d      	ldr	r5, [r3, #0]
 801d0be:	e002      	b.n	801d0c6 <_printf_i+0xf2>
 801d0c0:	0669      	lsls	r1, r5, #25
 801d0c2:	d5fb      	bpl.n	801d0bc <_printf_i+0xe8>
 801d0c4:	881d      	ldrh	r5, [r3, #0]
 801d0c6:	4854      	ldr	r0, [pc, #336]	; (801d218 <_printf_i+0x244>)
 801d0c8:	2f6f      	cmp	r7, #111	; 0x6f
 801d0ca:	bf0c      	ite	eq
 801d0cc:	2308      	moveq	r3, #8
 801d0ce:	230a      	movne	r3, #10
 801d0d0:	2100      	movs	r1, #0
 801d0d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801d0d6:	6866      	ldr	r6, [r4, #4]
 801d0d8:	60a6      	str	r6, [r4, #8]
 801d0da:	2e00      	cmp	r6, #0
 801d0dc:	bfa2      	ittt	ge
 801d0de:	6821      	ldrge	r1, [r4, #0]
 801d0e0:	f021 0104 	bicge.w	r1, r1, #4
 801d0e4:	6021      	strge	r1, [r4, #0]
 801d0e6:	b90d      	cbnz	r5, 801d0ec <_printf_i+0x118>
 801d0e8:	2e00      	cmp	r6, #0
 801d0ea:	d04d      	beq.n	801d188 <_printf_i+0x1b4>
 801d0ec:	4616      	mov	r6, r2
 801d0ee:	fbb5 f1f3 	udiv	r1, r5, r3
 801d0f2:	fb03 5711 	mls	r7, r3, r1, r5
 801d0f6:	5dc7      	ldrb	r7, [r0, r7]
 801d0f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d0fc:	462f      	mov	r7, r5
 801d0fe:	42bb      	cmp	r3, r7
 801d100:	460d      	mov	r5, r1
 801d102:	d9f4      	bls.n	801d0ee <_printf_i+0x11a>
 801d104:	2b08      	cmp	r3, #8
 801d106:	d10b      	bne.n	801d120 <_printf_i+0x14c>
 801d108:	6823      	ldr	r3, [r4, #0]
 801d10a:	07df      	lsls	r7, r3, #31
 801d10c:	d508      	bpl.n	801d120 <_printf_i+0x14c>
 801d10e:	6923      	ldr	r3, [r4, #16]
 801d110:	6861      	ldr	r1, [r4, #4]
 801d112:	4299      	cmp	r1, r3
 801d114:	bfde      	ittt	le
 801d116:	2330      	movle	r3, #48	; 0x30
 801d118:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d11c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 801d120:	1b92      	subs	r2, r2, r6
 801d122:	6122      	str	r2, [r4, #16]
 801d124:	f8cd a000 	str.w	sl, [sp]
 801d128:	464b      	mov	r3, r9
 801d12a:	aa03      	add	r2, sp, #12
 801d12c:	4621      	mov	r1, r4
 801d12e:	4640      	mov	r0, r8
 801d130:	f7ff fee2 	bl	801cef8 <_printf_common>
 801d134:	3001      	adds	r0, #1
 801d136:	d14c      	bne.n	801d1d2 <_printf_i+0x1fe>
 801d138:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d13c:	b004      	add	sp, #16
 801d13e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d142:	4835      	ldr	r0, [pc, #212]	; (801d218 <_printf_i+0x244>)
 801d144:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801d148:	6823      	ldr	r3, [r4, #0]
 801d14a:	680e      	ldr	r6, [r1, #0]
 801d14c:	061f      	lsls	r7, r3, #24
 801d14e:	f856 5b04 	ldr.w	r5, [r6], #4
 801d152:	600e      	str	r6, [r1, #0]
 801d154:	d514      	bpl.n	801d180 <_printf_i+0x1ac>
 801d156:	07d9      	lsls	r1, r3, #31
 801d158:	bf44      	itt	mi
 801d15a:	f043 0320 	orrmi.w	r3, r3, #32
 801d15e:	6023      	strmi	r3, [r4, #0]
 801d160:	b91d      	cbnz	r5, 801d16a <_printf_i+0x196>
 801d162:	6823      	ldr	r3, [r4, #0]
 801d164:	f023 0320 	bic.w	r3, r3, #32
 801d168:	6023      	str	r3, [r4, #0]
 801d16a:	2310      	movs	r3, #16
 801d16c:	e7b0      	b.n	801d0d0 <_printf_i+0xfc>
 801d16e:	6823      	ldr	r3, [r4, #0]
 801d170:	f043 0320 	orr.w	r3, r3, #32
 801d174:	6023      	str	r3, [r4, #0]
 801d176:	2378      	movs	r3, #120	; 0x78
 801d178:	4828      	ldr	r0, [pc, #160]	; (801d21c <_printf_i+0x248>)
 801d17a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801d17e:	e7e3      	b.n	801d148 <_printf_i+0x174>
 801d180:	065e      	lsls	r6, r3, #25
 801d182:	bf48      	it	mi
 801d184:	b2ad      	uxthmi	r5, r5
 801d186:	e7e6      	b.n	801d156 <_printf_i+0x182>
 801d188:	4616      	mov	r6, r2
 801d18a:	e7bb      	b.n	801d104 <_printf_i+0x130>
 801d18c:	680b      	ldr	r3, [r1, #0]
 801d18e:	6826      	ldr	r6, [r4, #0]
 801d190:	6960      	ldr	r0, [r4, #20]
 801d192:	1d1d      	adds	r5, r3, #4
 801d194:	600d      	str	r5, [r1, #0]
 801d196:	0635      	lsls	r5, r6, #24
 801d198:	681b      	ldr	r3, [r3, #0]
 801d19a:	d501      	bpl.n	801d1a0 <_printf_i+0x1cc>
 801d19c:	6018      	str	r0, [r3, #0]
 801d19e:	e002      	b.n	801d1a6 <_printf_i+0x1d2>
 801d1a0:	0671      	lsls	r1, r6, #25
 801d1a2:	d5fb      	bpl.n	801d19c <_printf_i+0x1c8>
 801d1a4:	8018      	strh	r0, [r3, #0]
 801d1a6:	2300      	movs	r3, #0
 801d1a8:	6123      	str	r3, [r4, #16]
 801d1aa:	4616      	mov	r6, r2
 801d1ac:	e7ba      	b.n	801d124 <_printf_i+0x150>
 801d1ae:	680b      	ldr	r3, [r1, #0]
 801d1b0:	1d1a      	adds	r2, r3, #4
 801d1b2:	600a      	str	r2, [r1, #0]
 801d1b4:	681e      	ldr	r6, [r3, #0]
 801d1b6:	6862      	ldr	r2, [r4, #4]
 801d1b8:	2100      	movs	r1, #0
 801d1ba:	4630      	mov	r0, r6
 801d1bc:	f7e3 f820 	bl	8000200 <memchr>
 801d1c0:	b108      	cbz	r0, 801d1c6 <_printf_i+0x1f2>
 801d1c2:	1b80      	subs	r0, r0, r6
 801d1c4:	6060      	str	r0, [r4, #4]
 801d1c6:	6863      	ldr	r3, [r4, #4]
 801d1c8:	6123      	str	r3, [r4, #16]
 801d1ca:	2300      	movs	r3, #0
 801d1cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d1d0:	e7a8      	b.n	801d124 <_printf_i+0x150>
 801d1d2:	6923      	ldr	r3, [r4, #16]
 801d1d4:	4632      	mov	r2, r6
 801d1d6:	4649      	mov	r1, r9
 801d1d8:	4640      	mov	r0, r8
 801d1da:	47d0      	blx	sl
 801d1dc:	3001      	adds	r0, #1
 801d1de:	d0ab      	beq.n	801d138 <_printf_i+0x164>
 801d1e0:	6823      	ldr	r3, [r4, #0]
 801d1e2:	079b      	lsls	r3, r3, #30
 801d1e4:	d413      	bmi.n	801d20e <_printf_i+0x23a>
 801d1e6:	68e0      	ldr	r0, [r4, #12]
 801d1e8:	9b03      	ldr	r3, [sp, #12]
 801d1ea:	4298      	cmp	r0, r3
 801d1ec:	bfb8      	it	lt
 801d1ee:	4618      	movlt	r0, r3
 801d1f0:	e7a4      	b.n	801d13c <_printf_i+0x168>
 801d1f2:	2301      	movs	r3, #1
 801d1f4:	4632      	mov	r2, r6
 801d1f6:	4649      	mov	r1, r9
 801d1f8:	4640      	mov	r0, r8
 801d1fa:	47d0      	blx	sl
 801d1fc:	3001      	adds	r0, #1
 801d1fe:	d09b      	beq.n	801d138 <_printf_i+0x164>
 801d200:	3501      	adds	r5, #1
 801d202:	68e3      	ldr	r3, [r4, #12]
 801d204:	9903      	ldr	r1, [sp, #12]
 801d206:	1a5b      	subs	r3, r3, r1
 801d208:	42ab      	cmp	r3, r5
 801d20a:	dcf2      	bgt.n	801d1f2 <_printf_i+0x21e>
 801d20c:	e7eb      	b.n	801d1e6 <_printf_i+0x212>
 801d20e:	2500      	movs	r5, #0
 801d210:	f104 0619 	add.w	r6, r4, #25
 801d214:	e7f5      	b.n	801d202 <_printf_i+0x22e>
 801d216:	bf00      	nop
 801d218:	0801f935 	.word	0x0801f935
 801d21c:	0801f946 	.word	0x0801f946

0801d220 <_scanf_chars>:
 801d220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d224:	4615      	mov	r5, r2
 801d226:	688a      	ldr	r2, [r1, #8]
 801d228:	4680      	mov	r8, r0
 801d22a:	460c      	mov	r4, r1
 801d22c:	b932      	cbnz	r2, 801d23c <_scanf_chars+0x1c>
 801d22e:	698a      	ldr	r2, [r1, #24]
 801d230:	2a00      	cmp	r2, #0
 801d232:	bf0c      	ite	eq
 801d234:	2201      	moveq	r2, #1
 801d236:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 801d23a:	608a      	str	r2, [r1, #8]
 801d23c:	6822      	ldr	r2, [r4, #0]
 801d23e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 801d2cc <_scanf_chars+0xac>
 801d242:	06d1      	lsls	r1, r2, #27
 801d244:	bf5f      	itttt	pl
 801d246:	681a      	ldrpl	r2, [r3, #0]
 801d248:	1d11      	addpl	r1, r2, #4
 801d24a:	6019      	strpl	r1, [r3, #0]
 801d24c:	6816      	ldrpl	r6, [r2, #0]
 801d24e:	2700      	movs	r7, #0
 801d250:	69a0      	ldr	r0, [r4, #24]
 801d252:	b188      	cbz	r0, 801d278 <_scanf_chars+0x58>
 801d254:	2801      	cmp	r0, #1
 801d256:	d107      	bne.n	801d268 <_scanf_chars+0x48>
 801d258:	682b      	ldr	r3, [r5, #0]
 801d25a:	781a      	ldrb	r2, [r3, #0]
 801d25c:	6963      	ldr	r3, [r4, #20]
 801d25e:	5c9b      	ldrb	r3, [r3, r2]
 801d260:	b953      	cbnz	r3, 801d278 <_scanf_chars+0x58>
 801d262:	bb27      	cbnz	r7, 801d2ae <_scanf_chars+0x8e>
 801d264:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d268:	2802      	cmp	r0, #2
 801d26a:	d120      	bne.n	801d2ae <_scanf_chars+0x8e>
 801d26c:	682b      	ldr	r3, [r5, #0]
 801d26e:	781b      	ldrb	r3, [r3, #0]
 801d270:	f813 3009 	ldrb.w	r3, [r3, r9]
 801d274:	071b      	lsls	r3, r3, #28
 801d276:	d41a      	bmi.n	801d2ae <_scanf_chars+0x8e>
 801d278:	6823      	ldr	r3, [r4, #0]
 801d27a:	06da      	lsls	r2, r3, #27
 801d27c:	bf5e      	ittt	pl
 801d27e:	682b      	ldrpl	r3, [r5, #0]
 801d280:	781b      	ldrbpl	r3, [r3, #0]
 801d282:	f806 3b01 	strbpl.w	r3, [r6], #1
 801d286:	682a      	ldr	r2, [r5, #0]
 801d288:	686b      	ldr	r3, [r5, #4]
 801d28a:	3201      	adds	r2, #1
 801d28c:	602a      	str	r2, [r5, #0]
 801d28e:	68a2      	ldr	r2, [r4, #8]
 801d290:	3b01      	subs	r3, #1
 801d292:	3a01      	subs	r2, #1
 801d294:	606b      	str	r3, [r5, #4]
 801d296:	3701      	adds	r7, #1
 801d298:	60a2      	str	r2, [r4, #8]
 801d29a:	b142      	cbz	r2, 801d2ae <_scanf_chars+0x8e>
 801d29c:	2b00      	cmp	r3, #0
 801d29e:	dcd7      	bgt.n	801d250 <_scanf_chars+0x30>
 801d2a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801d2a4:	4629      	mov	r1, r5
 801d2a6:	4640      	mov	r0, r8
 801d2a8:	4798      	blx	r3
 801d2aa:	2800      	cmp	r0, #0
 801d2ac:	d0d0      	beq.n	801d250 <_scanf_chars+0x30>
 801d2ae:	6823      	ldr	r3, [r4, #0]
 801d2b0:	f013 0310 	ands.w	r3, r3, #16
 801d2b4:	d105      	bne.n	801d2c2 <_scanf_chars+0xa2>
 801d2b6:	68e2      	ldr	r2, [r4, #12]
 801d2b8:	3201      	adds	r2, #1
 801d2ba:	60e2      	str	r2, [r4, #12]
 801d2bc:	69a2      	ldr	r2, [r4, #24]
 801d2be:	b102      	cbz	r2, 801d2c2 <_scanf_chars+0xa2>
 801d2c0:	7033      	strb	r3, [r6, #0]
 801d2c2:	6923      	ldr	r3, [r4, #16]
 801d2c4:	441f      	add	r7, r3
 801d2c6:	6127      	str	r7, [r4, #16]
 801d2c8:	2000      	movs	r0, #0
 801d2ca:	e7cb      	b.n	801d264 <_scanf_chars+0x44>
 801d2cc:	0801f4b9 	.word	0x0801f4b9

0801d2d0 <_scanf_i>:
 801d2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d2d4:	4698      	mov	r8, r3
 801d2d6:	4b74      	ldr	r3, [pc, #464]	; (801d4a8 <_scanf_i+0x1d8>)
 801d2d8:	460c      	mov	r4, r1
 801d2da:	4682      	mov	sl, r0
 801d2dc:	4616      	mov	r6, r2
 801d2de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801d2e2:	b087      	sub	sp, #28
 801d2e4:	ab03      	add	r3, sp, #12
 801d2e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801d2ea:	4b70      	ldr	r3, [pc, #448]	; (801d4ac <_scanf_i+0x1dc>)
 801d2ec:	69a1      	ldr	r1, [r4, #24]
 801d2ee:	4a70      	ldr	r2, [pc, #448]	; (801d4b0 <_scanf_i+0x1e0>)
 801d2f0:	2903      	cmp	r1, #3
 801d2f2:	bf18      	it	ne
 801d2f4:	461a      	movne	r2, r3
 801d2f6:	68a3      	ldr	r3, [r4, #8]
 801d2f8:	9201      	str	r2, [sp, #4]
 801d2fa:	1e5a      	subs	r2, r3, #1
 801d2fc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801d300:	bf88      	it	hi
 801d302:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801d306:	4627      	mov	r7, r4
 801d308:	bf82      	ittt	hi
 801d30a:	eb03 0905 	addhi.w	r9, r3, r5
 801d30e:	f240 135d 	movwhi	r3, #349	; 0x15d
 801d312:	60a3      	strhi	r3, [r4, #8]
 801d314:	f857 3b1c 	ldr.w	r3, [r7], #28
 801d318:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801d31c:	bf98      	it	ls
 801d31e:	f04f 0900 	movls.w	r9, #0
 801d322:	6023      	str	r3, [r4, #0]
 801d324:	463d      	mov	r5, r7
 801d326:	f04f 0b00 	mov.w	fp, #0
 801d32a:	6831      	ldr	r1, [r6, #0]
 801d32c:	ab03      	add	r3, sp, #12
 801d32e:	7809      	ldrb	r1, [r1, #0]
 801d330:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801d334:	2202      	movs	r2, #2
 801d336:	f7e2 ff63 	bl	8000200 <memchr>
 801d33a:	b328      	cbz	r0, 801d388 <_scanf_i+0xb8>
 801d33c:	f1bb 0f01 	cmp.w	fp, #1
 801d340:	d159      	bne.n	801d3f6 <_scanf_i+0x126>
 801d342:	6862      	ldr	r2, [r4, #4]
 801d344:	b92a      	cbnz	r2, 801d352 <_scanf_i+0x82>
 801d346:	6822      	ldr	r2, [r4, #0]
 801d348:	2308      	movs	r3, #8
 801d34a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801d34e:	6063      	str	r3, [r4, #4]
 801d350:	6022      	str	r2, [r4, #0]
 801d352:	6822      	ldr	r2, [r4, #0]
 801d354:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801d358:	6022      	str	r2, [r4, #0]
 801d35a:	68a2      	ldr	r2, [r4, #8]
 801d35c:	1e51      	subs	r1, r2, #1
 801d35e:	60a1      	str	r1, [r4, #8]
 801d360:	b192      	cbz	r2, 801d388 <_scanf_i+0xb8>
 801d362:	6832      	ldr	r2, [r6, #0]
 801d364:	1c51      	adds	r1, r2, #1
 801d366:	6031      	str	r1, [r6, #0]
 801d368:	7812      	ldrb	r2, [r2, #0]
 801d36a:	f805 2b01 	strb.w	r2, [r5], #1
 801d36e:	6872      	ldr	r2, [r6, #4]
 801d370:	3a01      	subs	r2, #1
 801d372:	2a00      	cmp	r2, #0
 801d374:	6072      	str	r2, [r6, #4]
 801d376:	dc07      	bgt.n	801d388 <_scanf_i+0xb8>
 801d378:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801d37c:	4631      	mov	r1, r6
 801d37e:	4650      	mov	r0, sl
 801d380:	4790      	blx	r2
 801d382:	2800      	cmp	r0, #0
 801d384:	f040 8085 	bne.w	801d492 <_scanf_i+0x1c2>
 801d388:	f10b 0b01 	add.w	fp, fp, #1
 801d38c:	f1bb 0f03 	cmp.w	fp, #3
 801d390:	d1cb      	bne.n	801d32a <_scanf_i+0x5a>
 801d392:	6863      	ldr	r3, [r4, #4]
 801d394:	b90b      	cbnz	r3, 801d39a <_scanf_i+0xca>
 801d396:	230a      	movs	r3, #10
 801d398:	6063      	str	r3, [r4, #4]
 801d39a:	6863      	ldr	r3, [r4, #4]
 801d39c:	4945      	ldr	r1, [pc, #276]	; (801d4b4 <_scanf_i+0x1e4>)
 801d39e:	6960      	ldr	r0, [r4, #20]
 801d3a0:	1ac9      	subs	r1, r1, r3
 801d3a2:	f000 f8a5 	bl	801d4f0 <__sccl>
 801d3a6:	f04f 0b00 	mov.w	fp, #0
 801d3aa:	68a3      	ldr	r3, [r4, #8]
 801d3ac:	6822      	ldr	r2, [r4, #0]
 801d3ae:	2b00      	cmp	r3, #0
 801d3b0:	d03d      	beq.n	801d42e <_scanf_i+0x15e>
 801d3b2:	6831      	ldr	r1, [r6, #0]
 801d3b4:	6960      	ldr	r0, [r4, #20]
 801d3b6:	f891 c000 	ldrb.w	ip, [r1]
 801d3ba:	f810 000c 	ldrb.w	r0, [r0, ip]
 801d3be:	2800      	cmp	r0, #0
 801d3c0:	d035      	beq.n	801d42e <_scanf_i+0x15e>
 801d3c2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801d3c6:	d124      	bne.n	801d412 <_scanf_i+0x142>
 801d3c8:	0510      	lsls	r0, r2, #20
 801d3ca:	d522      	bpl.n	801d412 <_scanf_i+0x142>
 801d3cc:	f10b 0b01 	add.w	fp, fp, #1
 801d3d0:	f1b9 0f00 	cmp.w	r9, #0
 801d3d4:	d003      	beq.n	801d3de <_scanf_i+0x10e>
 801d3d6:	3301      	adds	r3, #1
 801d3d8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 801d3dc:	60a3      	str	r3, [r4, #8]
 801d3de:	6873      	ldr	r3, [r6, #4]
 801d3e0:	3b01      	subs	r3, #1
 801d3e2:	2b00      	cmp	r3, #0
 801d3e4:	6073      	str	r3, [r6, #4]
 801d3e6:	dd1b      	ble.n	801d420 <_scanf_i+0x150>
 801d3e8:	6833      	ldr	r3, [r6, #0]
 801d3ea:	3301      	adds	r3, #1
 801d3ec:	6033      	str	r3, [r6, #0]
 801d3ee:	68a3      	ldr	r3, [r4, #8]
 801d3f0:	3b01      	subs	r3, #1
 801d3f2:	60a3      	str	r3, [r4, #8]
 801d3f4:	e7d9      	b.n	801d3aa <_scanf_i+0xda>
 801d3f6:	f1bb 0f02 	cmp.w	fp, #2
 801d3fa:	d1ae      	bne.n	801d35a <_scanf_i+0x8a>
 801d3fc:	6822      	ldr	r2, [r4, #0]
 801d3fe:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801d402:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801d406:	d1bf      	bne.n	801d388 <_scanf_i+0xb8>
 801d408:	2310      	movs	r3, #16
 801d40a:	6063      	str	r3, [r4, #4]
 801d40c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801d410:	e7a2      	b.n	801d358 <_scanf_i+0x88>
 801d412:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801d416:	6022      	str	r2, [r4, #0]
 801d418:	780b      	ldrb	r3, [r1, #0]
 801d41a:	f805 3b01 	strb.w	r3, [r5], #1
 801d41e:	e7de      	b.n	801d3de <_scanf_i+0x10e>
 801d420:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801d424:	4631      	mov	r1, r6
 801d426:	4650      	mov	r0, sl
 801d428:	4798      	blx	r3
 801d42a:	2800      	cmp	r0, #0
 801d42c:	d0df      	beq.n	801d3ee <_scanf_i+0x11e>
 801d42e:	6823      	ldr	r3, [r4, #0]
 801d430:	05d9      	lsls	r1, r3, #23
 801d432:	d50d      	bpl.n	801d450 <_scanf_i+0x180>
 801d434:	42bd      	cmp	r5, r7
 801d436:	d909      	bls.n	801d44c <_scanf_i+0x17c>
 801d438:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801d43c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d440:	4632      	mov	r2, r6
 801d442:	4650      	mov	r0, sl
 801d444:	4798      	blx	r3
 801d446:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 801d44a:	464d      	mov	r5, r9
 801d44c:	42bd      	cmp	r5, r7
 801d44e:	d028      	beq.n	801d4a2 <_scanf_i+0x1d2>
 801d450:	6822      	ldr	r2, [r4, #0]
 801d452:	f012 0210 	ands.w	r2, r2, #16
 801d456:	d113      	bne.n	801d480 <_scanf_i+0x1b0>
 801d458:	702a      	strb	r2, [r5, #0]
 801d45a:	6863      	ldr	r3, [r4, #4]
 801d45c:	9e01      	ldr	r6, [sp, #4]
 801d45e:	4639      	mov	r1, r7
 801d460:	4650      	mov	r0, sl
 801d462:	47b0      	blx	r6
 801d464:	f8d8 3000 	ldr.w	r3, [r8]
 801d468:	6821      	ldr	r1, [r4, #0]
 801d46a:	1d1a      	adds	r2, r3, #4
 801d46c:	f8c8 2000 	str.w	r2, [r8]
 801d470:	f011 0f20 	tst.w	r1, #32
 801d474:	681b      	ldr	r3, [r3, #0]
 801d476:	d00f      	beq.n	801d498 <_scanf_i+0x1c8>
 801d478:	6018      	str	r0, [r3, #0]
 801d47a:	68e3      	ldr	r3, [r4, #12]
 801d47c:	3301      	adds	r3, #1
 801d47e:	60e3      	str	r3, [r4, #12]
 801d480:	1bed      	subs	r5, r5, r7
 801d482:	44ab      	add	fp, r5
 801d484:	6925      	ldr	r5, [r4, #16]
 801d486:	445d      	add	r5, fp
 801d488:	6125      	str	r5, [r4, #16]
 801d48a:	2000      	movs	r0, #0
 801d48c:	b007      	add	sp, #28
 801d48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d492:	f04f 0b00 	mov.w	fp, #0
 801d496:	e7ca      	b.n	801d42e <_scanf_i+0x15e>
 801d498:	07ca      	lsls	r2, r1, #31
 801d49a:	bf4c      	ite	mi
 801d49c:	8018      	strhmi	r0, [r3, #0]
 801d49e:	6018      	strpl	r0, [r3, #0]
 801d4a0:	e7eb      	b.n	801d47a <_scanf_i+0x1aa>
 801d4a2:	2001      	movs	r0, #1
 801d4a4:	e7f2      	b.n	801d48c <_scanf_i+0x1bc>
 801d4a6:	bf00      	nop
 801d4a8:	0801e944 	.word	0x0801e944
 801d4ac:	0801aded 	.word	0x0801aded
 801d4b0:	0801acf1 	.word	0x0801acf1
 801d4b4:	0801f970 	.word	0x0801f970

0801d4b8 <_read_r>:
 801d4b8:	b538      	push	{r3, r4, r5, lr}
 801d4ba:	4d07      	ldr	r5, [pc, #28]	; (801d4d8 <_read_r+0x20>)
 801d4bc:	4604      	mov	r4, r0
 801d4be:	4608      	mov	r0, r1
 801d4c0:	4611      	mov	r1, r2
 801d4c2:	2200      	movs	r2, #0
 801d4c4:	602a      	str	r2, [r5, #0]
 801d4c6:	461a      	mov	r2, r3
 801d4c8:	f7e6 fa40 	bl	800394c <_read>
 801d4cc:	1c43      	adds	r3, r0, #1
 801d4ce:	d102      	bne.n	801d4d6 <_read_r+0x1e>
 801d4d0:	682b      	ldr	r3, [r5, #0]
 801d4d2:	b103      	cbz	r3, 801d4d6 <_read_r+0x1e>
 801d4d4:	6023      	str	r3, [r4, #0]
 801d4d6:	bd38      	pop	{r3, r4, r5, pc}
 801d4d8:	20016034 	.word	0x20016034
 801d4dc:	00000000 	.word	0x00000000

0801d4e0 <nan>:
 801d4e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801d4e8 <nan+0x8>
 801d4e4:	4770      	bx	lr
 801d4e6:	bf00      	nop
 801d4e8:	00000000 	.word	0x00000000
 801d4ec:	7ff80000 	.word	0x7ff80000

0801d4f0 <__sccl>:
 801d4f0:	b570      	push	{r4, r5, r6, lr}
 801d4f2:	780b      	ldrb	r3, [r1, #0]
 801d4f4:	4604      	mov	r4, r0
 801d4f6:	2b5e      	cmp	r3, #94	; 0x5e
 801d4f8:	bf0b      	itete	eq
 801d4fa:	784b      	ldrbeq	r3, [r1, #1]
 801d4fc:	1c48      	addne	r0, r1, #1
 801d4fe:	1c88      	addeq	r0, r1, #2
 801d500:	2200      	movne	r2, #0
 801d502:	bf08      	it	eq
 801d504:	2201      	moveq	r2, #1
 801d506:	1e61      	subs	r1, r4, #1
 801d508:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801d50c:	f801 2f01 	strb.w	r2, [r1, #1]!
 801d510:	42a9      	cmp	r1, r5
 801d512:	d1fb      	bne.n	801d50c <__sccl+0x1c>
 801d514:	b90b      	cbnz	r3, 801d51a <__sccl+0x2a>
 801d516:	3801      	subs	r0, #1
 801d518:	bd70      	pop	{r4, r5, r6, pc}
 801d51a:	f082 0101 	eor.w	r1, r2, #1
 801d51e:	54e1      	strb	r1, [r4, r3]
 801d520:	1c42      	adds	r2, r0, #1
 801d522:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801d526:	2d2d      	cmp	r5, #45	; 0x2d
 801d528:	f102 36ff 	add.w	r6, r2, #4294967295	; 0xffffffff
 801d52c:	4610      	mov	r0, r2
 801d52e:	d006      	beq.n	801d53e <__sccl+0x4e>
 801d530:	2d5d      	cmp	r5, #93	; 0x5d
 801d532:	d0f1      	beq.n	801d518 <__sccl+0x28>
 801d534:	b90d      	cbnz	r5, 801d53a <__sccl+0x4a>
 801d536:	4630      	mov	r0, r6
 801d538:	e7ee      	b.n	801d518 <__sccl+0x28>
 801d53a:	462b      	mov	r3, r5
 801d53c:	e7ef      	b.n	801d51e <__sccl+0x2e>
 801d53e:	7816      	ldrb	r6, [r2, #0]
 801d540:	2e5d      	cmp	r6, #93	; 0x5d
 801d542:	d0fa      	beq.n	801d53a <__sccl+0x4a>
 801d544:	42b3      	cmp	r3, r6
 801d546:	dcf8      	bgt.n	801d53a <__sccl+0x4a>
 801d548:	4618      	mov	r0, r3
 801d54a:	3001      	adds	r0, #1
 801d54c:	4286      	cmp	r6, r0
 801d54e:	5421      	strb	r1, [r4, r0]
 801d550:	dcfb      	bgt.n	801d54a <__sccl+0x5a>
 801d552:	43d8      	mvns	r0, r3
 801d554:	4430      	add	r0, r6
 801d556:	1c5d      	adds	r5, r3, #1
 801d558:	42b3      	cmp	r3, r6
 801d55a:	bfa8      	it	ge
 801d55c:	2000      	movge	r0, #0
 801d55e:	182b      	adds	r3, r5, r0
 801d560:	3202      	adds	r2, #2
 801d562:	e7de      	b.n	801d522 <__sccl+0x32>

0801d564 <__submore>:
 801d564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d568:	460c      	mov	r4, r1
 801d56a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801d56c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d570:	4299      	cmp	r1, r3
 801d572:	d11d      	bne.n	801d5b0 <__submore+0x4c>
 801d574:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801d578:	f7fc f8ec 	bl	8019754 <_malloc_r>
 801d57c:	b918      	cbnz	r0, 801d586 <__submore+0x22>
 801d57e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d58a:	63a3      	str	r3, [r4, #56]	; 0x38
 801d58c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801d590:	6360      	str	r0, [r4, #52]	; 0x34
 801d592:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801d596:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801d59a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801d59e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801d5a2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801d5a6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801d5aa:	6020      	str	r0, [r4, #0]
 801d5ac:	2000      	movs	r0, #0
 801d5ae:	e7e8      	b.n	801d582 <__submore+0x1e>
 801d5b0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801d5b2:	0077      	lsls	r7, r6, #1
 801d5b4:	463a      	mov	r2, r7
 801d5b6:	f7fe fff2 	bl	801c59e <_realloc_r>
 801d5ba:	4605      	mov	r5, r0
 801d5bc:	2800      	cmp	r0, #0
 801d5be:	d0de      	beq.n	801d57e <__submore+0x1a>
 801d5c0:	eb00 0806 	add.w	r8, r0, r6
 801d5c4:	4601      	mov	r1, r0
 801d5c6:	4632      	mov	r2, r6
 801d5c8:	4640      	mov	r0, r8
 801d5ca:	f7fc f833 	bl	8019634 <memcpy>
 801d5ce:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801d5d2:	f8c4 8000 	str.w	r8, [r4]
 801d5d6:	e7e9      	b.n	801d5ac <__submore+0x48>

0801d5d8 <__ascii_wctomb>:
 801d5d8:	b149      	cbz	r1, 801d5ee <__ascii_wctomb+0x16>
 801d5da:	2aff      	cmp	r2, #255	; 0xff
 801d5dc:	bf85      	ittet	hi
 801d5de:	238a      	movhi	r3, #138	; 0x8a
 801d5e0:	6003      	strhi	r3, [r0, #0]
 801d5e2:	700a      	strbls	r2, [r1, #0]
 801d5e4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801d5e8:	bf98      	it	ls
 801d5ea:	2001      	movls	r0, #1
 801d5ec:	4770      	bx	lr
 801d5ee:	4608      	mov	r0, r1
 801d5f0:	4770      	bx	lr

0801d5f2 <abort>:
 801d5f2:	b508      	push	{r3, lr}
 801d5f4:	2006      	movs	r0, #6
 801d5f6:	f000 f855 	bl	801d6a4 <raise>
 801d5fa:	2001      	movs	r0, #1
 801d5fc:	f7e6 f99c 	bl	8003938 <_exit>

0801d600 <_fstat_r>:
 801d600:	b538      	push	{r3, r4, r5, lr}
 801d602:	4d07      	ldr	r5, [pc, #28]	; (801d620 <_fstat_r+0x20>)
 801d604:	2300      	movs	r3, #0
 801d606:	4604      	mov	r4, r0
 801d608:	4608      	mov	r0, r1
 801d60a:	4611      	mov	r1, r2
 801d60c:	602b      	str	r3, [r5, #0]
 801d60e:	f7e6 f9e2 	bl	80039d6 <_fstat>
 801d612:	1c43      	adds	r3, r0, #1
 801d614:	d102      	bne.n	801d61c <_fstat_r+0x1c>
 801d616:	682b      	ldr	r3, [r5, #0]
 801d618:	b103      	cbz	r3, 801d61c <_fstat_r+0x1c>
 801d61a:	6023      	str	r3, [r4, #0]
 801d61c:	bd38      	pop	{r3, r4, r5, pc}
 801d61e:	bf00      	nop
 801d620:	20016034 	.word	0x20016034

0801d624 <_isatty_r>:
 801d624:	b538      	push	{r3, r4, r5, lr}
 801d626:	4d06      	ldr	r5, [pc, #24]	; (801d640 <_isatty_r+0x1c>)
 801d628:	2300      	movs	r3, #0
 801d62a:	4604      	mov	r4, r0
 801d62c:	4608      	mov	r0, r1
 801d62e:	602b      	str	r3, [r5, #0]
 801d630:	f7e6 f9e1 	bl	80039f6 <_isatty>
 801d634:	1c43      	adds	r3, r0, #1
 801d636:	d102      	bne.n	801d63e <_isatty_r+0x1a>
 801d638:	682b      	ldr	r3, [r5, #0]
 801d63a:	b103      	cbz	r3, 801d63e <_isatty_r+0x1a>
 801d63c:	6023      	str	r3, [r4, #0]
 801d63e:	bd38      	pop	{r3, r4, r5, pc}
 801d640:	20016034 	.word	0x20016034

0801d644 <_malloc_usable_size_r>:
 801d644:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d648:	1f18      	subs	r0, r3, #4
 801d64a:	2b00      	cmp	r3, #0
 801d64c:	bfbc      	itt	lt
 801d64e:	580b      	ldrlt	r3, [r1, r0]
 801d650:	18c0      	addlt	r0, r0, r3
 801d652:	4770      	bx	lr

0801d654 <_raise_r>:
 801d654:	291f      	cmp	r1, #31
 801d656:	b538      	push	{r3, r4, r5, lr}
 801d658:	4604      	mov	r4, r0
 801d65a:	460d      	mov	r5, r1
 801d65c:	d904      	bls.n	801d668 <_raise_r+0x14>
 801d65e:	2316      	movs	r3, #22
 801d660:	6003      	str	r3, [r0, #0]
 801d662:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d666:	bd38      	pop	{r3, r4, r5, pc}
 801d668:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801d66a:	b112      	cbz	r2, 801d672 <_raise_r+0x1e>
 801d66c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d670:	b94b      	cbnz	r3, 801d686 <_raise_r+0x32>
 801d672:	4620      	mov	r0, r4
 801d674:	f000 f830 	bl	801d6d8 <_getpid_r>
 801d678:	462a      	mov	r2, r5
 801d67a:	4601      	mov	r1, r0
 801d67c:	4620      	mov	r0, r4
 801d67e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d682:	f000 b817 	b.w	801d6b4 <_kill_r>
 801d686:	2b01      	cmp	r3, #1
 801d688:	d00a      	beq.n	801d6a0 <_raise_r+0x4c>
 801d68a:	1c59      	adds	r1, r3, #1
 801d68c:	d103      	bne.n	801d696 <_raise_r+0x42>
 801d68e:	2316      	movs	r3, #22
 801d690:	6003      	str	r3, [r0, #0]
 801d692:	2001      	movs	r0, #1
 801d694:	e7e7      	b.n	801d666 <_raise_r+0x12>
 801d696:	2400      	movs	r4, #0
 801d698:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801d69c:	4628      	mov	r0, r5
 801d69e:	4798      	blx	r3
 801d6a0:	2000      	movs	r0, #0
 801d6a2:	e7e0      	b.n	801d666 <_raise_r+0x12>

0801d6a4 <raise>:
 801d6a4:	4b02      	ldr	r3, [pc, #8]	; (801d6b0 <raise+0xc>)
 801d6a6:	4601      	mov	r1, r0
 801d6a8:	6818      	ldr	r0, [r3, #0]
 801d6aa:	f7ff bfd3 	b.w	801d654 <_raise_r>
 801d6ae:	bf00      	nop
 801d6b0:	20000190 	.word	0x20000190

0801d6b4 <_kill_r>:
 801d6b4:	b538      	push	{r3, r4, r5, lr}
 801d6b6:	4d07      	ldr	r5, [pc, #28]	; (801d6d4 <_kill_r+0x20>)
 801d6b8:	2300      	movs	r3, #0
 801d6ba:	4604      	mov	r4, r0
 801d6bc:	4608      	mov	r0, r1
 801d6be:	4611      	mov	r1, r2
 801d6c0:	602b      	str	r3, [r5, #0]
 801d6c2:	f7e6 f929 	bl	8003918 <_kill>
 801d6c6:	1c43      	adds	r3, r0, #1
 801d6c8:	d102      	bne.n	801d6d0 <_kill_r+0x1c>
 801d6ca:	682b      	ldr	r3, [r5, #0]
 801d6cc:	b103      	cbz	r3, 801d6d0 <_kill_r+0x1c>
 801d6ce:	6023      	str	r3, [r4, #0]
 801d6d0:	bd38      	pop	{r3, r4, r5, pc}
 801d6d2:	bf00      	nop
 801d6d4:	20016034 	.word	0x20016034

0801d6d8 <_getpid_r>:
 801d6d8:	f7e6 b916 	b.w	8003908 <_getpid>

0801d6dc <fmod>:
 801d6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d6de:	ed2d 8b02 	vpush	{d8}
 801d6e2:	ec57 6b10 	vmov	r6, r7, d0
 801d6e6:	ec55 4b11 	vmov	r4, r5, d1
 801d6ea:	f000 f867 	bl	801d7bc <__ieee754_fmod>
 801d6ee:	4b18      	ldr	r3, [pc, #96]	; (801d750 <fmod+0x74>)
 801d6f0:	eeb0 8a40 	vmov.f32	s16, s0
 801d6f4:	eef0 8a60 	vmov.f32	s17, s1
 801d6f8:	f993 3000 	ldrsb.w	r3, [r3]
 801d6fc:	3301      	adds	r3, #1
 801d6fe:	d020      	beq.n	801d742 <fmod+0x66>
 801d700:	4622      	mov	r2, r4
 801d702:	462b      	mov	r3, r5
 801d704:	4620      	mov	r0, r4
 801d706:	4629      	mov	r1, r5
 801d708:	f7e3 fa20 	bl	8000b4c <__aeabi_dcmpun>
 801d70c:	b9c8      	cbnz	r0, 801d742 <fmod+0x66>
 801d70e:	4632      	mov	r2, r6
 801d710:	463b      	mov	r3, r7
 801d712:	4630      	mov	r0, r6
 801d714:	4639      	mov	r1, r7
 801d716:	f7e3 fa19 	bl	8000b4c <__aeabi_dcmpun>
 801d71a:	b990      	cbnz	r0, 801d742 <fmod+0x66>
 801d71c:	2200      	movs	r2, #0
 801d71e:	2300      	movs	r3, #0
 801d720:	4620      	mov	r0, r4
 801d722:	4629      	mov	r1, r5
 801d724:	f7e3 f9e0 	bl	8000ae8 <__aeabi_dcmpeq>
 801d728:	b158      	cbz	r0, 801d742 <fmod+0x66>
 801d72a:	f7fb fe91 	bl	8019450 <__errno>
 801d72e:	2321      	movs	r3, #33	; 0x21
 801d730:	6003      	str	r3, [r0, #0]
 801d732:	2200      	movs	r2, #0
 801d734:	2300      	movs	r3, #0
 801d736:	4610      	mov	r0, r2
 801d738:	4619      	mov	r1, r3
 801d73a:	f7e3 f897 	bl	800086c <__aeabi_ddiv>
 801d73e:	ec41 0b18 	vmov	d8, r0, r1
 801d742:	eeb0 0a48 	vmov.f32	s0, s16
 801d746:	eef0 0a68 	vmov.f32	s1, s17
 801d74a:	ecbd 8b02 	vpop	{d8}
 801d74e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d750:	20000364 	.word	0x20000364

0801d754 <sqrt>:
 801d754:	b538      	push	{r3, r4, r5, lr}
 801d756:	ed2d 8b02 	vpush	{d8}
 801d75a:	ec55 4b10 	vmov	r4, r5, d0
 801d75e:	f000 f93f 	bl	801d9e0 <__ieee754_sqrt>
 801d762:	4b15      	ldr	r3, [pc, #84]	; (801d7b8 <sqrt+0x64>)
 801d764:	eeb0 8a40 	vmov.f32	s16, s0
 801d768:	eef0 8a60 	vmov.f32	s17, s1
 801d76c:	f993 3000 	ldrsb.w	r3, [r3]
 801d770:	3301      	adds	r3, #1
 801d772:	d019      	beq.n	801d7a8 <sqrt+0x54>
 801d774:	4622      	mov	r2, r4
 801d776:	462b      	mov	r3, r5
 801d778:	4620      	mov	r0, r4
 801d77a:	4629      	mov	r1, r5
 801d77c:	f7e3 f9e6 	bl	8000b4c <__aeabi_dcmpun>
 801d780:	b990      	cbnz	r0, 801d7a8 <sqrt+0x54>
 801d782:	2200      	movs	r2, #0
 801d784:	2300      	movs	r3, #0
 801d786:	4620      	mov	r0, r4
 801d788:	4629      	mov	r1, r5
 801d78a:	f7e3 f9b7 	bl	8000afc <__aeabi_dcmplt>
 801d78e:	b158      	cbz	r0, 801d7a8 <sqrt+0x54>
 801d790:	f7fb fe5e 	bl	8019450 <__errno>
 801d794:	2321      	movs	r3, #33	; 0x21
 801d796:	6003      	str	r3, [r0, #0]
 801d798:	2200      	movs	r2, #0
 801d79a:	2300      	movs	r3, #0
 801d79c:	4610      	mov	r0, r2
 801d79e:	4619      	mov	r1, r3
 801d7a0:	f7e3 f864 	bl	800086c <__aeabi_ddiv>
 801d7a4:	ec41 0b18 	vmov	d8, r0, r1
 801d7a8:	eeb0 0a48 	vmov.f32	s0, s16
 801d7ac:	eef0 0a68 	vmov.f32	s1, s17
 801d7b0:	ecbd 8b02 	vpop	{d8}
 801d7b4:	bd38      	pop	{r3, r4, r5, pc}
 801d7b6:	bf00      	nop
 801d7b8:	20000364 	.word	0x20000364

0801d7bc <__ieee754_fmod>:
 801d7bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d7c0:	ec53 2b11 	vmov	r2, r3, d1
 801d7c4:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 801d7c8:	ea5e 0402 	orrs.w	r4, lr, r2
 801d7cc:	ec51 0b10 	vmov	r0, r1, d0
 801d7d0:	ee11 7a10 	vmov	r7, s2
 801d7d4:	ee11 ca10 	vmov	ip, s2
 801d7d8:	461e      	mov	r6, r3
 801d7da:	d00d      	beq.n	801d7f8 <__ieee754_fmod+0x3c>
 801d7dc:	4c7a      	ldr	r4, [pc, #488]	; (801d9c8 <__ieee754_fmod+0x20c>)
 801d7de:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 801d7e2:	45a0      	cmp	r8, r4
 801d7e4:	4689      	mov	r9, r1
 801d7e6:	dc07      	bgt.n	801d7f8 <__ieee754_fmod+0x3c>
 801d7e8:	4254      	negs	r4, r2
 801d7ea:	4d78      	ldr	r5, [pc, #480]	; (801d9cc <__ieee754_fmod+0x210>)
 801d7ec:	4314      	orrs	r4, r2
 801d7ee:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 801d7f2:	42ac      	cmp	r4, r5
 801d7f4:	46ab      	mov	fp, r5
 801d7f6:	d909      	bls.n	801d80c <__ieee754_fmod+0x50>
 801d7f8:	f7e2 ff0e 	bl	8000618 <__aeabi_dmul>
 801d7fc:	4602      	mov	r2, r0
 801d7fe:	460b      	mov	r3, r1
 801d800:	f7e3 f834 	bl	800086c <__aeabi_ddiv>
 801d804:	ec41 0b10 	vmov	d0, r0, r1
 801d808:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d80c:	45f0      	cmp	r8, lr
 801d80e:	ee10 aa10 	vmov	sl, s0
 801d812:	ee10 4a10 	vmov	r4, s0
 801d816:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 801d81a:	dc0a      	bgt.n	801d832 <__ieee754_fmod+0x76>
 801d81c:	dbf2      	blt.n	801d804 <__ieee754_fmod+0x48>
 801d81e:	4290      	cmp	r0, r2
 801d820:	d3f0      	bcc.n	801d804 <__ieee754_fmod+0x48>
 801d822:	d106      	bne.n	801d832 <__ieee754_fmod+0x76>
 801d824:	4a6a      	ldr	r2, [pc, #424]	; (801d9d0 <__ieee754_fmod+0x214>)
 801d826:	0fed      	lsrs	r5, r5, #31
 801d828:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 801d82c:	e9d5 0100 	ldrd	r0, r1, [r5]
 801d830:	e7e8      	b.n	801d804 <__ieee754_fmod+0x48>
 801d832:	ea19 0f0b 	tst.w	r9, fp
 801d836:	d14a      	bne.n	801d8ce <__ieee754_fmod+0x112>
 801d838:	f1b8 0f00 	cmp.w	r8, #0
 801d83c:	d13f      	bne.n	801d8be <__ieee754_fmod+0x102>
 801d83e:	4965      	ldr	r1, [pc, #404]	; (801d9d4 <__ieee754_fmod+0x218>)
 801d840:	4653      	mov	r3, sl
 801d842:	2b00      	cmp	r3, #0
 801d844:	dc38      	bgt.n	801d8b8 <__ieee754_fmod+0xfc>
 801d846:	4b61      	ldr	r3, [pc, #388]	; (801d9cc <__ieee754_fmod+0x210>)
 801d848:	4033      	ands	r3, r6
 801d84a:	2b00      	cmp	r3, #0
 801d84c:	d14f      	bne.n	801d8ee <__ieee754_fmod+0x132>
 801d84e:	f1be 0f00 	cmp.w	lr, #0
 801d852:	d144      	bne.n	801d8de <__ieee754_fmod+0x122>
 801d854:	4a5f      	ldr	r2, [pc, #380]	; (801d9d4 <__ieee754_fmod+0x218>)
 801d856:	463b      	mov	r3, r7
 801d858:	2b00      	cmp	r3, #0
 801d85a:	dc3d      	bgt.n	801d8d8 <__ieee754_fmod+0x11c>
 801d85c:	4b5e      	ldr	r3, [pc, #376]	; (801d9d8 <__ieee754_fmod+0x21c>)
 801d85e:	4299      	cmp	r1, r3
 801d860:	db4a      	blt.n	801d8f8 <__ieee754_fmod+0x13c>
 801d862:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d866:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801d86a:	485b      	ldr	r0, [pc, #364]	; (801d9d8 <__ieee754_fmod+0x21c>)
 801d86c:	4282      	cmp	r2, r0
 801d86e:	db57      	blt.n	801d920 <__ieee754_fmod+0x164>
 801d870:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801d874:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 801d878:	1a89      	subs	r1, r1, r2
 801d87a:	1b98      	subs	r0, r3, r6
 801d87c:	eba4 070c 	sub.w	r7, r4, ip
 801d880:	2900      	cmp	r1, #0
 801d882:	d164      	bne.n	801d94e <__ieee754_fmod+0x192>
 801d884:	4564      	cmp	r4, ip
 801d886:	bf38      	it	cc
 801d888:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 801d88c:	2800      	cmp	r0, #0
 801d88e:	bfa4      	itt	ge
 801d890:	463c      	movge	r4, r7
 801d892:	4603      	movge	r3, r0
 801d894:	ea53 0104 	orrs.w	r1, r3, r4
 801d898:	d0c4      	beq.n	801d824 <__ieee754_fmod+0x68>
 801d89a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801d89e:	db6b      	blt.n	801d978 <__ieee754_fmod+0x1bc>
 801d8a0:	494d      	ldr	r1, [pc, #308]	; (801d9d8 <__ieee754_fmod+0x21c>)
 801d8a2:	428a      	cmp	r2, r1
 801d8a4:	db6e      	blt.n	801d984 <__ieee754_fmod+0x1c8>
 801d8a6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801d8aa:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 801d8ae:	431d      	orrs	r5, r3
 801d8b0:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 801d8b4:	4620      	mov	r0, r4
 801d8b6:	e7a5      	b.n	801d804 <__ieee754_fmod+0x48>
 801d8b8:	3901      	subs	r1, #1
 801d8ba:	005b      	lsls	r3, r3, #1
 801d8bc:	e7c1      	b.n	801d842 <__ieee754_fmod+0x86>
 801d8be:	4946      	ldr	r1, [pc, #280]	; (801d9d8 <__ieee754_fmod+0x21c>)
 801d8c0:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 801d8c4:	2b00      	cmp	r3, #0
 801d8c6:	ddbe      	ble.n	801d846 <__ieee754_fmod+0x8a>
 801d8c8:	3901      	subs	r1, #1
 801d8ca:	005b      	lsls	r3, r3, #1
 801d8cc:	e7fa      	b.n	801d8c4 <__ieee754_fmod+0x108>
 801d8ce:	ea4f 5128 	mov.w	r1, r8, asr #20
 801d8d2:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801d8d6:	e7b6      	b.n	801d846 <__ieee754_fmod+0x8a>
 801d8d8:	3a01      	subs	r2, #1
 801d8da:	005b      	lsls	r3, r3, #1
 801d8dc:	e7bc      	b.n	801d858 <__ieee754_fmod+0x9c>
 801d8de:	4a3e      	ldr	r2, [pc, #248]	; (801d9d8 <__ieee754_fmod+0x21c>)
 801d8e0:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 801d8e4:	2b00      	cmp	r3, #0
 801d8e6:	ddb9      	ble.n	801d85c <__ieee754_fmod+0xa0>
 801d8e8:	3a01      	subs	r2, #1
 801d8ea:	005b      	lsls	r3, r3, #1
 801d8ec:	e7fa      	b.n	801d8e4 <__ieee754_fmod+0x128>
 801d8ee:	ea4f 522e 	mov.w	r2, lr, asr #20
 801d8f2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801d8f6:	e7b1      	b.n	801d85c <__ieee754_fmod+0xa0>
 801d8f8:	1a5c      	subs	r4, r3, r1
 801d8fa:	2c1f      	cmp	r4, #31
 801d8fc:	dc0a      	bgt.n	801d914 <__ieee754_fmod+0x158>
 801d8fe:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 801d902:	fa08 f804 	lsl.w	r8, r8, r4
 801d906:	fa2a f303 	lsr.w	r3, sl, r3
 801d90a:	ea43 0308 	orr.w	r3, r3, r8
 801d90e:	fa0a f404 	lsl.w	r4, sl, r4
 801d912:	e7aa      	b.n	801d86a <__ieee754_fmod+0xae>
 801d914:	4b31      	ldr	r3, [pc, #196]	; (801d9dc <__ieee754_fmod+0x220>)
 801d916:	1a5b      	subs	r3, r3, r1
 801d918:	fa0a f303 	lsl.w	r3, sl, r3
 801d91c:	2400      	movs	r4, #0
 801d91e:	e7a4      	b.n	801d86a <__ieee754_fmod+0xae>
 801d920:	eba0 0c02 	sub.w	ip, r0, r2
 801d924:	f1bc 0f1f 	cmp.w	ip, #31
 801d928:	dc0a      	bgt.n	801d940 <__ieee754_fmod+0x184>
 801d92a:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 801d92e:	fa0e fe0c 	lsl.w	lr, lr, ip
 801d932:	fa27 f606 	lsr.w	r6, r7, r6
 801d936:	ea46 060e 	orr.w	r6, r6, lr
 801d93a:	fa07 fc0c 	lsl.w	ip, r7, ip
 801d93e:	e79b      	b.n	801d878 <__ieee754_fmod+0xbc>
 801d940:	4e26      	ldr	r6, [pc, #152]	; (801d9dc <__ieee754_fmod+0x220>)
 801d942:	1ab6      	subs	r6, r6, r2
 801d944:	fa07 f606 	lsl.w	r6, r7, r6
 801d948:	f04f 0c00 	mov.w	ip, #0
 801d94c:	e794      	b.n	801d878 <__ieee754_fmod+0xbc>
 801d94e:	4564      	cmp	r4, ip
 801d950:	bf38      	it	cc
 801d952:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 801d956:	2800      	cmp	r0, #0
 801d958:	da05      	bge.n	801d966 <__ieee754_fmod+0x1aa>
 801d95a:	0fe0      	lsrs	r0, r4, #31
 801d95c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 801d960:	0064      	lsls	r4, r4, #1
 801d962:	3901      	subs	r1, #1
 801d964:	e789      	b.n	801d87a <__ieee754_fmod+0xbe>
 801d966:	ea50 0307 	orrs.w	r3, r0, r7
 801d96a:	f43f af5b 	beq.w	801d824 <__ieee754_fmod+0x68>
 801d96e:	0ffb      	lsrs	r3, r7, #31
 801d970:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 801d974:	007c      	lsls	r4, r7, #1
 801d976:	e7f4      	b.n	801d962 <__ieee754_fmod+0x1a6>
 801d978:	0fe1      	lsrs	r1, r4, #31
 801d97a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 801d97e:	0064      	lsls	r4, r4, #1
 801d980:	3a01      	subs	r2, #1
 801d982:	e78a      	b.n	801d89a <__ieee754_fmod+0xde>
 801d984:	1a89      	subs	r1, r1, r2
 801d986:	2914      	cmp	r1, #20
 801d988:	dc0a      	bgt.n	801d9a0 <__ieee754_fmod+0x1e4>
 801d98a:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 801d98e:	fa03 f202 	lsl.w	r2, r3, r2
 801d992:	40cc      	lsrs	r4, r1
 801d994:	4322      	orrs	r2, r4
 801d996:	410b      	asrs	r3, r1
 801d998:	ea43 0105 	orr.w	r1, r3, r5
 801d99c:	4610      	mov	r0, r2
 801d99e:	e731      	b.n	801d804 <__ieee754_fmod+0x48>
 801d9a0:	291f      	cmp	r1, #31
 801d9a2:	dc07      	bgt.n	801d9b4 <__ieee754_fmod+0x1f8>
 801d9a4:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 801d9a8:	40cc      	lsrs	r4, r1
 801d9aa:	fa03 f202 	lsl.w	r2, r3, r2
 801d9ae:	4322      	orrs	r2, r4
 801d9b0:	462b      	mov	r3, r5
 801d9b2:	e7f1      	b.n	801d998 <__ieee754_fmod+0x1dc>
 801d9b4:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 801d9b8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801d9bc:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 801d9c0:	32e2      	adds	r2, #226	; 0xe2
 801d9c2:	fa43 f202 	asr.w	r2, r3, r2
 801d9c6:	e7f3      	b.n	801d9b0 <__ieee754_fmod+0x1f4>
 801d9c8:	7fefffff 	.word	0x7fefffff
 801d9cc:	7ff00000 	.word	0x7ff00000
 801d9d0:	0801f978 	.word	0x0801f978
 801d9d4:	fffffbed 	.word	0xfffffbed
 801d9d8:	fffffc02 	.word	0xfffffc02
 801d9dc:	fffffbe2 	.word	0xfffffbe2

0801d9e0 <__ieee754_sqrt>:
 801d9e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d9e4:	ec55 4b10 	vmov	r4, r5, d0
 801d9e8:	4e56      	ldr	r6, [pc, #344]	; (801db44 <__ieee754_sqrt+0x164>)
 801d9ea:	43ae      	bics	r6, r5
 801d9ec:	ee10 0a10 	vmov	r0, s0
 801d9f0:	ee10 3a10 	vmov	r3, s0
 801d9f4:	4629      	mov	r1, r5
 801d9f6:	462a      	mov	r2, r5
 801d9f8:	d110      	bne.n	801da1c <__ieee754_sqrt+0x3c>
 801d9fa:	ee10 2a10 	vmov	r2, s0
 801d9fe:	462b      	mov	r3, r5
 801da00:	f7e2 fe0a 	bl	8000618 <__aeabi_dmul>
 801da04:	4602      	mov	r2, r0
 801da06:	460b      	mov	r3, r1
 801da08:	4620      	mov	r0, r4
 801da0a:	4629      	mov	r1, r5
 801da0c:	f7e2 fc4e 	bl	80002ac <__adddf3>
 801da10:	4604      	mov	r4, r0
 801da12:	460d      	mov	r5, r1
 801da14:	ec45 4b10 	vmov	d0, r4, r5
 801da18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801da1c:	2d00      	cmp	r5, #0
 801da1e:	dc10      	bgt.n	801da42 <__ieee754_sqrt+0x62>
 801da20:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801da24:	4330      	orrs	r0, r6
 801da26:	d0f5      	beq.n	801da14 <__ieee754_sqrt+0x34>
 801da28:	b15d      	cbz	r5, 801da42 <__ieee754_sqrt+0x62>
 801da2a:	ee10 2a10 	vmov	r2, s0
 801da2e:	462b      	mov	r3, r5
 801da30:	ee10 0a10 	vmov	r0, s0
 801da34:	f7e2 fc38 	bl	80002a8 <__aeabi_dsub>
 801da38:	4602      	mov	r2, r0
 801da3a:	460b      	mov	r3, r1
 801da3c:	f7e2 ff16 	bl	800086c <__aeabi_ddiv>
 801da40:	e7e6      	b.n	801da10 <__ieee754_sqrt+0x30>
 801da42:	1509      	asrs	r1, r1, #20
 801da44:	d076      	beq.n	801db34 <__ieee754_sqrt+0x154>
 801da46:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801da4a:	07ce      	lsls	r6, r1, #31
 801da4c:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801da50:	bf5e      	ittt	pl
 801da52:	0fda      	lsrpl	r2, r3, #31
 801da54:	005b      	lslpl	r3, r3, #1
 801da56:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801da5a:	0fda      	lsrs	r2, r3, #31
 801da5c:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801da60:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801da64:	2000      	movs	r0, #0
 801da66:	106d      	asrs	r5, r5, #1
 801da68:	005b      	lsls	r3, r3, #1
 801da6a:	f04f 0e16 	mov.w	lr, #22
 801da6e:	4684      	mov	ip, r0
 801da70:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801da74:	eb0c 0401 	add.w	r4, ip, r1
 801da78:	4294      	cmp	r4, r2
 801da7a:	bfde      	ittt	le
 801da7c:	1b12      	suble	r2, r2, r4
 801da7e:	eb04 0c01 	addle.w	ip, r4, r1
 801da82:	1840      	addle	r0, r0, r1
 801da84:	0052      	lsls	r2, r2, #1
 801da86:	f1be 0e01 	subs.w	lr, lr, #1
 801da8a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801da8e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801da92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801da96:	d1ed      	bne.n	801da74 <__ieee754_sqrt+0x94>
 801da98:	4671      	mov	r1, lr
 801da9a:	2720      	movs	r7, #32
 801da9c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801daa0:	4562      	cmp	r2, ip
 801daa2:	eb04 060e 	add.w	r6, r4, lr
 801daa6:	dc02      	bgt.n	801daae <__ieee754_sqrt+0xce>
 801daa8:	d113      	bne.n	801dad2 <__ieee754_sqrt+0xf2>
 801daaa:	429e      	cmp	r6, r3
 801daac:	d811      	bhi.n	801dad2 <__ieee754_sqrt+0xf2>
 801daae:	2e00      	cmp	r6, #0
 801dab0:	eb06 0e04 	add.w	lr, r6, r4
 801dab4:	da43      	bge.n	801db3e <__ieee754_sqrt+0x15e>
 801dab6:	f1be 0f00 	cmp.w	lr, #0
 801daba:	db40      	blt.n	801db3e <__ieee754_sqrt+0x15e>
 801dabc:	f10c 0801 	add.w	r8, ip, #1
 801dac0:	eba2 020c 	sub.w	r2, r2, ip
 801dac4:	429e      	cmp	r6, r3
 801dac6:	bf88      	it	hi
 801dac8:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 801dacc:	1b9b      	subs	r3, r3, r6
 801dace:	4421      	add	r1, r4
 801dad0:	46c4      	mov	ip, r8
 801dad2:	0052      	lsls	r2, r2, #1
 801dad4:	3f01      	subs	r7, #1
 801dad6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801dada:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801dade:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801dae2:	d1dd      	bne.n	801daa0 <__ieee754_sqrt+0xc0>
 801dae4:	4313      	orrs	r3, r2
 801dae6:	d006      	beq.n	801daf6 <__ieee754_sqrt+0x116>
 801dae8:	1c4c      	adds	r4, r1, #1
 801daea:	bf13      	iteet	ne
 801daec:	3101      	addne	r1, #1
 801daee:	3001      	addeq	r0, #1
 801daf0:	4639      	moveq	r1, r7
 801daf2:	f021 0101 	bicne.w	r1, r1, #1
 801daf6:	1043      	asrs	r3, r0, #1
 801daf8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801dafc:	0849      	lsrs	r1, r1, #1
 801dafe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801db02:	07c2      	lsls	r2, r0, #31
 801db04:	bf48      	it	mi
 801db06:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801db0a:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801db0e:	460c      	mov	r4, r1
 801db10:	463d      	mov	r5, r7
 801db12:	e77f      	b.n	801da14 <__ieee754_sqrt+0x34>
 801db14:	0ada      	lsrs	r2, r3, #11
 801db16:	3815      	subs	r0, #21
 801db18:	055b      	lsls	r3, r3, #21
 801db1a:	2a00      	cmp	r2, #0
 801db1c:	d0fa      	beq.n	801db14 <__ieee754_sqrt+0x134>
 801db1e:	02d7      	lsls	r7, r2, #11
 801db20:	d50a      	bpl.n	801db38 <__ieee754_sqrt+0x158>
 801db22:	f1c1 0420 	rsb	r4, r1, #32
 801db26:	fa23 f404 	lsr.w	r4, r3, r4
 801db2a:	1e4d      	subs	r5, r1, #1
 801db2c:	408b      	lsls	r3, r1
 801db2e:	4322      	orrs	r2, r4
 801db30:	1b41      	subs	r1, r0, r5
 801db32:	e788      	b.n	801da46 <__ieee754_sqrt+0x66>
 801db34:	4608      	mov	r0, r1
 801db36:	e7f0      	b.n	801db1a <__ieee754_sqrt+0x13a>
 801db38:	0052      	lsls	r2, r2, #1
 801db3a:	3101      	adds	r1, #1
 801db3c:	e7ef      	b.n	801db1e <__ieee754_sqrt+0x13e>
 801db3e:	46e0      	mov	r8, ip
 801db40:	e7be      	b.n	801dac0 <__ieee754_sqrt+0xe0>
 801db42:	bf00      	nop
 801db44:	7ff00000 	.word	0x7ff00000

0801db48 <_init>:
 801db48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db4a:	bf00      	nop
 801db4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801db4e:	bc08      	pop	{r3}
 801db50:	469e      	mov	lr, r3
 801db52:	4770      	bx	lr

0801db54 <_fini>:
 801db54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db56:	bf00      	nop
 801db58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801db5a:	bc08      	pop	{r3}
 801db5c:	469e      	mov	lr, r3
 801db5e:	4770      	bx	lr
