Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  8 15:48:20 2024
| Host         : it-rdia running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_bresenham_timing_summary_routed.rpt -pb top_bresenham_timing_summary_routed.pb -rpx top_bresenham_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bresenham
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vga_timing/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.700        0.000                      0                 8459        0.036        0.000                      0                 8459        3.750        0.000                       0                  1292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.700        0.000                      0                 8459        0.036        0.000                      0                 8459        3.750        0.000                       0                  1292  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2112_2175_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 2.432ns (31.960%)  route 5.178ns (68.040%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.975     9.902    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I3_O)        0.334    10.236 f  DUTdata/ram_reg_64_127_0_2_i_3/O
                         net (fo=9, routed)           1.688    11.924    DUTdata/ram_reg_64_127_0_2_i_3_n_0
    SLICE_X61Y129        LUT6 (Prop_lut6_I2_O)        0.332    12.256 r  DUTdata/ram_reg_2112_2175_0_2_i_1/O
                         net (fo=4, routed)           0.568    12.824    VGA/video_mem/ram_reg_2112_2175_0_2/WE
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.482    14.904    VGA/video_mem/ram_reg_2112_2175_0_2/WCLK
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMA/CLK
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y129        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.524    VGA/video_mem/ram_reg_2112_2175_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2112_2175_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 2.432ns (31.960%)  route 5.178ns (68.040%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.975     9.902    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I3_O)        0.334    10.236 f  DUTdata/ram_reg_64_127_0_2_i_3/O
                         net (fo=9, routed)           1.688    11.924    DUTdata/ram_reg_64_127_0_2_i_3_n_0
    SLICE_X61Y129        LUT6 (Prop_lut6_I2_O)        0.332    12.256 r  DUTdata/ram_reg_2112_2175_0_2_i_1/O
                         net (fo=4, routed)           0.568    12.824    VGA/video_mem/ram_reg_2112_2175_0_2/WE
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.482    14.904    VGA/video_mem/ram_reg_2112_2175_0_2/WCLK
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMB/CLK
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y129        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.524    VGA/video_mem/ram_reg_2112_2175_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2112_2175_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 2.432ns (31.960%)  route 5.178ns (68.040%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.975     9.902    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I3_O)        0.334    10.236 f  DUTdata/ram_reg_64_127_0_2_i_3/O
                         net (fo=9, routed)           1.688    11.924    DUTdata/ram_reg_64_127_0_2_i_3_n_0
    SLICE_X61Y129        LUT6 (Prop_lut6_I2_O)        0.332    12.256 r  DUTdata/ram_reg_2112_2175_0_2_i_1/O
                         net (fo=4, routed)           0.568    12.824    VGA/video_mem/ram_reg_2112_2175_0_2/WE
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.482    14.904    VGA/video_mem/ram_reg_2112_2175_0_2/WCLK
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMC/CLK
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y129        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.524    VGA/video_mem/ram_reg_2112_2175_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2112_2175_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 2.432ns (31.960%)  route 5.178ns (68.040%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.975     9.902    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I3_O)        0.334    10.236 f  DUTdata/ram_reg_64_127_0_2_i_3/O
                         net (fo=9, routed)           1.688    11.924    DUTdata/ram_reg_64_127_0_2_i_3_n_0
    SLICE_X61Y129        LUT6 (Prop_lut6_I2_O)        0.332    12.256 r  DUTdata/ram_reg_2112_2175_0_2_i_1/O
                         net (fo=4, routed)           0.568    12.824    VGA/video_mem/ram_reg_2112_2175_0_2/WE
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.482    14.904    VGA/video_mem/ram_reg_2112_2175_0_2/WCLK
    SLICE_X60Y129        RAMD64E                                      r  VGA/video_mem/ram_reg_2112_2175_0_2/RAMD/CLK
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y129        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.524    VGA/video_mem/ram_reg_2112_2175_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2560_2623_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.426ns (32.175%)  route 5.114ns (67.825%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.972     9.899    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I0_O)        0.334    10.233 f  DUTdata/ram_reg_512_575_0_2_i_2/O
                         net (fo=9, routed)           1.707    11.940    DUTdata/ram_reg_512_575_0_2_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I2_O)        0.326    12.266 r  DUTdata/ram_reg_2560_2623_0_2_i_1/O
                         net (fo=4, routed)           0.488    12.754    VGA/video_mem/ram_reg_2560_2623_0_2/WE
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.479    14.901    VGA/video_mem/ram_reg_2560_2623_0_2/WCLK
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMA/CLK
                         clock pessimism              0.188    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X60Y127        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.521    VGA/video_mem/ram_reg_2560_2623_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2560_2623_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.426ns (32.175%)  route 5.114ns (67.825%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.972     9.899    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I0_O)        0.334    10.233 f  DUTdata/ram_reg_512_575_0_2_i_2/O
                         net (fo=9, routed)           1.707    11.940    DUTdata/ram_reg_512_575_0_2_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I2_O)        0.326    12.266 r  DUTdata/ram_reg_2560_2623_0_2_i_1/O
                         net (fo=4, routed)           0.488    12.754    VGA/video_mem/ram_reg_2560_2623_0_2/WE
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.479    14.901    VGA/video_mem/ram_reg_2560_2623_0_2/WCLK
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMB/CLK
                         clock pessimism              0.188    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X60Y127        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.521    VGA/video_mem/ram_reg_2560_2623_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2560_2623_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.426ns (32.175%)  route 5.114ns (67.825%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.972     9.899    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I0_O)        0.334    10.233 f  DUTdata/ram_reg_512_575_0_2_i_2/O
                         net (fo=9, routed)           1.707    11.940    DUTdata/ram_reg_512_575_0_2_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I2_O)        0.326    12.266 r  DUTdata/ram_reg_2560_2623_0_2_i_1/O
                         net (fo=4, routed)           0.488    12.754    VGA/video_mem/ram_reg_2560_2623_0_2/WE
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.479    14.901    VGA/video_mem/ram_reg_2560_2623_0_2/WCLK
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMC/CLK
                         clock pessimism              0.188    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X60Y127        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.521    VGA/video_mem/ram_reg_2560_2623_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_2560_2623_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.426ns (32.175%)  route 5.114ns (67.825%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[1]/Q
                         net (fo=11, routed)          0.352     6.022    DUTdata/Q[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.393 r  DUTdata/ram_reg_0_63_0_2_i_10/O[0]
                         net (fo=2, routed)           0.595     6.989    VGA/DI[0]
    SLICE_X33Y129        LUT2 (Prop_lut2_I0_O)        0.299     7.288 r  VGA/ram_reg_64_127_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.288    DUTdata/ram_reg_448_511_0_2_i_4[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.928 f  DUTdata/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.972     9.899    DUTdata/write_address[2]
    SLICE_X48Y144        LUT4 (Prop_lut4_I0_O)        0.334    10.233 f  DUTdata/ram_reg_512_575_0_2_i_2/O
                         net (fo=9, routed)           1.707    11.940    DUTdata/ram_reg_512_575_0_2_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I2_O)        0.326    12.266 r  DUTdata/ram_reg_2560_2623_0_2_i_1/O
                         net (fo=4, routed)           0.488    12.754    VGA/video_mem/ram_reg_2560_2623_0_2/WE
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.479    14.901    VGA/video_mem/ram_reg_2560_2623_0_2/WCLK
    SLICE_X60Y127        RAMD64E                                      r  VGA/video_mem/ram_reg_2560_2623_0_2/RAMD/CLK
                         clock pessimism              0.188    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X60Y127        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.521    VGA/video_mem/ram_reg_2560_2623_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_7936_7999_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 2.893ns (38.036%)  route 4.713ns (61.964%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[2]/Q
                         net (fo=10, routed)          0.481     6.152    VGA/y_out[2]
    SLICE_X32Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.276 r  VGA/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.276    DUTdata/S[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.826 r  DUTdata/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.826    DUTdata/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 r  DUTdata/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.625    DUTdata/write_address1[10]
    SLICE_X33Y130        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.504 r  DUTdata/ram_reg_0_63_0_2_i_7/O[2]
                         net (fo=160, routed)         1.419     9.924    VGA/video_mem/ram_reg_7680_7743_0_2_i_1[5]
    SLICE_X45Y142        LUT2 (Prop_lut2_I0_O)        0.330    10.254 f  VGA/video_mem/ram_reg_3264_3327_0_2_i_2/O
                         net (fo=22, routed)          1.324    11.578    DUTdata/ram_reg_3840_3903_0_2
    SLICE_X47Y134        LUT6 (Prop_lut6_I1_O)        0.332    11.910 r  DUTdata/ram_reg_7936_7999_0_2_i_1/O
                         net (fo=4, routed)           0.910    12.820    VGA/video_mem/ram_reg_7936_7999_0_2/WE
    SLICE_X46Y123        RAMD64E                                      r  VGA/video_mem/ram_reg_7936_7999_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.482    14.904    VGA/video_mem/ram_reg_7936_7999_0_2/WCLK
    SLICE_X46Y123        RAMD64E                                      r  VGA/video_mem/ram_reg_7936_7999_0_2/RAMA/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X46Y123        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.595    VGA/video_mem/ram_reg_7936_7999_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 DUTdata/y_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_7936_7999_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 2.893ns (38.036%)  route 4.713ns (61.964%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.612     5.214    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y129        FDRE                                         r  DUTdata/y_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y129        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  DUTdata/y_out_reg[2]/Q
                         net (fo=10, routed)          0.481     6.152    VGA/y_out[2]
    SLICE_X32Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.276 r  VGA/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.276    DUTdata/S[0]
    SLICE_X32Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.826 r  DUTdata/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.826    DUTdata/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 r  DUTdata/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.625    DUTdata/write_address1[10]
    SLICE_X33Y130        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.504 r  DUTdata/ram_reg_0_63_0_2_i_7/O[2]
                         net (fo=160, routed)         1.419     9.924    VGA/video_mem/ram_reg_7680_7743_0_2_i_1[5]
    SLICE_X45Y142        LUT2 (Prop_lut2_I0_O)        0.330    10.254 f  VGA/video_mem/ram_reg_3264_3327_0_2_i_2/O
                         net (fo=22, routed)          1.324    11.578    DUTdata/ram_reg_3840_3903_0_2
    SLICE_X47Y134        LUT6 (Prop_lut6_I1_O)        0.332    11.910 r  DUTdata/ram_reg_7936_7999_0_2_i_1/O
                         net (fo=4, routed)           0.910    12.820    VGA/video_mem/ram_reg_7936_7999_0_2/WE
    SLICE_X46Y123        RAMD64E                                      r  VGA/video_mem/ram_reg_7936_7999_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.482    14.904    VGA/video_mem/ram_reg_7936_7999_0_2/WCLK
    SLICE_X46Y123        RAMD64E                                      r  VGA/video_mem/ram_reg_7936_7999_0_2/RAMB/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X46Y123        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.595    VGA/video_mem/ram_reg_7936_7999_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  1.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_6528_6591_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.553     1.472    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y132        FDRE                                         r  DUTdata/x_out_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DUTdata/x_out_reg[0]_rep__0/Q
                         net (fo=430, routed)         0.218     1.832    VGA/video_mem/ram_reg_6528_6591_0_2/ADDRD0
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.821     1.986    VGA/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y132        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.795    VGA/video_mem/ram_reg_6528_6591_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_6528_6591_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.553     1.472    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y132        FDRE                                         r  DUTdata/x_out_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DUTdata/x_out_reg[0]_rep__0/Q
                         net (fo=430, routed)         0.218     1.832    VGA/video_mem/ram_reg_6528_6591_0_2/ADDRD0
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.821     1.986    VGA/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y132        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.795    VGA/video_mem/ram_reg_6528_6591_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_6528_6591_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.553     1.472    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y132        FDRE                                         r  DUTdata/x_out_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DUTdata/x_out_reg[0]_rep__0/Q
                         net (fo=430, routed)         0.218     1.832    VGA/video_mem/ram_reg_6528_6591_0_2/ADDRD0
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.821     1.986    VGA/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y132        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.795    VGA/video_mem/ram_reg_6528_6591_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_6528_6591_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.553     1.472    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y132        FDRE                                         r  DUTdata/x_out_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DUTdata/x_out_reg[0]_rep__0/Q
                         net (fo=430, routed)         0.218     1.832    VGA/video_mem/ram_reg_6528_6591_0_2/ADDRD0
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.821     1.986    VGA/video_mem/ram_reg_6528_6591_0_2/WCLK
    SLICE_X50Y132        RAMD64E                                      r  VGA/video_mem/ram_reg_6528_6591_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y132        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.795    VGA/video_mem/ram_reg_6528_6591_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_10880_10943_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.176%)  route 0.419ns (74.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.556     1.475    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y136        FDRE                                         r  DUTdata/x_out_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUTdata/x_out_reg[3]_rep__1/Q
                         net (fo=320, routed)         0.419     2.035    VGA/video_mem/ram_reg_10880_10943_0_2/ADDRD3
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.828     1.993    VGA/video_mem/ram_reg_10880_10943_0_2/WCLK
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMA/CLK
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y140        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.982    VGA/video_mem/ram_reg_10880_10943_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_10880_10943_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.176%)  route 0.419ns (74.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.556     1.475    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y136        FDRE                                         r  DUTdata/x_out_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUTdata/x_out_reg[3]_rep__1/Q
                         net (fo=320, routed)         0.419     2.035    VGA/video_mem/ram_reg_10880_10943_0_2/ADDRD3
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.828     1.993    VGA/video_mem/ram_reg_10880_10943_0_2/WCLK
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMB/CLK
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y140        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.982    VGA/video_mem/ram_reg_10880_10943_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_10880_10943_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.176%)  route 0.419ns (74.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.556     1.475    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y136        FDRE                                         r  DUTdata/x_out_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUTdata/x_out_reg[3]_rep__1/Q
                         net (fo=320, routed)         0.419     2.035    VGA/video_mem/ram_reg_10880_10943_0_2/ADDRD3
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.828     1.993    VGA/video_mem/ram_reg_10880_10943_0_2/WCLK
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMC/CLK
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y140        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.982    VGA/video_mem/ram_reg_10880_10943_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_10880_10943_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.176%)  route 0.419ns (74.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.556     1.475    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y136        FDRE                                         r  DUTdata/x_out_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUTdata/x_out_reg[3]_rep__1/Q
                         net (fo=320, routed)         0.419     2.035    VGA/video_mem/ram_reg_10880_10943_0_2/ADDRD3
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.828     1.993    VGA/video_mem/ram_reg_10880_10943_0_2/WCLK
    SLICE_X50Y140        RAMD64E                                      r  VGA/video_mem/ram_reg_10880_10943_0_2/RAMD/CLK
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y140        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.982    VGA/video_mem/ram_reg_10880_10943_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_5184_5247_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.556     1.475    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y136        FDRE                                         r  DUTdata/x_out_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUTdata/x_out_reg[1]_rep__0/Q
                         net (fo=450, routed)         0.275     1.892    VGA/video_mem/ram_reg_5184_5247_0_2/ADDRD1
    SLICE_X50Y135        RAMD64E                                      r  VGA/video_mem/ram_reg_5184_5247_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.824     1.989    VGA/video_mem/ram_reg_5184_5247_0_2/WCLK
    SLICE_X50Y135        RAMD64E                                      r  VGA/video_mem/ram_reg_5184_5247_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.509    
    SLICE_X50Y135        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.818    VGA/video_mem/ram_reg_5184_5247_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DUTdata/x_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/video_mem/ram_reg_5184_5247_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.556     1.475    DUTdata/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y136        FDRE                                         r  DUTdata/x_out_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUTdata/x_out_reg[1]_rep__0/Q
                         net (fo=450, routed)         0.275     1.892    VGA/video_mem/ram_reg_5184_5247_0_2/ADDRD1
    SLICE_X50Y135        RAMD64E                                      r  VGA/video_mem/ram_reg_5184_5247_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.824     1.989    VGA/video_mem/ram_reg_5184_5247_0_2/WCLK
    SLICE_X50Y135        RAMD64E                                      r  VGA/video_mem/ram_reg_5184_5247_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.509    
    SLICE_X50Y135        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.818    VGA/video_mem/ram_reg_5184_5247_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X52Y145   DUTdata/plot_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y135   DUTdata/x_out_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y132   DUTdata/x_out_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y131   DUTdata/x_out_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y138   DUTdata/x_out_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y136   DUTdata/x_out_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y136   DUTdata/x_out_reg[1]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y138   DUTdata/x_out_reg[1]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y138   DUTdata/x_out_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y134   VGA/video_mem/ram_reg_5120_5183_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y134   VGA/video_mem/ram_reg_5120_5183_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y134   VGA/video_mem/ram_reg_5120_5183_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y134   VGA/video_mem/ram_reg_5120_5183_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y125   VGA/video_mem/ram_reg_1600_1663_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y125   VGA/video_mem/ram_reg_1600_1663_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y125   VGA/video_mem/ram_reg_1600_1663_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y131   VGA/video_mem/ram_reg_3904_3967_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y131   VGA/video_mem/ram_reg_3904_3967_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y131   VGA/video_mem/ram_reg_3904_3967_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y137   VGA/video_mem/ram_reg_14592_14655_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y137   VGA/video_mem/ram_reg_14592_14655_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y137   VGA/video_mem/ram_reg_14592_14655_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y131   VGA/video_mem/ram_reg_2432_2495_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y131   VGA/video_mem/ram_reg_2432_2495_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y131   VGA/video_mem/ram_reg_2432_2495_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y140   VGA/video_mem/ram_reg_10880_10943_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y140   VGA/video_mem/ram_reg_10880_10943_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y142   VGA/video_mem/ram_reg_13376_13439_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y142   VGA/video_mem/ram_reg_13376_13439_0_2/RAMB/CLK



