{
    "code": "module TopModule (\n    input wire clk,\n    input wire d,\n    input wire r,\n    output reg q\n);\n    always @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0;\n        end else begin\n            q <= d;\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}