{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446516739807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446516739807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 20:12:19 2015 " "Processing started: Mon Nov 02 20:12:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446516739807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446516739807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446516739808 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446516740109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-RTL " "Found design unit 1: calculadora-RTL" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740579 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446516740579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446516740610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resi calculadora.vhd(46) " "Verilog HDL or VHDL warning at calculadora.vhd(46): object \"resi\" assigned a value but never read" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516740611 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel calculadora.vhd(58) " "VHDL Process Statement warning at calculadora.vhd(58): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740613 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum calculadora.vhd(59) " "VHDL Process Statement warning at calculadora.vhd(59): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740613 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel calculadora.vhd(61) " "VHDL Process Statement warning at calculadora.vhd(61): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740613 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rest calculadora.vhd(62) " "VHDL Process Statement warning at calculadora.vhd(62): signal \"rest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740613 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel calculadora.vhd(64) " "VHDL Process Statement warning at calculadora.vhd(64): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740613 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mul calculadora.vhd(65) " "VHDL Process Statement warning at calculadora.vhd(65): signal \"mul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740614 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel calculadora.vhd(67) " "VHDL Process Statement warning at calculadora.vhd(67): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740614 "|calculadora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divi calculadora.vhd(68) " "VHDL Process Statement warning at calculadora.vhd(68): signal \"divi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740614 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Res calculadora.vhd(56) " "VHDL Process Statement warning at calculadora.vhd(56): inferring latch(es) for signal or variable \"Res\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446516740614 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Resmul calculadora.vhd(56) " "VHDL Process Statement warning at calculadora.vhd(56): inferring latch(es) for signal or variable \"Resmul\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446516740614 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[0\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[0\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740615 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[1\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[1\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740615 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[2\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[2\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740615 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[3\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[3\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740615 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[4\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[4\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740615 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[5\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[5\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740615 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[6\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[6\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[7\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[7\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[8\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[8\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[9\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[9\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[10\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[10\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[11\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[11\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[12\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[12\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[13\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[13\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[14\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[14\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resmul\[15\] calculadora.vhd(56) " "Inferred latch for \"Resmul\[15\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[0\] calculadora.vhd(56) " "Inferred latch for \"Res\[0\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[1\] calculadora.vhd(56) " "Inferred latch for \"Res\[1\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740616 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[2\] calculadora.vhd(56) " "Inferred latch for \"Res\[2\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740617 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[3\] calculadora.vhd(56) " "Inferred latch for \"Res\[3\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740617 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[4\] calculadora.vhd(56) " "Inferred latch for \"Res\[4\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740617 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[5\] calculadora.vhd(56) " "Inferred latch for \"Res\[5\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740617 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[6\] calculadora.vhd(56) " "Inferred latch for \"Res\[6\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740617 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[7\] calculadora.vhd(56) " "Inferred latch for \"Res\[7\]\" at calculadora.vhd(56)" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740617 "|calculadora"}
{ "Warning" "WSGN_SEARCH_FILE" "suma.vhd 2 1 " "Using design file suma.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma-RTL " "Found design unit 1: suma-RTL" {  } { { "suma.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/suma.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740643 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/suma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma suma:elemento_1 " "Elaborating entity \"suma\" for hierarchy \"suma:elemento_1\"" {  } { { "calculadora.vhd" "elemento_1" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co7 suma.vhd(32) " "Verilog HDL or VHDL warning at suma.vhd(32): object \"co7\" assigned a value but never read" {  } { { "suma.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/suma.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516740645 "|calculadora|suma:elemento_1"}
{ "Warning" "WSGN_SEARCH_FILE" "had.vhd 2 1 " "Using design file had.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HAD-RTL " "Found design unit 1: HAD-RTL" {  } { { "had.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/had.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740667 ""} { "Info" "ISGN_ENTITY_NAME" "1 HAD " "Found entity 1: HAD" {  } { { "had.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/had.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "had suma:elemento_1\|had:elemento_1 " "Elaborating entity \"had\" for hierarchy \"suma:elemento_1\|had:elemento_1\"" {  } { { "suma.vhd" "elemento_1" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/suma.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fullad.vhd 2 1 " "Using design file fullad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLAD-RTL " "Found design unit 1: FULLAD-RTL" {  } { { "fullad.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/fullad.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740686 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLAD " "Found entity 1: FULLAD" {  } { { "fullad.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/fullad.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullad suma:elemento_1\|fullad:elemento_2 " "Elaborating entity \"fullad\" for hierarchy \"suma:elemento_1\|fullad:elemento_2\"" {  } { { "suma.vhd" "elemento_2" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/suma.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "resta.vhd 2 1 " "Using design file resta.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resta-RTL " "Found design unit 1: resta-RTL" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740713 ""} { "Info" "ISGN_ENTITY_NAME" "1 resta " "Found entity 1: resta" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resta resta:elemento_2 " "Elaborating entity \"resta\" for hierarchy \"resta:elemento_2\"" {  } { { "calculadora.vhd" "elemento_2" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co7 resta.vhd(33) " "Verilog HDL or VHDL warning at resta.vhd(33): object \"co7\" assigned a value but never read" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516740715 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(51) " "VHDL Process Statement warning at resta.vhd(51): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740716 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(52) " "VHDL Process Statement warning at resta.vhd(52): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740716 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(56) " "VHDL Process Statement warning at resta.vhd(56): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740717 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(57) " "VHDL Process Statement warning at resta.vhd(57): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740717 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(61) " "VHDL Process Statement warning at resta.vhd(61): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740717 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(62) " "VHDL Process Statement warning at resta.vhd(62): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740717 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(66) " "VHDL Process Statement warning at resta.vhd(66): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740717 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(67) " "VHDL Process Statement warning at resta.vhd(67): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740717 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(71) " "VHDL Process Statement warning at resta.vhd(71): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740717 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(72) " "VHDL Process Statement warning at resta.vhd(72): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(76) " "VHDL Process Statement warning at resta.vhd(76): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(77) " "VHDL Process Statement warning at resta.vhd(77): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(81) " "VHDL Process Statement warning at resta.vhd(81): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(82) " "VHDL Process Statement warning at resta.vhd(82): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(86) " "VHDL Process Statement warning at resta.vhd(86): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B resta.vhd(87) " "VHDL Process Statement warning at resta.vhd(87): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Btemp resta.vhd(48) " "VHDL Process Statement warning at resta.vhd(48): inferring latch(es) for signal or variable \"Btemp\", which holds its previous value in one or more paths through the process" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446516740718 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[0\] resta.vhd(48) " "Inferred latch for \"Btemp\[0\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740719 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[1\] resta.vhd(48) " "Inferred latch for \"Btemp\[1\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740719 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[2\] resta.vhd(48) " "Inferred latch for \"Btemp\[2\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740719 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[3\] resta.vhd(48) " "Inferred latch for \"Btemp\[3\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740720 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[4\] resta.vhd(48) " "Inferred latch for \"Btemp\[4\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740720 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[5\] resta.vhd(48) " "Inferred latch for \"Btemp\[5\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740720 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[6\] resta.vhd(48) " "Inferred latch for \"Btemp\[6\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740720 "|calculadora|resta:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[7\] resta.vhd(48) " "Inferred latch for \"Btemp\[7\]\" at resta.vhd(48)" {  } { { "resta.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/resta.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740720 "|calculadora|resta:elemento_2"}
{ "Warning" "WSGN_SEARCH_FILE" "mult.vhd 2 1 " "Using design file mult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-RTL " "Found design unit 1: mult-RTL" {  } { { "mult.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/mult.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740753 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/mult.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:elemento_3 " "Elaborating entity \"mult\" for hierarchy \"mult:elemento_3\"" {  } { { "calculadora.vhd" "elemento_3" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_a8 mult.vhd(37) " "Verilog HDL or VHDL warning at mult.vhd(37): object \"s_a8\" assigned a value but never read" {  } { { "mult.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/mult.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516740755 "|calculadora|mult:elemento_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_s8 mult.vhd(37) " "Verilog HDL or VHDL warning at mult.vhd(37): object \"s_s8\" assigned a value but never read" {  } { { "mult.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/mult.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516740755 "|calculadora|mult:elemento_3"}
{ "Warning" "WSGN_SEARCH_FILE" "genvectores.vhd 2 1 " "Using design file genvectores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenVectores-RTL " "Found design unit 1: GenVectores-RTL" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740791 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenVectores " "Found entity 1: GenVectores" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenVectores mult:elemento_3\|GenVectores:elemento_1 " "Elaborating entity \"GenVectores\" for hierarchy \"mult:elemento_3\|GenVectores:elemento_1\"" {  } { { "mult.vhd" "elemento_1" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/mult.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740793 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B genvectores.vhd(25) " "VHDL Process Statement warning at genvectores.vhd(25): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516740794 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Atemp genvectores.vhd(22) " "VHDL Process Statement warning at genvectores.vhd(22): inferring latch(es) for signal or variable \"Atemp\", which holds its previous value in one or more paths through the process" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446516740794 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[0\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[0\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740796 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[1\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[1\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740796 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[2\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[2\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740796 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[3\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[3\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740796 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[4\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[4\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740796 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[5\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[5\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740797 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[6\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[6\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740797 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Atemp\[7\] genvectores.vhd(22) " "Inferred latch for \"Atemp\[7\]\" at genvectores.vhd(22)" {  } { { "genvectores.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/genvectores.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740797 "|calculadora|mult:elemento_3|GenVectores:elemento_1"}
{ "Warning" "WSGN_SEARCH_FILE" "itera.vhd 2 1 " "Using design file itera.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 itera-RTL " "Found design unit 1: itera-RTL" {  } { { "itera.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/itera.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740860 ""} { "Info" "ISGN_ENTITY_NAME" "1 itera " "Found entity 1: itera" {  } { { "itera.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/itera.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "itera mult:elemento_3\|itera:elemento_2 " "Elaborating entity \"itera\" for hierarchy \"mult:elemento_3\|itera:elemento_2\"" {  } { { "mult.vhd" "elemento_2" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/mult.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pvsel.vhd 2 1 " "Using design file pvsel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PvSel-RTL " "Found design unit 1: PvSel-RTL" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740889 ""} { "Info" "ISGN_ENTITY_NAME" "1 PvSel " "Found entity 1: PvSel" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PvSel mult:elemento_3\|itera:elemento_2\|PvSel:elemento_1 " "Elaborating entity \"PvSel\" for hierarchy \"mult:elemento_3\|itera:elemento_2\|PvSel:elemento_1\"" {  } { { "itera.vhd" "elemento_1" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/itera.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740891 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Vsal1 pvsel.vhd(17) " "VHDL Process Statement warning at pvsel.vhd(17): inferring latch(es) for signal or variable \"Vsal1\", which holds its previous value in one or more paths through the process" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446516740892 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Vsal2 pvsel.vhd(17) " "VHDL Process Statement warning at pvsel.vhd(17): inferring latch(es) for signal or variable \"Vsal2\", which holds its previous value in one or more paths through the process" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446516740892 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[0\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[0\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740892 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[1\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[1\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[2\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[2\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[3\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[3\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[4\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[4\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[5\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[5\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[6\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[6\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[7\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[7\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[8\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[8\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[9\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[9\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740893 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[10\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[10\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[11\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[11\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[12\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[12\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[13\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[13\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[14\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[14\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[15\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[15\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal2\[16\] pvsel.vhd(17) " "Inferred latch for \"Vsal2\[16\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[0\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[0\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[1\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[1\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[2\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[2\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740894 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[3\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[3\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[4\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[4\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[5\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[5\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[6\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[6\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[7\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[7\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[8\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[8\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[9\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[9\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[10\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[10\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[11\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[11\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[12\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[12\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740895 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[13\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[13\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740896 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[14\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[14\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740896 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[15\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[15\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740896 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vsal1\[16\] pvsel.vhd(17) " "Inferred latch for \"Vsal1\[16\]\" at pvsel.vhd(17)" {  } { { "pvsel.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/pvsel.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516740896 "|calculadora|mult:elemento_3|itera:elemento_2|PvSel:elemento_1"}
{ "Warning" "WSGN_SEARCH_FILE" "sum17.vhd 2 1 " "Using design file sum17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum17-RTL " "Found design unit 1: sum17-RTL" {  } { { "sum17.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/sum17.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740935 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum17 " "Found entity 1: sum17" {  } { { "sum17.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/sum17.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum17 mult:elemento_3\|itera:elemento_2\|sum17:elemento_2 " "Elaborating entity \"sum17\" for hierarchy \"mult:elemento_3\|itera:elemento_2\|sum17:elemento_2\"" {  } { { "itera.vhd" "elemento_2" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/itera.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift.vhd 2 1 " "Using design file shift.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-RTL " "Found design unit 1: shift-RTL" {  } { { "shift.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740984 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/shift.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516740984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516740984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift mult:elemento_3\|itera:elemento_2\|shift:elemento_3 " "Elaborating entity \"shift\" for hierarchy \"mult:elemento_3\|itera:elemento_2\|shift:elemento_3\"" {  } { { "itera.vhd" "elemento_3" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/itera.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516740986 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div.vhd 2 1 " "Using design file div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-RTL " "Found design unit 1: div-RTL" {  } { { "div.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741192 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516741192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:elemento_4 " "Elaborating entity \"div\" for hierarchy \"div:elemento_4\"" {  } { { "calculadora.vhd" "elemento_4" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516741193 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Res div.vhd(11) " "VHDL Signal Declaration warning at div.vhd(11): used implicit default value for signal \"Res\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "div.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/div.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1446516741194 "|calculadora|div:elemento_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sa8 div.vhd(26) " "Verilog HDL or VHDL warning at div.vhd(26): object \"sa8\" assigned a value but never read" {  } { { "div.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/div.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516741194 "|calculadora|div:elemento_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm8 div.vhd(26) " "Verilog HDL or VHDL warning at div.vhd(26): object \"sm8\" assigned a value but never read" {  } { { "div.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/div.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516741194 "|calculadora|div:elemento_4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sq8 div.vhd(42) " "VHDL Process Statement warning at div.vhd(42): signal \"sq8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/div.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741198 "|calculadora|div:elemento_4"}
{ "Warning" "WSGN_SEARCH_FILE" "iteradiv.vhd 2 1 " "Using design file iteradiv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iteradiv-RTL " "Found design unit 1: iteradiv-RTL" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741224 ""} { "Info" "ISGN_ENTITY_NAME" "1 iteradiv " "Found entity 1: iteradiv" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516741224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteradiv div:elemento_4\|iteradiv:elemento_1 " "Elaborating entity \"iteradiv\" for hierarchy \"div:elemento_4\|iteradiv:elemento_1\"" {  } { { "div.vhd" "elemento_1" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/div.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516741226 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A iteradiv.vhd(46) " "VHDL Process Statement warning at iteradiv.vhd(46): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741227 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "suma iteradiv.vhd(49) " "VHDL Process Statement warning at iteradiv.vhd(49): signal \"suma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741227 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta iteradiv.vhd(54) " "VHDL Process Statement warning at iteradiv.vhd(54): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741227 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 iteradiv.vhd(56) " "VHDL Process Statement warning at iteradiv.vhd(56): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741227 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q iteradiv.vhd(57) " "VHDL Process Statement warning at iteradiv.vhd(57): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741227 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q iteradiv.vhd(59) " "VHDL Process Statement warning at iteradiv.vhd(59): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741227 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 iteradiv.vhd(61) " "VHDL Process Statement warning at iteradiv.vhd(61): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741227 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q1 iteradiv.vhd(62) " "VHDL Process Statement warning at iteradiv.vhd(62): signal \"Q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741228 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M iteradiv.vhd(63) " "VHDL Process Statement warning at iteradiv.vhd(63): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iteradiv.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741228 "|calculadora|div:elemento_4|iteradiv:elemento_1"}
{ "Warning" "WSGN_SEARCH_FILE" "sumador.vhd 2 1 " "Using design file sumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-RTL " "Found design unit 1: sumador-RTL" {  } { { "sumador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/sumador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741253 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516741253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador div:elemento_4\|iteradiv:elemento_1\|sumador:elemento_1 " "Elaborating entity \"sumador\" for hierarchy \"div:elemento_4\|iteradiv:elemento_1\|sumador:elemento_1\"" {  } { { "iteradiv.vhd" "elemento_1" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516741255 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co7 sumador.vhd(34) " "Verilog HDL or VHDL warning at sumador.vhd(34): object \"co7\" assigned a value but never read" {  } { { "sumador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/sumador.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516741255 "|calculadora|div:elemento_4|iteradiv:elemento_1|sumador:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Asum sumador.vhd(52) " "VHDL Process Statement warning at sumador.vhd(52): signal \"Asum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sumador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/sumador.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741256 "|calculadora|div:elemento_4|iteradiv:elemento_1|sumador:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q sumador.vhd(52) " "VHDL Process Statement warning at sumador.vhd(52): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sumador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/sumador.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741257 "|calculadora|div:elemento_4|iteradiv:elemento_1|sumador:elemento_1"}
{ "Warning" "WSGN_SEARCH_FILE" "restador.vhd 2 1 " "Using design file restador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador-RTL " "Found design unit 1: restador-RTL" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741344 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446516741344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1446516741344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador div:elemento_4\|iteradiv:elemento_1\|restador:elemento_2 " "Elaborating entity \"restador\" for hierarchy \"div:elemento_4\|iteradiv:elemento_1\|restador:elemento_2\"" {  } { { "iteradiv.vhd" "elemento_2" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/iteradiv.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516741350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co7 restador.vhd(34) " "Verilog HDL or VHDL warning at restador.vhd(34): object \"co7\" assigned a value but never read" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446516741438 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(52) " "VHDL Process Statement warning at restador.vhd(52): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741441 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(53) " "VHDL Process Statement warning at restador.vhd(53): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741442 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(57) " "VHDL Process Statement warning at restador.vhd(57): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741442 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(58) " "VHDL Process Statement warning at restador.vhd(58): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741443 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(62) " "VHDL Process Statement warning at restador.vhd(62): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741443 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(63) " "VHDL Process Statement warning at restador.vhd(63): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741444 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(67) " "VHDL Process Statement warning at restador.vhd(67): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741444 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(68) " "VHDL Process Statement warning at restador.vhd(68): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741444 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(72) " "VHDL Process Statement warning at restador.vhd(72): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741445 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(73) " "VHDL Process Statement warning at restador.vhd(73): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741445 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(77) " "VHDL Process Statement warning at restador.vhd(77): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741446 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(78) " "VHDL Process Statement warning at restador.vhd(78): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741446 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(82) " "VHDL Process Statement warning at restador.vhd(82): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741447 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(83) " "VHDL Process Statement warning at restador.vhd(83): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741447 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(87) " "VHDL Process Statement warning at restador.vhd(87): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741447 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B restador.vhd(88) " "VHDL Process Statement warning at restador.vhd(88): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741448 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Asum restador.vhd(91) " "VHDL Process Statement warning at restador.vhd(91): signal \"Asum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741448 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q restador.vhd(91) " "VHDL Process Statement warning at restador.vhd(91): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446516741448 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Btemp restador.vhd(49) " "VHDL Process Statement warning at restador.vhd(49): inferring latch(es) for signal or variable \"Btemp\", which holds its previous value in one or more paths through the process" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446516741449 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[0\] restador.vhd(49) " "Inferred latch for \"Btemp\[0\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741452 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[1\] restador.vhd(49) " "Inferred latch for \"Btemp\[1\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741452 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[2\] restador.vhd(49) " "Inferred latch for \"Btemp\[2\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741453 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[3\] restador.vhd(49) " "Inferred latch for \"Btemp\[3\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741453 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[4\] restador.vhd(49) " "Inferred latch for \"Btemp\[4\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741454 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[5\] restador.vhd(49) " "Inferred latch for \"Btemp\[5\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741454 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[6\] restador.vhd(49) " "Inferred latch for \"Btemp\[6\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741454 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Btemp\[7\] restador.vhd(49) " "Inferred latch for \"Btemp\[7\]\" at restador.vhd(49)" {  } { { "restador.vhd" "" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/restador.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446516741455 "|calculadora|div:elemento_4|iteradiv:elemento_1|restador:elemento_2"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Bsum elemento_2 " "Port \"Bsum\" does not exist in macrofunction \"elemento_2\"" {  } { { "calculadora.vhd" "elemento_2" { Text "C:/altera/13.0sp1/calculadora 2.0/calculadora/calculadora.vhd" 52 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446516741783 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1446516741831 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 88 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446516742281 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 02 20:12:22 2015 " "Processing ended: Mon Nov 02 20:12:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446516742281 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446516742281 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446516742281 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446516742281 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 88 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 88 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446516742910 ""}
