#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 21 11:10:02 2022
# Process ID: 5224
# Current directory: P:/Desktop/RISC-V_CPU_Extended/RV32i
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7448 P:\Desktop\RISC-V_CPU_Extended\RV32i\RV32i.xpr
# Log file: P:/Desktop/RISC-V_CPU_Extended/RV32i/vivado.log
# Journal file: P:/Desktop/RISC-V_CPU_Extended/RV32i\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.438 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_behav -key {Behavioral:sim_1:Functional:Top} -tclbatch {Top.tcl} -view {P:/Desktop/RISC-V_CPU_Extended/RV32i/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config P:/Desktop/RISC-V_CPU_Extended/RV32i/Top_behav.wcfg
source Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ROM_data.txt referenced on P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v at line 71 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1089.359 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1089.359 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1089.359 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
run 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File ROM_data.txt referenced on P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v at line 71 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1089.359 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1089.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1089.359 ; gain = 0.000
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v} 85
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File ROM_data.txt referenced on P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v at line 71 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1089.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1089.359 ; gain = 0.000
run 1 ps
Stopped at time : 1 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 2 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim/ROM_data.txt.txt
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim/ROM_data.txt.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: File ROM_data.txt referenced on P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v at line 71 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1089.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1089.359 ; gain = 0.000
run 1 ps
Stopped at time : 1 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 2 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 3 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim/ROM_data.txt.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Stall
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controler
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Stall
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Get_rw_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Hazard_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_Zero_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUI_or_AUIPC
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3to1b32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1b32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32iPCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_Stall
Compiling module xil_defaultlib.Control_Stall
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Mux4to1b32
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.Get_rw_regs
Compiling module xil_defaultlib.Controler
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ID_Zero_Generator
Compiling module xil_defaultlib.REG_ID_EXE
Compiling module xil_defaultlib.Mux3to1b32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EXE_MEM
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.LUI_or_AUIPC
Compiling module xil_defaultlib.RV32iPCPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.359 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1089.359 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1089.359 ; gain = 0.000
run 1 ps
Stopped at time : 1 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 2 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 3 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 5 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 6 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ps
Stopped at time : 0 fs : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 1 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 2 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 3 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 86
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 33
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 34
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 35
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 36
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 36
run 1 ps
Stopped at time : 5 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ps
Stopped at time : 0 fs : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 1 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 2 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 3 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 86
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 33
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 34
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 35
step
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG32.v" Line 36
run 1 ps
Stopped at time : 5 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Controler.v} 47
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Controler.v} -line 47
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} 37
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} 38
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 63
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 64
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 68
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 81
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 90
run 1 ps
Stopped at time : 6 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 81
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 90
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 63
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 64
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 68
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} -line 37
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} -line 38
run 1 ps
Stopped at time : 0 fs : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 1 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 2 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 3 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 63
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 64
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 68
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 81
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 90
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} 37
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} 38
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} -line 37
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v} 30
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 64
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 81
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 90
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 63
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v" Line 38
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v" Line 30
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v" Line 30
run 1 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v" Line 30
run 1 ps
Stopped at time : 5 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v} -line 30
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} -line 38
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 90
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 81
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 68
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 64
remove_bps -file {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} -line 63
run 4 ps
Stopped at time : 0 fs : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 4 ps
Stopped at time : 1 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 4 ps
Stopped at time : 2 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 4 ps
Stopped at time : 3 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
run 4 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 85
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v} 30
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v} 38
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 63
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 64
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 90
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 81
add_bp {P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v} 68
run 4 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 64
run 4 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 81
run 4 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 90
run 4 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" Line 63
run 4 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Regs.v" Line 38
run 4 ps
Stopped at time : 4 ps : File "P:/Desktop/RISC-V_CPU_Extended/RV32i/RV32i.srcs/sources_1/new/Mux3to1b32.v" Line 30
