@P:  Worst Slack : -18.939
@P:  FAB_CLK - Estimated Frequency : 24.0 MHz
@P:  FAB_CLK - Requested Frequency : 40.0 MHz
@P:  FAB_CLK - Estimated Period : 41.698
@P:  FAB_CLK - Requested Period : 25.000
@P:  FAB_CLK - Slack : -16.698
@P:  FCLK - Estimated Frequency : NA
@P:  FCLK - Requested Frequency : 40.0 MHz
@P:  FCLK - Estimated Period : NA
@P:  FCLK - Requested Period : 25.000
@P:  FCLK - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Slack : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Estimated Frequency : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Requested Frequency : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Estimated Period : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Requested Period : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Slack : NA
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Frequency : NA
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Frequency : 80.0 MHz
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Period : NA
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Period : 12.500
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Slack : NA
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Frequency : NA
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Frequency : 80.0 MHz
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Period : NA
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Period : 12.500
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Slack : NA
@P:  System - Estimated Frequency : 171.5 MHz
@P:  System - Requested Frequency : 80.0 MHz
@P:  System - Estimated Period : 5.831
@P:  System - Requested Period : 12.500
@P:  System - Slack : 6.669
@P:  Worst Slack(min analysis) : 0.225
@P:  FAB_CLK - Estimated Frequency(min analysis) : 24.0 MHz
@P:  FAB_CLK - Requested Frequency(min analysis) : 40.0 MHz
@P:  FAB_CLK - Estimated Period(min analysis) : 41.698
@P:  FAB_CLK - Requested Period(min analysis) : 25.000
@P:  FAB_CLK - Slack(min analysis) : -16.698
@P:  FCLK - Estimated Frequency(min analysis) : NA
@P:  FCLK - Requested Frequency(min analysis) : 40.0 MHz
@P:  FCLK - Estimated Period(min analysis) : NA
@P:  FCLK - Requested Period(min analysis) : 25.000
@P:  FCLK - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock - Slack(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Estimated Period(min analysis) : NA
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Requested Period(min analysis) : 12.500
@P:  adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock - Slack(min analysis) : NA
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Period(min analysis) : NA
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Period(min analysis) : 12.500
@P:  stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock - Slack(min analysis) : NA
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Frequency(min analysis) : NA
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Frequency(min analysis) : 80.0 MHz
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Estimated Period(min analysis) : NA
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Requested Period(min analysis) : 12.500
@P:  stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock - Slack(min analysis) : NA
@P:  System - Estimated Frequency(min analysis) : 171.5 MHz
@P:  System - Requested Frequency(min analysis) : 80.0 MHz
@P:  System - Estimated Period(min analysis) : 5.831
@P:  System - Requested Period(min analysis) : 12.500
@P:  System - Slack(min analysis) : 6.669
@P:  Total Area : 10625.0
@P:  Total Area : 857.0
@P:  Total Area : 297.0
@P:  Total Area : 560.0
@P:  Total Area : 0.0
@P:  Total Area : 0.0
@P:  Total Area : 9009.0
@P:  Total Area : 820.0
@P:  Total Area : 310.0
@P:  Total Area : 2.0
@P:  Total Area : 1964.0
@P:  Total Area : 263.0
@P:  Total Area : 310.0
@P:  Total Area : 2.0
@P:  Total Area : 1827.0
@P:  Total Area : 1301.0
@P:  Total Area : 2210.0
@P:  Total Area : 122.0
@P:  Total Area : 36.0
@P:  Total Area : 33.0
@P:  Total Area : 151.0
@P:  Total Area : 99.0
@P:  Total Area : 6.0
@P:  Total Area : 46.0
@P:  Total Area : 450.0
@P:  Total Area : 450.0
@P:  Total Area : 76.0
@P:  Total Area : 42.0
@P:  Total Area : 75.0
@P:  Total Area : 40.0
@P:  Total Area : 299.0
@P:  Total Area : 26.0
@P:  Total Area : 37.0
@P:  Total Area : 10625.0
@P:  CPU Time : 0h:00m:44s
