<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: Inc/stm32f4xx_ll_bus.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_bus.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__bus_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_BUS_H</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_BUS_H</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;stm32f4xx.h&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if defined(RCC)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ALL             0xFFFFFFFFU</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOA           RCC_AHB1ENR_GPIOAEN</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOB           RCC_AHB1ENR_GPIOBEN</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOC           RCC_AHB1ENR_GPIOCEN</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if defined(GPIOD)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOD           RCC_AHB1ENR_GPIODEN</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined(GPIOE)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOE           RCC_AHB1ENR_GPIOEEN</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#if defined(GPIOF)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOF           RCC_AHB1ENR_GPIOFEN</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#if defined(GPIOG)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOG           RCC_AHB1ENR_GPIOGEN</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#if defined(GPIOH)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOH           RCC_AHB1ENR_GPIOHEN</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOH */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if defined(GPIOI)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOI           RCC_AHB1ENR_GPIOIEN</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#if defined(GPIOJ)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOJ           RCC_AHB1ENR_GPIOJEN</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOJ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#if defined(GPIOK)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPIOK           RCC_AHB1ENR_GPIOKEN</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* GPIOK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_CRC             RCC_AHB1ENR_CRCEN</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#if defined(RCC_AHB1ENR_BKPSRAMEN)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_BKPSRAM         RCC_AHB1ENR_BKPSRAMEN</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB1ENR_BKPSRAMEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#if defined(RCC_AHB1ENR_CCMDATARAMEN)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_CCMDATARAM      RCC_AHB1ENR_CCMDATARAMEN</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB1ENR_CCMDATARAMEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_DMA1            RCC_AHB1ENR_DMA1EN</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_DMA2            RCC_AHB1ENR_DMA2EN</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if defined(RCC_AHB1ENR_RNGEN)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_RNG             RCC_AHB1ENR_RNGEN</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB1ENR_RNGEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if defined(DMA2D)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_DMA2D           RCC_AHB1ENR_DMA2DEN</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA2D */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#if defined(ETH)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETHMAC          RCC_AHB1ENR_ETHMACEN</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETHMACTX        RCC_AHB1ENR_ETHMACTXEN</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETHMACRX        RCC_AHB1ENR_ETHMACRXEN</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETHMACPTP       RCC_AHB1ENR_ETHMACPTPEN</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ETH */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#if defined(USB_OTG_HS)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_OTGHS           RCC_AHB1ENR_OTGHSEN</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_OTGHSULPI       RCC_AHB1ENR_OTGHSULPIEN</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_HS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_FLITF           RCC_AHB1LPENR_FLITFLPEN</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_SRAM1           RCC_AHB1LPENR_SRAM1LPEN</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#if defined(RCC_AHB1LPENR_SRAM2LPEN)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_SRAM2           RCC_AHB1LPENR_SRAM2LPEN</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB1LPENR_SRAM2LPEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if defined(RCC_AHB1LPENR_SRAM3LPEN)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_SRAM3           RCC_AHB1LPENR_SRAM3LPEN</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB1LPENR_SRAM3LPEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#if defined(RCC_AHB2_SUPPORT)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#if defined(DCMI)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DCMI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#if defined(CRYP)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_CRYP           RCC_AHB2ENR_CRYPEN</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CRYP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#if defined(AES)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* AES */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#if defined(HASH)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HASH */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#if defined(RCC_AHB2ENR_RNGEN)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB2ENR_RNGEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#if defined(RCC_AHB3_SUPPORT)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#if defined(FSMC_Bank1)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define LL_AHB3_GRP1_PERIPH_FSMC           RCC_AHB3ENR_FSMCEN</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#if defined(FMC_Bank1)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#if defined(QUADSPI)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB3_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#if defined(TIM2)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#if defined(TIM3)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#if defined(TIM4)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#if defined(TIM6)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#if defined(TIM7)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#if defined(TIM12)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#if defined(TIM13)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#if defined(TIM14)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#if defined(LPTIM1)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LPTIM1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#if defined(RCC_APB1ENR_RTCAPBEN)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR_RTCAPBEN</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_APB1ENR_RTCAPBEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#if defined(SPI2)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPI2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#if defined(SPI3)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPI3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_SPDIFRX        RCC_APB1ENR_SPDIFRXEN</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#if defined(USART3)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USART3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#if defined(UART4)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#if defined(UART5)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#if defined(I2C3)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* I2C3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#if defined(FMPI2C1)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_FMPI2C1        RCC_APB1ENR_FMPI2C1EN</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMPI2C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#if defined(CAN1)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR_CAN1EN</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CAN1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#if defined(CAN2)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR_CAN2EN</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CAN2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#if defined(CAN3)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_CAN3           RCC_APB1ENR_CAN3EN</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CAN3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#if defined(DAC1)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#if defined(UART7)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART7          RCC_APB1ENR_UART7EN</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#if defined(UART8)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART8          RCC_APB1ENR_UART8EN</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ALL          0xFFFFFFFFU</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM1         RCC_APB2ENR_TIM1EN</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#if defined(TIM8)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM8         RCC_APB2ENR_TIM8EN</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_USART1       RCC_APB2ENR_USART1EN</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#if defined(USART6)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_USART6       RCC_APB2ENR_USART6EN</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USART6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#if defined(UART9)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_UART9        RCC_APB2ENR_UART9EN</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#if defined(UART10)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_UART10       RCC_APB2ENR_UART10EN</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ADC1         RCC_APB2ENR_ADC1EN</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#if defined(ADC2)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ADC2         RCC_APB2ENR_ADC2EN</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#if defined(ADC3)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ADC3         RCC_APB2ENR_ADC3EN</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#if defined(SDIO)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SDIO         RCC_APB2ENR_SDIOEN</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SPI1         RCC_APB2ENR_SPI1EN</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#if defined(SPI4)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SPI4         RCC_APB2ENR_SPI4EN</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPI4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SYSCFG       RCC_APB2ENR_SYSCFGEN</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#if defined(RCC_APB2ENR_EXTITEN)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_EXTI         RCC_APB2ENR_EXTITEN</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_APB2ENR_EXTITEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM9         RCC_APB2ENR_TIM9EN</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#if defined(TIM10)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM10        RCC_APB2ENR_TIM10EN</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM11        RCC_APB2ENR_TIM11EN</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#if defined(SPI5)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SPI5         RCC_APB2ENR_SPI5EN</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPI5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#if defined(SPI6)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SPI6         RCC_APB2ENR_SPI6EN</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPI6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SAI1         RCC_APB2ENR_SAI1EN</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#if defined(SAI2)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SAI2         RCC_APB2ENR_SAI2EN</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_LTDC         RCC_APB2ENR_LTDCEN</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_DSI          RCC_APB2ENR_DSIEN</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_DFSDM1       RCC_APB2ENR_DFSDM1EN</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#if defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_DFSDM2       RCC_APB2ENR_DFSDM2EN</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ADC          RCC_APB2RSTR_ADCRST</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b1.html#gaadc7ef59e841476a39fb254f389da4cc">  427</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b1.html#gaadc7ef59e841476a39fb254f389da4cc">LL_AHB1_GRP1_EnableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  SET_BIT(RCC-&gt;AHB1ENR, Periphs);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB1ENR, Periphs);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b1.html#gabadf4289e09ed3649859b83536a67283">  491</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___b_u_s___l_l___e_f___a_h_b1.html#gabadf4289e09ed3649859b83536a67283">LL_AHB1_GRP1_IsEnabledClock</a>(uint32_t Periphs)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;{</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;AHB1ENR, Periphs) == Periphs);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;}</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga07db30626fe04d7cb541dc2a221c95cf">  551</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga07db30626fe04d7cb541dc2a221c95cf">LL_AHB1_GRP1_DisableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  CLEAR_BIT(RCC-&gt;AHB1ENR, Periphs);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;}</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab3508b69484a00beeb3aa33ad1ab2075">  600</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab3508b69484a00beeb3aa33ad1ab2075">LL_AHB1_GRP1_ForceReset</a>(uint32_t Periphs)</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;{</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  SET_BIT(RCC-&gt;AHB1RSTR, Periphs);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;}</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga704fd2020d55701ddfcc7913434f4282">  649</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga704fd2020d55701ddfcc7913434f4282">LL_AHB1_GRP1_ReleaseReset</a>(uint32_t Periphs)</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  CLEAR_BIT(RCC-&gt;AHB1RSTR, Periphs);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;}</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b1.html#gad44b8c0492f3a182cd22ee4db87be171">  716</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b1.html#gad44b8c0492f3a182cd22ee4db87be171">LL_AHB1_GRP1_EnableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;{</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  SET_BIT(RCC-&gt;AHB1LPENR, Periphs);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB1LPENR, Periphs);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;}</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab97b1b5574c7e98b55e3d3f2e29fc7fd">  787</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab97b1b5574c7e98b55e3d3f2e29fc7fd">LL_AHB1_GRP1_DisableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;{</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  CLEAR_BIT(RCC-&gt;AHB1LPENR, Periphs);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#if defined(RCC_AHB2_SUPPORT)</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga2044b476eb48663852123694cbb48efc">  820</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga2044b476eb48663852123694cbb48efc">LL_AHB2_GRP1_EnableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;{</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  SET_BIT(RCC-&gt;AHB2ENR, Periphs);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB2ENR, Periphs);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;}</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">  848</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">LL_AHB2_GRP1_IsEnabledClock</a>(uint32_t Periphs)</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;{</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;AHB2ENR, Periphs) == Periphs);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;}</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga77df6309635afb22a367664ffaa34cee">  872</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga77df6309635afb22a367664ffaa34cee">LL_AHB2_GRP1_DisableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;{</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  CLEAR_BIT(RCC-&gt;AHB2ENR, Periphs);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;}</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga8d79afd0237098cac06e0e216dbbd44a">  897</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga8d79afd0237098cac06e0e216dbbd44a">LL_AHB2_GRP1_ForceReset</a>(uint32_t Periphs)</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  SET_BIT(RCC-&gt;AHB2RSTR, Periphs);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga93b7dd557d27f51b5e68835266b32661">  922</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga93b7dd557d27f51b5e68835266b32661">LL_AHB2_GRP1_ReleaseReset</a>(uint32_t Periphs)</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;{</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  CLEAR_BIT(RCC-&gt;AHB2RSTR, Periphs);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;}</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga4293e4a3ce42fcbb3ece6430b1a8cd81">  946</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga4293e4a3ce42fcbb3ece6430b1a8cd81">LL_AHB2_GRP1_EnableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;{</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  SET_BIT(RCC-&gt;AHB2LPENR, Periphs);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB2LPENR, Periphs);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;}</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga1000f05d3522c82a0d022713a9f0bb99">  974</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga1000f05d3522c82a0d022713a9f0bb99">LL_AHB2_GRP1_DisableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;{</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  CLEAR_BIT(RCC-&gt;AHB2LPENR, Periphs);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;}</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB2_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#if defined(RCC_AHB3_SUPPORT)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga474d4da2afa2fd83e4da1f9979493298"> 1002</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga474d4da2afa2fd83e4da1f9979493298">LL_AHB3_GRP1_EnableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;{</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  SET_BIT(RCC-&gt;AHB3ENR, Periphs);</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB3ENR, Periphs);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;}</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b3.html#gab446cc597d6cd31abc71f9821f055ee9"> 1024</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___b_u_s___l_l___e_f___a_h_b3.html#gab446cc597d6cd31abc71f9821f055ee9">LL_AHB3_GRP1_IsEnabledClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;AHB3ENR, Periphs) == Periphs);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;}</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga82e10e65450ea6ea14e4cd48f6f19b53"> 1042</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga82e10e65450ea6ea14e4cd48f6f19b53">LL_AHB3_GRP1_DisableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;{</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  CLEAR_BIT(RCC-&gt;AHB3ENR, Periphs);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b3.html#gad4abc622ea4f10591762f9983b8bb564"> 1061</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b3.html#gad4abc622ea4f10591762f9983b8bb564">LL_AHB3_GRP1_ForceReset</a>(uint32_t Periphs)</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;{</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  SET_BIT(RCC-&gt;AHB3RSTR, Periphs);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;}</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga3b6687a5aaac957147da45ddf9fdcbac"> 1080</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga3b6687a5aaac957147da45ddf9fdcbac">LL_AHB3_GRP1_ReleaseReset</a>(uint32_t Periphs)</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;{</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  CLEAR_BIT(RCC-&gt;AHB3RSTR, Periphs);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;}</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga874b8d7305df0fa4b57970b7997037a2"> 1098</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b3.html#ga874b8d7305df0fa4b57970b7997037a2">LL_AHB3_GRP1_EnableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  SET_BIT(RCC-&gt;AHB3LPENR, Periphs);</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB3LPENR, Periphs);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;}</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_h_b3.html#gaf23c1ac34ae6ac576fcd0e152726cb7c"> 1120</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_h_b3.html#gaf23c1ac34ae6ac576fcd0e152726cb7c">LL_AHB3_GRP1_DisableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;{</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  CLEAR_BIT(RCC-&gt;AHB3LPENR, Periphs);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;}</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB3_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b1.html#gaabc406997b2370c34940a5e257b1205d"> 1203</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b1.html#gaabc406997b2370c34940a5e257b1205d">LL_APB1_GRP1_EnableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;{</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  SET_BIT(RCC-&gt;APB1ENR, Periphs);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB1ENR, Periphs);</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;}</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga077cfecd38685d1f17adb8432bfb7bff"> 1281</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga077cfecd38685d1f17adb8432bfb7bff">LL_APB1_GRP1_IsEnabledClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;{</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;APB1ENR, Periphs) == Periphs);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;}</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga4e303864b406afd7db7bb50452368dca"> 1355</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga4e303864b406afd7db7bb50452368dca">LL_APB1_GRP1_DisableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;{</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  CLEAR_BIT(RCC-&gt;APB1ENR, Periphs);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;}</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga45bf26f8c9e292710b66614c96a28096"> 1427</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga45bf26f8c9e292710b66614c96a28096">LL_APB1_GRP1_ForceReset</a>(uint32_t Periphs)</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;{</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  SET_BIT(RCC-&gt;APB1RSTR, Periphs);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;}</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga8a4d59b573dcc16845ff1c6de5def5c2"> 1499</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">LL_APB1_GRP1_ReleaseReset</a>(uint32_t Periphs)</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;{</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  CLEAR_BIT(RCC-&gt;APB1RSTR, Periphs);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;}</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b1.html#gaa5c48ef02c48fcf3416bcb8a18263874"> 1573</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b1.html#gaa5c48ef02c48fcf3416bcb8a18263874">LL_APB1_GRP1_EnableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;{</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  SET_BIT(RCC-&gt;APB1LPENR, Periphs);</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB1LPENR, Periphs);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;}</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga314a92859c53fb4666a9b243c12538c1"> 1651</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga314a92859c53fb4666a9b243c12538c1">LL_APB1_GRP1_DisableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;{</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  CLEAR_BIT(RCC-&gt;APB1LPENR, Periphs);</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;}</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga47d2bfd6a6322996ce00f2b8241a8417"> 1722</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga47d2bfd6a6322996ce00f2b8241a8417">LL_APB2_GRP1_EnableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;{</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  SET_BIT(RCC-&gt;APB2ENR, Periphs);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB2ENR, Periphs);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;}</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga179333bc0a374b7481062f32e472d20c"> 1788</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga179333bc0a374b7481062f32e472d20c">LL_APB2_GRP1_IsEnabledClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;{</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;APB2ENR, Periphs) == Periphs);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;}</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga3f43da0748cc8b8271884bbd2bb229a7"> 1850</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga3f43da0748cc8b8271884bbd2bb229a7">LL_APB2_GRP1_DisableClock</a>(uint32_t Periphs)</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;{</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  CLEAR_BIT(RCC-&gt;APB2ENR, Periphs);</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;}</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b2.html#gad3399e30aa27c801c1ae1f2222f3b5ad"> 1907</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">LL_APB2_GRP1_ForceReset</a>(uint32_t Periphs)</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;{</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  SET_BIT(RCC-&gt;APB2RSTR, Periphs);</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;}</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1ce12f91580365c8228485e2bfcfe0fd"> 1965</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1ce12f91580365c8228485e2bfcfe0fd">LL_APB2_GRP1_ReleaseReset</a>(uint32_t Periphs)</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;{</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  CLEAR_BIT(RCC-&gt;APB2RSTR, Periphs);</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;}</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga0bf4476d98c1cf6b3f226305ea01b580"> 2028</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga0bf4476d98c1cf6b3f226305ea01b580">LL_APB2_GRP1_EnableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;{</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  __IO uint32_t tmpreg;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  SET_BIT(RCC-&gt;APB2LPENR, Periphs);</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB2LPENR, Periphs);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;}</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga802c25bcdf6996fc46769d2594977da4"> 2095</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga802c25bcdf6996fc46769d2594977da4">LL_APB2_GRP1_DisableClockLowPower</a>(uint32_t Periphs)</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;{</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  CLEAR_BIT(RCC-&gt;APB2LPENR, Periphs);</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;}</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;}</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_BUS_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b3_html_ga3b6687a5aaac957147da45ddf9fdcbac"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b3.html#ga3b6687a5aaac957147da45ddf9fdcbac">LL_AHB3_GRP1_ReleaseReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)</div><div class="ttdoc">Release AHB3 peripherals reset. @rmtoll AHB3RSTR FMCRST LL_AHB3_GRP1_ReleaseReset  AHB3RSTR FSMCRST L...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1080</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b1_html_gaabc406997b2370c34940a5e257b1205d"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b1.html#gaabc406997b2370c34940a5e257b1205d">LL_APB1_GRP1_EnableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)</div><div class="ttdoc">Enable APB1 peripherals clock. @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_EnableClock  APB1ENR TIM3EN LL_APB...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1203</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b3_html_gab446cc597d6cd31abc71f9821f055ee9"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b3.html#gab446cc597d6cd31abc71f9821f055ee9">LL_AHB3_GRP1_IsEnabledClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)</div><div class="ttdoc">Check if AHB3 peripheral clock is enabled or not @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_IsEnabledClock  A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1024</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b1_html_ga704fd2020d55701ddfcc7913434f4282"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b1.html#ga704fd2020d55701ddfcc7913434f4282">LL_AHB1_GRP1_ReleaseReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)</div><div class="ttdoc">Release AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ReleaseReset  AHB1RSTR GPIOBRS...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:649</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b1_html_ga4e303864b406afd7db7bb50452368dca"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga4e303864b406afd7db7bb50452368dca">LL_APB1_GRP1_DisableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)</div><div class="ttdoc">Disable APB1 peripherals clock. @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_DisableClock  APB1ENR TIM3EN LL_A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1355</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b1_html_ga077cfecd38685d1f17adb8432bfb7bff"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga077cfecd38685d1f17adb8432bfb7bff">LL_APB1_GRP1_IsEnabledClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)</div><div class="ttdoc">Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_IsEnabledClock  ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1281</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b2_html_ga3f43da0748cc8b8271884bbd2bb229a7"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga3f43da0748cc8b8271884bbd2bb229a7">LL_APB2_GRP1_DisableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)</div><div class="ttdoc">Disable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_DisableClock  APB2ENR TIM8EN LL_A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1850</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b1_html_gaa5c48ef02c48fcf3416bcb8a18263874"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b1.html#gaa5c48ef02c48fcf3416bcb8a18263874">LL_APB1_GRP1_EnableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB1_GRP1_EnableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Enable APB1 peripheral clocks in low-power mode @rmtoll APB1LPENR TIM2LPEN LL_APB1_GRP1_EnableClockLo...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1573</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b3_html_gaf23c1ac34ae6ac576fcd0e152726cb7c"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b3.html#gaf23c1ac34ae6ac576fcd0e152726cb7c">LL_AHB3_GRP1_DisableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB3_GRP1_DisableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Disable AHB3 peripheral clocks in low-power mode @rmtoll AHB3LPENR FMCLPEN LL_AHB3_GRP1_DisableClockL...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1120</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b1_html_gaadc7ef59e841476a39fb254f389da4cc"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b1.html#gaadc7ef59e841476a39fb254f389da4cc">LL_AHB1_GRP1_EnableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)</div><div class="ttdoc">Enable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_EnableClock  AHB1ENR GPIOBEN LL_A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:427</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b2_html_ga8d79afd0237098cac06e0e216dbbd44a"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga8d79afd0237098cac06e0e216dbbd44a">LL_AHB2_GRP1_ForceReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)</div><div class="ttdoc">Force AHB2 peripherals reset. @rmtoll AHB2RSTR DCMIRST LL_AHB2_GRP1_ForceReset  AHB2RSTR CRYPRST LL_A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:897</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b1_html_ga8a4d59b573dcc16845ff1c6de5def5c2"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">LL_APB1_GRP1_ReleaseReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)</div><div class="ttdoc">Release APB1 peripherals reset. @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ReleaseReset  APB1RSTR TIM3RST ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1499</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b2_html_ga77df6309635afb22a367664ffaa34cee"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga77df6309635afb22a367664ffaa34cee">LL_AHB2_GRP1_DisableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)</div><div class="ttdoc">Disable AHB2 peripherals clock. @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_DisableClock  AHB2ENR CRYPEN LL_A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:872</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b3_html_gad4abc622ea4f10591762f9983b8bb564"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b3.html#gad4abc622ea4f10591762f9983b8bb564">LL_AHB3_GRP1_ForceReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)</div><div class="ttdoc">Force AHB3 peripherals reset. @rmtoll AHB3RSTR FMCRST LL_AHB3_GRP1_ForceReset  AHB3RSTR FSMCRST LL_AH...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1061</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b3_html_ga82e10e65450ea6ea14e4cd48f6f19b53"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b3.html#ga82e10e65450ea6ea14e4cd48f6f19b53">LL_AHB3_GRP1_DisableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)</div><div class="ttdoc">Disable AHB3 peripherals clock. @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_DisableClock  AHB3ENR FSMCEN LL_AH...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1042</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b2_html_ga0bf4476d98c1cf6b3f226305ea01b580"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga0bf4476d98c1cf6b3f226305ea01b580">LL_APB2_GRP1_EnableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB2_GRP1_EnableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Enable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_EnableClockLo...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:2028</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b1_html_gab97b1b5574c7e98b55e3d3f2e29fc7fd"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b1.html#gab97b1b5574c7e98b55e3d3f2e29fc7fd">LL_AHB1_GRP1_DisableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Disable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_DisableCloc...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:787</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b1_html_ga07db30626fe04d7cb541dc2a221c95cf"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b1.html#ga07db30626fe04d7cb541dc2a221c95cf">LL_AHB1_GRP1_DisableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)</div><div class="ttdoc">Disable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_DisableClock  AHB1ENR GPIOBEN LL...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:551</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b2_html_ga179333bc0a374b7481062f32e472d20c"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga179333bc0a374b7481062f32e472d20c">LL_APB2_GRP1_IsEnabledClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)</div><div class="ttdoc">Check if APB2 peripheral clock is enabled or not @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock  ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1788</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b2_html_ga2044b476eb48663852123694cbb48efc"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga2044b476eb48663852123694cbb48efc">LL_AHB2_GRP1_EnableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)</div><div class="ttdoc">Enable AHB2 peripherals clock. @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_EnableClock  AHB2ENR CRYPEN LL_AHB...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:820</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b2_html_ga47d2bfd6a6322996ce00f2b8241a8417"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga47d2bfd6a6322996ce00f2b8241a8417">LL_APB2_GRP1_EnableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)</div><div class="ttdoc">Enable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_EnableClock  APB2ENR TIM8EN LL_APB...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1722</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b2_html_ga495cf011f8b29ee23d1cf98d02ca7cab"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">LL_AHB2_GRP1_IsEnabledClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)</div><div class="ttdoc">Check if AHB2 peripheral clock is enabled or not @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_IsEnabledClock  ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:848</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b3_html_ga474d4da2afa2fd83e4da1f9979493298"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b3.html#ga474d4da2afa2fd83e4da1f9979493298">LL_AHB3_GRP1_EnableClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)</div><div class="ttdoc">Enable AHB3 peripherals clock. @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_EnableClock  AHB3ENR FSMCEN LL_AHB3...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1002</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b2_html_ga802c25bcdf6996fc46769d2594977da4"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga802c25bcdf6996fc46769d2594977da4">LL_APB2_GRP1_DisableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB2_GRP1_DisableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Disable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_DisableClock...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:2095</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b1_html_ga45bf26f8c9e292710b66614c96a28096"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga45bf26f8c9e292710b66614c96a28096">LL_APB1_GRP1_ForceReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)</div><div class="ttdoc">Force APB1 peripherals reset. @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ForceReset  APB1RSTR TIM3RST LL_A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1427</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b1_html_gab3508b69484a00beeb3aa33ad1ab2075"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b1.html#gab3508b69484a00beeb3aa33ad1ab2075">LL_AHB1_GRP1_ForceReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)</div><div class="ttdoc">Force AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ForceReset  AHB1RSTR GPIOBRST LL...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:600</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b3_html_ga874b8d7305df0fa4b57970b7997037a2"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b3.html#ga874b8d7305df0fa4b57970b7997037a2">LL_AHB3_GRP1_EnableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB3_GRP1_EnableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Enable AHB3 peripheral clocks in low-power mode @rmtoll AHB3LPENR FMCLPEN LL_AHB3_GRP1_EnableClockLow...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1098</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b2_html_ga1000f05d3522c82a0d022713a9f0bb99"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga1000f05d3522c82a0d022713a9f0bb99">LL_AHB2_GRP1_DisableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB2_GRP1_DisableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Disable AHB2 peripheral clocks in low-power mode @rmtoll AHB2LPENR DCMILPEN LL_AHB2_GRP1_DisableClock...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:974</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b2_html_ga4293e4a3ce42fcbb3ece6430b1a8cd81"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga4293e4a3ce42fcbb3ece6430b1a8cd81">LL_AHB2_GRP1_EnableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB2_GRP1_EnableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Enable AHB2 peripheral clocks in low-power mode @rmtoll AHB2LPENR DCMILPEN LL_AHB2_GRP1_EnableClockLo...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:946</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b1_html_gad44b8c0492f3a182cd22ee4db87be171"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b1.html#gad44b8c0492f3a182cd22ee4db87be171">LL_AHB1_GRP1_EnableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Enable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_EnableClockL...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:716</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b1_html_ga314a92859c53fb4666a9b243c12538c1"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga314a92859c53fb4666a9b243c12538c1">LL_APB1_GRP1_DisableClockLowPower</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB1_GRP1_DisableClockLowPower(uint32_t Periphs)</div><div class="ttdoc">Disable APB1 peripheral clocks in low-power mode @rmtoll APB1LPENR TIM2LPEN LL_APB1_GRP1_DisableClock...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1651</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b2_html_gad3399e30aa27c801c1ae1f2222f3b5ad"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">LL_APB2_GRP1_ForceReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)</div><div class="ttdoc">Force APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset  APB2RSTR TIM8RST LL_A...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1907</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b1_html_gabadf4289e09ed3649859b83536a67283"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b1.html#gabadf4289e09ed3649859b83536a67283">LL_AHB1_GRP1_IsEnabledClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)</div><div class="ttdoc">Check if AHB1 peripheral clock is enabled or not @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:491</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_h_b2_html_ga93b7dd557d27f51b5e68835266b32661"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga93b7dd557d27f51b5e68835266b32661">LL_AHB2_GRP1_ReleaseReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)</div><div class="ttdoc">Release AHB2 peripherals reset. @rmtoll AHB2RSTR DCMIRST LL_AHB2_GRP1_ReleaseReset  AHB2RSTR CRYPRST ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:922</div></div>
<div class="ttc" id="group___b_u_s___l_l___e_f___a_p_b2_html_ga1ce12f91580365c8228485e2bfcfe0fd"><div class="ttname"><a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1ce12f91580365c8228485e2bfcfe0fd">LL_APB2_GRP1_ReleaseReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)</div><div class="ttdoc">Release APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset  APB2RSTR TIM8RST ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_bus.h:1965</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
