<out>
Verifying with honest = True; role = RoleContract
...checking VC_Top
...checking VC_WhileBody_AssumeNotUntil [(8,
Verification failed:
	in honest mode
	for RoleContract
	of theorem TInvariant
	from ../examples/multisig/multisig.rsh.3.patch:35:23
	specifically: v15p:
====================================================
Failed a while loop invariant check:
 This program would allow an invariant()
 to be false. This program is invalid.
... interact.request [v16] w/Child returns 1 (at ../examples/multisig/multisig.rsh.3.patch:40:34)
====================================================
More info on this counterexample...
... ctc_balance3 = 1 -- XXX reachc error, bad info on var
... ctc_balance4 = 1 = (+ ctc_balance3 txn_value4 )  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... ctc_balance5 = 1 = (+ ctc_balance4 txn_value5 )  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... ctc_balance6 = 0 = (- ctc_balance5 v17 )  -- ../examples/multisig/multisig.rsh.3.patch:51:7
... goal = false = v15p  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... txn_value4 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... txn_value5 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... v14p = 0 = ctc_balance6  -- ../examples/multisig/multisig.rsh.3.patch:35:20
... v15p = false = (= v14p v8p )  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... v16 = 1 = (interact.request uint256 8/bal:uint256)  -- ../examples/multisig/multisig.rsh.3.patch:40:34
... v17 = 1 = v16  -- ../examples/multisig/multisig.rsh.3.patch:40:33
... v8 = 1 -- XXX reachc error, bad info on var
... v8p = 1 = v8  -- ../examples/multisig/multisig.rsh.3.patch:53:7
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...checking VC_WhileTail_AssumeUntil (IL_Let
Verifying with honest = True; role = RolePart (0,("Child",LT_BT BT_Address))
...checking VC_Top
...checking VC_WhileBody_AssumeNotUntil [(8,
Verification failed:
	in honest mode
	for RolePart (0,("Child",LT_BT BT_Address))
	of theorem TInvariant
	from ../examples/multisig/multisig.rsh.3.patch:35:23
	specifically: v15p:
====================================================
Failed a while loop invariant check:
 This program would allow an invariant()
 to be false. This program is invalid.
... interact.request [v16] w/Child returns 1 (at ../examples/multisig/multisig.rsh.3.patch:40:34)
... interact.allowance [v4] w/Parent returns 0 (at ../examples/multisig/multisig.rsh.3.patch:30:34)
====================================================
More info on this counterexample...
... ctc_balance3 = 1 -- XXX reachc error, bad info on var
... ctc_balance4 = 1 = (+ ctc_balance3 txn_value4 )  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... ctc_balance5 = 1 = (+ ctc_balance4 txn_value5 )  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... ctc_balance6 = 0 = (- ctc_balance5 v17 )  -- ../examples/multisig/multisig.rsh.3.patch:51:7
... goal = false = v15p  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... txn_value4 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... txn_value5 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... v14p = 0 = ctc_balance6  -- ../examples/multisig/multisig.rsh.3.patch:35:20
... v15p = false = (= v14p v8p )  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... v16 = 1 = (interact.request uint256 8/bal:uint256)  -- ../examples/multisig/multisig.rsh.3.patch:40:34
... v17 = 1 = v16  -- ../examples/multisig/multisig.rsh.3.patch:40:33
... v4 = 0 = (interact.allowance uint256 )  -- ../examples/multisig/multisig.rsh.3.patch:30:34
... v5 = 0 = v4  -- ../examples/multisig/multisig.rsh.3.patch:30:33
... v8 = 1 = v5  -- ../examples/multisig/multisig.rsh.3.patch:34:3
... v8p = 1 = v8  -- ../examples/multisig/multisig.rsh.3.patch:53:7
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...checking VC_WhileTail_AssumeUntil (IL_Let
Verifying with honest = True; role = RolePart (1,("Parent",LT_BT BT_Address))
...checking VC_Top
...checking VC_WhileBody_AssumeNotUntil [(8,
Verification failed:
	in honest mode
	for RolePart (1,("Parent",LT_BT BT_Address))
	of theorem TInvariant
	from ../examples/multisig/multisig.rsh.3.patch:35:23
	specifically: v15p:
====================================================
Failed a while loop invariant check:
 This program would allow an invariant()
 to be false. This program is invalid.
... interact.request [v16] w/Child returns 1 (at ../examples/multisig/multisig.rsh.3.patch:40:34)
... interact.allowance [v4] w/Parent returns 0 (at ../examples/multisig/multisig.rsh.3.patch:30:34)
====================================================
More info on this counterexample...
... ctc_balance3 = 1 -- XXX reachc error, bad info on var
... ctc_balance4 = 1 = (+ ctc_balance3 txn_value4 )  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... ctc_balance5 = 1 = (+ ctc_balance4 txn_value5 )  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... ctc_balance6 = 0 = (- ctc_balance5 v17 )  -- ../examples/multisig/multisig.rsh.3.patch:51:7
... goal = false = v15p  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... txn_value4 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... txn_value5 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... v14p = 0 = ctc_balance6  -- ../examples/multisig/multisig.rsh.3.patch:35:20
... v15p = false = (= v14p v8p )  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... v16 = 1 = (interact.request uint256 8/bal:uint256)  -- ../examples/multisig/multisig.rsh.3.patch:40:34
... v17 = 1 = v16  -- ../examples/multisig/multisig.rsh.3.patch:40:33
... v4 = 0 = (interact.allowance uint256 )  -- ../examples/multisig/multisig.rsh.3.patch:30:34
... v5 = 0 = v4  -- ../examples/multisig/multisig.rsh.3.patch:30:33
... v8 = 1 = v5  -- ../examples/multisig/multisig.rsh.3.patch:34:3
... v8p = 1 = v8  -- ../examples/multisig/multisig.rsh.3.patch:53:7
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...checking VC_WhileTail_AssumeUntil (IL_Let
Verifying with honest = False; role = RoleContract
...checking VC_Top
...checking VC_WhileBody_AssumeNotUntil [(8,
Verification failed:
	in dishonest mode
	for RoleContract
	of theorem TInvariant
	from ../examples/multisig/multisig.rsh.3.patch:35:23
	specifically: v15p:
====================================================
Failed a while loop invariant check:
 This program would allow an invariant()
 to be false. This program is invalid.
... interact.request [v16] w/Child returns 1 (at ../examples/multisig/multisig.rsh.3.patch:40:34)
... interact.allowance [v4] w/Parent returns 0 (at ../examples/multisig/multisig.rsh.3.patch:30:34)
====================================================
More info on this counterexample...
... ctc_balance3 = 1 -- XXX reachc error, bad info on var
... ctc_balance4 = 1 = (+ ctc_balance3 txn_value4 )  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... ctc_balance5 = 1 = (+ ctc_balance4 txn_value5 )  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... ctc_balance6 = 0 = (- ctc_balance5 v17 )  -- ../examples/multisig/multisig.rsh.3.patch:51:7
... goal = false = v15p  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... txn_value4 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... txn_value5 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... v14p = 0 = ctc_balance6  -- ../examples/multisig/multisig.rsh.3.patch:35:20
... v15p = false = (= v14p v8p )  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... v16 = 1 = (interact.request uint256 8/bal:uint256)  -- ../examples/multisig/multisig.rsh.3.patch:40:34
... v17 = 1 = v16  -- ../examples/multisig/multisig.rsh.3.patch:40:33
... v4 = 0 = (interact.allowance uint256 )  -- ../examples/multisig/multisig.rsh.3.patch:30:34
... v5 = 0 = v4  -- ../examples/multisig/multisig.rsh.3.patch:30:33
... v8 = 1 = v5  -- ../examples/multisig/multisig.rsh.3.patch:34:3
... v8p = 1 = v8  -- ../examples/multisig/multisig.rsh.3.patch:53:7
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...checking VC_WhileTail_AssumeUntil (IL_Let
Verifying with honest = False; role = RolePart (0,("Child",LT_BT BT_Address))
...checking VC_Top
...checking VC_WhileBody_AssumeNotUntil [(8,
Verification failed:
	in dishonest mode
	for RolePart (0,("Child",LT_BT BT_Address))
	of theorem TInvariant
	from ../examples/multisig/multisig.rsh.3.patch:35:23
	specifically: v15p:
====================================================
Failed a while loop invariant check:
 This program would allow an invariant()
 to be false. This program is invalid.
... interact.request [v16] w/Child returns 1 (at ../examples/multisig/multisig.rsh.3.patch:40:34)
... interact.allowance [v4] w/Parent returns 0 (at ../examples/multisig/multisig.rsh.3.patch:30:34)
====================================================
More info on this counterexample...
... ctc_balance3 = 1 -- XXX reachc error, bad info on var
... ctc_balance4 = 1 = (+ ctc_balance3 txn_value4 )  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... ctc_balance5 = 1 = (+ ctc_balance4 txn_value5 )  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... ctc_balance6 = 0 = (- ctc_balance5 v17 )  -- ../examples/multisig/multisig.rsh.3.patch:51:7
... goal = false = v15p  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... txn_value4 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... txn_value5 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... v14p = 0 = ctc_balance6  -- ../examples/multisig/multisig.rsh.3.patch:35:20
... v15p = false = (= v14p v8p )  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... v16 = 1 = (interact.request uint256 8/bal:uint256)  -- ../examples/multisig/multisig.rsh.3.patch:40:34
... v17 = 1 = v16  -- ../examples/multisig/multisig.rsh.3.patch:40:33
... v4 = 0 = (interact.allowance uint256 )  -- ../examples/multisig/multisig.rsh.3.patch:30:34
... v5 = 0 = v4  -- ../examples/multisig/multisig.rsh.3.patch:30:33
... v8 = 1 = v5  -- ../examples/multisig/multisig.rsh.3.patch:34:3
... v8p = 1 = v8  -- ../examples/multisig/multisig.rsh.3.patch:53:7
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...checking VC_WhileTail_AssumeUntil (IL_Let
Verifying with honest = False; role = RolePart (1,("Parent",LT_BT BT_Address))
...checking VC_Top
...checking VC_WhileBody_AssumeNotUntil [(8,
Verification failed:
	in dishonest mode
	for RolePart (1,("Parent",LT_BT BT_Address))
	of theorem TInvariant
	from ../examples/multisig/multisig.rsh.3.patch:35:23
	specifically: v15p:
====================================================
Failed a while loop invariant check:
 This program would allow an invariant()
 to be false. This program is invalid.
... interact.request [v16] w/Child returns 1 (at ../examples/multisig/multisig.rsh.3.patch:40:34)
... interact.allowance [v4] w/Parent returns 0 (at ../examples/multisig/multisig.rsh.3.patch:30:34)
====================================================
More info on this counterexample...
... ctc_balance3 = 1 -- XXX reachc error, bad info on var
... ctc_balance4 = 1 = (+ ctc_balance3 txn_value4 )  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... ctc_balance5 = 1 = (+ ctc_balance4 txn_value5 )  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... ctc_balance6 = 0 = (- ctc_balance5 v17 )  -- ../examples/multisig/multisig.rsh.3.patch:51:7
... goal = false = v15p  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... txn_value4 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:42:5
... txn_value5 = 0 = 0  -- ../examples/multisig/multisig.rsh.3.patch:48:5
... v14p = 0 = ctc_balance6  -- ../examples/multisig/multisig.rsh.3.patch:35:20
... v15p = false = (= v14p v8p )  -- ../examples/multisig/multisig.rsh.3.patch:35:23
... v16 = 1 = (interact.request uint256 8/bal:uint256)  -- ../examples/multisig/multisig.rsh.3.patch:40:34
... v17 = 1 = v16  -- ../examples/multisig/multisig.rsh.3.patch:40:33
... v4 = 0 = (interact.allowance uint256 )  -- ../examples/multisig/multisig.rsh.3.patch:30:34
... v5 = 0 = v4  -- ../examples/multisig/multisig.rsh.3.patch:30:33
... v8 = 1 = v5  -- ../examples/multisig/multisig.rsh.3.patch:34:3
... v8p = 1 = v8  -- ../examples/multisig/multisig.rsh.3.patch:53:7
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...checking VC_WhileTail_AssumeUntil (IL_Let
Checked 45 theorems; 6 failures. :'(

</out>
<err>

</err>
