// Seed: 1589508785
module module_0 (
    input  wand id_0,
    output tri  id_1,
    input  wire id_2,
    output tri1 id_3
);
  bit id_5 = 1;
  always_comb @(posedge id_2 == 1 - -1 or posedge 1) id_5 = id_0;
  wire id_6;
  ;
  assign module_1.id_6 = 0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd92
) (
    output wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input supply1 _id_6,
    output tri id_7
    , id_10,
    input wand id_8
);
  logic [-1 'b0 : id_6] id_11, id_12;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_5,
      id_7
  );
  wire id_13;
endmodule
