Classic Timing Analyzer report for Lab6
Mon Nov 11 05:57:36 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'address[3]'
  7. Clock Setup: 'address[2]'
  8. Clock Setup: 'address[6]'
  9. Clock Setup: 'address[4]'
 10. Clock Setup: 'address[5]'
 11. Clock Setup: 'read'
 12. Clock Setup: 'clk'
 13. Clock Hold: 'address[3]'
 14. Clock Hold: 'address[2]'
 15. Clock Hold: 'address[6]'
 16. Clock Hold: 'address[4]'
 17. Clock Hold: 'address[5]'
 18. Clock Hold: 'clk'
 19. tsu
 20. tco
 21. tpd
 22. th
 23. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                               ; To                                                                                                               ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.765 ns                                       ; writeData[0]                                                                                       ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; --         ; write      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.936 ns                                      ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                              ; out_data[4]                                                                                                      ; address[6] ; --         ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.494 ns                                      ; address[0]                                                                                         ; out_data[3]                                                                                                      ; --         ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 6.252 ns                                       ; writeData[3]                                                                                       ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                          ; --         ; address[6] ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 164.42 MHz ( period = 6.082 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk        ; 0            ;
; Clock Setup: 'address[6]'    ; N/A                                      ; None          ; 421.05 MHz ( period = 2.375 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; address[6] ; address[6] ; 0            ;
; Clock Setup: 'address[3]'    ; N/A                                      ; None          ; 452.08 MHz ( period = 2.212 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; address[3] ; address[3] ; 0            ;
; Clock Setup: 'address[4]'    ; N/A                                      ; None          ; 470.59 MHz ( period = 2.125 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; address[4] ; address[4] ; 0            ;
; Clock Setup: 'read'          ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; read       ; read       ; 0            ;
; Clock Setup: 'address[5]'    ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; address[5] ; address[5] ; 0            ;
; Clock Setup: 'address[2]'    ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; address[2] ; address[2] ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]            ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk        ; 60           ;
; Clock Hold: 'address[6]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                      ; address[6] ; address[6] ; 7            ;
; Clock Hold: 'address[3]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                      ; address[3] ; address[3] ; 7            ;
; Clock Hold: 'address[4]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                      ; address[4] ; address[4] ; 7            ;
; Clock Hold: 'address[2]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                      ; address[2] ; address[2] ; 1            ;
; Clock Hold: 'address[5]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                      ; address[5] ; address[5] ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                    ;                                                                                                                  ;            ;            ; 83           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; address[3]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address[2]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address[6]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address[4]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address[5]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; write           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address[1]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address[0]      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address[3]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 452.08 MHz ( period = 2.212 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; address[3] ; address[3] ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[3] ; address[3] ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[3] ; address[3] ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[3] ; address[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[3] ; address[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[3] ; address[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[3] ; address[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[3] ; address[3] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; address[2] ; address[2] ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[2] ; address[2] ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[2] ; address[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[2] ; address[2] ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[2] ; address[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[2] ; address[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[2] ; address[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[2] ; address[2] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address[6]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 421.05 MHz ( period = 2.375 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; address[6] ; address[6] ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[6] ; address[6] ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[6] ; address[6] ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[6] ; address[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[6] ; address[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[6] ; address[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[6] ; address[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[6] ; address[6] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address[4]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 470.59 MHz ( period = 2.125 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; address[4] ; address[4] ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[4] ; address[4] ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[4] ; address[4] ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[4] ; address[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[4] ; address[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[4] ; address[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[4] ; address[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[4] ; address[4] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address[5]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; address[5] ; address[5] ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[5] ; address[5] ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[5] ; address[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[5] ; address[5] ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[5] ; address[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[5] ; address[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[5] ; address[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[5] ; address[5] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; read       ; read     ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 164.42 MHz ( period = 6.082 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; 206.95 MHz ( period = 4.832 ns )               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; clk        ; clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address[3]'                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[3] ; address[3] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[3] ; address[3] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[3] ; address[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[3] ; address[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[3] ; address[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[3] ; address[3] ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[3] ; address[3] ; None                       ; None                       ; 0.797 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address[2]'                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                        ; To                                                                          ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address[2] ; address[2] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address[6]'                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[6] ; address[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[6] ; address[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[6] ; address[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[6] ; address[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[6] ; address[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[6] ; address[6] ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[6] ; address[6] ; None                       ; None                       ; 0.797 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address[4]'                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[4] ; address[4] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                        ; address[4] ; address[4] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[4] ; address[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[4] ; address[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[4] ; address[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; address[4] ; address[4] ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; address[4] ; address[4] ; None                       ; None                       ; 0.797 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address[5]'                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                        ; To                                                                          ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address[5] ; address[5] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                    ; To                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 0.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 0.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 0.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; clk        ; clk      ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk        ; clk      ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                       ; None                       ; 2.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; clk        ; clk      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk        ; clk      ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                       ; None                       ; 2.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                       ; None                       ; 2.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; clk        ; clk      ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                       ; None                       ; 2.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; clk        ; clk      ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]   ; clk        ; clk      ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]   ; clk        ; clk      ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]   ; clk        ; clk      ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; clk        ; clk      ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]   ; clk        ; clk      ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]   ; clk        ; clk      ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]   ; clk        ; clk      ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]   ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 2.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]   ; clk        ; clk      ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[3] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[2] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[4] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[1] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 2.378 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------------------------------------------------------------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                                                                                                               ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------------------------------------------------------------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 4.765 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; write      ;
; N/A                                     ; None                                                ; 4.135 ns   ; write        ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; 4.014 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; write      ;
; N/A                                     ; None                                                ; 4.011 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; write      ;
; N/A                                     ; None                                                ; 3.928 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; write      ;
; N/A                                     ; None                                                ; 3.892 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[1] ;
; N/A                                     ; None                                                ; 3.851 ns   ; address[0]   ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ;
; N/A                                     ; None                                                ; 3.838 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; write      ;
; N/A                                     ; None                                                ; 3.800 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; write      ;
; N/A                                     ; None                                                ; 3.729 ns   ; write        ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; 3.693 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; write      ;
; N/A                                     ; None                                                ; 3.669 ns   ; address[1]   ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ;
; N/A                                     ; None                                                ; 3.534 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; write      ;
; N/A                                     ; None                                                ; 3.521 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; write      ;
; N/A                                     ; None                                                ; 3.493 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[2] ;
; N/A                                     ; None                                                ; 3.489 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[0] ;
; N/A                                     ; None                                                ; 3.439 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[5] ;
; N/A                                     ; None                                                ; 3.421 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[3] ;
; N/A                                     ; None                                                ; 3.394 ns   ; address[3]   ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ;
; N/A                                     ; None                                                ; 3.385 ns   ; writeData[0] ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ;
; N/A                                     ; None                                                ; 3.249 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[4] ;
; N/A                                     ; None                                                ; 3.236 ns   ; address[6]   ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ;
; N/A                                     ; None                                                ; 3.164 ns   ; address[4]   ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ;
; N/A                                     ; None                                                ; 3.141 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[1] ;
; N/A                                     ; None                                                ; 3.138 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[1] ;
; N/A                                     ; None                                                ; 3.119 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; write      ;
; N/A                                     ; None                                                ; 3.082 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[6] ;
; N/A                                     ; None                                                ; 3.055 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[1] ;
; N/A                                     ; None                                                ; 2.965 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[1] ;
; N/A                                     ; None                                                ; 2.953 ns   ; writeData[1] ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ;
; N/A                                     ; None                                                ; 2.941 ns   ; writeData[2] ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ;
; N/A                                     ; None                                                ; 2.927 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[1] ;
; N/A                                     ; None                                                ; 2.872 ns   ; write        ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ;
; N/A                                     ; None                                                ; 2.869 ns   ; writeData[4] ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ;
; N/A                                     ; None                                                ; 2.820 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[1] ;
; N/A                                     ; None                                                ; 2.761 ns   ; address[5]   ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ;
; N/A                                     ; None                                                ; 2.742 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.739 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.738 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.735 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.725 ns   ; address[2]   ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ;
; N/A                                     ; None                                                ; 2.688 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.685 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.670 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.669 ns   ; writeData[3] ; lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ;
; N/A                                     ; None                                                ; 2.667 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.661 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[1] ;
; N/A                                     ; None                                                ; 2.656 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.652 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.648 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[1] ;
; N/A                                     ; None                                                ; 2.641 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 2.602 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.584 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.566 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.562 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.528 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.524 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.512 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.498 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[4] ;
; N/A                                     ; None                                                ; 2.495 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[4] ;
; N/A                                     ; None                                                ; 2.494 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.474 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.456 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.421 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.417 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.412 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[4] ;
; N/A                                     ; None                                                ; 2.367 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.349 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.331 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[6] ;
; N/A                                     ; None                                                ; 2.328 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[6] ;
; N/A                                     ; None                                                ; 2.322 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[4] ;
; N/A                                     ; None                                                ; 2.284 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[4] ;
; N/A                                     ; None                                                ; 2.262 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.258 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.249 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[2] ;
; N/A                                     ; None                                                ; 2.246 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[1] ;
; N/A                                     ; None                                                ; 2.245 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[6] ;
; N/A                                     ; None                                                ; 2.245 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[0] ;
; N/A                                     ; None                                                ; 2.208 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.195 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[5] ;
; N/A                                     ; None                                                ; 2.190 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.177 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[4] ;
; N/A                                     ; None                                                ; 2.177 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[3] ;
; N/A                                     ; None                                                ; 2.155 ns   ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; address[6] ;
; N/A                                     ; None                                                ; 2.117 ns   ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[6] ;
; N/A                                     ; None                                                ; 2.117 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 2.058 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[5] ;
; N/A                                     ; None                                                ; 2.022 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 2.018 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[4] ;
; N/A                                     ; None                                                ; 2.011 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 2.010 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[6] ;
; N/A                                     ; None                                                ; 2.005 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[4] ;
; N/A                                     ; None                                                ; 1.959 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.851 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[6] ;
; N/A                                     ; None                                                ; 1.848 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; write      ;
; N/A                                     ; None                                                ; 1.847 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[2] ;
; N/A                                     ; None                                                ; 1.843 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[0] ;
; N/A                                     ; None                                                ; 1.838 ns   ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; address[6] ;
; N/A                                     ; None                                                ; 1.804 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.793 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[5] ;
; N/A                                     ; None                                                ; 1.775 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[3] ;
; N/A                                     ; None                                                ; 1.766 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.714 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.709 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; write      ;
; N/A                                     ; None                                                ; 1.689 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[4] ;
; N/A                                     ; None                                                ; 1.639 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; address[0] ;
; N/A                                     ; None                                                ; 1.603 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[4] ;
; N/A                                     ; None                                                ; 1.592 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; write      ;
; N/A                                     ; None                                                ; 1.552 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; address[1] ;
; N/A                                     ; None                                                ; 1.545 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.543 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.523 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                          ; write      ;
; N/A                                     ; None                                                ; 1.510 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.504 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                          ; write      ;
; N/A                                     ; None                                                ; 1.500 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; address[0] ;
; N/A                                     ; None                                                ; 1.495 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                          ; write      ;
; N/A                                     ; None                                                ; 1.494 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                          ; write      ;
; N/A                                     ; None                                                ; 1.492 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.475 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[0] ;
; N/A                                     ; None                                                ; 1.472 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.449 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[2] ;
; N/A                                     ; None                                                ; 1.443 ns   ; write        ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                          ; write      ;
; N/A                                     ; None                                                ; 1.436 ns   ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; address[6] ;
; N/A                                     ; None                                                ; 1.424 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.421 ns   ; write        ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                          ; write      ;
; N/A                                     ; None                                                ; 1.413 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; address[1] ;
; N/A                                     ; None                                                ; 1.404 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; write      ;
; N/A                                     ; None                                                ; 1.404 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[1] ;
; N/A                                     ; None                                                ; 1.395 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                            ; address[1] ;
; N/A                                     ; None                                                ; 1.392 ns   ; write        ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                          ; write      ;
; N/A                                     ; None                                                ; 1.375 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.371 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; write      ;
; N/A                                     ; None                                                ; 1.358 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[6] ;
; N/A                                     ; None                                                ; 1.351 ns   ; writeData[2] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                          ; write      ;
; N/A                                     ; None                                                ; 1.322 ns   ; writeData[1] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                          ; write      ;
; N/A                                     ; None                                                ; 1.317 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[3] ;
; N/A                                     ; None                                                ; 1.307 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.304 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.300 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.292 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.290 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.290 ns   ; writeData[4] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                          ; write      ;
; N/A                                     ; None                                                ; 1.280 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.267 ns   ; writeData[0] ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                            ; write      ;
; N/A                                     ; None                                                ; 1.248 ns   ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                          ; write      ;
; N/A                                     ; None                                                ; 1.236 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.221 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[5] ;
; N/A                                     ; None                                                ; 1.212 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[5] ;
; N/A                                     ; None                                                ; 1.185 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.179 ns   ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; write      ;
; N/A                                     ; None                                                ; 1.178 ns   ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                          ; write      ;
; N/A                                     ; None                                                ; 1.174 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.169 ns   ; write        ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                          ; write      ;
; N/A                                     ; None                                                ; 1.162 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.162 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; address[0] ;
; N/A                                     ; None                                                ; 1.144 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                          ; write      ;
; N/A                                     ; None                                                ; 1.139 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                          ; write      ;
; N/A                                     ; None                                                ; 1.139 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.138 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; address[0] ;
; N/A                                     ; None                                                ; 1.135 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.124 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.122 ns   ; write        ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; write      ;
; N/A                                     ; None                                                ; 1.119 ns   ; writeData[1] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.116 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.107 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.099 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                            ; address[1] ;
; N/A                                     ; None                                                ; 1.097 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; write      ;
; N/A                                     ; None                                                ; 1.089 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                          ; write      ;
; N/A                                     ; None                                                ; 1.087 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[6] ;
; N/A                                     ; None                                                ; 1.085 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[3] ;
; N/A                                     ; None                                                ; 1.079 ns   ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                          ; write      ;
; N/A                                     ; None                                                ; 1.077 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.076 ns   ; writeData[4] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                          ; address[1] ;
; N/A                                     ; None                                                ; 1.075 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; address[1] ;
; N/A                                     ; None                                                ; 1.070 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[6] ;
; N/A                                     ; None                                                ; 1.069 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.051 ns   ; writeData[0] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; address[1] ;
; N/A                                     ; None                                                ; 1.048 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; write      ;
; N/A                                     ; None                                                ; 1.047 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; write      ;
; N/A                                     ; None                                                ; 1.045 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                          ; write      ;
; N/A                                     ; None                                                ; 1.041 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; write      ;
; N/A                                     ; None                                                ; 1.028 ns   ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                          ; write      ;
; N/A                                     ; None                                                ; 1.022 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[0] ;
; N/A                                     ; None                                                ; 1.014 ns   ; write        ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                          ; write      ;
; N/A                                     ; None                                                ; 1.011 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; write      ;
; N/A                                     ; None                                                ; 1.008 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[3] ;
; N/A                                     ; None                                                ; 1.006 ns   ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; write      ;
; N/A                                     ; None                                                ; 1.004 ns   ; writeData[0] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[4] ;
; N/A                                     ; None                                                ; 0.999 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.997 ns   ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                          ; write      ;
; N/A                                     ; None                                                ; 0.990 ns   ; writeData[2] ; Cache:inst|String:inst78|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.980 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.971 ns   ; write        ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                            ; write      ;
; N/A                                     ; None                                                ; 0.971 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.971 ns   ; writeData[1] ; Cache:inst|String:inst78|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                          ; write      ;
; N/A                                     ; None                                                ; 0.970 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.956 ns   ; write        ; Cache:inst|String:inst79|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.951 ns   ; write        ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.951 ns   ; writeData[0] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; address[1] ;
; N/A                                     ; None                                                ; 0.943 ns   ; writeData[1] ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; address[1] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                                                                                                                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                    ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 17.936 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 17.888 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 17.847 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 17.785 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 17.769 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 17.737 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 17.696 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 17.618 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 17.523 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 17.475 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 17.434 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 17.399 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; out_data[2] ; address[6] ;
; N/A                                     ; None                                                ; 17.386 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 17.358 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[6] ;
; N/A                                     ; None                                                ; 17.356 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 17.351 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; out_data[2] ; address[2] ;
; N/A                                     ; None                                                ; 17.310 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; out_data[2] ; address[3] ;
; N/A                                     ; None                                                ; 17.310 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[2] ;
; N/A                                     ; None                                                ; 17.269 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[3] ;
; N/A                                     ; None                                                ; 17.235 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 17.233 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 17.232 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; out_data[2] ; address[4] ;
; N/A                                     ; None                                                ; 17.191 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[4] ;
; N/A                                     ; None                                                ; 17.185 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 17.155 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[6] ;
; N/A                                     ; None                                                ; 17.144 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 17.132 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 17.119 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 17.117 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 17.107 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[2] ;
; N/A                                     ; None                                                ; 17.084 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 17.084 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; out_data[2] ; address[6] ;
; N/A                                     ; None                                                ; 17.074 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 17.071 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 17.069 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 17.066 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 17.066 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[3] ;
; N/A                                     ; None                                                ; 17.043 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 17.036 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; out_data[2] ; address[2] ;
; N/A                                     ; None                                                ; 17.030 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 17.028 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 17.026 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 17.024 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.995 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; out_data[2] ; address[3] ;
; N/A                                     ; None                                                ; 16.993 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 16.988 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[4] ;
; N/A                                     ; None                                                ; 16.985 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.976 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.973 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 16.972 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[6] ;
; N/A                                     ; None                                                ; 16.965 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.961 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.952 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.950 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 16.945 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 16.935 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.926 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 16.926 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 16.924 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[2] ;
; N/A                                     ; None                                                ; 16.917 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; out_data[2] ; address[4] ;
; N/A                                     ; None                                                ; 16.913 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.907 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.904 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 16.883 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[3] ;
; N/A                                     ; None                                                ; 16.878 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 16.878 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 16.872 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.866 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.857 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.849 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; out_data[2] ; address[5] ;
; N/A                                     ; None                                                ; 16.837 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 16.837 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.826 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 16.818 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.818 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.808 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[5] ;
; N/A                                     ; None                                                ; 16.808 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 16.805 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[4] ;
; N/A                                     ; None                                                ; 16.794 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.791 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 16.777 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.770 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.760 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 16.759 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.759 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.749 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 16.743 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 16.729 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.719 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 16.706 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 16.702 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 16.701 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 16.699 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.688 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 16.683 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[5] ;
; N/A                                     ; None                                                ; 16.683 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.660 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 16.658 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 16.651 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.645 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 16.641 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 16.640 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 16.635 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.624 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.624 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 16.617 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.605 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]   ; out_data[2] ; address[5] ;
; N/A                                     ; None                                                ; 16.599 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.597 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 16.594 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.582 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[5] ;
; N/A                                     ; None                                                ; 16.582 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 16.576 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 16.569 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[5] ;
; N/A                                     ; None                                                ; 16.567 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 16.556 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.539 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.535 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 16.534 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; out_data[2] ; address[5] ;
; N/A                                     ; None                                                ; 16.532 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 16.524 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; out_data[3] ; address[5] ;
; N/A                                     ; None                                                ; 16.521 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.516 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.497 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 16.484 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 16.478 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.474 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; out_data[1] ; address[5] ;
; N/A                                     ; None                                                ; 16.457 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.449 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 16.443 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 16.443 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 16.434 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 16.422 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[5] ;
; N/A                                     ; None                                                ; 16.411 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[5] ;
; N/A                                     ; None                                                ; 16.408 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 16.399 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 16.386 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 16.376 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; out_data[0] ; address[5] ;
; N/A                                     ; None                                                ; 16.376 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[5] ;
; N/A                                     ; None                                                ; 16.365 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 16.353 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[6] ;
; N/A                                     ; None                                                ; 16.351 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 16.345 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 16.330 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.324 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.316 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[5] ;
; N/A                                     ; None                                                ; 16.310 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 16.306 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]   ; out_data[4] ; read       ;
; N/A                                     ; None                                                ; 16.305 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[2] ;
; N/A                                     ; None                                                ; 16.301 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 16.276 ns  ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.276 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.268 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]   ; out_data[1] ; address[5] ;
; N/A                                     ; None                                                ; 16.267 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 16.264 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[3] ;
; N/A                                     ; None                                                ; 16.260 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 16.258 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 16.257 ns  ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[6] ;
; N/A                                     ; None                                                ; 16.253 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 16.243 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[6] ;
; N/A                                     ; None                                                ; 16.241 ns  ; Cache:inst|String:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[5] ;
; N/A                                     ; None                                                ; 16.235 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.235 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 16.234 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 16.232 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.228 ns  ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.212 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.212 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 16.209 ns  ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[2] ;
; N/A                                     ; None                                                ; 16.199 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 16.195 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[2] ;
; N/A                                     ; None                                                ; 16.187 ns  ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.187 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[2] ;
; N/A                                     ; None                                                ; 16.186 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; out_data[2] ; address[4] ;
; N/A                                     ; None                                                ; 16.186 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[2] ;
; N/A                                     ; None                                                ; 16.171 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.168 ns  ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[3] ;
; N/A                                     ; None                                                ; 16.157 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.156 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[5] ;
; N/A                                     ; None                                                ; 16.155 ns  ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; out_data[4] ; read       ;
; N/A                                     ; None                                                ; 16.154 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[3] ;
; N/A                                     ; None                                                ; 16.146 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[3] ;
; N/A                                     ; None                                                ; 16.145 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[3] ;
; N/A                                     ; None                                                ; 16.138 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]   ; out_data[3] ; address[5] ;
; N/A                                     ; None                                                ; 16.134 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.133 ns  ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[5] ;
; N/A                                     ; None                                                ; 16.109 ns  ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.095 ns  ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[5] ;
; N/A                                     ; None                                                ; 16.093 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.090 ns  ; Cache:inst|String:inst77|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[4] ;
; N/A                                     ; None                                                ; 16.076 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; out_data[0] ; address[4] ;
; N/A                                     ; None                                                ; 16.074 ns  ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ; out_data[0] ; address[5] ;
; N/A                                     ; None                                                ; 16.068 ns  ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; out_data[1] ; address[4] ;
; N/A                                     ; None                                                ; 16.067 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; out_data[3] ; address[4] ;
; N/A                                     ; None                                                ; 16.046 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; out_data[2] ; address[6] ;
; N/A                                     ; None                                                ; 16.006 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[6] ;
; N/A                                     ; None                                                ; 15.998 ns  ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; out_data[2] ; address[2] ;
; N/A                                     ; None                                                ; 15.982 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; out_data[3] ; address[6] ;
; N/A                                     ; None                                                ; 15.982 ns  ; Cache:inst|String:inst79|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; out_data[4] ; address[5] ;
; N/A                                     ; None                                                ; 15.958 ns  ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; out_data[1] ; address[2] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                         ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 11.494 ns       ; address[0] ; out_data[3] ;
; N/A   ; None              ; 11.447 ns       ; address[0] ; out_data[4] ;
; N/A   ; None              ; 11.043 ns       ; address[0] ; out_data[2] ;
; N/A   ; None              ; 10.856 ns       ; address[1] ; out_data[4] ;
; N/A   ; None              ; 10.561 ns       ; address[1] ; out_data[0] ;
; N/A   ; None              ; 10.533 ns       ; address[1] ; out_data[2] ;
; N/A   ; None              ; 10.367 ns       ; address[0] ; out_data[0] ;
; N/A   ; None              ; 10.285 ns       ; address[0] ; out_data[1] ;
; N/A   ; None              ; 10.144 ns       ; address[1] ; out_data[3] ;
; N/A   ; None              ; 9.887 ns        ; address[1] ; out_data[1] ;
; N/A   ; None              ; 9.840 ns        ; address[1] ; validData   ;
; N/A   ; None              ; 9.545 ns        ; address[0] ; validData   ;
; N/A   ; None              ; 9.219 ns        ; read       ; out_data[0] ;
; N/A   ; None              ; 9.219 ns        ; read       ; out_data[2] ;
; N/A   ; None              ; 9.218 ns        ; read       ; out_data[4] ;
; N/A   ; None              ; 9.209 ns        ; read       ; out_data[1] ;
; N/A   ; None              ; 9.209 ns        ; read       ; out_data[3] ;
; N/A   ; None              ; 9.050 ns        ; address[6] ; out_data[4] ;
; N/A   ; None              ; 8.883 ns        ; address[4] ; out_data[4] ;
; N/A   ; None              ; 8.823 ns        ; address[2] ; out_data[4] ;
; N/A   ; None              ; 8.668 ns        ; address[2] ; out_data[0] ;
; N/A   ; None              ; 8.668 ns        ; address[2] ; out_data[2] ;
; N/A   ; None              ; 8.664 ns        ; read       ; validData   ;
; N/A   ; None              ; 8.658 ns        ; address[2] ; out_data[1] ;
; N/A   ; None              ; 8.658 ns        ; address[2] ; out_data[3] ;
; N/A   ; None              ; 8.545 ns        ; address[6] ; out_data[1] ;
; N/A   ; None              ; 8.537 ns        ; address[6] ; out_data[2] ;
; N/A   ; None              ; 8.494 ns        ; address[6] ; out_data[0] ;
; N/A   ; None              ; 8.454 ns        ; address[5] ; out_data[4] ;
; N/A   ; None              ; 8.378 ns        ; address[4] ; out_data[1] ;
; N/A   ; None              ; 8.370 ns        ; address[4] ; out_data[2] ;
; N/A   ; None              ; 8.360 ns        ; address[3] ; out_data[4] ;
; N/A   ; None              ; 8.327 ns        ; address[4] ; out_data[0] ;
; N/A   ; None              ; 8.299 ns        ; address[5] ; out_data[0] ;
; N/A   ; None              ; 8.299 ns        ; address[5] ; out_data[2] ;
; N/A   ; None              ; 8.289 ns        ; address[5] ; out_data[1] ;
; N/A   ; None              ; 8.289 ns        ; address[5] ; out_data[3] ;
; N/A   ; None              ; 8.205 ns        ; address[3] ; out_data[0] ;
; N/A   ; None              ; 8.205 ns        ; address[3] ; out_data[2] ;
; N/A   ; None              ; 8.204 ns        ; address[4] ; out_data[3] ;
; N/A   ; None              ; 8.195 ns        ; address[3] ; out_data[1] ;
; N/A   ; None              ; 8.195 ns        ; address[3] ; out_data[3] ;
; N/A   ; None              ; 8.121 ns        ; address[6] ; out_data[3] ;
; N/A   ; None              ; 7.398 ns        ; address[2] ; validData   ;
; N/A   ; None              ; 7.317 ns        ; address[6] ; validData   ;
; N/A   ; None              ; 7.228 ns        ; address[3] ; validData   ;
; N/A   ; None              ; 7.228 ns        ; address[4] ; validData   ;
; N/A   ; None              ; 6.896 ns        ; address[5] ; validData   ;
+-------+-------------------+-----------------+------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+-------------------------------------------------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+-------------------------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 6.252 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[6] ;
; N/A                                     ; None                                                ; 6.204 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[2] ;
; N/A                                     ; None                                                ; 6.163 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[3] ;
; N/A                                     ; None                                                ; 6.125 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[6] ;
; N/A                                     ; None                                                ; 6.085 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[4] ;
; N/A                                     ; None                                                ; 6.077 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[2] ;
; N/A                                     ; None                                                ; 6.077 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[6] ;
; N/A                                     ; None                                                ; 6.050 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[6] ;
; N/A                                     ; None                                                ; 6.036 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[3] ;
; N/A                                     ; None                                                ; 6.029 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[2] ;
; N/A                                     ; None                                                ; 6.009 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[6] ;
; N/A                                     ; None                                                ; 6.009 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[6] ;
; N/A                                     ; None                                                ; 6.002 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[2] ;
; N/A                                     ; None                                                ; 5.988 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[3] ;
; N/A                                     ; None                                                ; 5.969 ns  ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[6] ;
; N/A                                     ; None                                                ; 5.961 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[3] ;
; N/A                                     ; None                                                ; 5.961 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[2] ;
; N/A                                     ; None                                                ; 5.961 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[2] ;
; N/A                                     ; None                                                ; 5.958 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[4] ;
; N/A                                     ; None                                                ; 5.921 ns  ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[2] ;
; N/A                                     ; None                                                ; 5.920 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[3] ;
; N/A                                     ; None                                                ; 5.920 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[3] ;
; N/A                                     ; None                                                ; 5.910 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[4] ;
; N/A                                     ; None                                                ; 5.888 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[6] ;
; N/A                                     ; None                                                ; 5.883 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[4] ;
; N/A                                     ; None                                                ; 5.880 ns  ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[3] ;
; N/A                                     ; None                                                ; 5.842 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[4] ;
; N/A                                     ; None                                                ; 5.842 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[4] ;
; N/A                                     ; None                                                ; 5.840 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[2] ;
; N/A                                     ; None                                                ; 5.837 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[6] ;
; N/A                                     ; None                                                ; 5.837 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[6] ;
; N/A                                     ; None                                                ; 5.836 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[6] ;
; N/A                                     ; None                                                ; 5.836 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[6] ;
; N/A                                     ; None                                                ; 5.831 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; address[6] ;
; N/A                                     ; None                                                ; 5.802 ns  ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[4] ;
; N/A                                     ; None                                                ; 5.800 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[6] ;
; N/A                                     ; None                                                ; 5.799 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[3] ;
; N/A                                     ; None                                                ; 5.789 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[2] ;
; N/A                                     ; None                                                ; 5.789 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[2] ;
; N/A                                     ; None                                                ; 5.788 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[2] ;
; N/A                                     ; None                                                ; 5.788 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[2] ;
; N/A                                     ; None                                                ; 5.784 ns  ; writeData[2] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[6] ;
; N/A                                     ; None                                                ; 5.783 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; address[2] ;
; N/A                                     ; None                                                ; 5.766 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[6] ;
; N/A                                     ; None                                                ; 5.752 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[2] ;
; N/A                                     ; None                                                ; 5.750 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[6] ;
; N/A                                     ; None                                                ; 5.748 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[3] ;
; N/A                                     ; None                                                ; 5.748 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[3] ;
; N/A                                     ; None                                                ; 5.747 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[3] ;
; N/A                                     ; None                                                ; 5.747 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[3] ;
; N/A                                     ; None                                                ; 5.742 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; address[3] ;
; N/A                                     ; None                                                ; 5.741 ns  ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[6] ;
; N/A                                     ; None                                                ; 5.736 ns  ; writeData[2] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[2] ;
; N/A                                     ; None                                                ; 5.726 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[6] ;
; N/A                                     ; None                                                ; 5.721 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[4] ;
; N/A                                     ; None                                                ; 5.718 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[2] ;
; N/A                                     ; None                                                ; 5.716 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[6] ;
; N/A                                     ; None                                                ; 5.711 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[3] ;
; N/A                                     ; None                                                ; 5.710 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[6] ;
; N/A                                     ; None                                                ; 5.702 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[2] ;
; N/A                                     ; None                                                ; 5.702 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[5] ;
; N/A                                     ; None                                                ; 5.695 ns  ; writeData[2] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[3] ;
; N/A                                     ; None                                                ; 5.693 ns  ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[2] ;
; N/A                                     ; None                                                ; 5.678 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[2] ;
; N/A                                     ; None                                                ; 5.677 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[3] ;
; N/A                                     ; None                                                ; 5.670 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[4] ;
; N/A                                     ; None                                                ; 5.670 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[4] ;
; N/A                                     ; None                                                ; 5.669 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[4] ;
; N/A                                     ; None                                                ; 5.669 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[4] ;
; N/A                                     ; None                                                ; 5.668 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[2] ;
; N/A                                     ; None                                                ; 5.664 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; address[4] ;
; N/A                                     ; None                                                ; 5.662 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[2] ;
; N/A                                     ; None                                                ; 5.662 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[6] ;
; N/A                                     ; None                                                ; 5.661 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[3] ;
; N/A                                     ; None                                                ; 5.652 ns  ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[3] ;
; N/A                                     ; None                                                ; 5.643 ns  ; writeData[4] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[6] ;
; N/A                                     ; None                                                ; 5.637 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[3] ;
; N/A                                     ; None                                                ; 5.633 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[4] ;
; N/A                                     ; None                                                ; 5.628 ns  ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[6] ;
; N/A                                     ; None                                                ; 5.627 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[3] ;
; N/A                                     ; None                                                ; 5.621 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[3] ;
; N/A                                     ; None                                                ; 5.619 ns  ; writeData[1] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[6] ;
; N/A                                     ; None                                                ; 5.617 ns  ; writeData[2] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[4] ;
; N/A                                     ; None                                                ; 5.614 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[2] ;
; N/A                                     ; None                                                ; 5.612 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[6] ;
; N/A                                     ; None                                                ; 5.599 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[4] ;
; N/A                                     ; None                                                ; 5.595 ns  ; writeData[4] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[2] ;
; N/A                                     ; None                                                ; 5.583 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[4] ;
; N/A                                     ; None                                                ; 5.580 ns  ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[2] ;
; N/A                                     ; None                                                ; 5.575 ns  ; writeData[3] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[5] ;
; N/A                                     ; None                                                ; 5.574 ns  ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[4] ;
; N/A                                     ; None                                                ; 5.573 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[3] ;
; N/A                                     ; None                                                ; 5.571 ns  ; writeData[1] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[2] ;
; N/A                                     ; None                                                ; 5.564 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[2] ;
; N/A                                     ; None                                                ; 5.559 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[4] ;
; N/A                                     ; None                                                ; 5.554 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[6] ;
; N/A                                     ; None                                                ; 5.554 ns  ; writeData[4] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[3] ;
; N/A                                     ; None                                                ; 5.552 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[6] ;
; N/A                                     ; None                                                ; 5.549 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[4] ;
; N/A                                     ; None                                                ; 5.543 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[4] ;
; N/A                                     ; None                                                ; 5.539 ns  ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[3] ;
; N/A                                     ; None                                                ; 5.530 ns  ; writeData[1] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[3] ;
; N/A                                     ; None                                                ; 5.527 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[6] ;
; N/A                                     ; None                                                ; 5.527 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[5] ;
; N/A                                     ; None                                                ; 5.523 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[3] ;
; N/A                                     ; None                                                ; 5.510 ns  ; writeData[2] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[6] ;
; N/A                                     ; None                                                ; 5.506 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[2] ;
; N/A                                     ; None                                                ; 5.504 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[2] ;
; N/A                                     ; None                                                ; 5.500 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[5] ;
; N/A                                     ; None                                                ; 5.495 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[4] ;
; N/A                                     ; None                                                ; 5.479 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[2] ;
; N/A                                     ; None                                                ; 5.476 ns  ; writeData[4] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[4] ;
; N/A                                     ; None                                                ; 5.465 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[3] ;
; N/A                                     ; None                                                ; 5.463 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[3] ;
; N/A                                     ; None                                                ; 5.462 ns  ; writeData[2] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[2] ;
; N/A                                     ; None                                                ; 5.461 ns  ; writeData[2] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[4] ;
; N/A                                     ; None                                                ; 5.459 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[5] ;
; N/A                                     ; None                                                ; 5.459 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[5] ;
; N/A                                     ; None                                                ; 5.456 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[6] ;
; N/A                                     ; None                                                ; 5.452 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address[6] ;
; N/A                                     ; None                                                ; 5.452 ns  ; writeData[1] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[4] ;
; N/A                                     ; None                                                ; 5.446 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[6] ;
; N/A                                     ; None                                                ; 5.445 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[4] ;
; N/A                                     ; None                                                ; 5.438 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[3] ;
; N/A                                     ; None                                                ; 5.433 ns  ; writeData[4] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[6] ;
; N/A                                     ; None                                                ; 5.429 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[6] ;
; N/A                                     ; None                                                ; 5.421 ns  ; writeData[2] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[3] ;
; N/A                                     ; None                                                ; 5.419 ns  ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[5] ;
; N/A                                     ; None                                                ; 5.408 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[2] ;
; N/A                                     ; None                                                ; 5.404 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address[2] ;
; N/A                                     ; None                                                ; 5.398 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[2] ;
; N/A                                     ; None                                                ; 5.388 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[6] ;
; N/A                                     ; None                                                ; 5.387 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address[4] ;
; N/A                                     ; None                                                ; 5.385 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[4] ;
; N/A                                     ; None                                                ; 5.385 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[6] ;
; N/A                                     ; None                                                ; 5.385 ns  ; writeData[4] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[2] ;
; N/A                                     ; None                                                ; 5.385 ns  ; writeData[1] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[6] ;
; N/A                                     ; None                                                ; 5.381 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[2] ;
; N/A                                     ; None                                                ; 5.367 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[3] ;
; N/A                                     ; None                                                ; 5.363 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address[3] ;
; N/A                                     ; None                                                ; 5.360 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[4] ;
; N/A                                     ; None                                                ; 5.357 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[3] ;
; N/A                                     ; None                                                ; 5.344 ns  ; writeData[4] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[3] ;
; N/A                                     ; None                                                ; 5.343 ns  ; writeData[2] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[4] ;
; N/A                                     ; None                                                ; 5.340 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[3] ;
; N/A                                     ; None                                                ; 5.340 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[2] ;
; N/A                                     ; None                                                ; 5.338 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[6] ;
; N/A                                     ; None                                                ; 5.338 ns  ; writeData[2] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[5] ;
; N/A                                     ; None                                                ; 5.337 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[2] ;
; N/A                                     ; None                                                ; 5.337 ns  ; writeData[1] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[2] ;
; N/A                                     ; None                                                ; 5.336 ns  ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address[6] ;
; N/A                                     ; None                                                ; 5.311 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[6] ;
; N/A                                     ; None                                                ; 5.299 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[3] ;
; N/A                                     ; None                                                ; 5.296 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[3] ;
; N/A                                     ; None                                                ; 5.296 ns  ; writeData[1] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[3] ;
; N/A                                     ; None                                                ; 5.290 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[2] ;
; N/A                                     ; None                                                ; 5.289 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address[4] ;
; N/A                                     ; None                                                ; 5.288 ns  ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address[2] ;
; N/A                                     ; None                                                ; 5.287 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; address[5] ;
; N/A                                     ; None                                                ; 5.287 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; address[5] ;
; N/A                                     ; None                                                ; 5.286 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; address[5] ;
; N/A                                     ; None                                                ; 5.286 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; address[5] ;
; N/A                                     ; None                                                ; 5.285 ns  ; writeData[3] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address[4] ;
; N/A                                     ; None                                                ; 5.281 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; address[5] ;
; N/A                                     ; None                                                ; 5.279 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[4] ;
; N/A                                     ; None                                                ; 5.276 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address[6] ;
; N/A                                     ; None                                                ; 5.266 ns  ; writeData[4] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[4] ;
; N/A                                     ; None                                                ; 5.263 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[2] ;
; N/A                                     ; None                                                ; 5.262 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[4] ;
; N/A                                     ; None                                                ; 5.250 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[5] ;
; N/A                                     ; None                                                ; 5.249 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[3] ;
; N/A                                     ; None                                                ; 5.249 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address[6] ;
; N/A                                     ; None                                                ; 5.247 ns  ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address[3] ;
; N/A                                     ; None                                                ; 5.243 ns  ; writeData[4] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; address[6] ;
; N/A                                     ; None                                                ; 5.234 ns  ; writeData[2] ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[5] ;
; N/A                                     ; None                                                ; 5.228 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address[2] ;
; N/A                                     ; None                                                ; 5.222 ns  ; writeData[1] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[3] ;
; N/A                                     ; None                                                ; 5.221 ns  ; write        ; Cache:inst|String:inst77|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[4] ;
; N/A                                     ; None                                                ; 5.219 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[6] ;
; N/A                                     ; None                                                ; 5.218 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[4] ;
; N/A                                     ; None                                                ; 5.218 ns  ; writeData[1] ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[4] ;
; N/A                                     ; None                                                ; 5.216 ns  ; writeData[4] ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[5] ;
; N/A                                     ; None                                                ; 5.212 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[6] ;
; N/A                                     ; None                                                ; 5.203 ns  ; writeData[4] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; address[6] ;
; N/A                                     ; None                                                ; 5.201 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address[2] ;
; N/A                                     ; None                                                ; 5.200 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[5] ;
; N/A                                     ; None                                                ; 5.195 ns  ; writeData[4] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; address[2] ;
; N/A                                     ; None                                                ; 5.191 ns  ; writeData[4] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; address[5] ;
; N/A                                     ; None                                                ; 5.187 ns  ; writeData[3] ; Cache:inst|String:inst78|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address[3] ;
; N/A                                     ; None                                                ; 5.176 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[5] ;
; N/A                                     ; None                                                ; 5.175 ns  ; writeData[2] ; Cache:inst|String:inst77|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; address[6] ;
; N/A                                     ; None                                                ; 5.171 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[2] ;
; N/A                                     ; None                                                ; 5.171 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[4] ;
; N/A                                     ; None                                                ; 5.169 ns  ; writeData[1] ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address[4] ;
; N/A                                     ; None                                                ; 5.166 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[5] ;
; N/A                                     ; None                                                ; 5.164 ns  ; write        ; Cache:inst|String:inst78|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[2] ;
; N/A                                     ; None                                                ; 5.163 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address[6] ;
; N/A                                     ; None                                                ; 5.160 ns  ; write        ; Cache:inst|String:inst79|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[5] ;
; N/A                                     ; None                                                ; 5.160 ns  ; write        ; Cache:inst|String:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address[3] ;
; N/A                                     ; None                                                ; 5.159 ns  ; writeData[3] ; Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]   ; address[6] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+-------------------------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 11 05:57:35 2019
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off Lab6 -c Lab6
Info: Started post-fitting delay annotation
Warning: Found 7 output pins without output pin load capacitance assignment
    Info: Pin "out_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "validData" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hit/miss" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "address[3]" is an undefined clock
    Info: Assuming node "address[2]" is an undefined clock
    Info: Assuming node "address[6]" is an undefined clock
    Info: Assuming node "address[4]" is an undefined clock
    Info: Assuming node "address[5]" is an undefined clock
    Info: Assuming node "read" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "write" is an undefined clock
    Info: Assuming node "address[1]" is an undefined clock
    Info: Assuming node "address[0]" is an undefined clock
Warning: Found 89 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Cache:inst|String:inst77|inst21" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst20" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst19" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst14~3" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst18" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst21" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst20" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst19" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst14~3" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst18" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst21" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst20" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst19" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst14~3" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst18" as buffer
    Info: Detected gated clock "Cache:inst|lpm_mux1:inst73|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst21" as buffer
    Info: Detected gated clock "Cache:inst|lpm_mux1:inst73|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst20" as buffer
    Info: Detected gated clock "Cache:inst|lpm_mux1:inst73|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst19" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode3:inst74|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode2:inst25|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst14~3" as buffer
    Info: Detected gated clock "Cache:inst|lpm_mux1:inst73|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst18" as buffer
    Info: Detected gated clock "Cache:inst|inst39~0" as buffer
    Info: Detected gated clock "Cache:inst|RS-trigger:inst50|inst6" as buffer
    Info: Detected ripple clock "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode2:inst25|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]" as buffer
    Info: Detected ripple clock "Cache:inst|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Cache:inst|lpm_counter1:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode1:inst16|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode1:inst16|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode1:inst16|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode1:inst16|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst6" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst78|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst78|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst78|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst78|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst78|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst77|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst77|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst77|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst6" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst77|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst77|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst79|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst79|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst79|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst79|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst79|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst6" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst6" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst|lpm_dff1:TAG_dff|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst78|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst14~1" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst14~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst14~1" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst77|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst14~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst14~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst14~1" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst79|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Cache:inst|String:inst|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst14~1" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst14~0" as buffer
    Info: Detected gated clock "Cache:inst|String:inst78|inst14~2" as buffer
    Info: Detected gated clock "Cache:inst|String:inst77|inst14~2" as buffer
    Info: Detected gated clock "Cache:inst|String:inst79|inst14~2" as buffer
    Info: Detected gated clock "Cache:inst|String:inst|inst14~2" as buffer
    Info: Detected gated clock "Cache:inst|inst30~0" as buffer
    Info: Detected gated clock "Cache:inst|inst30~1" as buffer
    Info: Detected gated clock "Cache:inst|lpm_decode2:inst25|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]~0" as buffer
    Info: Detected gated clock "Cache:inst|RS-trigger:inst45|inst6" as buffer
    Info: Detected ripple clock "Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Cache:inst|inst31" as buffer
    Info: Detected ripple clock "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]" as buffer
Info: Clock "address[3]" has Internal fmax of 452.08 MHz between source register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" (period= 2.212 ns)
    Info: + Longest register to register delay is 1.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.231 ns) + CELL(0.371 ns) = 0.602 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.277 ns) + CELL(0.309 ns) = 1.188 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.680 ns ( 57.24 % )
        Info: Total interconnect delay = 0.508 ns ( 42.76 % )
    Info: - Smallest clock skew is -0.840 ns
        Info: + Shortest clock path from clock "address[3]" to destination register is 5.562 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 9; CLK Node = 'address[3]'
            Info: 2: + IC(1.466 ns) + CELL(0.053 ns) = 2.376 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~1'
            Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 2.821 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.190 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 3.462 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 4.387 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 4.731 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 5.562 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.624 ns ( 47.18 % )
            Info: Total interconnect delay = 2.938 ns ( 52.82 % )
        Info: - Longest clock path from clock "address[3]" to source register is 6.402 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 9; CLK Node = 'address[3]'
            Info: 2: + IC(1.503 ns) + CELL(0.272 ns) = 2.632 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst77|inst14~1'
            Info: 3: + IC(0.317 ns) + CELL(0.225 ns) = 3.174 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst77|inst14~2'
            Info: 4: + IC(0.584 ns) + CELL(0.272 ns) = 4.030 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.302 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.227 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.571 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 6.402 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.062 ns ( 47.83 % )
            Info: Total interconnect delay = 3.340 ns ( 52.17 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address[2]" Internal fmax is restricted to 500.0 MHz between source register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.231 ns) + CELL(0.371 ns) = 0.602 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0'
            Info: 3: + IC(0.277 ns) + CELL(0.309 ns) = 1.188 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 0.680 ns ( 57.24 % )
            Info: Total interconnect delay = 0.508 ns ( 42.76 % )
        Info: - Smallest clock skew is -0.418 ns
            Info: + Shortest clock path from clock "address[2]" to destination register is 6.025 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 9; CLK Node = 'address[2]'
                Info: 2: + IC(1.629 ns) + CELL(0.346 ns) = 2.839 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~1'
                Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 3.284 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
                Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.653 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
                Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 3.925 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
                Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 4.850 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
                Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.194 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
                Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 6.025 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.924 ns ( 48.53 % )
                Info: Total interconnect delay = 3.101 ns ( 51.47 % )
            Info: - Longest clock path from clock "address[2]" to source register is 6.443 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 9; CLK Node = 'address[2]'
                Info: 2: + IC(1.515 ns) + CELL(0.228 ns) = 2.607 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 9; COMB Node = 'Cache:inst|String:inst79|inst14~1'
                Info: 3: + IC(0.609 ns) + CELL(0.228 ns) = 3.444 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Cache:inst|String:inst79|inst14~2'
                Info: 4: + IC(0.355 ns) + CELL(0.272 ns) = 4.071 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
                Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.343 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
                Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.268 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
                Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.612 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
                Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 6.443 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 3.028 ns ( 47.00 % )
                Info: Total interconnect delay = 3.415 ns ( 53.00 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address[6]" has Internal fmax of 421.05 MHz between source register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" (period= 2.375 ns)
    Info: + Longest register to register delay is 1.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.231 ns) + CELL(0.371 ns) = 0.602 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.277 ns) + CELL(0.309 ns) = 1.188 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.680 ns ( 57.24 % )
        Info: Total interconnect delay = 0.508 ns ( 42.76 % )
    Info: - Smallest clock skew is -1.003 ns
        Info: + Shortest clock path from clock "address[6]" to destination register is 5.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 9; CLK Node = 'address[6]'
            Info: 2: + IC(1.404 ns) + CELL(0.053 ns) = 2.266 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~0'
            Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 2.747 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.116 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 3.388 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 4.313 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 4.657 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 5.488 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.579 ns ( 46.99 % )
            Info: Total interconnect delay = 2.909 ns ( 53.01 % )
        Info: - Longest clock path from clock "address[6]" to source register is 6.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 9; CLK Node = 'address[6]'
            Info: 2: + IC(1.416 ns) + CELL(0.272 ns) = 2.497 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst|inst14~0'
            Info: 3: + IC(0.654 ns) + CELL(0.346 ns) = 3.497 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst|inst14~2'
            Info: 4: + IC(0.265 ns) + CELL(0.357 ns) = 4.119 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.391 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.316 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.660 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 6.491 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.220 ns ( 49.61 % )
            Info: Total interconnect delay = 3.271 ns ( 50.39 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address[4]" has Internal fmax of 470.59 MHz between source register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" (period= 2.125 ns)
    Info: + Longest register to register delay is 1.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.231 ns) + CELL(0.371 ns) = 0.602 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.277 ns) + CELL(0.309 ns) = 1.188 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.680 ns ( 57.24 % )
        Info: Total interconnect delay = 0.508 ns ( 42.76 % )
    Info: - Smallest clock skew is -0.753 ns
        Info: + Shortest clock path from clock "address[4]" to destination register is 5.571 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 9; CLK Node = 'address[4]'
            Info: 2: + IC(1.220 ns) + CELL(0.272 ns) = 2.349 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~0'
            Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 2.830 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.199 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 3.471 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 4.396 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 4.740 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 5.571 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.846 ns ( 51.09 % )
            Info: Total interconnect delay = 2.725 ns ( 48.91 % )
        Info: - Longest clock path from clock "address[4]" to source register is 6.324 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 9; CLK Node = 'address[4]'
            Info: 2: + IC(1.201 ns) + CELL(0.272 ns) = 2.330 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst|inst14~0'
            Info: 3: + IC(0.654 ns) + CELL(0.346 ns) = 3.330 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst|inst14~2'
            Info: 4: + IC(0.265 ns) + CELL(0.357 ns) = 3.952 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.224 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.149 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.493 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 6.324 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.268 ns ( 51.68 % )
            Info: Total interconnect delay = 3.056 ns ( 48.32 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address[5]" Internal fmax is restricted to 500.0 MHz between source register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.231 ns) + CELL(0.371 ns) = 0.602 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0'
            Info: 3: + IC(0.277 ns) + CELL(0.309 ns) = 1.188 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 0.680 ns ( 57.24 % )
            Info: Total interconnect delay = 0.508 ns ( 42.76 % )
        Info: - Smallest clock skew is -0.285 ns
            Info: + Shortest clock path from clock "address[5]" to destination register is 5.656 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 9; CLK Node = 'address[5]'
                Info: 2: + IC(1.159 ns) + CELL(0.228 ns) = 2.251 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0'
                Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 2.915 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
                Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.284 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
                Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 3.556 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
                Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 4.481 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
                Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 4.825 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
                Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 5.656 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.947 ns ( 52.10 % )
                Info: Total interconnect delay = 2.709 ns ( 47.90 % )
            Info: - Longest clock path from clock "address[5]" to source register is 5.941 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 9; CLK Node = 'address[5]'
                Info: 2: + IC(1.369 ns) + CELL(0.053 ns) = 2.286 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 9; COMB Node = 'Cache:inst|String:inst79|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0'
                Info: 3: + IC(0.603 ns) + CELL(0.053 ns) = 2.942 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Cache:inst|String:inst79|inst14~2'
                Info: 4: + IC(0.355 ns) + CELL(0.272 ns) = 3.569 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
                Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 3.841 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
                Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 4.766 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
                Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.110 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
                Info: 8: + IC(0.213 ns) + CELL(0.618 ns) = 5.941 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.678 ns ( 45.08 % )
                Info: Total interconnect delay = 3.263 ns ( 54.92 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "read" Internal fmax is restricted to 500.0 MHz between source register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.231 ns) + CELL(0.371 ns) = 0.602 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0'
            Info: 3: + IC(0.277 ns) + CELL(0.309 ns) = 1.188 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 0.680 ns ( 57.24 % )
            Info: Total interconnect delay = 0.508 ns ( 42.76 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "read" to destination register is 4.861 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 4; CLK Node = 'read'
                Info: 2: + IC(1.471 ns) + CELL(0.154 ns) = 2.489 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
                Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 2.761 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
                Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 3.686 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
                Info: 5: + IC(0.291 ns) + CELL(0.053 ns) = 4.030 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
                Info: 6: + IC(0.213 ns) + CELL(0.618 ns) = 4.861 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.454 ns ( 50.48 % )
                Info: Total interconnect delay = 2.407 ns ( 49.52 % )
            Info: - Longest clock path from clock "read" to source register is 4.861 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 4; CLK Node = 'read'
                Info: 2: + IC(1.471 ns) + CELL(0.154 ns) = 2.489 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
                Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 2.761 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
                Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 3.686 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
                Info: 5: + IC(0.291 ns) + CELL(0.053 ns) = 4.030 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
                Info: 6: + IC(0.213 ns) + CELL(0.618 ns) = 4.861 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.454 ns ( 50.48 % )
                Info: Total interconnect delay = 2.407 ns ( 49.52 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clk" has Internal fmax of 164.42 MHz between source register "Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination memory "lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0" (period= 6.082 ns)
    Info: + Longest register to memory delay is 1.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.586 ns) + CELL(0.228 ns) = 0.814 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; COMB Node = 'lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(0.969 ns) + CELL(0.103 ns) = 1.886 ns; Loc. = M4K_X20_Y10; Fanout = 5; MEM Node = 'lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.331 ns ( 17.55 % )
        Info: Total interconnect delay = 1.555 ns ( 82.45 % )
    Info: - Smallest clock skew is -1.039 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.336 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.658 ns) + CELL(0.481 ns) = 2.336 ns; Loc. = M4K_X20_Y10; Fanout = 5; MEM Node = 'lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 57.15 % )
            Info: Total interconnect delay = 1.001 ns ( 42.85 % )
        Info: - Longest clock path from clock "clk" to source register is 3.375 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.462 ns) + CELL(0.228 ns) = 2.544 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.375 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.700 ns ( 50.37 % )
            Info: Total interconnect delay = 1.675 ns ( 49.63 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "write"
Info: No valid register-to-register data paths exist for clock "address[1]"
Info: No valid register-to-register data paths exist for clock "address[0]"
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "address[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" and destination pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" for clock "address[3]" (Hold time is 564 ps)
    Info: + Largest clock skew is 0.997 ns
        Info: + Longest clock path from clock "address[3]" to destination register is 5.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 9; CLK Node = 'address[3]'
            Info: 2: + IC(1.503 ns) + CELL(0.272 ns) = 2.632 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst77|inst14~1'
            Info: 3: + IC(0.317 ns) + CELL(0.225 ns) = 3.174 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst77|inst14~2'
            Info: 4: + IC(0.586 ns) + CELL(0.272 ns) = 4.032 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 1; COMB Node = 'Cache:inst|inst39~0'
            Info: 5: + IC(0.211 ns) + CELL(0.225 ns) = 4.468 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 5.311 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.469 ns ( 46.49 % )
            Info: Total interconnect delay = 2.842 ns ( 53.51 % )
        Info: - Shortest clock path from clock "address[3]" to source register is 4.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 9; CLK Node = 'address[3]'
            Info: 2: + IC(1.466 ns) + CELL(0.053 ns) = 2.376 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~1'
            Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 2.821 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.190 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 3.471 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 4.314 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.859 ns ( 43.09 % )
            Info: Total interconnect delay = 2.455 ns ( 56.91 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "address[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" and destination pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" for clock "address[2]" (Hold time is 271 ps)
    Info: + Largest clock skew is 0.704 ns
        Info: + Longest clock path from clock "address[2]" to destination register is 5.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 9; CLK Node = 'address[2]'
            Info: 2: + IC(1.515 ns) + CELL(0.228 ns) = 2.607 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 9; COMB Node = 'Cache:inst|String:inst79|inst14~1'
            Info: 3: + IC(0.609 ns) + CELL(0.228 ns) = 3.444 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Cache:inst|String:inst79|inst14~2'
            Info: 4: + IC(0.380 ns) + CELL(0.378 ns) = 4.202 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 1; COMB Node = 'Cache:inst|inst39~0'
            Info: 5: + IC(0.211 ns) + CELL(0.225 ns) = 4.638 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 5.481 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.541 ns ( 46.36 % )
            Info: Total interconnect delay = 2.940 ns ( 53.64 % )
        Info: - Shortest clock path from clock "address[2]" to source register is 4.777 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 9; CLK Node = 'address[2]'
            Info: 2: + IC(1.629 ns) + CELL(0.346 ns) = 2.839 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~1'
            Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 3.284 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.653 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 3.934 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 4.777 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.159 ns ( 45.20 % )
            Info: Total interconnect delay = 2.618 ns ( 54.80 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "address[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" and destination pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" for clock "address[6]" (Hold time is 727 ps)
    Info: + Largest clock skew is 1.160 ns
        Info: + Longest clock path from clock "address[6]" to destination register is 5.400 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 9; CLK Node = 'address[6]'
            Info: 2: + IC(1.416 ns) + CELL(0.272 ns) = 2.497 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst|inst14~0'
            Info: 3: + IC(0.654 ns) + CELL(0.346 ns) = 3.497 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst|inst14~2'
            Info: 4: + IC(0.267 ns) + CELL(0.357 ns) = 4.121 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 1; COMB Node = 'Cache:inst|inst39~0'
            Info: 5: + IC(0.211 ns) + CELL(0.225 ns) = 4.557 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 5.400 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.627 ns ( 48.65 % )
            Info: Total interconnect delay = 2.773 ns ( 51.35 % )
        Info: - Shortest clock path from clock "address[6]" to source register is 4.240 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 9; CLK Node = 'address[6]'
            Info: 2: + IC(1.404 ns) + CELL(0.053 ns) = 2.266 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~0'
            Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 2.747 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.116 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 3.397 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 4.240 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.814 ns ( 42.78 % )
            Info: Total interconnect delay = 2.426 ns ( 57.22 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "address[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" and destination pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" for clock "address[4]" (Hold time is 555 ps)
    Info: + Largest clock skew is 0.988 ns
        Info: + Longest clock path from clock "address[4]" to destination register is 5.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 9; CLK Node = 'address[4]'
            Info: 2: + IC(1.323 ns) + CELL(0.272 ns) = 2.452 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 9; COMB Node = 'Cache:inst|String:inst79|inst14~0'
            Info: 3: + IC(0.597 ns) + CELL(0.225 ns) = 3.274 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Cache:inst|String:inst79|inst14~2'
            Info: 4: + IC(0.380 ns) + CELL(0.378 ns) = 4.032 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 1; COMB Node = 'Cache:inst|inst39~0'
            Info: 5: + IC(0.211 ns) + CELL(0.225 ns) = 4.468 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 5.311 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.575 ns ( 48.48 % )
            Info: Total interconnect delay = 2.736 ns ( 51.52 % )
        Info: - Shortest clock path from clock "address[4]" to source register is 4.323 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 9; CLK Node = 'address[4]'
            Info: 2: + IC(1.220 ns) + CELL(0.272 ns) = 2.349 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|inst14~0'
            Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 2.830 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.199 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 3.480 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 4.323 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.081 ns ( 48.14 % )
            Info: Total interconnect delay = 2.242 ns ( 51.86 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "address[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" and destination pin or register "Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]" for clock "address[5]" (Hold time is 138 ps)
    Info: + Largest clock skew is 0.571 ns
        Info: + Longest clock path from clock "address[5]" to destination register is 4.979 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 9; CLK Node = 'address[5]'
            Info: 2: + IC(1.369 ns) + CELL(0.053 ns) = 2.286 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 9; COMB Node = 'Cache:inst|String:inst79|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0'
            Info: 3: + IC(0.603 ns) + CELL(0.053 ns) = 2.942 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Cache:inst|String:inst79|inst14~2'
            Info: 4: + IC(0.380 ns) + CELL(0.378 ns) = 3.700 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 1; COMB Node = 'Cache:inst|inst39~0'
            Info: 5: + IC(0.211 ns) + CELL(0.225 ns) = 4.136 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 4.979 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.191 ns ( 44.00 % )
            Info: Total interconnect delay = 2.788 ns ( 56.00 % )
        Info: - Shortest clock path from clock "address[5]" to source register is 4.408 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 9; CLK Node = 'address[5]'
            Info: 2: + IC(1.159 ns) + CELL(0.228 ns) = 2.251 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; COMB Node = 'Cache:inst|String:inst78|lpm_compare0:inst9|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]~0'
            Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 2.915 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst78|inst14~2'
            Info: 4: + IC(0.316 ns) + CELL(0.053 ns) = 3.284 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
            Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 3.565 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|inst6'
            Info: 6: + IC(0.225 ns) + CELL(0.618 ns) = 4.408 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.182 ns ( 49.50 % )
            Info: Total interconnect delay = 2.226 ns ( 50.50 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst50|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]" and destination pin or register "Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]" for clock "clk" (Hold time is 4.942 ns)
    Info: + Largest clock skew is 5.711 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.038 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.462 ns) + CELL(0.228 ns) = 2.544 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
            Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 3.469 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
            Info: 4: + IC(0.337 ns) + CELL(0.378 ns) = 4.184 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 4; COMB Node = 'Cache:inst|lpm_mux1:inst73|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout'
            Info: 5: + IC(0.597 ns) + CELL(0.053 ns) = 4.834 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 1; COMB Node = 'Cache:inst|String:inst79|inst19'
            Info: 6: + IC(1.923 ns) + CELL(0.000 ns) = 6.757 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'Cache:inst|String:inst79|inst19~clkctrl'
            Info: 7: + IC(0.663 ns) + CELL(0.618 ns) = 8.038 ns; Loc. = LCFF_X22_Y10_N9; Fanout = 1; REG Node = 'Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.843 ns ( 35.37 % )
            Info: Total interconnect delay = 5.195 ns ( 64.63 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.658 ns) + CELL(0.472 ns) = 2.327 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]'
            Info: Total cell delay = 1.326 ns ( 56.98 % )
            Info: Total interconnect delay = 1.001 ns ( 43.02 % )
    Info: - Micro clock to output delay of source is 0.136 ns
    Info: - Shortest memory to register delay is 0.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst4|altsyncram:altsyncram_component|altsyncram_utb1:auto_generated|q_a[0]'
        Info: 2: + IC(0.523 ns) + CELL(0.053 ns) = 0.627 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 16; COMB Node = 'lpm_mux3:inst10|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.782 ns; Loc. = LCFF_X22_Y10_N9; Fanout = 1; REG Node = 'Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.259 ns ( 33.12 % )
        Info: Total interconnect delay = 0.523 ns ( 66.88 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "writeData[0]", clock pin = "write") is 4.765 ns
    Info: + Longest pin to register delay is 7.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 2; PIN Node = 'writeData[0]'
        Info: 2: + IC(5.092 ns) + CELL(0.272 ns) = 6.154 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 16; COMB Node = 'lpm_mux3:inst10|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(1.225 ns) + CELL(0.309 ns) = 7.688 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 1; REG Node = 'Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.371 ns ( 17.83 % )
        Info: Total interconnect delay = 6.317 ns ( 82.17 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "write" to destination register is 3.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 28; CLK Node = 'write'
        Info: 2: + IC(1.247 ns) + CELL(0.053 ns) = 2.164 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 5; COMB Node = 'Cache:inst|String:inst|inst21'
        Info: 3: + IC(0.231 ns) + CELL(0.618 ns) = 3.013 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 1; REG Node = 'Cache:inst|String:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.535 ns ( 50.95 % )
        Info: Total interconnect delay = 1.478 ns ( 49.05 % )
Info: tco from clock "address[6]" to destination pin "out_data[4]" through register "Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]" is 17.936 ns
    Info: + Longest clock path from clock "address[6]" to source register is 11.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 9; CLK Node = 'address[6]'
        Info: 2: + IC(1.416 ns) + CELL(0.272 ns) = 2.497 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst|inst14~0'
        Info: 3: + IC(0.654 ns) + CELL(0.346 ns) = 3.497 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst|inst14~2'
        Info: 4: + IC(0.265 ns) + CELL(0.357 ns) = 4.119 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
        Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.391 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
        Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.316 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.660 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
        Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.585 ns; Loc. = LCFF_X25_Y11_N17; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 9: + IC(0.591 ns) + CELL(0.357 ns) = 7.533 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 4; COMB Node = 'Cache:inst|lpm_mux1:inst73|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout'
        Info: 10: + IC(0.630 ns) + CELL(0.053 ns) = 8.216 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 1; COMB Node = 'Cache:inst|String:inst|inst20'
        Info: 11: + IC(1.516 ns) + CELL(0.000 ns) = 9.732 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'Cache:inst|String:inst|inst20~clkctrl'
        Info: 12: + IC(0.663 ns) + CELL(0.618 ns) = 11.013 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 1; REG Node = 'Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 4.342 ns ( 39.43 % )
        Info: Total interconnect delay = 6.671 ns ( 60.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 1; REG Node = 'Cache:inst|String:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]'
        Info: 2: + IC(0.951 ns) + CELL(0.378 ns) = 1.329 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Cache:inst|String:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l2_w4_n0_mux_dataout~0'
        Info: 3: + IC(0.952 ns) + CELL(0.225 ns) = 2.506 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'Cache:inst|String:inst|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~0'
        Info: 4: + IC(0.696 ns) + CELL(0.378 ns) = 3.580 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 1; COMB Node = 'Cache:inst|String:inst79|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~1'
        Info: 5: + IC(1.203 ns) + CELL(2.046 ns) = 6.829 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'out_data[4]'
        Info: Total cell delay = 3.027 ns ( 44.33 % )
        Info: Total interconnect delay = 3.802 ns ( 55.67 % )
Info: Longest tpd from source pin "address[0]" to destination pin "out_data[3]" is 11.494 ns
    Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 26; CLK Node = 'address[0]'
    Info: 2: + IC(5.565 ns) + CELL(0.378 ns) = 6.705 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 1; COMB Node = 'Cache:inst|String:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l2_w3_n0_mux_dataout~0'
    Info: 3: + IC(0.294 ns) + CELL(0.053 ns) = 7.052 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'Cache:inst|String:inst|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~1'
    Info: 4: + IC(0.866 ns) + CELL(0.378 ns) = 8.296 ns; Loc. = LCCOMB_X29_Y12_N2; Fanout = 1; COMB Node = 'Cache:inst|String:inst79|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~3'
    Info: 5: + IC(1.226 ns) + CELL(1.972 ns) = 11.494 ns; Loc. = PIN_Y8; Fanout = 0; PIN Node = 'out_data[3]'
    Info: Total cell delay = 3.543 ns ( 30.82 % )
    Info: Total interconnect delay = 7.951 ns ( 69.18 % )
Info: th for register "Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]" (data pin = "writeData[3]", clock pin = "address[6]") is 6.252 ns
    Info: + Longest clock path from clock "address[6]" to destination register is 11.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 9; CLK Node = 'address[6]'
        Info: 2: + IC(1.416 ns) + CELL(0.272 ns) = 2.497 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 9; COMB Node = 'Cache:inst|String:inst|inst14~0'
        Info: 3: + IC(0.654 ns) + CELL(0.346 ns) = 3.497 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 4; COMB Node = 'Cache:inst|String:inst|inst14~2'
        Info: 4: + IC(0.265 ns) + CELL(0.357 ns) = 4.119 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'Cache:inst|inst30~1'
        Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.391 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'Cache:inst|RS-trigger:inst45|inst6'
        Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.316 ns; Loc. = LCFF_X26_Y11_N15; Fanout = 3; REG Node = 'Cache:inst|RS-trigger:inst45|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 7: + IC(0.291 ns) + CELL(0.053 ns) = 5.660 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 3; COMB Node = 'Cache:inst|inst31'
        Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.585 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 12; REG Node = 'Cache:inst|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
        Info: 9: + IC(0.337 ns) + CELL(0.378 ns) = 7.300 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 4; COMB Node = 'Cache:inst|lpm_mux1:inst73|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w2_n0_mux_dataout'
        Info: 10: + IC(0.597 ns) + CELL(0.053 ns) = 7.950 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 1; COMB Node = 'Cache:inst|String:inst79|inst19'
        Info: 11: + IC(1.923 ns) + CELL(0.000 ns) = 9.873 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'Cache:inst|String:inst79|inst19~clkctrl'
        Info: 12: + IC(0.663 ns) + CELL(0.618 ns) = 11.154 ns; Loc. = LCFF_X22_Y10_N21; Fanout = 1; REG Node = 'Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 4.363 ns ( 39.12 % )
        Info: Total interconnect delay = 6.791 ns ( 60.88 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.051 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 2; PIN Node = 'writeData[3]'
        Info: 2: + IC(3.989 ns) + CELL(0.053 ns) = 4.896 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 16; COMB Node = 'lpm_mux3:inst10|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w3_n0_mux_dataout~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.051 ns; Loc. = LCFF_X22_Y10_N21; Fanout = 1; REG Node = 'Cache:inst|String:inst79|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 1.062 ns ( 21.03 % )
        Info: Total interconnect delay = 3.989 ns ( 78.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Mon Nov 11 05:57:36 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


