
./bin/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	49 11 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     I...............
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 19 0b 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0096f8 	.word	0x0c0096f8
 800024c:	20000000 	.word	0x20000000
 8000250:	000009e0 	.word	0x000009e0
 8000254:	0c00a0d8 	.word	0x0c00a0d8
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c0096f8 	.word	0x0c0096f8
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c0096f8 	.word	0x0c0096f8
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	200009e0 	.word	0x200009e0
 800027c:	000000a0 	.word	0x000000a0
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000290:	10000800 	.word	0x10000800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000294:	08001629 	.word	0x08001629
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 80002a8:	080022b5 	.word	0x080022b5
    blx  r0
#endif

    ldr  r0, =main
 80002ac:	08001175 	.word	0x08001175

080002b0 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <LIS3DH_ReadReg>:
*			: I2C or SPI reading functions
* Input			: Register Address
* Output		: Data REad
* Return		: None
*******************************************************************************/
u8_t LIS3DH_ReadReg(u8_t Reg, u8_t* Data) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	4603      	mov	r3, r0
 80002bc:	6039      	str	r1, [r7, #0]
 80002be:	71fb      	strb	r3, [r7, #7]

    //To be completed with either I2c or SPI reading function
    //i.e. *Data = SPI_Mems_Read_Reg( Reg );

    *Data = _i2c_xfer (0, Reg, 0, 1);
 80002c0:	79f9      	ldrb	r1, [r7, #7]
 80002c2:	2301      	movs	r3, #1
 80002c4:	2200      	movs	r2, #0
 80002c6:	2000      	movs	r0, #0
 80002c8:	f000 fe62 	bl	8000f90 <_i2c_xfer>
 80002cc:	4603      	mov	r3, r0
 80002ce:	461a      	mov	r2, r3
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	701a      	strb	r2, [r3, #0]

    return 1;
 80002d4:	2301      	movs	r3, #1
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	3708      	adds	r7, #8
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop

080002e0 <LIS3DH_WriteReg>:
*			: I2C or SPI writing function
* Input			: Register Address, Data to be written
* Output		: None
* Return		: None
*******************************************************************************/
u8_t LIS3DH_WriteReg(u8_t WriteAddr, u8_t Data) {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	4603      	mov	r3, r0
 80002e8:	460a      	mov	r2, r1
 80002ea:	71fb      	strb	r3, [r7, #7]
 80002ec:	4613      	mov	r3, r2
 80002ee:	71bb      	strb	r3, [r7, #6]

    //To be completed with either I2c or SPI writing function
    //i.e. SPI_Mems_Write_Reg(WriteAddr, Data);

    _i2c_xfer (0, WriteAddr, Data, 0);
 80002f0:	79ba      	ldrb	r2, [r7, #6]
 80002f2:	79f9      	ldrb	r1, [r7, #7]
 80002f4:	2300      	movs	r3, #0
 80002f6:	2000      	movs	r0, #0
 80002f8:	f000 fe4a 	bl	8000f90 <_i2c_xfer>

    return 1;
 80002fc:	2301      	movs	r3, #1
}
 80002fe:	4618      	mov	r0, r3
 8000300:	3708      	adds	r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop

08000308 <LIS3DH_SetODR>:
* Description    : Sets LIS3DH Output Data Rate
* Input          : Output Data Rate
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetODR(LIS3DH_ODR_t ov) {
 8000308:	b580      	push	{r7, lr}
 800030a:	b084      	sub	sp, #16
 800030c:	af00      	add	r7, sp, #0
 800030e:	4603      	mov	r3, r0
 8000310:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_CTRL_REG1, &value) )
 8000312:	f107 030f 	add.w	r3, r7, #15
 8000316:	4619      	mov	r1, r3
 8000318:	2020      	movs	r0, #32
 800031a:	f7ff ffcb 	bl	80002b4 <LIS3DH_ReadReg>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d101      	bne.n	8000328 <LIS3DH_SetODR+0x20>
        return MEMS_ERROR;
 8000324:	2300      	movs	r3, #0
 8000326:	e018      	b.n	800035a <LIS3DH_SetODR+0x52>

    value &= 0x0f;
 8000328:	7bfb      	ldrb	r3, [r7, #15]
 800032a:	f003 030f 	and.w	r3, r3, #15
 800032e:	b2db      	uxtb	r3, r3
 8000330:	73fb      	strb	r3, [r7, #15]
    value |= ov<<LIS3DH_ODR_BIT;
 8000332:	79fb      	ldrb	r3, [r7, #7]
 8000334:	011b      	lsls	r3, r3, #4
 8000336:	b25a      	sxtb	r2, r3
 8000338:	7bfb      	ldrb	r3, [r7, #15]
 800033a:	b25b      	sxtb	r3, r3
 800033c:	4313      	orrs	r3, r2
 800033e:	b25b      	sxtb	r3, r3
 8000340:	b2db      	uxtb	r3, r3
 8000342:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_CTRL_REG1, value) )
 8000344:	7bfb      	ldrb	r3, [r7, #15]
 8000346:	4619      	mov	r1, r3
 8000348:	2020      	movs	r0, #32
 800034a:	f7ff ffc9 	bl	80002e0 <LIS3DH_WriteReg>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d101      	bne.n	8000358 <LIS3DH_SetODR+0x50>
        return MEMS_ERROR;
 8000354:	2300      	movs	r3, #0
 8000356:	e000      	b.n	800035a <LIS3DH_SetODR+0x52>

    return MEMS_SUCCESS;
 8000358:	2301      	movs	r3, #1
}
 800035a:	4618      	mov	r0, r3
 800035c:	3710      	adds	r7, #16
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop

08000364 <LIS3DH_SetTemperature>:
* Output         : None
* Note           : For Read Temperature by LIS3DH_OUT_AUX_3, LIS3DH_SetADCAux and LIS3DH_SetBDU
				   functions must be ENABLE
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetTemperature(State_t state) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b084      	sub	sp, #16
 8000368:	af00      	add	r7, sp, #0
 800036a:	4603      	mov	r3, r0
 800036c:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_TEMP_CFG_REG, &value) )
 800036e:	f107 030f 	add.w	r3, r7, #15
 8000372:	4619      	mov	r1, r3
 8000374:	201f      	movs	r0, #31
 8000376:	f7ff ff9d 	bl	80002b4 <LIS3DH_ReadReg>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d101      	bne.n	8000384 <LIS3DH_SetTemperature+0x20>
        return MEMS_ERROR;
 8000380:	2300      	movs	r3, #0
 8000382:	e018      	b.n	80003b6 <LIS3DH_SetTemperature+0x52>

    value &= 0xBF;
 8000384:	7bfb      	ldrb	r3, [r7, #15]
 8000386:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800038a:	b2db      	uxtb	r3, r3
 800038c:	73fb      	strb	r3, [r7, #15]
    value |= state<<LIS3DH_TEMP_EN;
 800038e:	79fb      	ldrb	r3, [r7, #7]
 8000390:	019b      	lsls	r3, r3, #6
 8000392:	b25a      	sxtb	r2, r3
 8000394:	7bfb      	ldrb	r3, [r7, #15]
 8000396:	b25b      	sxtb	r3, r3
 8000398:	4313      	orrs	r3, r2
 800039a:	b25b      	sxtb	r3, r3
 800039c:	b2db      	uxtb	r3, r3
 800039e:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_TEMP_CFG_REG, value) )
 80003a0:	7bfb      	ldrb	r3, [r7, #15]
 80003a2:	4619      	mov	r1, r3
 80003a4:	201f      	movs	r0, #31
 80003a6:	f7ff ff9b 	bl	80002e0 <LIS3DH_WriteReg>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d101      	bne.n	80003b4 <LIS3DH_SetTemperature+0x50>
        return MEMS_ERROR;
 80003b0:	2300      	movs	r3, #0
 80003b2:	e000      	b.n	80003b6 <LIS3DH_SetTemperature+0x52>

    return MEMS_SUCCESS;
 80003b4:	2301      	movs	r3, #1
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	3710      	adds	r7, #16
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop

080003c0 <LIS3DH_SetADCAux>:
* Description    : Sets LIS3DH Output ADC
* Input          : MEMS_ENABLE, MEMS_DISABLE
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetADCAux(State_t state) {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_TEMP_CFG_REG, &value) )
 80003ca:	f107 030f 	add.w	r3, r7, #15
 80003ce:	4619      	mov	r1, r3
 80003d0:	201f      	movs	r0, #31
 80003d2:	f7ff ff6f 	bl	80002b4 <LIS3DH_ReadReg>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d101      	bne.n	80003e0 <LIS3DH_SetADCAux+0x20>
        return MEMS_ERROR;
 80003dc:	2300      	movs	r3, #0
 80003de:	e018      	b.n	8000412 <LIS3DH_SetADCAux+0x52>

    value &= 0x7F;
 80003e0:	7bfb      	ldrb	r3, [r7, #15]
 80003e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80003e6:	b2db      	uxtb	r3, r3
 80003e8:	73fb      	strb	r3, [r7, #15]
    value |= state<<LIS3DH_ADC_PD;
 80003ea:	79fb      	ldrb	r3, [r7, #7]
 80003ec:	01db      	lsls	r3, r3, #7
 80003ee:	b25a      	sxtb	r2, r3
 80003f0:	7bfb      	ldrb	r3, [r7, #15]
 80003f2:	b25b      	sxtb	r3, r3
 80003f4:	4313      	orrs	r3, r2
 80003f6:	b25b      	sxtb	r3, r3
 80003f8:	b2db      	uxtb	r3, r3
 80003fa:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_TEMP_CFG_REG, value) )
 80003fc:	7bfb      	ldrb	r3, [r7, #15]
 80003fe:	4619      	mov	r1, r3
 8000400:	201f      	movs	r0, #31
 8000402:	f7ff ff6d 	bl	80002e0 <LIS3DH_WriteReg>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d101      	bne.n	8000410 <LIS3DH_SetADCAux+0x50>
        return MEMS_ERROR;
 800040c:	2300      	movs	r3, #0
 800040e:	e000      	b.n	8000412 <LIS3DH_SetADCAux+0x52>

    return MEMS_SUCCESS;
 8000410:	2301      	movs	r3, #1
}
 8000412:	4618      	mov	r0, r3
 8000414:	3710      	adds	r7, #16
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop

0800041c <LIS3DH_GetTempRaw>:
* Description    : Read the Temperature Values by AUX Output Registers OUT_3_H
* Input          : Buffer to empty
* Output         : Temperature Values Registers buffer
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_GetTempRaw(i8_t* buff) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b084      	sub	sp, #16
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
    u8_t valueL;
    u8_t valueH;

    if( !LIS3DH_ReadReg(LIS3DH_OUT_3_L, &valueL) )
 8000424:	f107 030f 	add.w	r3, r7, #15
 8000428:	4619      	mov	r1, r3
 800042a:	200c      	movs	r0, #12
 800042c:	f7ff ff42 	bl	80002b4 <LIS3DH_ReadReg>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d101      	bne.n	800043a <LIS3DH_GetTempRaw+0x1e>
        return MEMS_ERROR;
 8000436:	2300      	movs	r3, #0
 8000438:	e00f      	b.n	800045a <LIS3DH_GetTempRaw+0x3e>

    if( !LIS3DH_ReadReg(LIS3DH_OUT_3_H, &valueH) )
 800043a:	f107 030e 	add.w	r3, r7, #14
 800043e:	4619      	mov	r1, r3
 8000440:	200d      	movs	r0, #13
 8000442:	f7ff ff37 	bl	80002b4 <LIS3DH_ReadReg>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d101      	bne.n	8000450 <LIS3DH_GetTempRaw+0x34>
        return MEMS_ERROR;
 800044c:	2300      	movs	r3, #0
 800044e:	e004      	b.n	800045a <LIS3DH_GetTempRaw+0x3e>

    *buff = (i8_t)( valueH );
 8000450:	7bbb      	ldrb	r3, [r7, #14]
 8000452:	b25a      	sxtb	r2, r3
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	701a      	strb	r2, [r3, #0]

    return MEMS_SUCCESS;
 8000458:	2301      	movs	r3, #1
}
 800045a:	4618      	mov	r0, r3
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop

08000464 <LIS3DH_SetMode>:
* Description    : Sets LIS3DH Operating Mode
* Input          : Modality (LIS3DH_NORMAL, LIS3DH_LOW_POWER, LIS3DH_POWER_DOWN)
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetMode(LIS3DH_Mode_t md) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	4603      	mov	r3, r0
 800046c:	71fb      	strb	r3, [r7, #7]
    u8_t value;
    u8_t value2;
    static   u8_t ODR_old_value;

    if( !LIS3DH_ReadReg(LIS3DH_CTRL_REG1, &value) )
 800046e:	f107 030f 	add.w	r3, r7, #15
 8000472:	4619      	mov	r1, r3
 8000474:	2020      	movs	r0, #32
 8000476:	f7ff ff1d 	bl	80002b4 <LIS3DH_ReadReg>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d101      	bne.n	8000484 <LIS3DH_SetMode+0x20>
        return MEMS_ERROR;
 8000480:	2300      	movs	r3, #0
 8000482:	e066      	b.n	8000552 <LIS3DH_SetMode+0xee>

    if( !LIS3DH_ReadReg(LIS3DH_CTRL_REG4, &value2) )
 8000484:	f107 030e 	add.w	r3, r7, #14
 8000488:	4619      	mov	r1, r3
 800048a:	2023      	movs	r0, #35	; 0x23
 800048c:	f7ff ff12 	bl	80002b4 <LIS3DH_ReadReg>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d101      	bne.n	800049a <LIS3DH_SetMode+0x36>
        return MEMS_ERROR;
 8000496:	2300      	movs	r3, #0
 8000498:	e05b      	b.n	8000552 <LIS3DH_SetMode+0xee>

    if((value & 0xF0)==0)
 800049a:	7bfb      	ldrb	r3, [r7, #15]
 800049c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d10b      	bne.n	80004bc <LIS3DH_SetMode+0x58>
        value = value | (ODR_old_value & 0xF0); //if it comes from POWERDOWN
 80004a4:	4b2d      	ldr	r3, [pc, #180]	; (800055c <LIS3DH_SetMode+0xf8>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	b25b      	sxtb	r3, r3
 80004aa:	f023 030f 	bic.w	r3, r3, #15
 80004ae:	b25a      	sxtb	r2, r3
 80004b0:	7bfb      	ldrb	r3, [r7, #15]
 80004b2:	b25b      	sxtb	r3, r3
 80004b4:	4313      	orrs	r3, r2
 80004b6:	b25b      	sxtb	r3, r3
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	73fb      	strb	r3, [r7, #15]

    switch(md) {
 80004bc:	79fb      	ldrb	r3, [r7, #7]
 80004be:	2b01      	cmp	r3, #1
 80004c0:	d01e      	beq.n	8000500 <LIS3DH_SetMode+0x9c>
 80004c2:	2b02      	cmp	r3, #2
 80004c4:	d00a      	beq.n	80004dc <LIS3DH_SetMode+0x78>
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d12c      	bne.n	8000524 <LIS3DH_SetMode+0xc0>

    case LIS3DH_POWER_DOWN:
        ODR_old_value = value;
 80004ca:	7bfa      	ldrb	r2, [r7, #15]
 80004cc:	4b23      	ldr	r3, [pc, #140]	; (800055c <LIS3DH_SetMode+0xf8>)
 80004ce:	701a      	strb	r2, [r3, #0]
        value &= 0x0F;
 80004d0:	7bfb      	ldrb	r3, [r7, #15]
 80004d2:	f003 030f 	and.w	r3, r3, #15
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	73fb      	strb	r3, [r7, #15]
        break;
 80004da:	e025      	b.n	8000528 <LIS3DH_SetMode+0xc4>

    case LIS3DH_NORMAL:
        value &= 0xF7;
 80004dc:	7bfb      	ldrb	r3, [r7, #15]
 80004de:	f023 0308 	bic.w	r3, r3, #8
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	73fb      	strb	r3, [r7, #15]
        value |= (MEMS_RESET<<LIS3DH_LPEN);
 80004e6:	7bfb      	ldrb	r3, [r7, #15]
 80004e8:	73fb      	strb	r3, [r7, #15]
        value2 &= 0xF7;
 80004ea:	7bbb      	ldrb	r3, [r7, #14]
 80004ec:	f023 0308 	bic.w	r3, r3, #8
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	73bb      	strb	r3, [r7, #14]
        value2 |= (MEMS_SET<<LIS3DH_HR);   //set HighResolution_BIT
 80004f4:	7bbb      	ldrb	r3, [r7, #14]
 80004f6:	f043 0308 	orr.w	r3, r3, #8
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	73bb      	strb	r3, [r7, #14]
        break;
 80004fe:	e013      	b.n	8000528 <LIS3DH_SetMode+0xc4>

    case LIS3DH_LOW_POWER:
        value &= 0xF7;
 8000500:	7bfb      	ldrb	r3, [r7, #15]
 8000502:	f023 0308 	bic.w	r3, r3, #8
 8000506:	b2db      	uxtb	r3, r3
 8000508:	73fb      	strb	r3, [r7, #15]
        value |=  (MEMS_SET<<LIS3DH_LPEN);
 800050a:	7bfb      	ldrb	r3, [r7, #15]
 800050c:	f043 0308 	orr.w	r3, r3, #8
 8000510:	b2db      	uxtb	r3, r3
 8000512:	73fb      	strb	r3, [r7, #15]
        value2 &= 0xF7;
 8000514:	7bbb      	ldrb	r3, [r7, #14]
 8000516:	f023 0308 	bic.w	r3, r3, #8
 800051a:	b2db      	uxtb	r3, r3
 800051c:	73bb      	strb	r3, [r7, #14]
        value2 |= (MEMS_RESET<<LIS3DH_HR); //reset HighResolution_BIT
 800051e:	7bbb      	ldrb	r3, [r7, #14]
 8000520:	73bb      	strb	r3, [r7, #14]
        break;
 8000522:	e001      	b.n	8000528 <LIS3DH_SetMode+0xc4>

    default:
        return MEMS_ERROR;
 8000524:	2300      	movs	r3, #0
 8000526:	e014      	b.n	8000552 <LIS3DH_SetMode+0xee>
    }

    if( !LIS3DH_WriteReg(LIS3DH_CTRL_REG1, value) )
 8000528:	7bfb      	ldrb	r3, [r7, #15]
 800052a:	4619      	mov	r1, r3
 800052c:	2020      	movs	r0, #32
 800052e:	f7ff fed7 	bl	80002e0 <LIS3DH_WriteReg>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d101      	bne.n	800053c <LIS3DH_SetMode+0xd8>
        return MEMS_ERROR;
 8000538:	2300      	movs	r3, #0
 800053a:	e00a      	b.n	8000552 <LIS3DH_SetMode+0xee>

    if( !LIS3DH_WriteReg(LIS3DH_CTRL_REG4, value2) )
 800053c:	7bbb      	ldrb	r3, [r7, #14]
 800053e:	4619      	mov	r1, r3
 8000540:	2023      	movs	r0, #35	; 0x23
 8000542:	f7ff fecd 	bl	80002e0 <LIS3DH_WriteReg>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d101      	bne.n	8000550 <LIS3DH_SetMode+0xec>
        return MEMS_ERROR;
 800054c:	2300      	movs	r3, #0
 800054e:	e000      	b.n	8000552 <LIS3DH_SetMode+0xee>

    return MEMS_SUCCESS;
 8000550:	2301      	movs	r3, #1
}
 8000552:	4618      	mov	r0, r3
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	200009e0 	.word	0x200009e0

08000560 <LIS3DH_SetAxis>:
* Input          : LIS3DH_X_ENABLE/DISABLE | LIS3DH_Y_ENABLE/DISABLE | LIS3DH_Z_ENABLE/DISABLE
* Output         : None
* Note           : You MUST use all input variable in the argument, as example
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetAxis(LIS3DH_Axis_t axis) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_CTRL_REG1, &value) )
 800056a:	f107 030f 	add.w	r3, r7, #15
 800056e:	4619      	mov	r1, r3
 8000570:	2020      	movs	r0, #32
 8000572:	f7ff fe9f 	bl	80002b4 <LIS3DH_ReadReg>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d101      	bne.n	8000580 <LIS3DH_SetAxis+0x20>
        return MEMS_ERROR;
 800057c:	2300      	movs	r3, #0
 800057e:	e017      	b.n	80005b0 <LIS3DH_SetAxis+0x50>
    value &= 0xF8;
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	f023 0307 	bic.w	r3, r3, #7
 8000586:	b2db      	uxtb	r3, r3
 8000588:	73fb      	strb	r3, [r7, #15]
    value |= (0x07 & axis);
 800058a:	79fb      	ldrb	r3, [r7, #7]
 800058c:	f003 0307 	and.w	r3, r3, #7
 8000590:	b2da      	uxtb	r2, r3
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	4313      	orrs	r3, r2
 8000596:	b2db      	uxtb	r3, r3
 8000598:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_CTRL_REG1, value) )
 800059a:	7bfb      	ldrb	r3, [r7, #15]
 800059c:	4619      	mov	r1, r3
 800059e:	2020      	movs	r0, #32
 80005a0:	f7ff fe9e 	bl	80002e0 <LIS3DH_WriteReg>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d101      	bne.n	80005ae <LIS3DH_SetAxis+0x4e>
        return MEMS_ERROR;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <LIS3DH_SetAxis+0x50>

    return MEMS_SUCCESS;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3710      	adds	r7, #16
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <LIS3DH_SetFullScale>:
* Description    : Sets the LIS3DH FullScale
* Input          : LIS3DH_FULLSCALE_2/LIS3DH_FULLSCALE_4/LIS3DH_FULLSCALE_8/LIS3DH_FULLSCALE_16
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetFullScale(LIS3DH_Fullscale_t fs) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_CTRL_REG4, &value) )
 80005c2:	f107 030f 	add.w	r3, r7, #15
 80005c6:	4619      	mov	r1, r3
 80005c8:	2023      	movs	r0, #35	; 0x23
 80005ca:	f7ff fe73 	bl	80002b4 <LIS3DH_ReadReg>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d101      	bne.n	80005d8 <LIS3DH_SetFullScale+0x20>
        return MEMS_ERROR;
 80005d4:	2300      	movs	r3, #0
 80005d6:	e018      	b.n	800060a <LIS3DH_SetFullScale+0x52>

    value &= 0xCF;
 80005d8:	7bfb      	ldrb	r3, [r7, #15]
 80005da:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	73fb      	strb	r3, [r7, #15]
    value |= (fs<<LIS3DH_FS);
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	011b      	lsls	r3, r3, #4
 80005e6:	b25a      	sxtb	r2, r3
 80005e8:	7bfb      	ldrb	r3, [r7, #15]
 80005ea:	b25b      	sxtb	r3, r3
 80005ec:	4313      	orrs	r3, r2
 80005ee:	b25b      	sxtb	r3, r3
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_CTRL_REG4, value) )
 80005f4:	7bfb      	ldrb	r3, [r7, #15]
 80005f6:	4619      	mov	r1, r3
 80005f8:	2023      	movs	r0, #35	; 0x23
 80005fa:	f7ff fe71 	bl	80002e0 <LIS3DH_WriteReg>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d101      	bne.n	8000608 <LIS3DH_SetFullScale+0x50>
        return MEMS_ERROR;
 8000604:	2300      	movs	r3, #0
 8000606:	e000      	b.n	800060a <LIS3DH_SetFullScale+0x52>

    return MEMS_SUCCESS;
 8000608:	2301      	movs	r3, #1
}
 800060a:	4618      	mov	r0, r3
 800060c:	3710      	adds	r7, #16
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop

08000614 <LIS3DH_SetBDU>:
* Description    : Enable/Disable Block Data Update Functionality
* Input          : ENABLE/DISABLE
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetBDU(State_t bdu) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_CTRL_REG4, &value) )
 800061e:	f107 030f 	add.w	r3, r7, #15
 8000622:	4619      	mov	r1, r3
 8000624:	2023      	movs	r0, #35	; 0x23
 8000626:	f7ff fe45 	bl	80002b4 <LIS3DH_ReadReg>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d101      	bne.n	8000634 <LIS3DH_SetBDU+0x20>
        return MEMS_ERROR;
 8000630:	2300      	movs	r3, #0
 8000632:	e018      	b.n	8000666 <LIS3DH_SetBDU+0x52>

    value &= 0x7F;
 8000634:	7bfb      	ldrb	r3, [r7, #15]
 8000636:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800063a:	b2db      	uxtb	r3, r3
 800063c:	73fb      	strb	r3, [r7, #15]
    value |= (bdu<<LIS3DH_BDU);
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	01db      	lsls	r3, r3, #7
 8000642:	b25a      	sxtb	r2, r3
 8000644:	7bfb      	ldrb	r3, [r7, #15]
 8000646:	b25b      	sxtb	r3, r3
 8000648:	4313      	orrs	r3, r2
 800064a:	b25b      	sxtb	r3, r3
 800064c:	b2db      	uxtb	r3, r3
 800064e:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_CTRL_REG4, value) )
 8000650:	7bfb      	ldrb	r3, [r7, #15]
 8000652:	4619      	mov	r1, r3
 8000654:	2023      	movs	r0, #35	; 0x23
 8000656:	f7ff fe43 	bl	80002e0 <LIS3DH_WriteReg>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d101      	bne.n	8000664 <LIS3DH_SetBDU+0x50>
        return MEMS_ERROR;
 8000660:	2300      	movs	r3, #0
 8000662:	e000      	b.n	8000666 <LIS3DH_SetBDU+0x52>

    return MEMS_SUCCESS;
 8000664:	2301      	movs	r3, #1
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop

08000670 <LIS3DH_SetIntConfiguration>:
* Input          : LIS3DH_INT1_AND/OR | LIS3DH_INT1_ZHIE_ENABLE/DISABLE | LIS3DH_INT1_ZLIE_ENABLE/DISABLE...
* Output         : None
* Note           : You MUST use all input variable in the argument, as example
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetIntConfiguration(LIS3DH_Int1Conf_t ic) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_INT1_CFG, &value) )
 800067a:	f107 030f 	add.w	r3, r7, #15
 800067e:	4619      	mov	r1, r3
 8000680:	2030      	movs	r0, #48	; 0x30
 8000682:	f7ff fe17 	bl	80002b4 <LIS3DH_ReadReg>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d101      	bne.n	8000690 <LIS3DH_SetIntConfiguration+0x20>
        return MEMS_ERROR;
 800068c:	2300      	movs	r3, #0
 800068e:	e014      	b.n	80006ba <LIS3DH_SetIntConfiguration+0x4a>

    value &= 0x40;
 8000690:	7bfb      	ldrb	r3, [r7, #15]
 8000692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000696:	b2db      	uxtb	r3, r3
 8000698:	73fb      	strb	r3, [r7, #15]
    value |= ic;
 800069a:	7bfa      	ldrb	r2, [r7, #15]
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	4313      	orrs	r3, r2
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_INT1_CFG, value) )
 80006a4:	7bfb      	ldrb	r3, [r7, #15]
 80006a6:	4619      	mov	r1, r3
 80006a8:	2030      	movs	r0, #48	; 0x30
 80006aa:	f7ff fe19 	bl	80002e0 <LIS3DH_WriteReg>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d101      	bne.n	80006b8 <LIS3DH_SetIntConfiguration+0x48>
        return MEMS_ERROR;
 80006b4:	2300      	movs	r3, #0
 80006b6:	e000      	b.n	80006ba <LIS3DH_SetIntConfiguration+0x4a>

    return MEMS_SUCCESS;
 80006b8:	2301      	movs	r3, #1
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3710      	adds	r7, #16
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop

080006c4 <LIS3DH_SetIntMode>:
* Input          : LIS3DH_INT_MODE_OR, LIS3DH_INT_MODE_6D_MOVEMENT, LIS3DH_INT_MODE_AND,
				   LIS3DH_INT_MODE_6D_POSITION
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetIntMode(LIS3DH_Int1Mode_t int_mode) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	71fb      	strb	r3, [r7, #7]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_INT1_CFG, &value) )
 80006ce:	f107 030f 	add.w	r3, r7, #15
 80006d2:	4619      	mov	r1, r3
 80006d4:	2030      	movs	r0, #48	; 0x30
 80006d6:	f7ff fded 	bl	80002b4 <LIS3DH_ReadReg>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d101      	bne.n	80006e4 <LIS3DH_SetIntMode+0x20>
        return MEMS_ERROR;
 80006e0:	2300      	movs	r3, #0
 80006e2:	e018      	b.n	8000716 <LIS3DH_SetIntMode+0x52>

    value &= 0x3F;
 80006e4:	7bfb      	ldrb	r3, [r7, #15]
 80006e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	73fb      	strb	r3, [r7, #15]
    value |= (int_mode<<LIS3DH_INT_6D);
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	019b      	lsls	r3, r3, #6
 80006f2:	b25a      	sxtb	r2, r3
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	b25b      	sxtb	r3, r3
 80006f8:	4313      	orrs	r3, r2
 80006fa:	b25b      	sxtb	r3, r3
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	73fb      	strb	r3, [r7, #15]

    if( !LIS3DH_WriteReg(LIS3DH_INT1_CFG, value) )
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	4619      	mov	r1, r3
 8000704:	2030      	movs	r0, #48	; 0x30
 8000706:	f7ff fdeb 	bl	80002e0 <LIS3DH_WriteReg>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d101      	bne.n	8000714 <LIS3DH_SetIntMode+0x50>
        return MEMS_ERROR;
 8000710:	2300      	movs	r3, #0
 8000712:	e000      	b.n	8000716 <LIS3DH_SetIntMode+0x52>

    return MEMS_SUCCESS;
 8000714:	2301      	movs	r3, #1
}
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop

08000720 <LIS3DH_Get6DPosition>:
* Description    : 6D, 4D Interrupt Position Detect
* Input          : Byte to empty by POSITION_6D_t Typedef
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_Get6DPosition(u8_t* val) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
    u8_t value;

    if( !LIS3DH_ReadReg(LIS3DH_INT1_SRC, &value) )
 8000728:	f107 030f 	add.w	r3, r7, #15
 800072c:	4619      	mov	r1, r3
 800072e:	2031      	movs	r0, #49	; 0x31
 8000730:	f7ff fdc0 	bl	80002b4 <LIS3DH_ReadReg>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d101      	bne.n	800073e <LIS3DH_Get6DPosition+0x1e>
        return MEMS_ERROR;
 800073a:	2300      	movs	r3, #0
 800073c:	e065      	b.n	800080a <LIS3DH_Get6DPosition+0xea>

    value &= 0x7F;
 800073e:	7bfb      	ldrb	r3, [r7, #15]
 8000740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000744:	b2db      	uxtb	r3, r3
 8000746:	73fb      	strb	r3, [r7, #15]

    switch (value) {
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	3b41      	subs	r3, #65	; 0x41
 800074c:	2b1f      	cmp	r3, #31
 800074e:	d85b      	bhi.n	8000808 <LIS3DH_Get6DPosition+0xe8>
 8000750:	a201      	add	r2, pc, #4	; (adr r2, 8000758 <LIS3DH_Get6DPosition+0x38>)
 8000752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000756:	bf00      	nop
 8000758:	080007e9 	.word	0x080007e9
 800075c:	080007e1 	.word	0x080007e1
 8000760:	08000809 	.word	0x08000809
 8000764:	080007d9 	.word	0x080007d9
 8000768:	08000809 	.word	0x08000809
 800076c:	08000809 	.word	0x08000809
 8000770:	08000809 	.word	0x08000809
 8000774:	080007f1 	.word	0x080007f1
 8000778:	08000809 	.word	0x08000809
 800077c:	08000809 	.word	0x08000809
 8000780:	08000809 	.word	0x08000809
 8000784:	08000809 	.word	0x08000809
 8000788:	08000809 	.word	0x08000809
 800078c:	08000809 	.word	0x08000809
 8000790:	08000809 	.word	0x08000809
 8000794:	08000801 	.word	0x08000801
 8000798:	08000809 	.word	0x08000809
 800079c:	08000809 	.word	0x08000809
 80007a0:	08000809 	.word	0x08000809
 80007a4:	08000809 	.word	0x08000809
 80007a8:	08000809 	.word	0x08000809
 80007ac:	08000809 	.word	0x08000809
 80007b0:	08000809 	.word	0x08000809
 80007b4:	08000809 	.word	0x08000809
 80007b8:	08000809 	.word	0x08000809
 80007bc:	08000809 	.word	0x08000809
 80007c0:	08000809 	.word	0x08000809
 80007c4:	08000809 	.word	0x08000809
 80007c8:	08000809 	.word	0x08000809
 80007cc:	08000809 	.word	0x08000809
 80007d0:	08000809 	.word	0x08000809
 80007d4:	080007f9 	.word	0x080007f9
    case LIS3DH_UP_SX:
        *val = LIS3DH_UP_SX;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2244      	movs	r2, #68	; 0x44
 80007dc:	701a      	strb	r2, [r3, #0]
        break;
 80007de:	e013      	b.n	8000808 <LIS3DH_Get6DPosition+0xe8>
    case LIS3DH_UP_DX:
        *val = LIS3DH_UP_DX;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2242      	movs	r2, #66	; 0x42
 80007e4:	701a      	strb	r2, [r3, #0]
        break;
 80007e6:	e00f      	b.n	8000808 <LIS3DH_Get6DPosition+0xe8>
    case LIS3DH_DW_SX:
        *val = LIS3DH_DW_SX;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2241      	movs	r2, #65	; 0x41
 80007ec:	701a      	strb	r2, [r3, #0]
        break;
 80007ee:	e00b      	b.n	8000808 <LIS3DH_Get6DPosition+0xe8>
    case LIS3DH_DW_DX:
        *val = LIS3DH_DW_DX;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2248      	movs	r2, #72	; 0x48
 80007f4:	701a      	strb	r2, [r3, #0]
        break;
 80007f6:	e007      	b.n	8000808 <LIS3DH_Get6DPosition+0xe8>
    case LIS3DH_TOP:
        *val = LIS3DH_TOP;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2260      	movs	r2, #96	; 0x60
 80007fc:	701a      	strb	r2, [r3, #0]
        break;
 80007fe:	e003      	b.n	8000808 <LIS3DH_Get6DPosition+0xe8>
    case LIS3DH_BOTTOM:
        *val = LIS3DH_BOTTOM;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2250      	movs	r2, #80	; 0x50
 8000804:	701a      	strb	r2, [r3, #0]
        break;
 8000806:	bf00      	nop
    }

    return MEMS_SUCCESS;
 8000808:	2301      	movs	r3, #1
}
 800080a:	4618      	mov	r0, r3
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop

08000814 <LIS3DH_SetInt1Threshold>:
* Description    : Sets Interrupt 1 Threshold
* Input          : Threshold = [0,31]
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_SetInt1Threshold(u8_t ths) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
    if (ths > 127)
 800081e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000822:	2b00      	cmp	r3, #0
 8000824:	da01      	bge.n	800082a <LIS3DH_SetInt1Threshold+0x16>
        return MEMS_ERROR;
 8000826:	2300      	movs	r3, #0
 8000828:	e00a      	b.n	8000840 <LIS3DH_SetInt1Threshold+0x2c>

    if( !LIS3DH_WriteReg(LIS3DH_INT1_THS, ths) )
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	4619      	mov	r1, r3
 800082e:	2032      	movs	r0, #50	; 0x32
 8000830:	f7ff fd56 	bl	80002e0 <LIS3DH_WriteReg>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d101      	bne.n	800083e <LIS3DH_SetInt1Threshold+0x2a>
        return MEMS_ERROR;
 800083a:	2300      	movs	r3, #0
 800083c:	e000      	b.n	8000840 <LIS3DH_SetInt1Threshold+0x2c>

    return MEMS_SUCCESS;
 800083e:	2301      	movs	r3, #1
}
 8000840:	4618      	mov	r0, r3
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <LIS3DH_GetAccAxesRaw>:
* Description    : Read the Acceleration Values Output Registers
* Input          : buffer to empity by AxesRaw_t Typedef
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS3DH_GetAccAxesRaw(AxesRaw_t* buff) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    i16_t value;
    u8_t *valueL = (u8_t *)(&value);
 8000850:	f107 030e 	add.w	r3, r7, #14
 8000854:	617b      	str	r3, [r7, #20]
    u8_t *valueH = ((u8_t *)(&value)+1);
 8000856:	f107 030e 	add.w	r3, r7, #14
 800085a:	3301      	adds	r3, #1
 800085c:	613b      	str	r3, [r7, #16]

    if( !LIS3DH_ReadReg(LIS3DH_OUT_X_L, valueL) )
 800085e:	6979      	ldr	r1, [r7, #20]
 8000860:	2028      	movs	r0, #40	; 0x28
 8000862:	f7ff fd27 	bl	80002b4 <LIS3DH_ReadReg>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d101      	bne.n	8000870 <LIS3DH_GetAccAxesRaw+0x28>
        return MEMS_ERROR;
 800086c:	2300      	movs	r3, #0
 800086e:	e039      	b.n	80008e4 <LIS3DH_GetAccAxesRaw+0x9c>

    if( !LIS3DH_ReadReg(LIS3DH_OUT_X_H, valueH) )
 8000870:	6939      	ldr	r1, [r7, #16]
 8000872:	2029      	movs	r0, #41	; 0x29
 8000874:	f7ff fd1e 	bl	80002b4 <LIS3DH_ReadReg>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d101      	bne.n	8000882 <LIS3DH_GetAccAxesRaw+0x3a>
        return MEMS_ERROR;
 800087e:	2300      	movs	r3, #0
 8000880:	e030      	b.n	80008e4 <LIS3DH_GetAccAxesRaw+0x9c>

    buff->AXIS_X = value;
 8000882:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	801a      	strh	r2, [r3, #0]

    if( !LIS3DH_ReadReg(LIS3DH_OUT_Y_L, valueL) )
 800088a:	6979      	ldr	r1, [r7, #20]
 800088c:	202a      	movs	r0, #42	; 0x2a
 800088e:	f7ff fd11 	bl	80002b4 <LIS3DH_ReadReg>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d101      	bne.n	800089c <LIS3DH_GetAccAxesRaw+0x54>
        return MEMS_ERROR;
 8000898:	2300      	movs	r3, #0
 800089a:	e023      	b.n	80008e4 <LIS3DH_GetAccAxesRaw+0x9c>

    if( !LIS3DH_ReadReg(LIS3DH_OUT_Y_H, valueH) )
 800089c:	6939      	ldr	r1, [r7, #16]
 800089e:	202b      	movs	r0, #43	; 0x2b
 80008a0:	f7ff fd08 	bl	80002b4 <LIS3DH_ReadReg>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d101      	bne.n	80008ae <LIS3DH_GetAccAxesRaw+0x66>
        return MEMS_ERROR;
 80008aa:	2300      	movs	r3, #0
 80008ac:	e01a      	b.n	80008e4 <LIS3DH_GetAccAxesRaw+0x9c>

    buff->AXIS_Y = value;
 80008ae:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	805a      	strh	r2, [r3, #2]

    if( !LIS3DH_ReadReg(LIS3DH_OUT_Z_L, valueL) )
 80008b6:	6979      	ldr	r1, [r7, #20]
 80008b8:	202c      	movs	r0, #44	; 0x2c
 80008ba:	f7ff fcfb 	bl	80002b4 <LIS3DH_ReadReg>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d101      	bne.n	80008c8 <LIS3DH_GetAccAxesRaw+0x80>
        return MEMS_ERROR;
 80008c4:	2300      	movs	r3, #0
 80008c6:	e00d      	b.n	80008e4 <LIS3DH_GetAccAxesRaw+0x9c>

    if( !LIS3DH_ReadReg(LIS3DH_OUT_Z_H, valueH) )
 80008c8:	6939      	ldr	r1, [r7, #16]
 80008ca:	202d      	movs	r0, #45	; 0x2d
 80008cc:	f7ff fcf2 	bl	80002b4 <LIS3DH_ReadReg>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d101      	bne.n	80008da <LIS3DH_GetAccAxesRaw+0x92>
        return MEMS_ERROR;
 80008d6:	2300      	movs	r3, #0
 80008d8:	e004      	b.n	80008e4 <LIS3DH_GetAccAxesRaw+0x9c>

    buff->AXIS_Z = value;
 80008da:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	809a      	strh	r2, [r3, #4]

    return MEMS_SUCCESS;
 80008e2:	2301      	movs	r3, #1
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3718      	adds	r7, #24
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	db0b      	blt.n	8000916 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80008fe:	4909      	ldr	r1, [pc, #36]	; (8000924 <__NVIC_EnableIRQ+0x38>)
 8000900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000904:	095b      	lsrs	r3, r3, #5
 8000906:	79fa      	ldrb	r2, [r7, #7]
 8000908:	f002 021f 	and.w	r2, r2, #31
 800090c:	2001      	movs	r0, #1
 800090e:	fa00 f202 	lsl.w	r2, r0, r2
 8000912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	e000e100 	.word	0xe000e100

08000928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	6039      	str	r1, [r7, #0]
 8000932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000938:	2b00      	cmp	r3, #0
 800093a:	db0a      	blt.n	8000952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800093c:	490d      	ldr	r1, [pc, #52]	; (8000974 <__NVIC_SetPriority+0x4c>)
 800093e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000942:	683a      	ldr	r2, [r7, #0]
 8000944:	b2d2      	uxtb	r2, r2
 8000946:	0092      	lsls	r2, r2, #2
 8000948:	b2d2      	uxtb	r2, r2
 800094a:	440b      	add	r3, r1
 800094c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000950:	e00a      	b.n	8000968 <__NVIC_SetPriority+0x40>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000952:	4909      	ldr	r1, [pc, #36]	; (8000978 <__NVIC_SetPriority+0x50>)
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	f003 030f 	and.w	r3, r3, #15
 800095a:	3b04      	subs	r3, #4
 800095c:	683a      	ldr	r2, [r7, #0]
 800095e:	b2d2      	uxtb	r2, r2
 8000960:	0092      	lsls	r2, r2, #2
 8000962:	b2d2      	uxtb	r2, r2
 8000964:	440b      	add	r3, r1
 8000966:	761a      	strb	r2, [r3, #24]
  }
}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	e000e100 	.word	0xe000e100
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	460b      	mov	r3, r1
 8000986:	70fb      	strb	r3, [r7, #3]
 8000988:	4613      	mov	r3, r2
 800098a:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 800098c:	78f8      	ldrb	r0, [r7, #3]
 800098e:	78fb      	ldrb	r3, [r7, #3]
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	3306      	adds	r3, #6
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	4413      	add	r3, r2
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	f023 0207 	bic.w	r2, r3, #7
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 800099e:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 80009a0:	431a      	orrs	r2, r3
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	1d83      	adds	r3, r0, #6
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	440b      	add	r3, r1
 80009aa:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 80009ac:	bf00      	nop
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80009ca:	b2db      	uxtb	r3, r3
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	431a      	orrs	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000a0e:	f003 0308 	and.w	r3, r3, #8
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	bf14      	ite	ne
 8000a16:	2301      	movne	r3, #1
 8000a18:	2300      	moveq	r3, #0
 8000a1a:	b2db      	uxtb	r3, r3
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <XMC_UART_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a34:	f023 030f 	bic.w	r3, r3, #15
 8000a38:	f043 0202 	orr.w	r2, r3, #2
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <XMC_UART_CH_SetInputSource>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_EnableInputInversion() \n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input, const uint8_t source)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	460b      	mov	r3, r1
 8000a56:	70fb      	strb	r3, [r7, #3]
 8000a58:	4613      	mov	r3, r2
 8000a5a:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~(USIC_CH_DX0CR_INSW_Msk|USIC_CH_DX0CR_DSEN_Msk)));
 8000a5c:	78f8      	ldrb	r0, [r7, #3]
 8000a5e:	78fb      	ldrb	r3, [r7, #3]
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	3306      	adds	r3, #6
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	4413      	add	r3, r2
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f023 0250 	bic.w	r2, r3, #80	; 0x50
 8000a6e:	6879      	ldr	r1, [r7, #4]
 8000a70:	1d83      	adds	r3, r0, #6
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	440b      	add	r3, r1
 8000a76:	605a      	str	r2, [r3, #4]
  XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 8000a78:	78ba      	ldrb	r2, [r7, #2]
 8000a7a:	78fb      	ldrb	r3, [r7, #3]
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f7ff ff7c 	bl	800097c <XMC_USIC_CH_SetInputSource>
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <_init_uart0_ch0>:
    .stop_bits = 1U,
    .baudrate = 115200U
};
/****************************************************************** FUNCTIONS */
void _init_uart0_ch0()
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
    /* USIC channels initialization */
    XMC_UART_CH_Init (XMC_UART0_CH0, &uart_config);
 8000a90:	491c      	ldr	r1, [pc, #112]	; (8000b04 <_init_uart0_ch0+0x78>)
 8000a92:	481d      	ldr	r0, [pc, #116]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000a94:	f001 f9e4 	bl	8001e60 <XMC_UART_CH_Init>

    XMC_UART_CH_SetInputSource (XMC_UART0_CH0, XMC_UART_CH_INPUT_RXD,
 8000a98:	2201      	movs	r2, #1
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	481a      	ldr	r0, [pc, #104]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000a9e:	f7ff ffd5 	bl	8000a4c <XMC_UART_CH_SetInputSource>
    /* FIFOs initialization for both channels:
     *  8 entries for TxFIFO from point 0, LIMIT=1
     *  8 entries for RxFIFO from point 8, LIMIT=7 (SRBI is set if all 8*data have
     *                                              been received)
     *  */
    XMC_USIC_CH_TXFIFO_Configure (XMC_UART0_CH0, 0, XMC_USIC_CH_FIFO_SIZE_8WORDS, TX_FIFO_INITIAL_LIMIT);
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4817      	ldr	r0, [pc, #92]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000aaa:	f001 fb69 	bl	8002180 <XMC_USIC_CH_TXFIFO_Configure>
    XMC_USIC_CH_RXFIFO_Configure (XMC_UART0_CH0, 8, XMC_USIC_CH_FIFO_SIZE_8WORDS, RX_FIFO_INITIAL_LIMIT);
 8000aae:	2301      	movs	r3, #1
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	2108      	movs	r1, #8
 8000ab4:	4814      	ldr	r0, [pc, #80]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000ab6:	f001 fb8b 	bl	80021d0 <XMC_USIC_CH_RXFIFO_Configure>

    /* Enabling events for TX FIFO and RX FIFO */
    XMC_USIC_CH_RXFIFO_EnableEvent (XMC_UART0_CH0,
 8000aba:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8000abe:	4812      	ldr	r0, [pc, #72]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000ac0:	f7ff ff8a 	bl	80009d8 <XMC_USIC_CH_RXFIFO_EnableEvent>
                                    XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
                                    XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE);

    /* Connecting the previously enabled events to a Service Request line number */
    XMC_USIC_CH_RXFIFO_SetInterruptNodePointer (XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD, 0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2110      	movs	r1, #16
 8000ac8:	480f      	ldr	r0, [pc, #60]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000aca:	f001 fbab 	bl	8002224 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
    XMC_USIC_CH_RXFIFO_SetInterruptNodePointer (XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2113      	movs	r1, #19
 8000ad2:	480d      	ldr	r0, [pc, #52]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000ad4:	f001 fba6 	bl	8002224 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>

    /* Start USIC operation as UART */
    XMC_UART_CH_Start (XMC_UART0_CH0);
 8000ad8:	480b      	ldr	r0, [pc, #44]	; (8000b08 <_init_uart0_ch0+0x7c>)
 8000ada:	f7ff ffa5 	bl	8000a28 <XMC_UART_CH_Start>

    /*Initialization of the necessary ports*/
    XMC_GPIO_Init (UART_TX, &uart_tx);
 8000ade:	4a0b      	ldr	r2, [pc, #44]	; (8000b0c <_init_uart0_ch0+0x80>)
 8000ae0:	2105      	movs	r1, #5
 8000ae2:	480b      	ldr	r0, [pc, #44]	; (8000b10 <_init_uart0_ch0+0x84>)
 8000ae4:	f001 f8fc 	bl	8001ce0 <XMC_GPIO_Init>
    XMC_GPIO_Init (UART_RX, &uart_rx);
 8000ae8:	4a0a      	ldr	r2, [pc, #40]	; (8000b14 <_init_uart0_ch0+0x88>)
 8000aea:	2104      	movs	r1, #4
 8000aec:	4808      	ldr	r0, [pc, #32]	; (8000b10 <_init_uart0_ch0+0x84>)
 8000aee:	f001 f8f7 	bl	8001ce0 <XMC_GPIO_Init>

    /* Configuring priority and enabling NVIC IRQ for the defined service request
    line number */
    NVIC_SetPriority (USIC0_0_IRQn, 63U);
 8000af2:	213f      	movs	r1, #63	; 0x3f
 8000af4:	2054      	movs	r0, #84	; 0x54
 8000af6:	f7ff ff17 	bl	8000928 <__NVIC_SetPriority>
    NVIC_EnableIRQ (USIC0_0_IRQn);
 8000afa:	2054      	movs	r0, #84	; 0x54
 8000afc:	f7ff fef6 	bl	80008ec <__NVIC_EnableIRQ>

    return;
 8000b00:	bf00      	nop
}
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	2000000c 	.word	0x2000000c
 8000b08:	40030000 	.word	0x40030000
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	48028100 	.word	0x48028100
 8000b14:	20000a24 	.word	0x20000a24

08000b18 <USIC0_0_IRQHandler>:

void USIC0_0_IRQHandler (void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
    static uint8_t rx_ctr = 0;
    uint8_t rx_tmp = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	71fb      	strb	r3, [r7, #7]

    /* Read the RX FIFO till it is empty */
    while (!XMC_USIC_CH_RXFIFO_IsEmpty (XMC_UART0_CH0)) {
 8000b22:	e01f      	b.n	8000b64 <USIC0_0_IRQHandler+0x4c>
        rx_tmp = XMC_UART_CH_GetReceivedData (XMC_UART0_CH0);
 8000b24:	4816      	ldr	r0, [pc, #88]	; (8000b80 <USIC0_0_IRQHandler+0x68>)
 8000b26:	f001 fa19 	bl	8001f5c <XMC_UART_CH_GetReceivedData>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]

        if ( (rx_tmp != STRING_CR) && (!str_available)) {
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	2b0d      	cmp	r3, #13
 8000b32:	d011      	beq.n	8000b58 <USIC0_0_IRQHandler+0x40>
 8000b34:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <USIC0_0_IRQHandler+0x6c>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	f083 0301 	eor.w	r3, r3, #1
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d00a      	beq.n	8000b58 <USIC0_0_IRQHandler+0x40>
            rx_buffer[rx_ctr++] = rx_tmp;
 8000b42:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <USIC0_0_IRQHandler+0x70>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	1c5a      	adds	r2, r3, #1
 8000b48:	b2d1      	uxtb	r1, r2
 8000b4a:	4a0f      	ldr	r2, [pc, #60]	; (8000b88 <USIC0_0_IRQHandler+0x70>)
 8000b4c:	7011      	strb	r1, [r2, #0]
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4a0e      	ldr	r2, [pc, #56]	; (8000b8c <USIC0_0_IRQHandler+0x74>)
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	5453      	strb	r3, [r2, r1]
 8000b56:	e005      	b.n	8000b64 <USIC0_0_IRQHandler+0x4c>
        } else {
            rx_ctr = 0;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <USIC0_0_IRQHandler+0x70>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	701a      	strb	r2, [r3, #0]
            str_available = true;
 8000b5e:	4b09      	ldr	r3, [pc, #36]	; (8000b84 <USIC0_0_IRQHandler+0x6c>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	701a      	strb	r2, [r3, #0]
{
    static uint8_t rx_ctr = 0;
    uint8_t rx_tmp = 0;

    /* Read the RX FIFO till it is empty */
    while (!XMC_USIC_CH_RXFIFO_IsEmpty (XMC_UART0_CH0)) {
 8000b64:	4806      	ldr	r0, [pc, #24]	; (8000b80 <USIC0_0_IRQHandler+0x68>)
 8000b66:	f7ff ff4b 	bl	8000a00 <XMC_USIC_CH_RXFIFO_IsEmpty>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	f083 0301 	eor.w	r3, r3, #1
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1d6      	bne.n	8000b24 <USIC0_0_IRQHandler+0xc>
        } else {
            rx_ctr = 0;
            str_available = true;
        }
    }
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40030000 	.word	0x40030000
 8000b84:	200009e1 	.word	0x200009e1
 8000b88:	20000a30 	.word	0x20000a30
 8000b8c:	200009e4 	.word	0x200009e4

08000b90 <_uart_printf>:

    return 0;
}

uint8_t _uart_printf (char *fmt, ...)
{
 8000b90:	b40f      	push	{r0, r1, r2, r3}
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b0c2      	sub	sp, #264	; 0x108
 8000b96:	af00      	add	r7, sp, #0
    va_list arg_ptr;
    char buffer[BUFFER_SIZE_PRINTF];

    if (fmt == NULL)  {
 8000b98:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d101      	bne.n	8000ba4 <_uart_printf+0x14>
        return ERR_OUT_OF_MEMORY;
 8000ba0:	2364      	movs	r3, #100	; 0x64
 8000ba2:	e010      	b.n	8000bc6 <_uart_printf+0x36>
    }

    va_start (arg_ptr, fmt);
 8000ba4:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8000ba8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    vsprintf (buffer, fmt, arg_ptr);
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8000bb2:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f004 fcda 	bl	8005570 <vsprintf>
    va_end (arg_ptr);

    _uart_send_string (buffer);
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f80a 	bl	8000bd8 <_uart_send_string>
    return 0;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bd2:	b004      	add	sp, #16
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <_uart_send_string>:

uint8_t _uart_send_string (char *str)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
    if (str == NULL) {
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d101      	bne.n	8000bea <_uart_send_string+0x12>
        return ERR_OUT_OF_MEMORY;
 8000be6:	2364      	movs	r3, #100	; 0x64
 8000be8:	e01d      	b.n	8000c26 <_uart_send_string+0x4e>
    }

    for (int i = 0; i < strlen (str); i++) {
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	e012      	b.n	8000c16 <_uart_send_string+0x3e>
        while (XMC_USIC_CH_GetTransmitBufferStatus (XMC_UART0_CH0) == XMC_USIC_CH_TBUF_STATUS_BUSY);
 8000bf0:	bf00      	nop
 8000bf2:	480f      	ldr	r0, [pc, #60]	; (8000c30 <_uart_send_string+0x58>)
 8000bf4:	f7ff fee0 	bl	80009b8 <XMC_USIC_CH_GetTransmitBufferStatus>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b80      	cmp	r3, #128	; 0x80
 8000bfc:	d0f9      	beq.n	8000bf2 <_uart_send_string+0x1a>
        XMC_UART_CH_Transmit (XMC_UART0_CH0, str[i]);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	687a      	ldr	r2, [r7, #4]
 8000c02:	4413      	add	r3, r2
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4809      	ldr	r0, [pc, #36]	; (8000c30 <_uart_send_string+0x58>)
 8000c0c:	f001 f980 	bl	8001f10 <XMC_UART_CH_Transmit>
{
    if (str == NULL) {
        return ERR_OUT_OF_MEMORY;
    }

    for (int i = 0; i < strlen (str); i++) {
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	3301      	adds	r3, #1
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f001 fcd2 	bl	80025c0 <strlen>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d8e5      	bhi.n	8000bf0 <_uart_send_string+0x18>
        while (XMC_USIC_CH_GetTransmitBufferStatus (XMC_UART0_CH0) == XMC_USIC_CH_TBUF_STATUS_BUSY);
        XMC_UART_CH_Transmit (XMC_UART0_CH0, str[i]);
    }
    return 0;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40030000 	.word	0x40030000

08000c34 <protocolComplete>:
#include "3Daccel_out_library.h"
#include "3Daccel_app.h"

uint8_t protocolComplete(int16_t position6D, int16_t positionX, int16_t positionY, int16_t positionZ, int8_t temperature)
{
 8000c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c36:	b0a5      	sub	sp, #148	; 0x94
 8000c38:	af06      	add	r7, sp, #24
 8000c3a:	4604      	mov	r4, r0
 8000c3c:	4608      	mov	r0, r1
 8000c3e:	4611      	mov	r1, r2
 8000c40:	461a      	mov	r2, r3
 8000c42:	4623      	mov	r3, r4
 8000c44:	80fb      	strh	r3, [r7, #6]
 8000c46:	4603      	mov	r3, r0
 8000c48:	80bb      	strh	r3, [r7, #4]
 8000c4a:	460b      	mov	r3, r1
 8000c4c:	807b      	strh	r3, [r7, #2]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	803b      	strh	r3, [r7, #0]
	char string6D[8][6] = {"#USX,", "#UDX,", "#DSX,", "#DDX,", "#TOP,", "#BOT,", "#XXX,", "#FAL,"};
 8000c52:	4b2a      	ldr	r3, [pc, #168]	; (8000cfc <protocolComplete+0xc8>)
 8000c54:	461c      	mov	r4, r3
 8000c56:	f107 0648 	add.w	r6, r7, #72	; 0x48
 8000c5a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000c5e:	4635      	mov	r5, r6
 8000c60:	4623      	mov	r3, r4
 8000c62:	6818      	ldr	r0, [r3, #0]
 8000c64:	6859      	ldr	r1, [r3, #4]
 8000c66:	689a      	ldr	r2, [r3, #8]
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c6c:	3410      	adds	r4, #16
 8000c6e:	3610      	adds	r6, #16
 8000c70:	4574      	cmp	r4, lr
 8000c72:	d1f4      	bne.n	8000c5e <protocolComplete+0x2a>
	char send[RX_BUFFER_SIZE];
	memset (&send, 0, sizeof (send));
 8000c74:	f107 0308 	add.w	r3, r7, #8
 8000c78:	2240      	movs	r2, #64	; 0x40
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f001 fbdb 	bl	8002438 <memset>

	if (sprintf(send, "%s%d%s%d%s%d%s%d$\n", string6D[position6D], positionX, ",", positionY, ",", positionZ, ",", temperature) < 0)
 8000c82:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000c86:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	4413      	add	r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	18cc      	adds	r4, r1, r3
 8000c94:	f9b7 5004 	ldrsh.w	r5, [r7, #4]
 8000c98:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c9c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000ca0:	f997 1090 	ldrsb.w	r1, [r7, #144]	; 0x90
 8000ca4:	f107 0008 	add.w	r0, r7, #8
 8000ca8:	9105      	str	r1, [sp, #20]
 8000caa:	4915      	ldr	r1, [pc, #84]	; (8000d00 <protocolComplete+0xcc>)
 8000cac:	9104      	str	r1, [sp, #16]
 8000cae:	9203      	str	r2, [sp, #12]
 8000cb0:	4a13      	ldr	r2, [pc, #76]	; (8000d00 <protocolComplete+0xcc>)
 8000cb2:	9202      	str	r2, [sp, #8]
 8000cb4:	9301      	str	r3, [sp, #4]
 8000cb6:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <protocolComplete+0xcc>)
 8000cb8:	9300      	str	r3, [sp, #0]
 8000cba:	462b      	mov	r3, r5
 8000cbc:	4622      	mov	r2, r4
 8000cbe:	4911      	ldr	r1, [pc, #68]	; (8000d04 <protocolComplete+0xd0>)
 8000cc0:	f001 fc58 	bl	8002574 <sprintf>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	da07      	bge.n	8000cda <protocolComplete+0xa6>
//	if (sprintf(send, "%s%d%s%d%s%d$\n", string6D[position6D], positionX, ",", positionY, ",", positionZ) < 0)
	{
		errorcountInternal++;
 8000cca:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <protocolComplete+0xd4>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4b0d      	ldr	r3, [pc, #52]	; (8000d08 <protocolComplete+0xd4>)
 8000cd4:	701a      	strb	r2, [r3, #0]
		return 1;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e00c      	b.n	8000cf4 <protocolComplete+0xc0>
	}
	else
	{
		printf("%s", send);
 8000cda:	f107 0308 	add.w	r3, r7, #8
 8000cde:	4619      	mov	r1, r3
 8000ce0:	480a      	ldr	r0, [pc, #40]	; (8000d0c <protocolComplete+0xd8>)
 8000ce2:	f001 fbf7 	bl	80024d4 <printf>
		_uart_printf("%s", send);	
 8000ce6:	f107 0308 	add.w	r3, r7, #8
 8000cea:	4619      	mov	r1, r3
 8000cec:	4807      	ldr	r0, [pc, #28]	; (8000d0c <protocolComplete+0xd8>)
 8000cee:	f7ff ff4f 	bl	8000b90 <_uart_printf>
		return 0;
 8000cf2:	2300      	movs	r3, #0
	}	
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	377c      	adds	r7, #124	; 0x7c
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cfc:	08009258 	.word	0x08009258
 8000d00:	08009250 	.word	0x08009250
 8000d04:	0800923c 	.word	0x0800923c
 8000d08:	20000a78 	.word	0x20000a78
 8000d0c:	08009254 	.word	0x08009254

08000d10 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d18:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d1c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d013      	beq.n	8000d50 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000d28:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d2c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000d30:	f003 0301 	and.w	r3, r3, #1
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d00b      	beq.n	8000d50 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d38:	e000      	b.n	8000d3c <ITM_SendChar+0x2c>
    {
      __NOP();
 8000d3a:	bf00      	nop
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d3c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d0f9      	beq.n	8000d3a <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000d46:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	b2d2      	uxtb	r2, r2
 8000d4e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000d50:	687b      	ldr	r3, [r7, #4]
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop

08000d60 <initRetargetSwo>:
 *            CMSIS-Core > Reference > Debug Access
 *        (2) ARM Cortex-M4 Processor Technical Reference Manual
 *        (3) ARMv7-M Architecture Reference Manual
 */
void initRetargetSwo (void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
    // P2.1: After a system reset, this pin selects HWO0 (DB.TDO/DB.TRACESWO)
    // PORT2->HWSEL ... clear bits [3:2]
    PORT2->HWSEL &= ~PORT2_HWSEL_HW1_Msk;
 8000d64:	4a1d      	ldr	r2, [pc, #116]	; (8000ddc <initRetargetSwo+0x7c>)
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <initRetargetSwo+0x7c>)
 8000d68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d6a:	f023 030c 	bic.w	r3, r3, #12
 8000d6e:	6753      	str	r3, [r2, #116]	; 0x74
    // PORT2->HWSEL ... set bit [2] -> HWO0
    PORT2->HWSEL |= 0x01UL << PORT2_HWSEL_HW1_Pos;
 8000d70:	4a1a      	ldr	r2, [pc, #104]	; (8000ddc <initRetargetSwo+0x7c>)
 8000d72:	4b1a      	ldr	r3, [pc, #104]	; (8000ddc <initRetargetSwo+0x7c>)
 8000d74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d76:	f043 0304 	orr.w	r3, r3, #4
 8000d7a:	6753      	str	r3, [r2, #116]	; 0x74

    // Enable trace systems
    // Source: ARMv7-M Architecture Reference Manual
    // DEMCR = Debug Exception and Monitor Control Register
    //         TRCENA ... global enable for DWT and ITM blocks
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000d7c:	4a18      	ldr	r2, [pc, #96]	; (8000de0 <initRetargetSwo+0x80>)
 8000d7e:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <initRetargetSwo+0x80>)
 8000d80:	68db      	ldr	r3, [r3, #12]
 8000d82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d86:	60d3      	str	r3, [r2, #12]
    // SWO baud rate prescaler value
    // ACPR = Asynchronous Clock Prescaler Register
    //        fSWO = fCPU / (SWOSCALAR + 1)
    //        fSWO = 1MHz (maximum speed JLINK Lite CortexM)
    //        fCPU = 120MHz
    TPI->ACPR = 119UL;
 8000d88:	4b16      	ldr	r3, [pc, #88]	; (8000de4 <initRetargetSwo+0x84>)
 8000d8a:	2277      	movs	r2, #119	; 0x77
 8000d8c:	611a      	str	r2, [r3, #16]
    // Source: ARMv7-M Architecture Reference Manual
    // SPPR = Selected Pin Control Register
    //        0x0 ... Synchronous Trace Port Mode
    //        0x1 ... Asynchronous Serial Wire Output (Manchester)
    //        0x2 ... Asynchronous Serial Wire Output (NRZ)
    TPI->SPPR = 0x2UL;
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <initRetargetSwo+0x84>)
 8000d90:	2202      	movs	r2, #2
 8000d92:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    // Source: ARM Cortex-M4 Processor Technical Reference Manual
    // Source: infineonforums -> 358-ITM-printf-style-debugging-not-working
    // FFCR = Formatter and Flash Control Register
    //        0x0 ... continuous formatting disabled
    //        0x1 ... continuous formatting enabled
    TPI->FFCR &= ~TPI_FFCR_EnFCont_Msk;
 8000d96:	4a13      	ldr	r2, [pc, #76]	; (8000de4 <initRetargetSwo+0x84>)
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <initRetargetSwo+0x84>)
 8000d9a:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 8000d9e:	f023 0302 	bic.w	r3, r3, #2
 8000da2:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304

    // Unlock ITM
    // Source: infineonforums -> 358-ITM-printf-style-debugging-not-working
    ITM->LAR = 0xC5ACCE55;
 8000da6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000daa:	4a0f      	ldr	r2, [pc, #60]	; (8000de8 <initRetargetSwo+0x88>)
 8000dac:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
    // Source: ARMv7-M Architecture Reference Manual, Sec. C1-7
    // TCR = Trace Control Register
    //       ITMENA ... enable ITM
    ITM->TCR |= ITM_TCR_ITMENA_Msk;
 8000db0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000db4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000db8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
    // Source: ARMv7-M Architecture Reference Manual, Sec. C1-7
    // TER = Trace Enable Register
    //       STIMENA ... Stimulus Port #N is enabled when bit STIMENA[N]
    ITM->TER = 0xFFFFFFFF;
 8000dc4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dcc:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	48028200 	.word	0x48028200
 8000de0:	e000edf0 	.word	0xe000edf0
 8000de4:	e0040000 	.word	0xe0040000
 8000de8:	c5acce55 	.word	0xc5acce55

08000dec <_write>:
 * @brief Retarget the printf() function to output via the ITM Debug module.
 *        This function relies on ITM_SendChar() defined in core_cm4.h of the
 *        CMSIS library.
 */
int _write (int file, char *buf, int nbytes)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
    int i;

    for (i = 0; i < nbytes; i++) {
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
 8000dfc:	e009      	b.n	8000e12 <_write+0x26>
        ITM_SendChar ( (*buf++));
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	1c5a      	adds	r2, r3, #1
 8000e02:	60ba      	str	r2, [r7, #8]
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff ff82 	bl	8000d10 <ITM_SendChar>
 */
int _write (int file, char *buf, int nbytes)
{
    int i;

    for (i = 0; i < nbytes; i++) {
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	617b      	str	r3, [r7, #20]
 8000e12:	697a      	ldr	r2, [r7, #20]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	dbf1      	blt.n	8000dfe <_write+0x12>
        ITM_SendChar ( (*buf++));
    }
    return nbytes;
 8000e1a:	687b      	ldr	r3, [r7, #4]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	70fb      	strb	r3, [r7, #3]
 8000e30:	4613      	mov	r3, r2
 8000e32:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8000e34:	78f8      	ldrb	r0, [r7, #3]
 8000e36:	78fb      	ldrb	r3, [r7, #3]
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	3306      	adds	r3, #6
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f023 0207 	bic.w	r2, r3, #7
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8000e46:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8000e48:	431a      	orrs	r2, r3
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	1d83      	adds	r3, r0, #6
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	440b      	add	r3, r1
 8000e52:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <XMC_USIC_CH_GetReceiveBufferStatus>:
 * can be read from RBUF.
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e6c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	370c      	adds	r7, #12
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	460b      	mov	r3, r1
 8000e86:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8c:	f023 020f 	bic.w	r2, r3, #15
 8000e90:	78fb      	ldrb	r3, [r7, #3]
 8000e92:	431a      	orrs	r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <XMC_I2C_CH_Start>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_SetMode()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_Start(XMC_USIC_CH_t *const channel)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_I2C);
 8000eac:	2104      	movs	r1, #4
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff ffe4 	bl	8000e7c <XMC_USIC_CH_SetMode>
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <XMC_I2C_CH_SetInputSource>:
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_SetInptSource(), XMC_USIC_CH_SetInterruptNodePointer()
 *
 */
__STATIC_INLINE void XMC_I2C_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_INPUT_t input, const uint8_t source)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	70fb      	strb	r3, [r7, #3]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] =  (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_INSW_Msk)) | USIC_CH_DX0CR_DSEN_Msk;
 8000ecc:	78f8      	ldrb	r0, [r7, #3]
 8000ece:	78fb      	ldrb	r3, [r7, #3]
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	3306      	adds	r3, #6
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	4413      	add	r3, r2
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8000ede:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	1d83      	adds	r3, r0, #6
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	440b      	add	r3, r1
 8000eea:	605a      	str	r2, [r3, #4]
  XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 8000eec:	78ba      	ldrb	r2, [r7, #2]
 8000eee:	78fb      	ldrb	r3, [r7, #3]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff ff96 	bl	8000e24 <XMC_USIC_CH_SetInputSource>
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <XMC_I2C_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_ClearStatusFlag()\n\n
 */
__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  return (channel->PSR_IICMode);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop

08000f3c <_init_i2c1_ch0>:
 *         P0_5 & P0_11
 *  @param none
 *  @return on success this function returns 0
 */
uint8_t _init_i2c1_ch0 (void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
    XMC_I2C_CH_Init (XMC_I2C1_CH0, &i2c_cfg);
 8000f40:	490e      	ldr	r1, [pc, #56]	; (8000f7c <_init_i2c1_ch0+0x40>)
 8000f42:	480f      	ldr	r0, [pc, #60]	; (8000f80 <_init_i2c1_ch0+0x44>)
 8000f44:	f000 fd54 	bl	80019f0 <XMC_I2C_CH_Init>
    XMC_I2C_CH_SetInputSource (XMC_I2C1_CH0, XMC_I2C_CH_INPUT_SDA, USIC1_C0_DX0_P0_5);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	480c      	ldr	r0, [pc, #48]	; (8000f80 <_init_i2c1_ch0+0x44>)
 8000f4e:	f7ff ffb5 	bl	8000ebc <XMC_I2C_CH_SetInputSource>
    XMC_I2C_CH_SetInputSource (XMC_I2C1_CH0, XMC_I2C_CH_INPUT_SCL, USIC1_C0_DX1_SCLKOUT);
 8000f52:	2206      	movs	r2, #6
 8000f54:	2101      	movs	r1, #1
 8000f56:	480a      	ldr	r0, [pc, #40]	; (8000f80 <_init_i2c1_ch0+0x44>)
 8000f58:	f7ff ffb0 	bl	8000ebc <XMC_I2C_CH_SetInputSource>
    XMC_I2C_CH_Start (XMC_I2C1_CH0);
 8000f5c:	4808      	ldr	r0, [pc, #32]	; (8000f80 <_init_i2c1_ch0+0x44>)
 8000f5e:	f7ff ffa1 	bl	8000ea4 <XMC_I2C_CH_Start>

    XMC_GPIO_Init (P0_11, &i2c_scl);
 8000f62:	4a08      	ldr	r2, [pc, #32]	; (8000f84 <_init_i2c1_ch0+0x48>)
 8000f64:	210b      	movs	r1, #11
 8000f66:	4808      	ldr	r0, [pc, #32]	; (8000f88 <_init_i2c1_ch0+0x4c>)
 8000f68:	f000 feba 	bl	8001ce0 <XMC_GPIO_Init>
    XMC_GPIO_Init (P0_5, &i2c_sda);
 8000f6c:	4a07      	ldr	r2, [pc, #28]	; (8000f8c <_init_i2c1_ch0+0x50>)
 8000f6e:	2105      	movs	r1, #5
 8000f70:	4805      	ldr	r0, [pc, #20]	; (8000f88 <_init_i2c1_ch0+0x4c>)
 8000f72:	f000 feb5 	bl	8001ce0 <XMC_GPIO_Init>

    return 0;
 8000f76:	2300      	movs	r3, #0
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000030 	.word	0x20000030
 8000f80:	48020000 	.word	0x48020000
 8000f84:	20000024 	.word	0x20000024
 8000f88:	48028000 	.word	0x48028000
 8000f8c:	20000018 	.word	0x20000018

08000f90 <_i2c_xfer>:
 *         rd_wr    ... I2C Read/Write direction
 *  @return read-value on a I2C read request or return write-value on I2C write
 *          request
 */
uint8_t _i2c_xfer (uint8_t id, uint8_t reg_addr, uint8_t i2c_data, _Bool rd_wr)
{
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4604      	mov	r4, r0
 8000f98:	4608      	mov	r0, r1
 8000f9a:	4611      	mov	r1, r2
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4623      	mov	r3, r4
 8000fa0:	71fb      	strb	r3, [r7, #7]
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71bb      	strb	r3, [r7, #6]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	717b      	strb	r3, [r7, #5]
 8000faa:	4613      	mov	r3, r2
 8000fac:	713b      	strb	r3, [r7, #4]
    XMC_USIC_CH_t *channel;
    char _tmp_i2c_recv_ = 0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	73fb      	strb	r3, [r7, #15]
    uint8_t id_tmp = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	73bb      	strb	r3, [r7, #14]

    channel = XMC_I2C1_CH0;
 8000fb6:	4b3d      	ldr	r3, [pc, #244]	; (80010ac <_i2c_xfer+0x11c>)
 8000fb8:	60bb      	str	r3, [r7, #8]

    id_tmp = LIS3DH_RD_ADR;
 8000fba:	2330      	movs	r3, #48	; 0x30
 8000fbc:	73bb      	strb	r3, [r7, #14]

    XMC_I2C_CH_MasterStart (channel, id_tmp, XMC_I2C_CH_CMD_WRITE);
 8000fbe:	7bbb      	ldrb	r3, [r7, #14]
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	68b8      	ldr	r0, [r7, #8]
 8000fc8:	f000 fd96 	bl	8001af8 <XMC_I2C_CH_MasterStart>
    while ( (XMC_I2C_CH_GetStatusFlag (channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) {
 8000fcc:	bf00      	nop
 8000fce:	68b8      	ldr	r0, [r7, #8]
 8000fd0:	f7ff ff96 	bl	8000f00 <XMC_I2C_CH_GetStatusFlag>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d0f7      	beq.n	8000fce <_i2c_xfer+0x3e>
        /* wait for ACK */
    }
    XMC_I2C_CH_ClearStatusFlag (channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8000fde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fe2:	68b8      	ldr	r0, [r7, #8]
 8000fe4:	f7ff ff98 	bl	8000f18 <XMC_I2C_CH_ClearStatusFlag>

    XMC_I2C_CH_MasterTransmit (channel, reg_addr);
 8000fe8:	79bb      	ldrb	r3, [r7, #6]
 8000fea:	4619      	mov	r1, r3
 8000fec:	68b8      	ldr	r0, [r7, #8]
 8000fee:	f000 fe11 	bl	8001c14 <XMC_I2C_CH_MasterTransmit>
    while ( (XMC_I2C_CH_GetStatusFlag (channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) {
 8000ff2:	bf00      	nop
 8000ff4:	68b8      	ldr	r0, [r7, #8]
 8000ff6:	f7ff ff83 	bl	8000f00 <XMC_I2C_CH_GetStatusFlag>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001000:	2b00      	cmp	r3, #0
 8001002:	d0f7      	beq.n	8000ff4 <_i2c_xfer+0x64>
        /* wait for ACK */
    }
    XMC_I2C_CH_ClearStatusFlag (channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8001004:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001008:	68b8      	ldr	r0, [r7, #8]
 800100a:	f7ff ff85 	bl	8000f18 <XMC_I2C_CH_ClearStatusFlag>

    if (rd_wr) {
 800100e:	793b      	ldrb	r3, [r7, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d030      	beq.n	8001076 <_i2c_xfer+0xe6>
        /* Read from REG */
        XMC_I2C_CH_MasterRepeatedStart (channel, id_tmp, XMC_I2C_CH_CMD_READ);
 8001014:	7bbb      	ldrb	r3, [r7, #14]
 8001016:	b29b      	uxth	r3, r3
 8001018:	2201      	movs	r2, #1
 800101a:	4619      	mov	r1, r3
 800101c:	68b8      	ldr	r0, [r7, #8]
 800101e:	f000 fd9f 	bl	8001b60 <XMC_I2C_CH_MasterRepeatedStart>
        while ( (XMC_I2C_CH_GetStatusFlag (channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) {
 8001022:	bf00      	nop
 8001024:	68b8      	ldr	r0, [r7, #8]
 8001026:	f7ff ff6b 	bl	8000f00 <XMC_I2C_CH_GetStatusFlag>
 800102a:	4603      	mov	r3, r0
 800102c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0f7      	beq.n	8001024 <_i2c_xfer+0x94>
            /* wait for ACK */
        }
        XMC_I2C_CH_ClearStatusFlag (channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8001034:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001038:	68b8      	ldr	r0, [r7, #8]
 800103a:	f7ff ff6d 	bl	8000f18 <XMC_I2C_CH_ClearStatusFlag>

        XMC_I2C_CH_MasterReceiveNack (channel);
 800103e:	68b8      	ldr	r0, [r7, #8]
 8001040:	f000 fe0e 	bl	8001c60 <XMC_I2C_CH_MasterReceiveNack>

        while ( (XMC_USIC_CH_GetReceiveBufferStatus (channel) !=
 8001044:	bf00      	nop
 8001046:	68b8      	ldr	r0, [r7, #8]
 8001048:	f7ff ff0a 	bl	8000e60 <XMC_USIC_CH_GetReceiveBufferStatus>
 800104c:	4603      	mov	r3, r0
 800104e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001052:	d006      	beq.n	8001062 <_i2c_xfer+0xd2>
                 (uint32_t) XMC_USIC_CH_RBUF_STATUS_DATA_VALID1) && ( (uint32_t) XMC_USIC_CH_GetReceiveBufferStatus (channel)
 8001054:	68b8      	ldr	r0, [r7, #8]
 8001056:	f7ff ff03 	bl	8000e60 <XMC_USIC_CH_GetReceiveBufferStatus>
 800105a:	4603      	mov	r3, r0
 800105c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001060:	d1f1      	bne.n	8001046 <_i2c_xfer+0xb6>
                         != (uint32_t) XMC_USIC_CH_RBUF_STATUS_DATA_VALID0));

        _tmp_i2c_recv_ = XMC_I2C_CH_GetReceivedData (channel);
 8001062:	68b8      	ldr	r0, [r7, #8]
 8001064:	f000 fe22 	bl	8001cac <XMC_I2C_CH_GetReceivedData>
 8001068:	4603      	mov	r3, r0
 800106a:	73fb      	strb	r3, [r7, #15]

        XMC_I2C_CH_MasterStop (channel);
 800106c:	68b8      	ldr	r0, [r7, #8]
 800106e:	f000 fdab 	bl	8001bc8 <XMC_I2C_CH_MasterStop>

        return _tmp_i2c_recv_;
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	e016      	b.n	80010a4 <_i2c_xfer+0x114>
    } else {
        /* Write to REG */
        XMC_I2C_CH_MasterTransmit (channel, i2c_data);
 8001076:	797b      	ldrb	r3, [r7, #5]
 8001078:	4619      	mov	r1, r3
 800107a:	68b8      	ldr	r0, [r7, #8]
 800107c:	f000 fdca 	bl	8001c14 <XMC_I2C_CH_MasterTransmit>
        while ( (XMC_I2C_CH_GetStatusFlag (channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) {
 8001080:	bf00      	nop
 8001082:	68b8      	ldr	r0, [r7, #8]
 8001084:	f7ff ff3c 	bl	8000f00 <XMC_I2C_CH_GetStatusFlag>
 8001088:	4603      	mov	r3, r0
 800108a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800108e:	2b00      	cmp	r3, #0
 8001090:	d0f7      	beq.n	8001082 <_i2c_xfer+0xf2>
            /* wait for ACK */
        }
        XMC_I2C_CH_ClearStatusFlag (channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8001092:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001096:	68b8      	ldr	r0, [r7, #8]
 8001098:	f7ff ff3e 	bl	8000f18 <XMC_I2C_CH_ClearStatusFlag>

        XMC_I2C_CH_MasterStop (channel);
 800109c:	68b8      	ldr	r0, [r7, #8]
 800109e:	f000 fd93 	bl	8001bc8 <XMC_I2C_CH_MasterStop>

        return i2c_data;
 80010a2:	797b      	ldrb	r3, [r7, #5]
    }
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd90      	pop	{r4, r7, pc}
 80010ac:	48020000 	.word	0x48020000

080010b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	6039      	str	r1, [r7, #0]
 80010ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	db0a      	blt.n	80010da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c4:	490d      	ldr	r1, [pc, #52]	; (80010fc <__NVIC_SetPriority+0x4c>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	0092      	lsls	r2, r2, #2
 80010d0:	b2d2      	uxtb	r2, r2
 80010d2:	440b      	add	r3, r1
 80010d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d8:	e00a      	b.n	80010f0 <__NVIC_SetPriority+0x40>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010da:	4909      	ldr	r1, [pc, #36]	; (8001100 <__NVIC_SetPriority+0x50>)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	3b04      	subs	r3, #4
 80010e4:	683a      	ldr	r2, [r7, #0]
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	0092      	lsls	r2, r2, #2
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	440b      	add	r3, r1
 80010ee:	761a      	strb	r2, [r3, #24]
  }
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000e100 	.word	0xe000e100
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3b01      	subs	r3, #1
 8001110:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001114:	d301      	bcc.n	800111a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001116:	2301      	movs	r3, #1
 8001118:	e00f      	b.n	800113a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800111a:	4a0a      	ldr	r2, [pc, #40]	; (8001144 <SysTick_Config+0x40>)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	3b01      	subs	r3, #1
 8001120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001122:	213f      	movs	r1, #63	; 0x3f
 8001124:	f04f 30ff 	mov.w	r0, #4294967295
 8001128:	f7ff ffc2 	bl	80010b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800112c:	4b05      	ldr	r3, [pc, #20]	; (8001144 <SysTick_Config+0x40>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001132:	4b04      	ldr	r3, [pc, #16]	; (8001144 <SysTick_Config+0x40>)
 8001134:	2207      	movs	r2, #7
 8001136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	e000e010 	.word	0xe000e010

08001148 <SysTick_Handler>:
#include "3Daccel_app.h"
#include "3Daccel_out_library.h"

void SysTick_Handler (void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
    static uint32_t ticks = 0;

    ticks++;
 800114c:	4b08      	ldr	r3, [pc, #32]	; (8001170 <SysTick_Handler+0x28>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	3301      	adds	r3, #1
 8001152:	4a07      	ldr	r2, [pc, #28]	; (8001170 <SysTick_Handler+0x28>)
 8001154:	6013      	str	r3, [r2, #0]
    if (ticks == TICKS_WAIT)
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <SysTick_Handler+0x28>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b64      	cmp	r3, #100	; 0x64
 800115c:	d102      	bne.n	8001164 <SysTick_Handler+0x1c>
    {
        ticks = 0;
 800115e:	4b04      	ldr	r3, [pc, #16]	; (8001170 <SysTick_Handler+0x28>)
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
//		printf("\nerrorcountRAW = %d errorcount6D = %d | errorcountSETUP = %d | errorcountInternal = %d\n", errorcountRAW, errorcount6D, errorcountSetup, errorcountInternal);
    }
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20000a34 	.word	0x20000a34

08001174 <main>:

int main (void)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b087      	sub	sp, #28
 8001178:	af02      	add	r7, sp, #8
	uint8_t position = 0, old_position = 0, direction = 6;
 800117a:	2300      	movs	r3, #0
 800117c:	737b      	strb	r3, [r7, #13]
 800117e:	2300      	movs	r3, #0
 8001180:	73fb      	strb	r3, [r7, #15]
 8001182:	2306      	movs	r3, #6
 8001184:	73bb      	strb	r3, [r7, #14]
	AxesRaw_t data;
	i8_t temp = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	70fb      	strb	r3, [r7, #3]
	
	errorcountRAW = 0, errorcount6D = 0, errorcountInternal = 0, errorcountSetup = 0;
 800118a:	4bbb      	ldr	r3, [pc, #748]	; (8001478 <main+0x304>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	4bba      	ldr	r3, [pc, #744]	; (800147c <main+0x308>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
 8001196:	4bba      	ldr	r3, [pc, #744]	; (8001480 <main+0x30c>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
 800119c:	4bb9      	ldr	r3, [pc, #740]	; (8001484 <main+0x310>)
 800119e:	2200      	movs	r2, #0
 80011a0:	701a      	strb	r2, [r3, #0]

    initRetargetSwo();
 80011a2:	f7ff fddd 	bl	8000d60 <initRetargetSwo>

    _init_uart0_ch0();
 80011a6:	f7ff fc71 	bl	8000a8c <_init_uart0_ch0>
    _init_i2c1_ch0();
 80011aa:	f7ff fec7 	bl	8000f3c <_init_i2c1_ch0>

    printf("I2C+UART init done...\n");
 80011ae:	48b6      	ldr	r0, [pc, #728]	; (8001488 <main+0x314>)
 80011b0:	f001 f9d8 	bl	8002564 <puts>

    SysTick_Config (SystemCoreClock / TICKS_PER_SECOND);
 80011b4:	4bb5      	ldr	r3, [pc, #724]	; (800148c <main+0x318>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4ab5      	ldr	r2, [pc, #724]	; (8001490 <main+0x31c>)
 80011ba:	fba2 2303 	umull	r2, r3, r2, r3
 80011be:	099b      	lsrs	r3, r3, #6
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ff9f 	bl	8001104 <SysTick_Config>

    //Inizialize MEMS Sensor
    //set ODR (turn ON device)
    if(LIS3DH_SetODR(LIS3DH_ODR_100Hz) == 1)
 80011c6:	2005      	movs	r0, #5
 80011c8:	f7ff f89e 	bl	8000308 <LIS3DH_SetODR>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d103      	bne.n	80011da <main+0x66>
    {
        printf("LIS3DH_SetODR done...\n");
 80011d2:	48b0      	ldr	r0, [pc, #704]	; (8001494 <main+0x320>)
 80011d4:	f001 f9c6 	bl	8002564 <puts>
 80011d8:	e005      	b.n	80011e6 <main+0x72>
    }
	else
	{
		errorcountSetup++;
 80011da:	4baa      	ldr	r3, [pc, #680]	; (8001484 <main+0x310>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4ba8      	ldr	r3, [pc, #672]	; (8001484 <main+0x310>)
 80011e4:	701a      	strb	r2, [r3, #0]
	}

    //set PowerMode
    if(LIS3DH_SetMode(LIS3DH_NORMAL) == 1)
 80011e6:	2002      	movs	r0, #2
 80011e8:	f7ff f93c 	bl	8000464 <LIS3DH_SetMode>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d103      	bne.n	80011fa <main+0x86>
    {

        printf("LIS3DH_SetMode done...\n");
 80011f2:	48a9      	ldr	r0, [pc, #676]	; (8001498 <main+0x324>)
 80011f4:	f001 f9b6 	bl	8002564 <puts>
 80011f8:	e005      	b.n	8001206 <main+0x92>
    }
	else
	{
		errorcountSetup++;
 80011fa:	4ba2      	ldr	r3, [pc, #648]	; (8001484 <main+0x310>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	3301      	adds	r3, #1
 8001200:	b2da      	uxtb	r2, r3
 8001202:	4ba0      	ldr	r3, [pc, #640]	; (8001484 <main+0x310>)
 8001204:	701a      	strb	r2, [r3, #0]
	}

    //set Fullscale
    if(LIS3DH_SetFullScale(LIS3DH_FULLSCALE_2) == 1)
 8001206:	2000      	movs	r0, #0
 8001208:	f7ff f9d6 	bl	80005b8 <LIS3DH_SetFullScale>
 800120c:	4603      	mov	r3, r0
 800120e:	2b01      	cmp	r3, #1
 8001210:	d103      	bne.n	800121a <main+0xa6>
    {

        printf("LIS3DH_SetFullScale done...\n");
 8001212:	48a2      	ldr	r0, [pc, #648]	; (800149c <main+0x328>)
 8001214:	f001 f9a6 	bl	8002564 <puts>
 8001218:	e005      	b.n	8001226 <main+0xb2>
    }
	else
	{
		errorcountSetup++;
 800121a:	4b9a      	ldr	r3, [pc, #616]	; (8001484 <main+0x310>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	b2da      	uxtb	r2, r3
 8001222:	4b98      	ldr	r3, [pc, #608]	; (8001484 <main+0x310>)
 8001224:	701a      	strb	r2, [r3, #0]
	}

    //set axis Enable
    response = LIS3DH_SetAxis(LIS3DH_X_ENABLE | LIS3DH_Y_ENABLE | LIS3DH_Z_ENABLE);
 8001226:	2007      	movs	r0, #7
 8001228:	f7ff f99a 	bl	8000560 <LIS3DH_SetAxis>
 800122c:	4603      	mov	r3, r0
 800122e:	461a      	mov	r2, r3
 8001230:	4b9b      	ldr	r3, [pc, #620]	; (80014a0 <main+0x32c>)
 8001232:	701a      	strb	r2, [r3, #0]
    if(response == 1)
 8001234:	4b9a      	ldr	r3, [pc, #616]	; (80014a0 <main+0x32c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d103      	bne.n	8001244 <main+0xd0>
    {
        printf("LIS3DH_SetAxis done...\n");
 800123c:	4899      	ldr	r0, [pc, #612]	; (80014a4 <main+0x330>)
 800123e:	f001 f991 	bl	8002564 <puts>
 8001242:	e005      	b.n	8001250 <main+0xdc>
    }
	else
	{
		errorcountSetup++;
 8001244:	4b8f      	ldr	r3, [pc, #572]	; (8001484 <main+0x310>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	b2da      	uxtb	r2, r3
 800124c:	4b8d      	ldr	r3, [pc, #564]	; (8001484 <main+0x310>)
 800124e:	701a      	strb	r2, [r3, #0]
	}

	//configure Mems Sensor
	//set Interrupt Threshold 
	if(LIS3DH_SetInt1Threshold(20) == 1)
 8001250:	2014      	movs	r0, #20
 8001252:	f7ff fadf 	bl	8000814 <LIS3DH_SetInt1Threshold>
 8001256:	4603      	mov	r3, r0
 8001258:	2b01      	cmp	r3, #1
 800125a:	d103      	bne.n	8001264 <main+0xf0>
	{
    	printf("LIS3DH_SetInt1Thershold done...\n");
 800125c:	4892      	ldr	r0, [pc, #584]	; (80014a8 <main+0x334>)
 800125e:	f001 f981 	bl	8002564 <puts>
 8001262:	e005      	b.n	8001270 <main+0xfc>
	}
	else
	{
		errorcountSetup++;
 8001264:	4b87      	ldr	r3, [pc, #540]	; (8001484 <main+0x310>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	3301      	adds	r3, #1
 800126a:	b2da      	uxtb	r2, r3
 800126c:	4b85      	ldr	r3, [pc, #532]	; (8001484 <main+0x310>)
 800126e:	701a      	strb	r2, [r3, #0]
	}
	
	//set Interrupt configuration (all enabled)
	response = LIS3DH_SetIntConfiguration(LIS3DH_INT1_ZHIE_ENABLE | LIS3DH_INT1_ZLIE_ENABLE |
 8001270:	203f      	movs	r0, #63	; 0x3f
 8001272:	f7ff f9fd 	bl	8000670 <LIS3DH_SetIntConfiguration>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	4b89      	ldr	r3, [pc, #548]	; (80014a0 <main+0x32c>)
 800127c:	701a      	strb	r2, [r3, #0]
			   LIS3DH_INT1_YHIE_ENABLE | LIS3DH_INT1_YLIE_ENABLE |
			   LIS3DH_INT1_XHIE_ENABLE | LIS3DH_INT1_XLIE_ENABLE ); 
	if(response == 1)
 800127e:	4b88      	ldr	r3, [pc, #544]	; (80014a0 <main+0x32c>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d103      	bne.n	800128e <main+0x11a>
	{
		printf("LIS3DH_SetIntConfiguration done...\n");
 8001286:	4889      	ldr	r0, [pc, #548]	; (80014ac <main+0x338>)
 8001288:	f001 f96c 	bl	8002564 <puts>
 800128c:	e005      	b.n	800129a <main+0x126>
  	}
	else
	{
		errorcountSetup++;
 800128e:	4b7d      	ldr	r3, [pc, #500]	; (8001484 <main+0x310>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	b2da      	uxtb	r2, r3
 8001296:	4b7b      	ldr	r3, [pc, #492]	; (8001484 <main+0x310>)
 8001298:	701a      	strb	r2, [r3, #0]
	}

	 //set Interrupt Mode
	if(LIS3DH_SetIntMode(LIS3DH_INT_MODE_6D_POSITION) == 1)
 800129a:	2003      	movs	r0, #3
 800129c:	f7ff fa12 	bl	80006c4 <LIS3DH_SetIntMode>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d103      	bne.n	80012ae <main+0x13a>
	{
		printf("LIS3DH_SetIntMode done...\n");
 80012a6:	4882      	ldr	r0, [pc, #520]	; (80014b0 <main+0x33c>)
 80012a8:	f001 f95c 	bl	8002564 <puts>
 80012ac:	e005      	b.n	80012ba <main+0x146>
    }
	else
	{
		errorcountSetup++;
 80012ae:	4b75      	ldr	r3, [pc, #468]	; (8001484 <main+0x310>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	3301      	adds	r3, #1
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4b73      	ldr	r3, [pc, #460]	; (8001484 <main+0x310>)
 80012b8:	701a      	strb	r2, [r3, #0]
	}

	// internal temperature sensor -- check accuracy!!!
	if (LIS3DH_SetADCAux(MEMS_ENABLE) == 1)
 80012ba:	2001      	movs	r0, #1
 80012bc:	f7ff f880 	bl	80003c0 <LIS3DH_SetADCAux>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d103      	bne.n	80012ce <main+0x15a>
	{
		printf("LIS3DH_SetADCAux done...");
 80012c6:	487b      	ldr	r0, [pc, #492]	; (80014b4 <main+0x340>)
 80012c8:	f001 f904 	bl	80024d4 <printf>
 80012cc:	e005      	b.n	80012da <main+0x166>
	}
	else
	{
		errorcountSetup++;
 80012ce:	4b6d      	ldr	r3, [pc, #436]	; (8001484 <main+0x310>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	3301      	adds	r3, #1
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	4b6b      	ldr	r3, [pc, #428]	; (8001484 <main+0x310>)
 80012d8:	701a      	strb	r2, [r3, #0]
	}

	if (LIS3DH_SetBDU(MEMS_ENABLE) == 1)
 80012da:	2001      	movs	r0, #1
 80012dc:	f7ff f99a 	bl	8000614 <LIS3DH_SetBDU>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d103      	bne.n	80012ee <main+0x17a>
	{
		printf("LIS3DH_SetBDU done...\n");
 80012e6:	4874      	ldr	r0, [pc, #464]	; (80014b8 <main+0x344>)
 80012e8:	f001 f93c 	bl	8002564 <puts>
 80012ec:	e005      	b.n	80012fa <main+0x186>
	}
	else
	{
		errorcountSetup++;
 80012ee:	4b65      	ldr	r3, [pc, #404]	; (8001484 <main+0x310>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	3301      	adds	r3, #1
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b63      	ldr	r3, [pc, #396]	; (8001484 <main+0x310>)
 80012f8:	701a      	strb	r2, [r3, #0]
	}

	if (LIS3DH_SetTemperature(MEMS_ENABLE) == 1)
 80012fa:	2001      	movs	r0, #1
 80012fc:	f7ff f832 	bl	8000364 <LIS3DH_SetTemperature>
 8001300:	4603      	mov	r3, r0
 8001302:	2b01      	cmp	r3, #1
 8001304:	d103      	bne.n	800130e <main+0x19a>
	{
		printf("LIS3DH_SetTemperature done...");
 8001306:	486d      	ldr	r0, [pc, #436]	; (80014bc <main+0x348>)
 8001308:	f001 f8e4 	bl	80024d4 <printf>
 800130c:	e005      	b.n	800131a <main+0x1a6>
	}
	else
	{
		errorcountSetup++;
 800130e:	4b5d      	ldr	r3, [pc, #372]	; (8001484 <main+0x310>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	3301      	adds	r3, #1
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4b5b      	ldr	r3, [pc, #364]	; (8001484 <main+0x310>)
 8001318:	701a      	strb	r2, [r3, #0]
/*	LIS3DH_WriteReg(0x30, 0x95);*/
/*	uint8_t reg = 0;*/

	while(1)
	{
		LIS3DH_GetTempRaw(&temp);
 800131a:	1cfb      	adds	r3, r7, #3
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f87d 	bl	800041c <LIS3DH_GetTempRaw>

/*		LIS3DH_ReadReg(0x22, &reg);*/
/*		printf("reg %d", reg);*/

		//get 6D Position
  		response = LIS3DH_Get6DPosition(&position);
 8001322:	f107 030d 	add.w	r3, r7, #13
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f9fa 	bl	8000720 <LIS3DH_Get6DPosition>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	4b5b      	ldr	r3, [pc, #364]	; (80014a0 <main+0x32c>)
 8001332:	701a      	strb	r2, [r3, #0]
  		if((response == 1) && (old_position != position))
 8001334:	4b5a      	ldr	r3, [pc, #360]	; (80014a0 <main+0x32c>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d176      	bne.n	800142a <main+0x2b6>
 800133c:	7b7b      	ldrb	r3, [r7, #13]
 800133e:	7bfa      	ldrb	r2, [r7, #15]
 8001340:	429a      	cmp	r2, r3
 8001342:	d072      	beq.n	800142a <main+0x2b6>
		{
		    switch (position)
 8001344:	7b7b      	ldrb	r3, [r7, #13]
 8001346:	3b41      	subs	r3, #65	; 0x41
 8001348:	2b1f      	cmp	r3, #31
 800134a:	d867      	bhi.n	800141c <main+0x2a8>
 800134c:	a201      	add	r2, pc, #4	; (adr r2, 8001354 <main+0x1e0>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	080013ed 	.word	0x080013ed
 8001358:	080013e1 	.word	0x080013e1
 800135c:	0800141d 	.word	0x0800141d
 8001360:	080013d5 	.word	0x080013d5
 8001364:	0800141d 	.word	0x0800141d
 8001368:	0800141d 	.word	0x0800141d
 800136c:	0800141d 	.word	0x0800141d
 8001370:	080013f9 	.word	0x080013f9
 8001374:	0800141d 	.word	0x0800141d
 8001378:	0800141d 	.word	0x0800141d
 800137c:	0800141d 	.word	0x0800141d
 8001380:	0800141d 	.word	0x0800141d
 8001384:	0800141d 	.word	0x0800141d
 8001388:	0800141d 	.word	0x0800141d
 800138c:	0800141d 	.word	0x0800141d
 8001390:	08001411 	.word	0x08001411
 8001394:	0800141d 	.word	0x0800141d
 8001398:	0800141d 	.word	0x0800141d
 800139c:	0800141d 	.word	0x0800141d
 80013a0:	0800141d 	.word	0x0800141d
 80013a4:	0800141d 	.word	0x0800141d
 80013a8:	0800141d 	.word	0x0800141d
 80013ac:	0800141d 	.word	0x0800141d
 80013b0:	0800141d 	.word	0x0800141d
 80013b4:	0800141d 	.word	0x0800141d
 80013b8:	0800141d 	.word	0x0800141d
 80013bc:	0800141d 	.word	0x0800141d
 80013c0:	0800141d 	.word	0x0800141d
 80013c4:	0800141d 	.word	0x0800141d
 80013c8:	0800141d 	.word	0x0800141d
 80013cc:	0800141d 	.word	0x0800141d
 80013d0:	08001405 	.word	0x08001405
			{
				case LIS3DH_UP_SX:
				{
					printf("\nposition = UP_SX  \n");
 80013d4:	483a      	ldr	r0, [pc, #232]	; (80014c0 <main+0x34c>)
 80013d6:	f001 f8c5 	bl	8002564 <puts>
					direction = 0;
 80013da:	2300      	movs	r3, #0
 80013dc:	73bb      	strb	r3, [r7, #14]
					break;
 80013de:	e023      	b.n	8001428 <main+0x2b4>
				}
				case LIS3DH_UP_DX:
				{
					printf("\nposition = UP_DX  \n");
 80013e0:	4838      	ldr	r0, [pc, #224]	; (80014c4 <main+0x350>)
 80013e2:	f001 f8bf 	bl	8002564 <puts>
					direction = 1;
 80013e6:	2301      	movs	r3, #1
 80013e8:	73bb      	strb	r3, [r7, #14]
					break;
 80013ea:	e01d      	b.n	8001428 <main+0x2b4>
				}
				case LIS3DH_DW_SX:
				{
					printf("\nposition = DW_SX  \n");
 80013ec:	4836      	ldr	r0, [pc, #216]	; (80014c8 <main+0x354>)
 80013ee:	f001 f8b9 	bl	8002564 <puts>
					direction = 2;
 80013f2:	2302      	movs	r3, #2
 80013f4:	73bb      	strb	r3, [r7, #14]
					break;
 80013f6:	e017      	b.n	8001428 <main+0x2b4>
				}
				case LIS3DH_DW_DX:
				{
					printf("\nposition = DW_DX  \n");
 80013f8:	4834      	ldr	r0, [pc, #208]	; (80014cc <main+0x358>)
 80013fa:	f001 f8b3 	bl	8002564 <puts>
					direction = 3;
 80013fe:	2303      	movs	r3, #3
 8001400:	73bb      	strb	r3, [r7, #14]
					break; 
 8001402:	e011      	b.n	8001428 <main+0x2b4>
				}
				case LIS3DH_TOP:    
				{
					printf("\nposition = TOP    \n");
 8001404:	4832      	ldr	r0, [pc, #200]	; (80014d0 <main+0x35c>)
 8001406:	f001 f8ad 	bl	8002564 <puts>
					direction = 4;
 800140a:	2304      	movs	r3, #4
 800140c:	73bb      	strb	r3, [r7, #14]
					break; 
 800140e:	e00b      	b.n	8001428 <main+0x2b4>
				}
				case LIS3DH_BOTTOM: 
				{
					printf("\nposition = BOTTOM \n");   
 8001410:	4830      	ldr	r0, [pc, #192]	; (80014d4 <main+0x360>)
 8001412:	f001 f8a7 	bl	8002564 <puts>
					direction = 5;
 8001416:	2305      	movs	r3, #5
 8001418:	73bb      	strb	r3, [r7, #14]
					break; 
 800141a:	e005      	b.n	8001428 <main+0x2b4>
				}
				default:
				{
					printf("\nposition = unknown\n");
 800141c:	482e      	ldr	r0, [pc, #184]	; (80014d8 <main+0x364>)
 800141e:	f001 f8a1 	bl	8002564 <puts>
					direction = 6;
 8001422:	2306      	movs	r3, #6
 8001424:	73bb      	strb	r3, [r7, #14]
					break;
 8001426:	bf00      	nop
				}
    		}
		}
 8001428:	e009      	b.n	800143e <main+0x2ca>
		else if(response != 1)
 800142a:	4b1d      	ldr	r3, [pc, #116]	; (80014a0 <main+0x32c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d005      	beq.n	800143e <main+0x2ca>
		{
			errorcount6D++;
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <main+0x308>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	3301      	adds	r3, #1
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b10      	ldr	r3, [pc, #64]	; (800147c <main+0x308>)
 800143c:	701a      	strb	r2, [r3, #0]
		}
		old_position = position;
 800143e:	7b7b      	ldrb	r3, [r7, #13]
 8001440:	73fb      	strb	r3, [r7, #15]

		//get raw data
		response = LIS3DH_GetAccAxesRaw(&data);
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f9ff 	bl	8000848 <LIS3DH_GetAccAxesRaw>
 800144a:	4603      	mov	r3, r0
 800144c:	461a      	mov	r2, r3
 800144e:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <main+0x32c>)
 8001450:	701a      	strb	r2, [r3, #0]
		if(response == 1)
 8001452:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <main+0x32c>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d140      	bne.n	80014dc <main+0x368>
		{
//	       	printf("X=%6d Y=%6d Z=%6d\r", data.AXIS_X, data.AXIS_Y, data.AXIS_Z);
#if PROTOCOL
			protocolComplete(direction, data.AXIS_X, data.AXIS_Y, data.AXIS_Z, temp);
 800145a:	7bbb      	ldrb	r3, [r7, #14]
 800145c:	b218      	sxth	r0, r3
 800145e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001462:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001466:	f9b7 4008 	ldrsh.w	r4, [r7, #8]
 800146a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	4623      	mov	r3, r4
 8001472:	f7ff fbdf 	bl	8000c34 <protocolComplete>
 8001476:	e750      	b.n	800131a <main+0x1a6>
 8001478:	20000a77 	.word	0x20000a77
 800147c:	20000a76 	.word	0x20000a76
 8001480:	20000a78 	.word	0x20000a78
 8001484:	20000a75 	.word	0x20000a75
 8001488:	08009288 	.word	0x08009288
 800148c:	2000ffc0 	.word	0x2000ffc0
 8001490:	10624dd3 	.word	0x10624dd3
 8001494:	080092a0 	.word	0x080092a0
 8001498:	080092b8 	.word	0x080092b8
 800149c:	080092d0 	.word	0x080092d0
 80014a0:	20000a74 	.word	0x20000a74
 80014a4:	080092ec 	.word	0x080092ec
 80014a8:	08009304 	.word	0x08009304
 80014ac:	08009324 	.word	0x08009324
 80014b0:	08009348 	.word	0x08009348
 80014b4:	08009364 	.word	0x08009364
 80014b8:	08009380 	.word	0x08009380
 80014bc:	08009398 	.word	0x08009398
 80014c0:	080093b8 	.word	0x080093b8
 80014c4:	080093cc 	.word	0x080093cc
 80014c8:	080093e0 	.word	0x080093e0
 80014cc:	080093f4 	.word	0x080093f4
 80014d0:	08009408 	.word	0x08009408
 80014d4:	0800941c 	.word	0x0800941c
 80014d8:	08009430 	.word	0x08009430
			_uart_printf ("%d\r\n%d\r\n%d\r\n", data.AXIS_X, data.AXIS_Y, data.AXIS_Z);
#endif
		}
		else
		{
			errorcountRAW++;
 80014dc:	4b03      	ldr	r3, [pc, #12]	; (80014ec <main+0x378>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	3301      	adds	r3, #1
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	4b01      	ldr	r3, [pc, #4]	; (80014ec <main+0x378>)
 80014e6:	701a      	strb	r2, [r3, #0]
		}
	}
 80014e8:	e717      	b.n	800131a <main+0x1a6>
 80014ea:	bf00      	nop
 80014ec:	20000a77 	.word	0x20000a77

080014f0 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 80014fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001500:	4618      	mov	r0, r3
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop

08001528 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
 return -1;
 800152c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop

0800153c <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d002      	beq.n	8001552 <_fstat+0x16>
  return -1;
 800154c:	f04f 33ff 	mov.w	r3, #4294967295
 8001550:	e001      	b.n	8001556 <_fstat+0x1a>
 else
  return -2;
 8001552:	f06f 0301 	mvn.w	r3, #1
}
 8001556:	4618      	mov	r0, r3
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop

08001564 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8001564:	b480      	push	{r7}
 8001566:	b087      	sub	sp, #28
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 800156c:	4b15      	ldr	r3, [pc, #84]	; (80015c4 <_sbrk+0x60>)
 800156e:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8001570:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <_sbrk+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d108      	bne.n	800158a <_sbrk+0x26>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <_sbrk+0x64>)
 800157a:	4a14      	ldr	r2, [pc, #80]	; (80015cc <_sbrk+0x68>)
 800157c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800157e:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <_sbrk+0x64>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	4413      	add	r3, r2
 8001586:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <_sbrk+0x6c>)
 8001588:	6013      	str	r3, [r2, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800158a:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <_sbrk+0x64>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8001590:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <_sbrk+0x64>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	461a      	mov	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	3307      	adds	r3, #7
                                          & 0xFFFFFFF8);
 800159c:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80015a0:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80015a2:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <_sbrk+0x6c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d301      	bcc.n	80015b0 <_sbrk+0x4c>
  return ((unsigned char *)NULL);
 80015ac:	2300      	movs	r3, #0
 80015ae:	e003      	b.n	80015b8 <_sbrk+0x54>
 else
 {
  heap = NextBreak;
 80015b0:	4a05      	ldr	r2, [pc, #20]	; (80015c8 <_sbrk+0x64>)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6013      	str	r3, [r2, #0]
  return CurrBreak;
 80015b6:	693b      	ldr	r3, [r7, #16]
 }
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	371c      	adds	r7, #28
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	0000f540 	.word	0x0000f540
 80015c8:	20000a38 	.word	0x20000a38
 80015cc:	20000a80 	.word	0x20000a80
 80015d0:	20000a3c 	.word	0x20000a3c

080015d4 <_init>:
 while(1){}
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop

080015e4 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80015ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	e003      	b.n	8001612 <delay+0x16>
  {
    __NOP();
 800160a:	bf00      	nop
 *******************************************************************************/
static void delay(uint32_t cycles)
{
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	3301      	adds	r3, #1
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	429a      	cmp	r2, r3
 8001618:	d3f7      	bcc.n	800160a <delay+0xe>
  {
    __NOP();
  }
}
 800161a:	bf00      	nop
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop

08001628 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8001628:	b598      	push	{r3, r4, r7, lr}
 800162a:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 800162c:	4a06      	ldr	r2, [pc, #24]	; (8001648 <SystemInit+0x20>)
 800162e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001632:	4614      	mov	r4, r2
 8001634:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001636:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 800163a:	f000 f807 	bl	800164c <SystemCoreSetup>
  SystemCoreClockSetup(); 
 800163e:	f000 f83d 	bl	80016bc <SystemCoreClockSetup>
}
 8001642:	bf00      	nop
 8001644:	bd98      	pop	{r3, r4, r7, pc}
 8001646:	bf00      	nop
 8001648:	2000ffc4 	.word	0x2000ffc4

0800164c <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001652:	b672      	cpsid	i
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 8001654:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <SystemCoreSetup+0x64>)
 8001656:	4a17      	ldr	r2, [pc, #92]	; (80016b4 <SystemCoreSetup+0x68>)
 8001658:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800165a:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800165e:	b662      	cpsie	i
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8001660:	4a13      	ldr	r2, [pc, #76]	; (80016b0 <SystemCoreSetup+0x64>)
 8001662:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <SystemCoreSetup+0x64>)
 8001664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001668:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800166c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8001670:	4a0f      	ldr	r2, [pc, #60]	; (80016b0 <SystemCoreSetup+0x64>)
 8001672:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <SystemCoreSetup+0x64>)
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	f023 0308 	bic.w	r3, r3, #8
 800167a:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 800167c:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <SystemCoreSetup+0x6c>)
 800167e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001682:	3314      	adds	r3, #20
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f023 030f 	bic.w	r3, r3, #15
 800168e:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f043 0303 	orr.w	r3, r3, #3
 8001696:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <SystemCoreSetup+0x6c>)
 800169a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800169e:	3314      	adds	r3, #20
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	601a      	str	r2, [r3, #0]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000ed00 	.word	0xe000ed00
 80016b4:	08000000 	.word	0x08000000
 80016b8:	58001000 	.word	0x58001000

080016bc <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80016c0:	4b75      	ldr	r3, [pc, #468]	; (8001898 <SystemCoreClockSetup+0x1dc>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10c      	bne.n	80016e6 <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 80016cc:	4a72      	ldr	r2, [pc, #456]	; (8001898 <SystemCoreClockSetup+0x1dc>)
 80016ce:	4b72      	ldr	r3, [pc, #456]	; (8001898 <SystemCoreClockSetup+0x1dc>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80016d8:	bf00      	nop
 80016da:	4b6f      	ldr	r3, [pc, #444]	; (8001898 <SystemCoreClockSetup+0x1dc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d0f9      	beq.n	80016da <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 80016e6:	4b6d      	ldr	r3, [pc, #436]	; (800189c <SystemCoreClockSetup+0x1e0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d009      	beq.n	8001706 <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 80016f2:	4a6a      	ldr	r2, [pc, #424]	; (800189c <SystemCoreClockSetup+0x1e0>)
 80016f4:	4b69      	ldr	r3, [pc, #420]	; (800189c <SystemCoreClockSetup+0x1e0>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016fc:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 80016fe:	f641 504c 	movw	r0, #7500	; 0x1d4c
 8001702:	f7ff ff7b 	bl	80015fc <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 8001706:	4a66      	ldr	r2, [pc, #408]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001708:	4b65      	ldr	r3, [pc, #404]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001710:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 8001712:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001716:	f7ff ff71 	bl	80015fc <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800171a:	4a61      	ldr	r2, [pc, #388]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800171c:	4b60      	ldr	r3, [pc, #384]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001724:	f023 0302 	bic.w	r3, r3, #2
 8001728:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 800172a:	4b5e      	ldr	r3, [pc, #376]	; (80018a4 <SystemCoreClockSetup+0x1e8>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001732:	2b00      	cmp	r3, #0
 8001734:	d029      	beq.n	800178a <SystemCoreClockSetup+0xce>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 8001736:	4a5b      	ldr	r2, [pc, #364]	; (80018a4 <SystemCoreClockSetup+0x1e8>)
 8001738:	4b5a      	ldr	r3, [pc, #360]	; (80018a4 <SystemCoreClockSetup+0x1e8>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8001740:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001744:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 8001746:	f000 f927 	bl	8001998 <OSCHP_GetFrequency>
 800174a:	4602      	mov	r2, r0
 800174c:	4b56      	ldr	r3, [pc, #344]	; (80018a8 <SystemCoreClockSetup+0x1ec>)
 800174e:	fba3 2302 	umull	r2, r3, r3, r2
 8001752:	0d1b      	lsrs	r3, r3, #20
 8001754:	3b01      	subs	r3, #1
 8001756:	041b      	lsls	r3, r3, #16
 8001758:	4952      	ldr	r1, [pc, #328]	; (80018a4 <SystemCoreClockSetup+0x1e8>)
 800175a:	4a52      	ldr	r2, [pc, #328]	; (80018a4 <SystemCoreClockSetup+0x1e8>)
 800175c:	6852      	ldr	r2, [r2, #4]
 800175e:	4313      	orrs	r3, r2
 8001760:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8001762:	4a4f      	ldr	r2, [pc, #316]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001764:	4b4e      	ldr	r3, [pc, #312]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	f023 0301 	bic.w	r3, r3, #1
 800176c:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 800176e:	4a4c      	ldr	r2, [pc, #304]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001770:	4b4b      	ldr	r3, [pc, #300]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001778:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 800177a:	bf00      	nop
 800177c:	4b48      	ldr	r3, [pc, #288]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001784:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001788:	d1f8      	bne.n	800177c <SystemCoreClockSetup+0xc0>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800178a:	4a45      	ldr	r2, [pc, #276]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800178c:	4b44      	ldr	r3, [pc, #272]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8001796:	4a42      	ldr	r2, [pc, #264]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001798:	4b41      	ldr	r3, [pc, #260]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f043 0310 	orr.w	r3, r3, #16
 80017a0:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80017a2:	4b3f      	ldr	r3, [pc, #252]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017a4:	4a41      	ldr	r2, [pc, #260]	; (80018ac <SystemCoreClockSetup+0x1f0>)
 80017a6:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80017a8:	4a3d      	ldr	r2, [pc, #244]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017aa:	4b3d      	ldr	r3, [pc, #244]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017b2:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80017b4:	4a3a      	ldr	r2, [pc, #232]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017b6:	4b3a      	ldr	r3, [pc, #232]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f023 0310 	bic.w	r3, r3, #16
 80017be:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80017c0:	4a37      	ldr	r2, [pc, #220]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017c2:	4b37      	ldr	r3, [pc, #220]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017ca:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80017cc:	bf00      	nop
 80017ce:	4b34      	ldr	r3, [pc, #208]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0304 	and.w	r3, r3, #4
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f9      	beq.n	80017ce <SystemCoreClockSetup+0x112>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80017da:	4a31      	ldr	r2, [pc, #196]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017dc:	4b30      	ldr	r3, [pc, #192]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f023 0301 	bic.w	r3, r3, #1
 80017e4:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 80017e6:	bf00      	nop
 80017e8:	4b2d      	ldr	r3, [pc, #180]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0301 	and.w	r3, r3, #1
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1f9      	bne.n	80017e8 <SystemCoreClockSetup+0x12c>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 80017f4:	4a2e      	ldr	r2, [pc, #184]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 80017f6:	4b2e      	ldr	r3, [pc, #184]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017fe:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 8001800:	4b2b      	ldr	r3, [pc, #172]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8001806:	4b2a      	ldr	r3, [pc, #168]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 800180c:	4b28      	ldr	r3, [pc, #160]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 800180e:	2200      	movs	r2, #0
 8001810:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8001812:	4b27      	ldr	r3, [pc, #156]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 8001814:	2200      	movs	r2, #0
 8001816:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8001818:	4b25      	ldr	r3, [pc, #148]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 800181e:	4b24      	ldr	r3, [pc, #144]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 8001820:	2203      	movs	r2, #3
 8001822:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001824:	4a1e      	ldr	r2, [pc, #120]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001826:	4b1e      	ldr	r3, [pc, #120]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800182e:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8001830:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001832:	4a20      	ldr	r2, [pc, #128]	; (80018b4 <SystemCoreClockSetup+0x1f8>)
 8001834:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 8001836:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800183a:	f7ff fedf 	bl	80015fc <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 800183e:	bf00      	nop
 8001840:	4b17      	ldr	r3, [pc, #92]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d0f9      	beq.n	8001840 <SystemCoreClockSetup+0x184>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 800184c:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800184e:	4a1a      	ldr	r2, [pc, #104]	; (80018b8 <SystemCoreClockSetup+0x1fc>)
 8001850:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 8001852:	f241 1094 	movw	r0, #4500	; 0x1194
 8001856:	f7ff fed1 	bl	80015fc <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 800185a:	bf00      	nop
 800185c:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0f9      	beq.n	800185c <SystemCoreClockSetup+0x1a0>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8001868:	4b0d      	ldr	r3, [pc, #52]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800186a:	4a14      	ldr	r2, [pc, #80]	; (80018bc <SystemCoreClockSetup+0x200>)
 800186c:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 800186e:	f241 7070 	movw	r0, #6000	; 0x1770
 8001872:	f7ff fec3 	bl	80015fc <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8001876:	bf00      	nop
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <SystemCoreClockSetup+0x1e4>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f9      	beq.n	8001878 <SystemCoreClockSetup+0x1bc>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <SystemCoreClockSetup+0x204>)
 8001886:	2205      	movs	r2, #5
 8001888:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 800188a:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <SystemCoreClockSetup+0x1f4>)
 800188c:	2200      	movs	r2, #0
 800188e:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 8001890:	f000 f818 	bl	80018c4 <SystemCoreClockUpdate>
}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	50004200 	.word	0x50004200
 800189c:	50004400 	.word	0x50004400
 80018a0:	50004710 	.word	0x50004710
 80018a4:	50004700 	.word	0x50004700
 80018a8:	6b5fca6b 	.word	0x6b5fca6b
 80018ac:	01134f00 	.word	0x01134f00
 80018b0:	50004600 	.word	0x50004600
 80018b4:	01074f00 	.word	0x01074f00
 80018b8:	01044f00 	.word	0x01044f00
 80018bc:	01034f00 	.word	0x01034f00
 80018c0:	50004160 	.word	0x50004160

080018c4 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80018ca:	4b2f      	ldr	r3, [pc, #188]	; (8001988 <SystemCoreClockUpdate+0xc4>)
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d03e      	beq.n	8001954 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80018d6:	4b2d      	ldr	r3, [pc, #180]	; (800198c <SystemCoreClockUpdate+0xc8>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d002      	beq.n	80018e8 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80018e2:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <SystemCoreClockUpdate+0xcc>)
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	e002      	b.n	80018ee <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80018e8:	f000 f856 	bl	8001998 <OSCHP_GetFrequency>
 80018ec:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80018ee:	4b27      	ldr	r3, [pc, #156]	; (800198c <SystemCoreClockUpdate+0xc8>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0304 	and.w	r3, r3, #4
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d020      	beq.n	800193c <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 80018fa:	4b24      	ldr	r3, [pc, #144]	; (800198c <SystemCoreClockUpdate+0xc8>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001902:	0e1b      	lsrs	r3, r3, #24
 8001904:	3301      	adds	r3, #1
 8001906:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8001908:	4b20      	ldr	r3, [pc, #128]	; (800198c <SystemCoreClockUpdate+0xc8>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	3301      	adds	r3, #1
 8001914:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8001916:	4b1d      	ldr	r3, [pc, #116]	; (800198c <SystemCoreClockUpdate+0xc8>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800191e:	0c1b      	lsrs	r3, r3, #16
 8001920:	3301      	adds	r3, #1
 8001922:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	fb02 f303 	mul.w	r3, r2, r3
 800192c:	68fa      	ldr	r2, [r7, #12]
 800192e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	fb02 f303 	mul.w	r3, r2, r3
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	e00d      	b.n	8001958 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 800193c:	4b13      	ldr	r3, [pc, #76]	; (800198c <SystemCoreClockUpdate+0xc8>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001944:	3301      	adds	r3, #1
 8001946:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	e001      	b.n	8001958 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8001954:	4b0e      	ldr	r3, [pc, #56]	; (8001990 <SystemCoreClockUpdate+0xcc>)
 8001956:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8001958:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <SystemCoreClockUpdate+0xc4>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	3301      	adds	r3, #1
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	fbb2 f3f3 	udiv	r3, r2, r3
 8001966:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8001968:	4b07      	ldr	r3, [pc, #28]	; (8001988 <SystemCoreClockUpdate+0xc4>)
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	3301      	adds	r3, #1
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	fbb2 f3f3 	udiv	r3, r2, r3
 8001978:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 800197a:	4a06      	ldr	r2, [pc, #24]	; (8001994 <SystemCoreClockUpdate+0xd0>)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6013      	str	r3, [r2, #0]
}
 8001980:	bf00      	nop
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	50004600 	.word	0x50004600
 800198c:	50004710 	.word	0x50004710
 8001990:	016e3600 	.word	0x016e3600
 8001994:	2000ffc0 	.word	0x2000ffc0

08001998 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 800199c:	4b02      	ldr	r3, [pc, #8]	; (80019a8 <OSCHP_GetFrequency+0x10>)
}
 800199e:	4618      	mov	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	00b71b00 	.word	0x00b71b00

080019ac <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80019be:	b2db      	uxtb	r3, r3
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop

080019f0 <XMC_I2C_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/
/* Initializes the USIC channel by setting the data format, slave address, baudrate, transfer buffer */
void XMC_I2C_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  XMC_USIC_CH_Enable(channel);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 fb02 	bl	8002004 <XMC_USIC_CH_Enable>
  
  /* Data format configuration */
  channel->SCTR = ((uint32_t)TRANSMISSION_MODE << (uint32_t)USIC_CH_SCTR_TRM_Pos) | /* Transmision mode */
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4a0e      	ldr	r2, [pc, #56]	; (8001a3c <XMC_I2C_CH_Init+0x4c>)
 8001a04:	635a      	str	r2, [r3, #52]	; 0x34
                  ((uint32_t)WORDLENGTH << (uint32_t)USIC_CH_SCTR_WLE_Pos) | /* 8 data bits */
                  USIC_CH_SCTR_FLE_Msk |           /* unlimited data flow */
                  USIC_CH_SCTR_SDIR_Msk |          /* MSB shifted first */
                  USIC_CH_SCTR_PDL_Msk;            /* Passive Data Level */

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	889b      	ldrh	r3, [r3, #4]
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 f817 	bl	8001a40 <XMC_I2C_CH_SetSlaveAddress>
  (void)XMC_I2C_CH_SetBaudrate(channel, config->baudrate);
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4619      	mov	r1, r3
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 f831 	bl	8001a80 <XMC_I2C_CH_SetBaudrate>
    
  /* Enable transfer buffer */
  channel->TCSR = ((uint32_t)SET_TDV << (uint32_t)USIC_CH_TCSR_TDEN_Pos) | USIC_CH_TCSR_TDSSM_Msk;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001a24:	639a      	str	r2, [r3, #56]	; 0x38

  /* Clear status flags */
  channel->PSCR = 0xFFFFFFFFU;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f04f 32ff 	mov.w	r2, #4294967295
 8001a2c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Disable parity generation */
  channel->CCR = 0x0U;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	073f0303 	.word	0x073f0303

08001a40 <XMC_I2C_CH_SetSlaveAddress>:
/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	807b      	strh	r3, [r7, #2]
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
 8001a4c:	887b      	ldrh	r3, [r7, #2]
 8001a4e:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 8001a52:	f5b3 4ff0 	cmp.w	r3, #30720	; 0x7800
 8001a56:	d109      	bne.n	8001a6c <XMC_I2C_CH_SetSlaveAddress+0x2c>
  {
    channel->PCR_IICMode = (address & 0xffU) | ((address << 1) & 0xfe00U);
 8001a58:	887b      	ldrh	r3, [r7, #2]
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	887b      	ldrh	r3, [r7, #2]
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	f403 437e 	and.w	r3, r3, #65024	; 0xfe00
 8001a64:	431a      	orrs	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  else
  {
    channel->PCR_IICMode = ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
  }
}
 8001a6a:	e003      	b.n	8001a74 <XMC_I2C_CH_SetSlaveAddress+0x34>
  {
    channel->PCR_IICMode = (address & 0xffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
 8001a6c:	887b      	ldrh	r3, [r7, #2]
 8001a6e:	021a      	lsls	r2, r3, #8
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	63da      	str	r2, [r3, #60]	; 0x3c
  }
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <XMC_I2C_CH_SetBaudrate>:
  
  return (uint16_t)address;
}
/* Sets the baudrate and oversampling based on standard speed or fast speed */
XMC_I2C_CH_STATUS_t XMC_I2C_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  XMC_I2C_CH_STATUS_t status;
  
  status = XMC_I2C_CH_STATUS_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	73fb      	strb	r3, [r7, #15]
  
  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	4a17      	ldr	r2, [pc, #92]	; (8001af0 <XMC_I2C_CH_SetBaudrate+0x70>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d810      	bhi.n	8001ab8 <XMC_I2C_CH_SetBaudrate+0x38>
  {
		channel->PCR_IICMode &= (uint32_t)~USIC_CH_PCR_IICMode_STIM_Msk;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a9a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	63da      	str	r2, [r3, #60]	; 0x3c
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD) == XMC_USIC_CH_STATUS_OK)
 8001aa2:	220a      	movs	r2, #10
 8001aa4:	6839      	ldr	r1, [r7, #0]
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f000 fafa 	bl	80020a0 <XMC_USIC_CH_SetBaudrate>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d119      	bne.n	8001ae6 <XMC_I2C_CH_SetBaudrate+0x66>
    {
      status = XMC_I2C_CH_STATUS_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	73fb      	strb	r3, [r7, #15]
 8001ab6:	e016      	b.n	8001ae6 <XMC_I2C_CH_SetBaudrate+0x66>
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	4a0e      	ldr	r2, [pc, #56]	; (8001af4 <XMC_I2C_CH_SetBaudrate+0x74>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d810      	bhi.n	8001ae2 <XMC_I2C_CH_SetBaudrate+0x62>
  {
    channel->PCR_IICMode |= (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ac4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	63da      	str	r2, [r3, #60]	; 0x3c
    if (XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST) == XMC_USIC_CH_STATUS_OK)
 8001acc:	2219      	movs	r2, #25
 8001ace:	6839      	ldr	r1, [r7, #0]
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f000 fae5 	bl	80020a0 <XMC_USIC_CH_SetBaudrate>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d104      	bne.n	8001ae6 <XMC_I2C_CH_SetBaudrate+0x66>
    {
      status = XMC_I2C_CH_STATUS_OK;
 8001adc:	2300      	movs	r3, #0
 8001ade:	73fb      	strb	r3, [r7, #15]
 8001ae0:	e001      	b.n	8001ae6 <XMC_I2C_CH_SetBaudrate+0x66>
    }
  }
  else 
  {
    status = XMC_I2C_CH_STATUS_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	000186a0 	.word	0x000186a0
 8001af4:	00061a80 	.word	0x00061a80

08001af8 <XMC_I2C_CH_MasterStart>:
/* Sends master start condition along with read/write command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	460b      	mov	r3, r1
 8001b02:	807b      	strh	r3, [r7, #2]
 8001b04:	4613      	mov	r3, r2
 8001b06:	707b      	strb	r3, [r7, #1]
  uint32_t temp;
  
  temp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_START;
 8001b08:	887b      	ldrh	r3, [r7, #2]
 8001b0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	60fb      	str	r3, [r7, #12]
  if (command == XMC_I2C_CH_CMD_READ)
 8001b12:	787b      	ldrb	r3, [r7, #1]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d103      	bne.n	8001b20 <XMC_I2C_CH_MasterStart+0x28>
  {
    temp |= 0x1U;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001b26:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d110      	bne.n	8001b50 <XMC_I2C_CH_MasterStart+0x58>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001b2e:	bf00      	nop
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ff3b 	bl	80019ac <XMC_USIC_CH_GetTransmitBufferStatus>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b80      	cmp	r3, #128	; 0x80
 8001b3a:	d0f9      	beq.n	8001b30 <XMC_I2C_CH_MasterStart+0x38>
	{
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff ff43 	bl	80019cc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = temp;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
  else
  {
    channel->IN[0U] = temp;
  }
}
 8001b4e:	e003      	b.n	8001b58 <XMC_I2C_CH_MasterStart+0x60>

    channel->TBUF[0] = temp;
  }
  else
  {
    channel->IN[0U] = temp;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <XMC_I2C_CH_MasterRepeatedStart>:
/* Sends master repeated start condition along with read/write command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterRepeatedStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	460b      	mov	r3, r1
 8001b6a:	807b      	strh	r3, [r7, #2]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	707b      	strb	r3, [r7, #1]
  uint32_t tmp;
  tmp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_RESTART;
 8001b70:	887b      	ldrh	r3, [r7, #2]
 8001b72:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	60fb      	str	r3, [r7, #12]
  if (command == XMC_I2C_CH_CMD_READ)
 8001b7a:	787b      	ldrb	r3, [r7, #1]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d103      	bne.n	8001b88 <XMC_I2C_CH_MasterRepeatedStart+0x28>
  {
    tmp |= 0x1U;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001b8e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d110      	bne.n	8001bb8 <XMC_I2C_CH_MasterRepeatedStart+0x58>
  {  
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001b96:	bf00      	nop
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f7ff ff07 	bl	80019ac <XMC_USIC_CH_GetTransmitBufferStatus>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b80      	cmp	r3, #128	; 0x80
 8001ba2:	d0f9      	beq.n	8001b98 <XMC_I2C_CH_MasterRepeatedStart+0x38>
	{
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001ba4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff0f 	bl	80019cc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = tmp;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
  else
  {
    channel->IN[0U] = tmp;
  }
}
 8001bb6:	e003      	b.n	8001bc0 <XMC_I2C_CH_MasterRepeatedStart+0x60>

    channel->TBUF[0] = tmp;
  }
  else
  {
    channel->IN[0U] = tmp;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <XMC_I2C_CH_MasterStop>:

/* Sends master stop command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStop(XMC_USIC_CH_t *const channel)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001bd6:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d111      	bne.n	8001c02 <XMC_I2C_CH_MasterStop+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001bde:	bf00      	nop
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff fee3 	bl	80019ac <XMC_USIC_CH_GetTransmitBufferStatus>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b80      	cmp	r3, #128	; 0x80
 8001bea:	d0f9      	beq.n	8001be0 <XMC_I2C_CH_MasterStop+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001bec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff feeb 	bl	80019cc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001bfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
  else
  {
    channel->IN[0U] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
  }
}
 8001c00:	e004      	b.n	8001c0c <XMC_I2C_CH_MasterStop+0x44>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
  }
  else
  {
    channel->IN[0U] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001c08:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <XMC_I2C_CH_MasterTransmit>:

/* Sends master send command along with data to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterTransmit(XMC_USIC_CH_t *const channel, const uint8_t data)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	70fb      	strb	r3, [r7, #3]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001c26:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d110      	bne.n	8001c50 <XMC_I2C_CH_MasterTransmit+0x3c>
  {    
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001c2e:	bf00      	nop
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff febb 	bl	80019ac <XMC_USIC_CH_GetTransmitBufferStatus>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b80      	cmp	r3, #128	; 0x80
 8001c3a:	d0f9      	beq.n	8001c30 <XMC_I2C_CH_MasterTransmit+0x1c>
	{
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001c3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f7ff fec3 	bl	80019cc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8001c46:	78fa      	ldrb	r2, [r7, #3]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
  }
}
 8001c4e:	e003      	b.n	8001c58 <XMC_I2C_CH_MasterTransmit+0x44>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8001c50:	78fa      	ldrb	r2, [r7, #3]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <XMC_I2C_CH_MasterReceiveNack>:
  }
}

/* Sends master receive nack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveNack(XMC_USIC_CH_t *const channel)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001c6e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d111      	bne.n	8001c9a <XMC_I2C_CH_MasterReceiveNack+0x3a>
  {    
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001c76:	bf00      	nop
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff fe97 	bl	80019ac <XMC_USIC_CH_GetTransmitBufferStatus>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b80      	cmp	r3, #128	; 0x80
 8001c82:	d0f9      	beq.n	8001c78 <XMC_I2C_CH_MasterReceiveNack+0x18>
	{
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001c84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff fe9f 	bl	80019cc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001c94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
  else 
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
  }
}
 8001c98:	e004      	b.n	8001ca4 <XMC_I2C_CH_MasterReceiveNack+0x44>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
  }
  else 
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001ca0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <XMC_I2C_CH_GetReceivedData>:

/* Reads the data from RBUF if FIFO size is 0 otherwise from OUTR. */
uint8_t XMC_I2C_CH_GetReceivedData(const XMC_USIC_CH_t *const channel)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint8_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001cba:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d103      	bne.n	8001cca <XMC_I2C_CH_GetReceivedData+0x1e>
  {
    retval = (uint8_t)channel->RBUF;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc6:	73fb      	strb	r3, [r7, #15]
 8001cc8:	e003      	b.n	8001cd2 <XMC_I2C_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint8_t)channel->OUTR;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001cd0:	73fb      	strb	r3, [r7, #15]
  }

  return retval;
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	607a      	str	r2, [r7, #4]
 8001cec:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8001cee:	7afb      	ldrb	r3, [r7, #11]
 8001cf0:	089b      	lsrs	r3, r3, #2
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	7afb      	ldrb	r3, [r7, #11]
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	3204      	adds	r2, #4
 8001d02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001d06:	7afb      	ldrb	r3, [r7, #11]
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	21f8      	movs	r1, #248	; 0xf8
 8001d10:	fa01 f303 	lsl.w	r3, r1, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	ea02 0103 	and.w	r1, r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	1d02      	adds	r2, r0, #4
 8001d1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001d26:	7afb      	ldrb	r3, [r7, #11]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	2103      	movs	r1, #3
 8001d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	401a      	ands	r2, r3
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4a38      	ldr	r2, [pc, #224]	; (8001e1c <XMC_GPIO_Init+0x13c>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d003      	beq.n	8001d48 <XMC_GPIO_Init+0x68>
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4a37      	ldr	r2, [pc, #220]	; (8001e20 <XMC_GPIO_Init+0x140>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d10a      	bne.n	8001d5e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d4c:	7afb      	ldrb	r3, [r7, #11]
 8001d4e:	2101      	movs	r1, #1
 8001d50:	fa01 f303 	lsl.w	r3, r1, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	401a      	ands	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	661a      	str	r2, [r3, #96]	; 0x60
 8001d5c:	e03c      	b.n	8001dd8 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	7afb      	ldrb	r3, [r7, #11]
 8001d64:	409a      	lsls	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8001d6a:	7afb      	ldrb	r3, [r7, #11]
 8001d6c:	08db      	lsrs	r3, r3, #3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	7afb      	ldrb	r3, [r7, #11]
 8001d74:	08db      	lsrs	r3, r3, #3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	461a      	mov	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3210      	adds	r2, #16
 8001d7e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001d82:	7afb      	ldrb	r3, [r7, #11]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	2107      	movs	r1, #7
 8001d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	ea02 0103 	and.w	r1, r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f100 0210 	add.w	r2, r0, #16
 8001d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8001da0:	7afb      	ldrb	r3, [r7, #11]
 8001da2:	08db      	lsrs	r3, r3, #3
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	7afb      	ldrb	r3, [r7, #11]
 8001daa:	08db      	lsrs	r3, r3, #3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	461a      	mov	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	3210      	adds	r2, #16
 8001db4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	7a1b      	ldrb	r3, [r3, #8]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	7afb      	ldrb	r3, [r7, #11]
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dca:	ea42 0103 	orr.w	r1, r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f100 0210 	add.w	r2, r0, #16
 8001dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8001dd8:	7afb      	ldrb	r3, [r7, #11]
 8001dda:	089b      	lsrs	r3, r3, #2
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	4618      	mov	r0, r3
 8001de0:	7afb      	ldrb	r3, [r7, #11]
 8001de2:	089b      	lsrs	r3, r3, #2
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	461a      	mov	r2, r3
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	3204      	adds	r2, #4
 8001dec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	4619      	mov	r1, r3
 8001df6:	7afb      	ldrb	r3, [r7, #11]
 8001df8:	f003 0303 	and.w	r3, r3, #3
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	ea42 0103 	orr.w	r1, r2, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1d02      	adds	r2, r0, #4
 8001e0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001e0e:	bf00      	nop
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	48028e00 	.word	0x48028e00
 8001e20:	48028f00 	.word	0x48028f00

08001e24 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001e36:	b2db      	uxtb	r3, r3
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
 8001e6a:	2310      	movs	r3, #16
 8001e6c:	60fb      	str	r3, [r7, #12]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 f8c8 	bl	8002004 <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	79db      	ldrb	r3, [r3, #7]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d002      	beq.n	8001e82 <XMC_UART_CH_Init+0x22>
  {
    oversampling = (uint32_t)config->oversampling;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	79db      	ldrb	r3, [r3, #7]
 8001e80:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4619      	mov	r1, r3
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f908 	bl	80020a0 <XMC_USIC_CH_SetBaudrate>
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision 
   * Enable Transfer Status BUSY
   */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	799b      	ldrb	r3, [r3, #6]
 8001e94:	3b01      	subs	r3, #1
 8001e96:	005a      	lsls	r2, r3, #1
                                    (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	085b      	lsrs	r3, r3, #1
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	021b      	lsls	r3, r3, #8
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision 
   * Enable Transfer Status BUSY
   */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001ea6:	f043 0301 	orr.w	r3, r3, #1
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	791b      	ldrb	r3, [r3, #4]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	061b      	lsls	r3, r3, #24
 8001eb6:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	635a      	str	r2, [r3, #52]	; 0x34
                             ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	795b      	ldrb	r3, [r3, #5]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d009      	beq.n	8001eda <XMC_UART_CH_Init+0x7a>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	795b      	ldrb	r3, [r3, #5]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	041b      	lsls	r3, r3, #16
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	635a      	str	r2, [r3, #52]	; 0x34
 8001ed8:	e008      	b.n	8001eec <XMC_UART_CH_Init+0x8c>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	791b      	ldrb	r3, [r3, #4]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	041b      	lsls	r3, r3, #16
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001ef2:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8001efa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	891b      	ldrh	r3, [r3, #8]
 8001f00:	461a      	mov	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001f06:	bf00      	nop
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop

08001f10 <XMC_UART_CH_Transmit>:
  } 
  return status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	807b      	strh	r3, [r7, #2]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001f22:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d110      	bne.n	8001f4c <XMC_UART_CH_Transmit+0x3c>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001f2a:	bf00      	nop
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7ff ff79 	bl	8001e24 <XMC_USIC_CH_GetTransmitBufferStatus>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b80      	cmp	r3, #128	; 0x80
 8001f36:	d0f9      	beq.n	8001f2c <XMC_UART_CH_Transmit+0x1c>
    {
    }
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001f38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7ff ff81 	bl	8001e44 <XMC_UART_CH_ClearStatusFlag>
  
    /*Transmit data */
    channel->TBUF[0U] = data;
 8001f42:	887a      	ldrh	r2, [r7, #2]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
  else
  {
    channel->IN[0U] = data;
  }
}
 8001f4a:	e003      	b.n	8001f54 <XMC_UART_CH_Transmit+0x44>
    /*Transmit data */
    channel->TBUF[0U] = data;
  }
  else
  {
    channel->IN[0U] = data;
 8001f4c:	887a      	ldrh	r2, [r7, #2]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001f54:	bf00      	nop
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001f6a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d103      	bne.n	8001f7a <XMC_UART_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f76:	81fb      	strh	r3, [r7, #14]
 8001f78:	e003      	b.n	8001f82 <XMC_UART_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001f80:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 8001f82:	89fb      	ldrh	r3, [r7, #14]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f94:	4b03      	ldr	r3, [pc, #12]	; (8001fa4 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	2000ffc0 	.word	0x2000ffc0

08001fa8 <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	0f1b      	lsrs	r3, r3, #28
 8001fb4:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001fbc:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <XMC_SCU_RESET_DeassertPeripheralReset+0x38>)
 8001fcc:	4413      	add	r3, r2
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	601a      	str	r2, [r3, #0]
}
 8001fd2:	bf00      	nop
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	50004414 	.word	0x50004414

08001fe4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8001fe8:	f7ff ffd2 	bl	8001f90 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8001fec:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 8001fee:	4b04      	ldr	r3, [pc, #16]	; (8002000 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8001ff6:	fa22 f303 	lsr.w	r3, r2, r3
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	50004600 	.word	0x50004600

08002004 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a1b      	ldr	r2, [pc, #108]	; (800207c <XMC_USIC_CH_Enable+0x78>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d003      	beq.n	800201c <XMC_USIC_CH_Enable+0x18>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a1a      	ldr	r2, [pc, #104]	; (8002080 <XMC_USIC_CH_Enable+0x7c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d103      	bne.n	8002024 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 800201c:	4819      	ldr	r0, [pc, #100]	; (8002084 <XMC_USIC_CH_Enable+0x80>)
 800201e:	f000 f91f 	bl	8002260 <XMC_USIC_Enable>
 8002022:	e016      	b.n	8002052 <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a18      	ldr	r2, [pc, #96]	; (8002088 <XMC_USIC_CH_Enable+0x84>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d003      	beq.n	8002034 <XMC_USIC_CH_Enable+0x30>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a17      	ldr	r2, [pc, #92]	; (800208c <XMC_USIC_CH_Enable+0x88>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d103      	bne.n	800203c <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 8002034:	4816      	ldr	r0, [pc, #88]	; (8002090 <XMC_USIC_CH_Enable+0x8c>)
 8002036:	f000 f913 	bl	8002260 <XMC_USIC_Enable>
 800203a:	e00a      	b.n	8002052 <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a15      	ldr	r2, [pc, #84]	; (8002094 <XMC_USIC_CH_Enable+0x90>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d003      	beq.n	800204c <XMC_USIC_CH_Enable+0x48>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a14      	ldr	r2, [pc, #80]	; (8002098 <XMC_USIC_CH_Enable+0x94>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d102      	bne.n	8002052 <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 800204c:	4813      	ldr	r0, [pc, #76]	; (800209c <XMC_USIC_CH_Enable+0x98>)
 800204e:	f000 f907 	bl	8002260 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2203      	movs	r2, #3
 8002056:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 8002058:	bf00      	nop
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b00      	cmp	r3, #0
 8002064:	d0f9      	beq.n	800205a <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	f023 020f 	bic.w	r2, r3, #15
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40030000 	.word	0x40030000
 8002080:	40030200 	.word	0x40030200
 8002084:	40030008 	.word	0x40030008
 8002088:	48020000 	.word	0x48020000
 800208c:	48020200 	.word	0x48020200
 8002090:	48020008 	.word	0x48020008
 8002094:	48024000 	.word	0x48024000
 8002098:	48024200 	.word	0x48024200
 800209c:	48024008 	.word	0x48024008

080020a0 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08e      	sub	sp, #56	; 0x38
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	2b63      	cmp	r3, #99	; 0x63
 80020b0:	d958      	bls.n	8002164 <XMC_USIC_CH_SetBaudrate+0xc4>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d055      	beq.n	8002164 <XMC_USIC_CH_SetBaudrate+0xc4>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 80020b8:	f7ff ff94 	bl	8001fe4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80020bc:	4602      	mov	r2, r0
 80020be:	4b2e      	ldr	r3, [pc, #184]	; (8002178 <XMC_USIC_CH_SetBaudrate+0xd8>)
 80020c0:	fba3 2302 	umull	r2, r3, r3, r2
 80020c4:	095b      	lsrs	r3, r3, #5
 80020c6:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4a2b      	ldr	r2, [pc, #172]	; (8002178 <XMC_USIC_CH_SetBaudrate+0xd8>)
 80020cc:	fba2 2303 	umull	r2, r3, r2, r3
 80020d0:	095b      	lsrs	r3, r3, #5
 80020d2:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
 80020d4:	2301      	movs	r3, #1
 80020d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 80020d8:	2301      	movs	r3, #1
 80020da:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 80020dc:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80020e0:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 80020e2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80020e6:	633b      	str	r3, [r7, #48]	; 0x30
 80020e8:	e022      	b.n	8002130 <XMC_USIC_CH_SetBaudrate+0x90>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020ee:	fb02 f203 	mul.w	r2, r2, r3
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	fb01 f303 	mul.w	r3, r1, r3
 80020fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fe:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	0a9b      	lsrs	r3, r3, #10
 8002104:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800210c:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002114:	d209      	bcs.n	800212a <XMC_USIC_CH_SetBaudrate+0x8a>
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	429a      	cmp	r2, r3
 800211c:	d205      	bcs.n	800212a <XMC_USIC_CH_SetBaudrate+0x8a>
      {
        pdiv_frac_min = pdiv_frac;
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 8002126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002128:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 800212a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800212c:	3b01      	subs	r3, #1
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
 8002130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1d9      	bne.n	80020ea <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 8002136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002138:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	695a      	ldr	r2, [r3, #20]
 8002144:	4b0d      	ldr	r3, [pc, #52]	; (800217c <XMC_USIC_CH_SetBaudrate+0xdc>)
 8002146:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	3a01      	subs	r2, #1
 800214c:	0292      	lsls	r2, r2, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 800214e:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 8002150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002152:	3b01      	subs	r3, #1
 8002154:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8002156:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
 800215c:	2300      	movs	r3, #0
 800215e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002162:	e002      	b.n	800216a <XMC_USIC_CH_SetBaudrate+0xca>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  return status;
 800216a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800216e:	4618      	mov	r0, r3
 8002170:	3738      	adds	r7, #56	; 0x38
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	51eb851f 	.word	0x51eb851f
 800217c:	fc0080ef 	.word	0xfc0080ef

08002180 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	603b      	str	r3, [r7, #0]
 800218c:	4613      	mov	r3, r2
 800218e:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002196:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80021a6:	4b09      	ldr	r3, [pc, #36]	; (80021cc <XMC_USIC_CH_TXFIFO_Configure+0x4c>)
 80021a8:	4013      	ands	r3, r2
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	0211      	lsls	r1, r2, #8
 80021ae:	68ba      	ldr	r2, [r7, #8]
 80021b0:	4311      	orrs	r1, r2
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
 80021b2:	79fa      	ldrb	r2, [r7, #7]
 80021b4:	0612      	lsls	r2, r2, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 80021b6:	430a      	orrs	r2, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
 80021b8:	431a      	orrs	r2, r3
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
 80021c0:	bf00      	nop
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	f8ffc0c0 	.word	0xf8ffc0c0

080021d0 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	603b      	str	r3, [r7, #0]
 80021dc:	4613      	mov	r3, r2
 80021de:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80021e6:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80021f6:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <XMC_USIC_CH_RXFIFO_Configure+0x50>)
 80021f8:	4013      	ands	r3, r2
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
 80021fa:	683a      	ldr	r2, [r7, #0]
 80021fc:	0211      	lsls	r1, r2, #8
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	4311      	orrs	r1, r2
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
 8002202:	79fa      	ldrb	r2, [r7, #7]
 8002204:	0612      	lsls	r2, r2, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
 8002206:	430a      	orrs	r2, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8002208:	4313      	orrs	r3, r2
 800220a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
 8002214:	bf00      	nop
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	efffc0c0 	.word	0xefffc0c0

08002224 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:
}

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	460b      	mov	r3, r1
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	72fb      	strb	r3, [r7, #11]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8002238:	7afb      	ldrb	r3, [r7, #11]
 800223a:	2107      	movs	r1, #7
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
 8002244:	7afb      	ldrb	r3, [r7, #11]
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 800224c:	431a      	orrs	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                   (service_request << (uint32_t)interrupt_node));
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a0d      	ldr	r2, [pc, #52]	; (80022a0 <XMC_USIC_Enable+0x40>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d104      	bne.n	800227a <XMC_USIC_Enable+0x1a>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8002270:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002274:	f7ff fe98 	bl	8001fa8 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 8002278:	e00e      	b.n	8002298 <XMC_USIC_Enable+0x38>
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
#endif	
  }
#if defined(USIC1)  
  else if (usic == USIC1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a09      	ldr	r2, [pc, #36]	; (80022a4 <XMC_USIC_Enable+0x44>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d103      	bne.n	800228a <XMC_USIC_Enable+0x2a>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
#endif	
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8002282:	4809      	ldr	r0, [pc, #36]	; (80022a8 <XMC_USIC_Enable+0x48>)
 8002284:	f7ff fe90 	bl	8001fa8 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 8002288:	e006      	b.n	8002298 <XMC_USIC_Enable+0x38>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
#endif	
  }
#endif  
#if defined(USIC2)  
  else if (usic == USIC2)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a07      	ldr	r2, [pc, #28]	; (80022ac <XMC_USIC_Enable+0x4c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d102      	bne.n	8002298 <XMC_USIC_Enable+0x38>
  {
#if defined(CLOCK_GATING_SUPPORTED) 
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 8002292:	4807      	ldr	r0, [pc, #28]	; (80022b0 <XMC_USIC_Enable+0x50>)
 8002294:	f7ff fe88 	bl	8001fa8 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 8002298:	bf00      	nop
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40030008 	.word	0x40030008
 80022a4:	48020008 	.word	0x48020008
 80022a8:	10000080 	.word	0x10000080
 80022ac:	48024008 	.word	0x48024008
 80022b0:	10000100 	.word	0x10000100

080022b4 <__libc_init_array>:
 80022b4:	b570      	push	{r4, r5, r6, lr}
 80022b6:	4e0f      	ldr	r6, [pc, #60]	; (80022f4 <__libc_init_array+0x40>)
 80022b8:	4d0f      	ldr	r5, [pc, #60]	; (80022f8 <__libc_init_array+0x44>)
 80022ba:	1b76      	subs	r6, r6, r5
 80022bc:	10b6      	asrs	r6, r6, #2
 80022be:	bf18      	it	ne
 80022c0:	2400      	movne	r4, #0
 80022c2:	d005      	beq.n	80022d0 <__libc_init_array+0x1c>
 80022c4:	3401      	adds	r4, #1
 80022c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80022ca:	4798      	blx	r3
 80022cc:	42a6      	cmp	r6, r4
 80022ce:	d1f9      	bne.n	80022c4 <__libc_init_array+0x10>
 80022d0:	4e0a      	ldr	r6, [pc, #40]	; (80022fc <__libc_init_array+0x48>)
 80022d2:	4d0b      	ldr	r5, [pc, #44]	; (8002300 <__libc_init_array+0x4c>)
 80022d4:	1b76      	subs	r6, r6, r5
 80022d6:	f7ff f97d 	bl	80015d4 <_init>
 80022da:	10b6      	asrs	r6, r6, #2
 80022dc:	bf18      	it	ne
 80022de:	2400      	movne	r4, #0
 80022e0:	d006      	beq.n	80022f0 <__libc_init_array+0x3c>
 80022e2:	3401      	adds	r4, #1
 80022e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80022e8:	4798      	blx	r3
 80022ea:	42a6      	cmp	r6, r4
 80022ec:	d1f9      	bne.n	80022e2 <__libc_init_array+0x2e>
 80022ee:	bd70      	pop	{r4, r5, r6, pc}
 80022f0:	bd70      	pop	{r4, r5, r6, pc}
 80022f2:	bf00      	nop
 80022f4:	200009e0 	.word	0x200009e0
 80022f8:	200009e0 	.word	0x200009e0
 80022fc:	200009e0 	.word	0x200009e0
 8002300:	200009e0 	.word	0x200009e0

08002304 <memcpy>:
 8002304:	4684      	mov	ip, r0
 8002306:	ea41 0300 	orr.w	r3, r1, r0
 800230a:	f013 0303 	ands.w	r3, r3, #3
 800230e:	d16d      	bne.n	80023ec <memcpy+0xe8>
 8002310:	3a40      	subs	r2, #64	; 0x40
 8002312:	d341      	bcc.n	8002398 <memcpy+0x94>
 8002314:	f851 3b04 	ldr.w	r3, [r1], #4
 8002318:	f840 3b04 	str.w	r3, [r0], #4
 800231c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002320:	f840 3b04 	str.w	r3, [r0], #4
 8002324:	f851 3b04 	ldr.w	r3, [r1], #4
 8002328:	f840 3b04 	str.w	r3, [r0], #4
 800232c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002330:	f840 3b04 	str.w	r3, [r0], #4
 8002334:	f851 3b04 	ldr.w	r3, [r1], #4
 8002338:	f840 3b04 	str.w	r3, [r0], #4
 800233c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002340:	f840 3b04 	str.w	r3, [r0], #4
 8002344:	f851 3b04 	ldr.w	r3, [r1], #4
 8002348:	f840 3b04 	str.w	r3, [r0], #4
 800234c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002350:	f840 3b04 	str.w	r3, [r0], #4
 8002354:	f851 3b04 	ldr.w	r3, [r1], #4
 8002358:	f840 3b04 	str.w	r3, [r0], #4
 800235c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002360:	f840 3b04 	str.w	r3, [r0], #4
 8002364:	f851 3b04 	ldr.w	r3, [r1], #4
 8002368:	f840 3b04 	str.w	r3, [r0], #4
 800236c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002370:	f840 3b04 	str.w	r3, [r0], #4
 8002374:	f851 3b04 	ldr.w	r3, [r1], #4
 8002378:	f840 3b04 	str.w	r3, [r0], #4
 800237c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002380:	f840 3b04 	str.w	r3, [r0], #4
 8002384:	f851 3b04 	ldr.w	r3, [r1], #4
 8002388:	f840 3b04 	str.w	r3, [r0], #4
 800238c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002390:	f840 3b04 	str.w	r3, [r0], #4
 8002394:	3a40      	subs	r2, #64	; 0x40
 8002396:	d2bd      	bcs.n	8002314 <memcpy+0x10>
 8002398:	3230      	adds	r2, #48	; 0x30
 800239a:	d311      	bcc.n	80023c0 <memcpy+0xbc>
 800239c:	f851 3b04 	ldr.w	r3, [r1], #4
 80023a0:	f840 3b04 	str.w	r3, [r0], #4
 80023a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80023a8:	f840 3b04 	str.w	r3, [r0], #4
 80023ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80023b0:	f840 3b04 	str.w	r3, [r0], #4
 80023b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80023b8:	f840 3b04 	str.w	r3, [r0], #4
 80023bc:	3a10      	subs	r2, #16
 80023be:	d2ed      	bcs.n	800239c <memcpy+0x98>
 80023c0:	320c      	adds	r2, #12
 80023c2:	d305      	bcc.n	80023d0 <memcpy+0xcc>
 80023c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80023c8:	f840 3b04 	str.w	r3, [r0], #4
 80023cc:	3a04      	subs	r2, #4
 80023ce:	d2f9      	bcs.n	80023c4 <memcpy+0xc0>
 80023d0:	3204      	adds	r2, #4
 80023d2:	d008      	beq.n	80023e6 <memcpy+0xe2>
 80023d4:	07d2      	lsls	r2, r2, #31
 80023d6:	bf1c      	itt	ne
 80023d8:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80023dc:	f800 3b01 	strbne.w	r3, [r0], #1
 80023e0:	d301      	bcc.n	80023e6 <memcpy+0xe2>
 80023e2:	880b      	ldrh	r3, [r1, #0]
 80023e4:	8003      	strh	r3, [r0, #0]
 80023e6:	4660      	mov	r0, ip
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	2a08      	cmp	r2, #8
 80023ee:	d313      	bcc.n	8002418 <memcpy+0x114>
 80023f0:	078b      	lsls	r3, r1, #30
 80023f2:	d08d      	beq.n	8002310 <memcpy+0xc>
 80023f4:	f010 0303 	ands.w	r3, r0, #3
 80023f8:	d08a      	beq.n	8002310 <memcpy+0xc>
 80023fa:	f1c3 0304 	rsb	r3, r3, #4
 80023fe:	1ad2      	subs	r2, r2, r3
 8002400:	07db      	lsls	r3, r3, #31
 8002402:	bf1c      	itt	ne
 8002404:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8002408:	f800 3b01 	strbne.w	r3, [r0], #1
 800240c:	d380      	bcc.n	8002310 <memcpy+0xc>
 800240e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8002412:	f820 3b02 	strh.w	r3, [r0], #2
 8002416:	e77b      	b.n	8002310 <memcpy+0xc>
 8002418:	3a04      	subs	r2, #4
 800241a:	d3d9      	bcc.n	80023d0 <memcpy+0xcc>
 800241c:	3a01      	subs	r2, #1
 800241e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002422:	f800 3b01 	strb.w	r3, [r0], #1
 8002426:	d2f9      	bcs.n	800241c <memcpy+0x118>
 8002428:	780b      	ldrb	r3, [r1, #0]
 800242a:	7003      	strb	r3, [r0, #0]
 800242c:	784b      	ldrb	r3, [r1, #1]
 800242e:	7043      	strb	r3, [r0, #1]
 8002430:	788b      	ldrb	r3, [r1, #2]
 8002432:	7083      	strb	r3, [r0, #2]
 8002434:	4660      	mov	r0, ip
 8002436:	4770      	bx	lr

08002438 <memset>:
 8002438:	b470      	push	{r4, r5, r6}
 800243a:	0784      	lsls	r4, r0, #30
 800243c:	d046      	beq.n	80024cc <memset+0x94>
 800243e:	1e54      	subs	r4, r2, #1
 8002440:	2a00      	cmp	r2, #0
 8002442:	d041      	beq.n	80024c8 <memset+0x90>
 8002444:	b2cd      	uxtb	r5, r1
 8002446:	4603      	mov	r3, r0
 8002448:	e002      	b.n	8002450 <memset+0x18>
 800244a:	1e62      	subs	r2, r4, #1
 800244c:	b3e4      	cbz	r4, 80024c8 <memset+0x90>
 800244e:	4614      	mov	r4, r2
 8002450:	f803 5b01 	strb.w	r5, [r3], #1
 8002454:	079a      	lsls	r2, r3, #30
 8002456:	d1f8      	bne.n	800244a <memset+0x12>
 8002458:	2c03      	cmp	r4, #3
 800245a:	d92e      	bls.n	80024ba <memset+0x82>
 800245c:	b2cd      	uxtb	r5, r1
 800245e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8002462:	2c0f      	cmp	r4, #15
 8002464:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8002468:	d919      	bls.n	800249e <memset+0x66>
 800246a:	f103 0210 	add.w	r2, r3, #16
 800246e:	4626      	mov	r6, r4
 8002470:	3e10      	subs	r6, #16
 8002472:	2e0f      	cmp	r6, #15
 8002474:	f842 5c10 	str.w	r5, [r2, #-16]
 8002478:	f842 5c0c 	str.w	r5, [r2, #-12]
 800247c:	f842 5c08 	str.w	r5, [r2, #-8]
 8002480:	f842 5c04 	str.w	r5, [r2, #-4]
 8002484:	f102 0210 	add.w	r2, r2, #16
 8002488:	d8f2      	bhi.n	8002470 <memset+0x38>
 800248a:	f1a4 0210 	sub.w	r2, r4, #16
 800248e:	f022 020f 	bic.w	r2, r2, #15
 8002492:	f004 040f 	and.w	r4, r4, #15
 8002496:	3210      	adds	r2, #16
 8002498:	2c03      	cmp	r4, #3
 800249a:	4413      	add	r3, r2
 800249c:	d90d      	bls.n	80024ba <memset+0x82>
 800249e:	461e      	mov	r6, r3
 80024a0:	4622      	mov	r2, r4
 80024a2:	3a04      	subs	r2, #4
 80024a4:	2a03      	cmp	r2, #3
 80024a6:	f846 5b04 	str.w	r5, [r6], #4
 80024aa:	d8fa      	bhi.n	80024a2 <memset+0x6a>
 80024ac:	1f22      	subs	r2, r4, #4
 80024ae:	f022 0203 	bic.w	r2, r2, #3
 80024b2:	3204      	adds	r2, #4
 80024b4:	4413      	add	r3, r2
 80024b6:	f004 0403 	and.w	r4, r4, #3
 80024ba:	b12c      	cbz	r4, 80024c8 <memset+0x90>
 80024bc:	b2c9      	uxtb	r1, r1
 80024be:	441c      	add	r4, r3
 80024c0:	f803 1b01 	strb.w	r1, [r3], #1
 80024c4:	42a3      	cmp	r3, r4
 80024c6:	d1fb      	bne.n	80024c0 <memset+0x88>
 80024c8:	bc70      	pop	{r4, r5, r6}
 80024ca:	4770      	bx	lr
 80024cc:	4614      	mov	r4, r2
 80024ce:	4603      	mov	r3, r0
 80024d0:	e7c2      	b.n	8002458 <memset+0x20>
 80024d2:	bf00      	nop

080024d4 <printf>:
 80024d4:	b40f      	push	{r0, r1, r2, r3}
 80024d6:	b500      	push	{lr}
 80024d8:	4907      	ldr	r1, [pc, #28]	; (80024f8 <printf+0x24>)
 80024da:	b083      	sub	sp, #12
 80024dc:	ab04      	add	r3, sp, #16
 80024de:	6808      	ldr	r0, [r1, #0]
 80024e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80024e4:	6881      	ldr	r1, [r0, #8]
 80024e6:	9301      	str	r3, [sp, #4]
 80024e8:	f001 fc56 	bl	8003d98 <_vfprintf_r>
 80024ec:	b003      	add	sp, #12
 80024ee:	f85d eb04 	ldr.w	lr, [sp], #4
 80024f2:	b004      	add	sp, #16
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000460 	.word	0x20000460

080024fc <_puts_r>:
 80024fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024fe:	4605      	mov	r5, r0
 8002500:	b089      	sub	sp, #36	; 0x24
 8002502:	4608      	mov	r0, r1
 8002504:	460c      	mov	r4, r1
 8002506:	f000 f85b 	bl	80025c0 <strlen>
 800250a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800250c:	4f14      	ldr	r7, [pc, #80]	; (8002560 <_puts_r+0x64>)
 800250e:	9404      	str	r4, [sp, #16]
 8002510:	2601      	movs	r6, #1
 8002512:	1c44      	adds	r4, r0, #1
 8002514:	a904      	add	r1, sp, #16
 8002516:	2202      	movs	r2, #2
 8002518:	9403      	str	r4, [sp, #12]
 800251a:	9005      	str	r0, [sp, #20]
 800251c:	68ac      	ldr	r4, [r5, #8]
 800251e:	9706      	str	r7, [sp, #24]
 8002520:	9607      	str	r6, [sp, #28]
 8002522:	9101      	str	r1, [sp, #4]
 8002524:	9202      	str	r2, [sp, #8]
 8002526:	b1b3      	cbz	r3, 8002556 <_puts_r+0x5a>
 8002528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800252c:	049a      	lsls	r2, r3, #18
 800252e:	d406      	bmi.n	800253e <_puts_r+0x42>
 8002530:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002532:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002536:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800253a:	81a3      	strh	r3, [r4, #12]
 800253c:	6662      	str	r2, [r4, #100]	; 0x64
 800253e:	4621      	mov	r1, r4
 8002540:	4628      	mov	r0, r5
 8002542:	aa01      	add	r2, sp, #4
 8002544:	f004 faa6 	bl	8006a94 <__sfvwrite_r>
 8002548:	2800      	cmp	r0, #0
 800254a:	bf14      	ite	ne
 800254c:	f04f 30ff 	movne.w	r0, #4294967295
 8002550:	200a      	moveq	r0, #10
 8002552:	b009      	add	sp, #36	; 0x24
 8002554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002556:	4628      	mov	r0, r5
 8002558:	f004 f95c 	bl	8006814 <__sinit>
 800255c:	e7e4      	b.n	8002528 <_puts_r+0x2c>
 800255e:	bf00      	nop
 8002560:	08009444 	.word	0x08009444

08002564 <puts>:
 8002564:	4b02      	ldr	r3, [pc, #8]	; (8002570 <puts+0xc>)
 8002566:	4601      	mov	r1, r0
 8002568:	6818      	ldr	r0, [r3, #0]
 800256a:	f7ff bfc7 	b.w	80024fc <_puts_r>
 800256e:	bf00      	nop
 8002570:	20000460 	.word	0x20000460

08002574 <sprintf>:
 8002574:	b40e      	push	{r1, r2, r3}
 8002576:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002578:	b09c      	sub	sp, #112	; 0x70
 800257a:	ab21      	add	r3, sp, #132	; 0x84
 800257c:	490f      	ldr	r1, [pc, #60]	; (80025bc <sprintf+0x48>)
 800257e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	4605      	mov	r5, r0
 8002586:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 800258a:	6808      	ldr	r0, [r1, #0]
 800258c:	9502      	str	r5, [sp, #8]
 800258e:	f44f 7702 	mov.w	r7, #520	; 0x208
 8002592:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8002596:	a902      	add	r1, sp, #8
 8002598:	9506      	str	r5, [sp, #24]
 800259a:	f8ad 7014 	strh.w	r7, [sp, #20]
 800259e:	9404      	str	r4, [sp, #16]
 80025a0:	9407      	str	r4, [sp, #28]
 80025a2:	f8ad 6016 	strh.w	r6, [sp, #22]
 80025a6:	f000 f87b 	bl	80026a0 <_svfprintf_r>
 80025aa:	9b02      	ldr	r3, [sp, #8]
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
 80025b0:	b01c      	add	sp, #112	; 0x70
 80025b2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80025b6:	b003      	add	sp, #12
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	20000460 	.word	0x20000460

080025c0 <strlen>:
 80025c0:	f890 f000 	pld	[r0]
 80025c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 80025c8:	f020 0107 	bic.w	r1, r0, #7
 80025cc:	f06f 0c00 	mvn.w	ip, #0
 80025d0:	f010 0407 	ands.w	r4, r0, #7
 80025d4:	f891 f020 	pld	[r1, #32]
 80025d8:	f040 8049 	bne.w	800266e <strlen+0xae>
 80025dc:	f04f 0400 	mov.w	r4, #0
 80025e0:	f06f 0007 	mvn.w	r0, #7
 80025e4:	e9d1 2300 	ldrd	r2, r3, [r1]
 80025e8:	f891 f040 	pld	[r1, #64]	; 0x40
 80025ec:	f100 0008 	add.w	r0, r0, #8
 80025f0:	fa82 f24c 	uadd8	r2, r2, ip
 80025f4:	faa4 f28c 	sel	r2, r4, ip
 80025f8:	fa83 f34c 	uadd8	r3, r3, ip
 80025fc:	faa2 f38c 	sel	r3, r2, ip
 8002600:	bb4b      	cbnz	r3, 8002656 <strlen+0x96>
 8002602:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8002606:	fa82 f24c 	uadd8	r2, r2, ip
 800260a:	f100 0008 	add.w	r0, r0, #8
 800260e:	faa4 f28c 	sel	r2, r4, ip
 8002612:	fa83 f34c 	uadd8	r3, r3, ip
 8002616:	faa2 f38c 	sel	r3, r2, ip
 800261a:	b9e3      	cbnz	r3, 8002656 <strlen+0x96>
 800261c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8002620:	fa82 f24c 	uadd8	r2, r2, ip
 8002624:	f100 0008 	add.w	r0, r0, #8
 8002628:	faa4 f28c 	sel	r2, r4, ip
 800262c:	fa83 f34c 	uadd8	r3, r3, ip
 8002630:	faa2 f38c 	sel	r3, r2, ip
 8002634:	b97b      	cbnz	r3, 8002656 <strlen+0x96>
 8002636:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800263a:	f101 0120 	add.w	r1, r1, #32
 800263e:	fa82 f24c 	uadd8	r2, r2, ip
 8002642:	f100 0008 	add.w	r0, r0, #8
 8002646:	faa4 f28c 	sel	r2, r4, ip
 800264a:	fa83 f34c 	uadd8	r3, r3, ip
 800264e:	faa2 f38c 	sel	r3, r2, ip
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0c6      	beq.n	80025e4 <strlen+0x24>
 8002656:	2a00      	cmp	r2, #0
 8002658:	bf04      	itt	eq
 800265a:	3004      	addeq	r0, #4
 800265c:	461a      	moveq	r2, r3
 800265e:	ba12      	rev	r2, r2
 8002660:	fab2 f282 	clz	r2, r2
 8002664:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 8002668:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800266c:	4770      	bx	lr
 800266e:	e9d1 2300 	ldrd	r2, r3, [r1]
 8002672:	f004 0503 	and.w	r5, r4, #3
 8002676:	f1c4 0000 	rsb	r0, r4, #0
 800267a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 800267e:	f014 0f04 	tst.w	r4, #4
 8002682:	f891 f040 	pld	[r1, #64]	; 0x40
 8002686:	fa0c f505 	lsl.w	r5, ip, r5
 800268a:	ea62 0205 	orn	r2, r2, r5
 800268e:	bf1c      	itt	ne
 8002690:	ea63 0305 	ornne	r3, r3, r5
 8002694:	4662      	movne	r2, ip
 8002696:	f04f 0400 	mov.w	r4, #0
 800269a:	e7a9      	b.n	80025f0 <strlen+0x30>
 800269c:	0000      	movs	r0, r0
	...

080026a0 <_svfprintf_r>:
 80026a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026a4:	b0c5      	sub	sp, #276	; 0x114
 80026a6:	460c      	mov	r4, r1
 80026a8:	9109      	str	r1, [sp, #36]	; 0x24
 80026aa:	4615      	mov	r5, r2
 80026ac:	930e      	str	r3, [sp, #56]	; 0x38
 80026ae:	900a      	str	r0, [sp, #40]	; 0x28
 80026b0:	f004 fb9c 	bl	8006dec <_localeconv_r>
 80026b4:	6803      	ldr	r3, [r0, #0]
 80026b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff ff81 	bl	80025c0 <strlen>
 80026be:	89a3      	ldrh	r3, [r4, #12]
 80026c0:	9016      	str	r0, [sp, #88]	; 0x58
 80026c2:	061e      	lsls	r6, r3, #24
 80026c4:	d503      	bpl.n	80026ce <_svfprintf_r+0x2e>
 80026c6:	6923      	ldr	r3, [r4, #16]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f001 8133 	beq.w	8003934 <_svfprintf_r+0x1294>
 80026ce:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8002968 <_svfprintf_r+0x2c8>
 80026d2:	2300      	movs	r3, #0
 80026d4:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80026d8:	9312      	str	r3, [sp, #72]	; 0x48
 80026da:	9329      	str	r3, [sp, #164]	; 0xa4
 80026dc:	9328      	str	r3, [sp, #160]	; 0xa0
 80026de:	9319      	str	r3, [sp, #100]	; 0x64
 80026e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80026e2:	f8df a290 	ldr.w	sl, [pc, #656]	; 8002974 <_svfprintf_r+0x2d4>
 80026e6:	ab34      	add	r3, sp, #208	; 0xd0
 80026e8:	9327      	str	r3, [sp, #156]	; 0x9c
 80026ea:	4699      	mov	r9, r3
 80026ec:	46a8      	mov	r8, r5
 80026ee:	f898 3000 	ldrb.w	r3, [r8]
 80026f2:	4644      	mov	r4, r8
 80026f4:	b1eb      	cbz	r3, 8002732 <_svfprintf_r+0x92>
 80026f6:	2b25      	cmp	r3, #37	; 0x25
 80026f8:	d102      	bne.n	8002700 <_svfprintf_r+0x60>
 80026fa:	e01a      	b.n	8002732 <_svfprintf_r+0x92>
 80026fc:	2b25      	cmp	r3, #37	; 0x25
 80026fe:	d003      	beq.n	8002708 <_svfprintf_r+0x68>
 8002700:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1f9      	bne.n	80026fc <_svfprintf_r+0x5c>
 8002708:	ebc8 0504 	rsb	r5, r8, r4
 800270c:	b18d      	cbz	r5, 8002732 <_svfprintf_r+0x92>
 800270e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002710:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8002712:	f8c9 8000 	str.w	r8, [r9]
 8002716:	3301      	adds	r3, #1
 8002718:	442a      	add	r2, r5
 800271a:	2b07      	cmp	r3, #7
 800271c:	f8c9 5004 	str.w	r5, [r9, #4]
 8002720:	9229      	str	r2, [sp, #164]	; 0xa4
 8002722:	9328      	str	r3, [sp, #160]	; 0xa0
 8002724:	f300 80a6 	bgt.w	8002874 <_svfprintf_r+0x1d4>
 8002728:	f109 0908 	add.w	r9, r9, #8
 800272c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800272e:	442b      	add	r3, r5
 8002730:	930b      	str	r3, [sp, #44]	; 0x2c
 8002732:	7823      	ldrb	r3, [r4, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 80a6 	beq.w	8002886 <_svfprintf_r+0x1e6>
 800273a:	2300      	movs	r3, #0
 800273c:	461a      	mov	r2, r3
 800273e:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8002742:	4619      	mov	r1, r3
 8002744:	930c      	str	r3, [sp, #48]	; 0x30
 8002746:	9307      	str	r3, [sp, #28]
 8002748:	f04f 3bff 	mov.w	fp, #4294967295
 800274c:	7863      	ldrb	r3, [r4, #1]
 800274e:	f104 0801 	add.w	r8, r4, #1
 8002752:	465d      	mov	r5, fp
 8002754:	f108 0801 	add.w	r8, r8, #1
 8002758:	f1a3 0020 	sub.w	r0, r3, #32
 800275c:	2858      	cmp	r0, #88	; 0x58
 800275e:	f200 8434 	bhi.w	8002fca <_svfprintf_r+0x92a>
 8002762:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002766:	03a0      	.short	0x03a0
 8002768:	04320432 	.word	0x04320432
 800276c:	043203a8 	.word	0x043203a8
 8002770:	04320432 	.word	0x04320432
 8002774:	04320432 	.word	0x04320432
 8002778:	03af0432 	.word	0x03af0432
 800277c:	043203bd 	.word	0x043203bd
 8002780:	00e2005d 	.word	0x00e2005d
 8002784:	01090432 	.word	0x01090432
 8002788:	01100110 	.word	0x01100110
 800278c:	01100110 	.word	0x01100110
 8002790:	01100110 	.word	0x01100110
 8002794:	01100110 	.word	0x01100110
 8002798:	04320110 	.word	0x04320110
 800279c:	04320432 	.word	0x04320432
 80027a0:	04320432 	.word	0x04320432
 80027a4:	04320432 	.word	0x04320432
 80027a8:	04320432 	.word	0x04320432
 80027ac:	01200432 	.word	0x01200432
 80027b0:	04320286 	.word	0x04320286
 80027b4:	04320286 	.word	0x04320286
 80027b8:	04320432 	.word	0x04320432
 80027bc:	02d40432 	.word	0x02d40432
 80027c0:	04320432 	.word	0x04320432
 80027c4:	043202e5 	.word	0x043202e5
 80027c8:	04320432 	.word	0x04320432
 80027cc:	04320432 	.word	0x04320432
 80027d0:	0432030f 	.word	0x0432030f
 80027d4:	033d0432 	.word	0x033d0432
 80027d8:	04320432 	.word	0x04320432
 80027dc:	04320432 	.word	0x04320432
 80027e0:	04320432 	.word	0x04320432
 80027e4:	04320432 	.word	0x04320432
 80027e8:	04320432 	.word	0x04320432
 80027ec:	0391037e 	.word	0x0391037e
 80027f0:	02860286 	.word	0x02860286
 80027f4:	03990286 	.word	0x03990286
 80027f8:	04320391 	.word	0x04320391
 80027fc:	04070432 	.word	0x04070432
 8002800:	04120432 	.word	0x04120432
 8002804:	006400a3 	.word	0x006400a3
 8002808:	043203c2 	.word	0x043203c2
 800280c:	043203c9 	.word	0x043203c9
 8002810:	043203ea 	.word	0x043203ea
 8002814:	03f20432 	.word	0x03f20432
 8002818:	980c      	ldr	r0, [sp, #48]	; 0x30
 800281a:	930e      	str	r3, [sp, #56]	; 0x38
 800281c:	4240      	negs	r0, r0
 800281e:	900c      	str	r0, [sp, #48]	; 0x30
 8002820:	9b07      	ldr	r3, [sp, #28]
 8002822:	f043 0304 	orr.w	r3, r3, #4
 8002826:	9307      	str	r3, [sp, #28]
 8002828:	f898 3000 	ldrb.w	r3, [r8]
 800282c:	e792      	b.n	8002754 <_svfprintf_r+0xb4>
 800282e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002830:	46ab      	mov	fp, r5
 8002832:	2100      	movs	r1, #0
 8002834:	6804      	ldr	r4, [r0, #0]
 8002836:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800283a:	1d07      	adds	r7, r0, #4
 800283c:	9807      	ldr	r0, [sp, #28]
 800283e:	2330      	movs	r3, #48	; 0x30
 8002840:	2278      	movs	r2, #120	; 0x78
 8002842:	458b      	cmp	fp, r1
 8002844:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
 8002848:	f04f 0500 	mov.w	r5, #0
 800284c:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 8002850:	f040 0302 	orr.w	r3, r0, #2
 8002854:	f2c0 83d6 	blt.w	8003004 <_svfprintf_r+0x964>
 8002858:	f020 0380 	bic.w	r3, r0, #128	; 0x80
 800285c:	f043 0302 	orr.w	r3, r3, #2
 8002860:	9307      	str	r3, [sp, #28]
 8002862:	ea54 0305 	orrs.w	r3, r4, r5
 8002866:	970e      	str	r7, [sp, #56]	; 0x38
 8002868:	f000 83a2 	beq.w	8002fb0 <_svfprintf_r+0x910>
 800286c:	460f      	mov	r7, r1
 800286e:	9211      	str	r2, [sp, #68]	; 0x44
 8002870:	483f      	ldr	r0, [pc, #252]	; (8002970 <_svfprintf_r+0x2d0>)
 8002872:	e2e6      	b.n	8002e42 <_svfprintf_r+0x7a2>
 8002874:	aa27      	add	r2, sp, #156	; 0x9c
 8002876:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002878:	980a      	ldr	r0, [sp, #40]	; 0x28
 800287a:	f005 fbff 	bl	800807c <__ssprint_r>
 800287e:	b948      	cbnz	r0, 8002894 <_svfprintf_r+0x1f4>
 8002880:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8002884:	e752      	b.n	800272c <_svfprintf_r+0x8c>
 8002886:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8002888:	b123      	cbz	r3, 8002894 <_svfprintf_r+0x1f4>
 800288a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800288c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800288e:	aa27      	add	r2, sp, #156	; 0x9c
 8002890:	f005 fbf4 	bl	800807c <__ssprint_r>
 8002894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002896:	899b      	ldrh	r3, [r3, #12]
 8002898:	f013 0f40 	tst.w	r3, #64	; 0x40
 800289c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800289e:	bf18      	it	ne
 80028a0:	f04f 33ff 	movne.w	r3, #4294967295
 80028a4:	4618      	mov	r0, r3
 80028a6:	b045      	add	sp, #276	; 0x114
 80028a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ac:	9311      	str	r3, [sp, #68]	; 0x44
 80028ae:	46ab      	mov	fp, r5
 80028b0:	2a00      	cmp	r2, #0
 80028b2:	f041 823b 	bne.w	8003d2c <_svfprintf_r+0x168c>
 80028b6:	9a07      	ldr	r2, [sp, #28]
 80028b8:	f012 0320 	ands.w	r3, r2, #32
 80028bc:	f000 8246 	beq.w	8002d4c <_svfprintf_r+0x6ac>
 80028c0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80028c2:	3707      	adds	r7, #7
 80028c4:	f027 0307 	bic.w	r3, r7, #7
 80028c8:	2700      	movs	r7, #0
 80028ca:	f103 0108 	add.w	r1, r3, #8
 80028ce:	45bb      	cmp	fp, r7
 80028d0:	910e      	str	r1, [sp, #56]	; 0x38
 80028d2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80028d6:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 80028da:	f2c0 8764 	blt.w	80037a6 <_svfprintf_r+0x1106>
 80028de:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 80028e2:	9307      	str	r3, [sp, #28]
 80028e4:	ea54 0305 	orrs.w	r3, r4, r5
 80028e8:	f000 8384 	beq.w	8002ff4 <_svfprintf_r+0x954>
 80028ec:	ae34      	add	r6, sp, #208	; 0xd0
 80028ee:	08e2      	lsrs	r2, r4, #3
 80028f0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 80028f4:	08e9      	lsrs	r1, r5, #3
 80028f6:	f004 0307 	and.w	r3, r4, #7
 80028fa:	460d      	mov	r5, r1
 80028fc:	4614      	mov	r4, r2
 80028fe:	3330      	adds	r3, #48	; 0x30
 8002900:	ea54 0205 	orrs.w	r2, r4, r5
 8002904:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8002908:	d1f1      	bne.n	80028ee <_svfprintf_r+0x24e>
 800290a:	9a07      	ldr	r2, [sp, #28]
 800290c:	07d1      	lsls	r1, r2, #31
 800290e:	f140 808f 	bpl.w	8002a30 <_svfprintf_r+0x390>
 8002912:	2b30      	cmp	r3, #48	; 0x30
 8002914:	f000 808c 	beq.w	8002a30 <_svfprintf_r+0x390>
 8002918:	2230      	movs	r2, #48	; 0x30
 800291a:	1e73      	subs	r3, r6, #1
 800291c:	f806 2c01 	strb.w	r2, [r6, #-1]
 8002920:	aa34      	add	r2, sp, #208	; 0xd0
 8002922:	1ad2      	subs	r2, r2, r3
 8002924:	920d      	str	r2, [sp, #52]	; 0x34
 8002926:	461e      	mov	r6, r3
 8002928:	e085      	b.n	8002a36 <_svfprintf_r+0x396>
 800292a:	f898 3000 	ldrb.w	r3, [r8]
 800292e:	2b2a      	cmp	r3, #42	; 0x2a
 8002930:	f108 0401 	add.w	r4, r8, #1
 8002934:	f001 81ec 	beq.w	8003d10 <_svfprintf_r+0x1670>
 8002938:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800293c:	2809      	cmp	r0, #9
 800293e:	bf98      	it	ls
 8002940:	2500      	movls	r5, #0
 8002942:	f201 818e 	bhi.w	8003c62 <_svfprintf_r+0x15c2>
 8002946:	f814 3b01 	ldrb.w	r3, [r4], #1
 800294a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800294e:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8002952:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8002956:	2809      	cmp	r0, #9
 8002958:	d9f5      	bls.n	8002946 <_svfprintf_r+0x2a6>
 800295a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 800295e:	46a0      	mov	r8, r4
 8002960:	e6fa      	b.n	8002758 <_svfprintf_r+0xb8>
 8002962:	bf00      	nop
 8002964:	f3af 8000 	nop.w
	...
 8002970:	0800947c 	.word	0x0800947c
 8002974:	08009448 	.word	0x08009448
 8002978:	9b07      	ldr	r3, [sp, #28]
 800297a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800297e:	9307      	str	r3, [sp, #28]
 8002980:	f898 3000 	ldrb.w	r3, [r8]
 8002984:	e6e6      	b.n	8002754 <_svfprintf_r+0xb4>
 8002986:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800298a:	2300      	movs	r3, #0
 800298c:	461c      	mov	r4, r3
 800298e:	f818 3b01 	ldrb.w	r3, [r8], #1
 8002992:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002996:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 800299a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800299e:	2809      	cmp	r0, #9
 80029a0:	d9f5      	bls.n	800298e <_svfprintf_r+0x2ee>
 80029a2:	940c      	str	r4, [sp, #48]	; 0x30
 80029a4:	e6d8      	b.n	8002758 <_svfprintf_r+0xb8>
 80029a6:	9311      	str	r3, [sp, #68]	; 0x44
 80029a8:	46ab      	mov	fp, r5
 80029aa:	2a00      	cmp	r2, #0
 80029ac:	f041 81cc 	bne.w	8003d48 <_svfprintf_r+0x16a8>
 80029b0:	9b07      	ldr	r3, [sp, #28]
 80029b2:	f043 0310 	orr.w	r3, r3, #16
 80029b6:	9307      	str	r3, [sp, #28]
 80029b8:	9b07      	ldr	r3, [sp, #28]
 80029ba:	069c      	lsls	r4, r3, #26
 80029bc:	f140 8537 	bpl.w	800342e <_svfprintf_r+0xd8e>
 80029c0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80029c2:	3707      	adds	r7, #7
 80029c4:	f027 0707 	bic.w	r7, r7, #7
 80029c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029cc:	f107 0108 	add.w	r1, r7, #8
 80029d0:	910e      	str	r1, [sp, #56]	; 0x38
 80029d2:	4614      	mov	r4, r2
 80029d4:	461d      	mov	r5, r3
 80029d6:	2a00      	cmp	r2, #0
 80029d8:	f173 0300 	sbcs.w	r3, r3, #0
 80029dc:	f2c0 8562 	blt.w	80034a4 <_svfprintf_r+0xe04>
 80029e0:	f1bb 0f00 	cmp.w	fp, #0
 80029e4:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 80029e8:	f2c0 853f 	blt.w	800346a <_svfprintf_r+0xdca>
 80029ec:	9b07      	ldr	r3, [sp, #28]
 80029ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029f2:	9307      	str	r3, [sp, #28]
 80029f4:	ea54 0305 	orrs.w	r3, r4, r5
 80029f8:	f000 81e8 	beq.w	8002dcc <_svfprintf_r+0x72c>
 80029fc:	2d00      	cmp	r5, #0
 80029fe:	bf08      	it	eq
 8002a00:	2c0a      	cmpeq	r4, #10
 8002a02:	f0c0 81e8 	bcc.w	8002dd6 <_svfprintf_r+0x736>
 8002a06:	ae34      	add	r6, sp, #208	; 0xd0
 8002a08:	4620      	mov	r0, r4
 8002a0a:	4629      	mov	r1, r5
 8002a0c:	220a      	movs	r2, #10
 8002a0e:	2300      	movs	r3, #0
 8002a10:	f006 fa88 	bl	8008f24 <__aeabi_uldivmod>
 8002a14:	3230      	adds	r2, #48	; 0x30
 8002a16:	f806 2d01 	strb.w	r2, [r6, #-1]!
 8002a1a:	4620      	mov	r0, r4
 8002a1c:	4629      	mov	r1, r5
 8002a1e:	2300      	movs	r3, #0
 8002a20:	220a      	movs	r2, #10
 8002a22:	f006 fa7f 	bl	8008f24 <__aeabi_uldivmod>
 8002a26:	4604      	mov	r4, r0
 8002a28:	460d      	mov	r5, r1
 8002a2a:	ea54 0305 	orrs.w	r3, r4, r5
 8002a2e:	d1eb      	bne.n	8002a08 <_svfprintf_r+0x368>
 8002a30:	ab34      	add	r3, sp, #208	; 0xd0
 8002a32:	1b9b      	subs	r3, r3, r6
 8002a34:	930d      	str	r3, [sp, #52]	; 0x34
 8002a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002a38:	455b      	cmp	r3, fp
 8002a3a:	bfb8      	it	lt
 8002a3c:	465b      	movlt	r3, fp
 8002a3e:	9308      	str	r3, [sp, #32]
 8002a40:	2300      	movs	r3, #0
 8002a42:	9313      	str	r3, [sp, #76]	; 0x4c
 8002a44:	b117      	cbz	r7, 8002a4c <_svfprintf_r+0x3ac>
 8002a46:	9b08      	ldr	r3, [sp, #32]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	9308      	str	r3, [sp, #32]
 8002a4c:	9b07      	ldr	r3, [sp, #28]
 8002a4e:	f013 0302 	ands.w	r3, r3, #2
 8002a52:	930f      	str	r3, [sp, #60]	; 0x3c
 8002a54:	d002      	beq.n	8002a5c <_svfprintf_r+0x3bc>
 8002a56:	9b08      	ldr	r3, [sp, #32]
 8002a58:	3302      	adds	r3, #2
 8002a5a:	9308      	str	r3, [sp, #32]
 8002a5c:	9b07      	ldr	r3, [sp, #28]
 8002a5e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 8002a62:	9310      	str	r3, [sp, #64]	; 0x40
 8002a64:	f040 82db 	bne.w	800301e <_svfprintf_r+0x97e>
 8002a68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002a6a:	9a08      	ldr	r2, [sp, #32]
 8002a6c:	1a9d      	subs	r5, r3, r2
 8002a6e:	2d00      	cmp	r5, #0
 8002a70:	f340 82d5 	ble.w	800301e <_svfprintf_r+0x97e>
 8002a74:	2d10      	cmp	r5, #16
 8002a76:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8002a78:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8002a7a:	4fa8      	ldr	r7, [pc, #672]	; (8002d1c <_svfprintf_r+0x67c>)
 8002a7c:	dd27      	ble.n	8002ace <_svfprintf_r+0x42e>
 8002a7e:	9618      	str	r6, [sp, #96]	; 0x60
 8002a80:	4648      	mov	r0, r9
 8002a82:	2410      	movs	r4, #16
 8002a84:	46b9      	mov	r9, r7
 8002a86:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8002a88:	462f      	mov	r7, r5
 8002a8a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002a8c:	e004      	b.n	8002a98 <_svfprintf_r+0x3f8>
 8002a8e:	3f10      	subs	r7, #16
 8002a90:	2f10      	cmp	r7, #16
 8002a92:	f100 0008 	add.w	r0, r0, #8
 8002a96:	dd16      	ble.n	8002ac6 <_svfprintf_r+0x426>
 8002a98:	3201      	adds	r2, #1
 8002a9a:	4ba0      	ldr	r3, [pc, #640]	; (8002d1c <_svfprintf_r+0x67c>)
 8002a9c:	9228      	str	r2, [sp, #160]	; 0xa0
 8002a9e:	3110      	adds	r1, #16
 8002aa0:	2a07      	cmp	r2, #7
 8002aa2:	9129      	str	r1, [sp, #164]	; 0xa4
 8002aa4:	e880 0018 	stmia.w	r0, {r3, r4}
 8002aa8:	ddf1      	ble.n	8002a8e <_svfprintf_r+0x3ee>
 8002aaa:	aa27      	add	r2, sp, #156	; 0x9c
 8002aac:	4631      	mov	r1, r6
 8002aae:	4628      	mov	r0, r5
 8002ab0:	f005 fae4 	bl	800807c <__ssprint_r>
 8002ab4:	2800      	cmp	r0, #0
 8002ab6:	f47f aeed 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8002aba:	3f10      	subs	r7, #16
 8002abc:	2f10      	cmp	r7, #16
 8002abe:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8002ac0:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8002ac2:	a834      	add	r0, sp, #208	; 0xd0
 8002ac4:	dce8      	bgt.n	8002a98 <_svfprintf_r+0x3f8>
 8002ac6:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8002ac8:	463d      	mov	r5, r7
 8002aca:	464f      	mov	r7, r9
 8002acc:	4681      	mov	r9, r0
 8002ace:	3201      	adds	r2, #1
 8002ad0:	186c      	adds	r4, r5, r1
 8002ad2:	2a07      	cmp	r2, #7
 8002ad4:	9429      	str	r4, [sp, #164]	; 0xa4
 8002ad6:	9228      	str	r2, [sp, #160]	; 0xa0
 8002ad8:	f8c9 7000 	str.w	r7, [r9]
 8002adc:	f8c9 5004 	str.w	r5, [r9, #4]
 8002ae0:	f300 842d 	bgt.w	800333e <_svfprintf_r+0xc9e>
 8002ae4:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8002ae8:	f109 0908 	add.w	r9, r9, #8
 8002aec:	b177      	cbz	r7, 8002b0c <_svfprintf_r+0x46c>
 8002aee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002af0:	3301      	adds	r3, #1
 8002af2:	3401      	adds	r4, #1
 8002af4:	f10d 017f 	add.w	r1, sp, #127	; 0x7f
 8002af8:	2201      	movs	r2, #1
 8002afa:	2b07      	cmp	r3, #7
 8002afc:	9429      	str	r4, [sp, #164]	; 0xa4
 8002afe:	9328      	str	r3, [sp, #160]	; 0xa0
 8002b00:	e889 0006 	stmia.w	r9, {r1, r2}
 8002b04:	f300 83a5 	bgt.w	8003252 <_svfprintf_r+0xbb2>
 8002b08:	f109 0908 	add.w	r9, r9, #8
 8002b0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002b0e:	b16b      	cbz	r3, 8002b2c <_svfprintf_r+0x48c>
 8002b10:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002b12:	3301      	adds	r3, #1
 8002b14:	3402      	adds	r4, #2
 8002b16:	a920      	add	r1, sp, #128	; 0x80
 8002b18:	2202      	movs	r2, #2
 8002b1a:	2b07      	cmp	r3, #7
 8002b1c:	9429      	str	r4, [sp, #164]	; 0xa4
 8002b1e:	9328      	str	r3, [sp, #160]	; 0xa0
 8002b20:	e889 0006 	stmia.w	r9, {r1, r2}
 8002b24:	f300 83a1 	bgt.w	800326a <_svfprintf_r+0xbca>
 8002b28:	f109 0908 	add.w	r9, r9, #8
 8002b2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002b2e:	2b80      	cmp	r3, #128	; 0x80
 8002b30:	f000 82e1 	beq.w	80030f6 <_svfprintf_r+0xa56>
 8002b34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002b36:	ebc3 070b 	rsb	r7, r3, fp
 8002b3a:	2f00      	cmp	r7, #0
 8002b3c:	dd33      	ble.n	8002ba6 <_svfprintf_r+0x506>
 8002b3e:	4a78      	ldr	r2, [pc, #480]	; (8002d20 <_svfprintf_r+0x680>)
 8002b40:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002b42:	920f      	str	r2, [sp, #60]	; 0x3c
 8002b44:	2f10      	cmp	r7, #16
 8002b46:	dd22      	ble.n	8002b8e <_svfprintf_r+0x4ee>
 8002b48:	4622      	mov	r2, r4
 8002b4a:	f04f 0b10 	mov.w	fp, #16
 8002b4e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002b50:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002b52:	e004      	b.n	8002b5e <_svfprintf_r+0x4be>
 8002b54:	3f10      	subs	r7, #16
 8002b56:	2f10      	cmp	r7, #16
 8002b58:	f109 0908 	add.w	r9, r9, #8
 8002b5c:	dd16      	ble.n	8002b8c <_svfprintf_r+0x4ec>
 8002b5e:	3301      	adds	r3, #1
 8002b60:	3210      	adds	r2, #16
 8002b62:	2b07      	cmp	r3, #7
 8002b64:	9229      	str	r2, [sp, #164]	; 0xa4
 8002b66:	9328      	str	r3, [sp, #160]	; 0xa0
 8002b68:	e889 0c00 	stmia.w	r9, {sl, fp}
 8002b6c:	ddf2      	ble.n	8002b54 <_svfprintf_r+0x4b4>
 8002b6e:	aa27      	add	r2, sp, #156	; 0x9c
 8002b70:	4621      	mov	r1, r4
 8002b72:	4628      	mov	r0, r5
 8002b74:	f005 fa82 	bl	800807c <__ssprint_r>
 8002b78:	2800      	cmp	r0, #0
 8002b7a:	f47f ae8b 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8002b7e:	3f10      	subs	r7, #16
 8002b80:	2f10      	cmp	r7, #16
 8002b82:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8002b84:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002b86:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8002b8a:	dce8      	bgt.n	8002b5e <_svfprintf_r+0x4be>
 8002b8c:	4614      	mov	r4, r2
 8002b8e:	3301      	adds	r3, #1
 8002b90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002b92:	9328      	str	r3, [sp, #160]	; 0xa0
 8002b94:	443c      	add	r4, r7
 8002b96:	2b07      	cmp	r3, #7
 8002b98:	9429      	str	r4, [sp, #164]	; 0xa4
 8002b9a:	e889 0084 	stmia.w	r9, {r2, r7}
 8002b9e:	f300 834c 	bgt.w	800323a <_svfprintf_r+0xb9a>
 8002ba2:	f109 0908 	add.w	r9, r9, #8
 8002ba6:	9b07      	ldr	r3, [sp, #28]
 8002ba8:	05da      	lsls	r2, r3, #23
 8002baa:	f100 823a 	bmi.w	8003022 <_svfprintf_r+0x982>
 8002bae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002bb0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002bb2:	f8c9 6000 	str.w	r6, [r9]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	440c      	add	r4, r1
 8002bba:	2b07      	cmp	r3, #7
 8002bbc:	9429      	str	r4, [sp, #164]	; 0xa4
 8002bbe:	f8c9 1004 	str.w	r1, [r9, #4]
 8002bc2:	9328      	str	r3, [sp, #160]	; 0xa0
 8002bc4:	f300 8323 	bgt.w	800320e <_svfprintf_r+0xb6e>
 8002bc8:	f109 0908 	add.w	r9, r9, #8
 8002bcc:	9b07      	ldr	r3, [sp, #28]
 8002bce:	0759      	lsls	r1, r3, #29
 8002bd0:	d53f      	bpl.n	8002c52 <_svfprintf_r+0x5b2>
 8002bd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002bd4:	9a08      	ldr	r2, [sp, #32]
 8002bd6:	1a9d      	subs	r5, r3, r2
 8002bd8:	2d00      	cmp	r5, #0
 8002bda:	dd3a      	ble.n	8002c52 <_svfprintf_r+0x5b2>
 8002bdc:	2d10      	cmp	r5, #16
 8002bde:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002be0:	4f4e      	ldr	r7, [pc, #312]	; (8002d1c <_svfprintf_r+0x67c>)
 8002be2:	dd23      	ble.n	8002c2c <_svfprintf_r+0x58c>
 8002be4:	4622      	mov	r2, r4
 8002be6:	2610      	movs	r6, #16
 8002be8:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8002bec:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002bee:	e004      	b.n	8002bfa <_svfprintf_r+0x55a>
 8002bf0:	3d10      	subs	r5, #16
 8002bf2:	2d10      	cmp	r5, #16
 8002bf4:	f109 0908 	add.w	r9, r9, #8
 8002bf8:	dd17      	ble.n	8002c2a <_svfprintf_r+0x58a>
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	4947      	ldr	r1, [pc, #284]	; (8002d1c <_svfprintf_r+0x67c>)
 8002bfe:	9328      	str	r3, [sp, #160]	; 0xa0
 8002c00:	3210      	adds	r2, #16
 8002c02:	2b07      	cmp	r3, #7
 8002c04:	9229      	str	r2, [sp, #164]	; 0xa4
 8002c06:	e889 0042 	stmia.w	r9, {r1, r6}
 8002c0a:	ddf1      	ble.n	8002bf0 <_svfprintf_r+0x550>
 8002c0c:	aa27      	add	r2, sp, #156	; 0x9c
 8002c0e:	4621      	mov	r1, r4
 8002c10:	4658      	mov	r0, fp
 8002c12:	f005 fa33 	bl	800807c <__ssprint_r>
 8002c16:	2800      	cmp	r0, #0
 8002c18:	f47f ae3c 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8002c1c:	3d10      	subs	r5, #16
 8002c1e:	2d10      	cmp	r5, #16
 8002c20:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8002c22:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002c24:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8002c28:	dce7      	bgt.n	8002bfa <_svfprintf_r+0x55a>
 8002c2a:	4614      	mov	r4, r2
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	442c      	add	r4, r5
 8002c30:	2b07      	cmp	r3, #7
 8002c32:	9429      	str	r4, [sp, #164]	; 0xa4
 8002c34:	9328      	str	r3, [sp, #160]	; 0xa0
 8002c36:	f8c9 7000 	str.w	r7, [r9]
 8002c3a:	f8c9 5004 	str.w	r5, [r9, #4]
 8002c3e:	dd08      	ble.n	8002c52 <_svfprintf_r+0x5b2>
 8002c40:	aa27      	add	r2, sp, #156	; 0x9c
 8002c42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002c44:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002c46:	f005 fa19 	bl	800807c <__ssprint_r>
 8002c4a:	2800      	cmp	r0, #0
 8002c4c:	f47f ae22 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8002c50:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8002c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002c54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002c56:	9908      	ldr	r1, [sp, #32]
 8002c58:	428a      	cmp	r2, r1
 8002c5a:	bfac      	ite	ge
 8002c5c:	189b      	addge	r3, r3, r2
 8002c5e:	185b      	addlt	r3, r3, r1
 8002c60:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c62:	2c00      	cmp	r4, #0
 8002c64:	f040 82df 	bne.w	8003226 <_svfprintf_r+0xb86>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8002c6c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8002c70:	e53d      	b.n	80026ee <_svfprintf_r+0x4e>
 8002c72:	9311      	str	r3, [sp, #68]	; 0x44
 8002c74:	46ab      	mov	fp, r5
 8002c76:	2a00      	cmp	r2, #0
 8002c78:	f041 806a 	bne.w	8003d50 <_svfprintf_r+0x16b0>
 8002c7c:	9b07      	ldr	r3, [sp, #28]
 8002c7e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8002c80:	071a      	lsls	r2, r3, #28
 8002c82:	f107 0707 	add.w	r7, r7, #7
 8002c86:	f140 8576 	bpl.w	8003776 <_svfprintf_r+0x10d6>
 8002c8a:	f027 0307 	bic.w	r3, r7, #7
 8002c8e:	ed93 7b00 	vldr	d7, [r3]
 8002c92:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8002c96:	f103 0208 	add.w	r2, r3, #8
 8002c9a:	920e      	str	r2, [sp, #56]	; 0x38
 8002c9c:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 8002ca0:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8002ca4:	911a      	str	r1, [sp, #104]	; 0x68
 8002ca6:	931b      	str	r3, [sp, #108]	; 0x6c
 8002ca8:	e9dd 451a 	ldrd	r4, r5, [sp, #104]	; 0x68
 8002cac:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	4629      	mov	r1, r5
 8002cb4:	4b1b      	ldr	r3, [pc, #108]	; (8002d24 <_svfprintf_r+0x684>)
 8002cb6:	f006 f8f7 	bl	8008ea8 <__aeabi_dcmpun>
 8002cba:	2800      	cmp	r0, #0
 8002cbc:	f040 84da 	bne.w	8003674 <_svfprintf_r+0xfd4>
 8002cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc4:	4b17      	ldr	r3, [pc, #92]	; (8002d24 <_svfprintf_r+0x684>)
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	4629      	mov	r1, r5
 8002cca:	f006 f8cf 	bl	8008e6c <__aeabi_dcmple>
 8002cce:	2800      	cmp	r0, #0
 8002cd0:	f040 84d0 	bne.w	8003674 <_svfprintf_r+0xfd4>
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8002cdc:	f006 f8bc 	bl	8008e58 <__aeabi_dcmplt>
 8002ce0:	2800      	cmp	r0, #0
 8002ce2:	f040 875a 	bne.w	8003b9a <_svfprintf_r+0x14fa>
 8002ce6:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8002cea:	4e0f      	ldr	r6, [pc, #60]	; (8002d28 <_svfprintf_r+0x688>)
 8002cec:	4b0f      	ldr	r3, [pc, #60]	; (8002d2c <_svfprintf_r+0x68c>)
 8002cee:	9907      	ldr	r1, [sp, #28]
 8002cf0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8002cf4:	9107      	str	r1, [sp, #28]
 8002cf6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8002cf8:	2203      	movs	r2, #3
 8002cfa:	f04f 0b00 	mov.w	fp, #0
 8002cfe:	9208      	str	r2, [sp, #32]
 8002d00:	2947      	cmp	r1, #71	; 0x47
 8002d02:	bfd8      	it	le
 8002d04:	461e      	movle	r6, r3
 8002d06:	920d      	str	r2, [sp, #52]	; 0x34
 8002d08:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 8002d0c:	e69a      	b.n	8002a44 <_svfprintf_r+0x3a4>
 8002d0e:	9b07      	ldr	r3, [sp, #28]
 8002d10:	f043 0308 	orr.w	r3, r3, #8
 8002d14:	9307      	str	r3, [sp, #28]
 8002d16:	f898 3000 	ldrb.w	r3, [r8]
 8002d1a:	e51b      	b.n	8002754 <_svfprintf_r+0xb4>
 8002d1c:	0800949c 	.word	0x0800949c
 8002d20:	08009448 	.word	0x08009448
 8002d24:	7fefffff 	.word	0x7fefffff
 8002d28:	0800945c 	.word	0x0800945c
 8002d2c:	08009458 	.word	0x08009458
 8002d30:	9311      	str	r3, [sp, #68]	; 0x44
 8002d32:	46ab      	mov	fp, r5
 8002d34:	2a00      	cmp	r2, #0
 8002d36:	f041 8017 	bne.w	8003d68 <_svfprintf_r+0x16c8>
 8002d3a:	9b07      	ldr	r3, [sp, #28]
 8002d3c:	f043 0310 	orr.w	r3, r3, #16
 8002d40:	9307      	str	r3, [sp, #28]
 8002d42:	9a07      	ldr	r2, [sp, #28]
 8002d44:	f012 0320 	ands.w	r3, r2, #32
 8002d48:	f47f adba 	bne.w	80028c0 <_svfprintf_r+0x220>
 8002d4c:	9907      	ldr	r1, [sp, #28]
 8002d4e:	f011 0210 	ands.w	r2, r1, #16
 8002d52:	f000 845b 	beq.w	800360c <_svfprintf_r+0xf6c>
 8002d56:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002d58:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8002d5c:	f1bb 0f00 	cmp.w	fp, #0
 8002d60:	6804      	ldr	r4, [r0, #0]
 8002d62:	f100 0704 	add.w	r7, r0, #4
 8002d66:	f04f 0500 	mov.w	r5, #0
 8002d6a:	f2c0 851b 	blt.w	80037a4 <_svfprintf_r+0x1104>
 8002d6e:	460a      	mov	r2, r1
 8002d70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d74:	9207      	str	r2, [sp, #28]
 8002d76:	ea54 0205 	orrs.w	r2, r4, r5
 8002d7a:	970e      	str	r7, [sp, #56]	; 0x38
 8002d7c:	f000 813a 	beq.w	8002ff4 <_svfprintf_r+0x954>
 8002d80:	461f      	mov	r7, r3
 8002d82:	e5b3      	b.n	80028ec <_svfprintf_r+0x24c>
 8002d84:	9311      	str	r3, [sp, #68]	; 0x44
 8002d86:	46ab      	mov	fp, r5
 8002d88:	2a00      	cmp	r2, #0
 8002d8a:	f040 87e9 	bne.w	8003d60 <_svfprintf_r+0x16c0>
 8002d8e:	9b07      	ldr	r3, [sp, #28]
 8002d90:	f043 0310 	orr.w	r3, r3, #16
 8002d94:	9307      	str	r3, [sp, #28]
 8002d96:	9a07      	ldr	r2, [sp, #28]
 8002d98:	f012 0320 	ands.w	r3, r2, #32
 8002d9c:	f000 832c 	beq.w	80033f8 <_svfprintf_r+0xd58>
 8002da0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8002da2:	3707      	adds	r7, #7
 8002da4:	f027 0307 	bic.w	r3, r7, #7
 8002da8:	2700      	movs	r7, #0
 8002daa:	f103 0108 	add.w	r1, r3, #8
 8002dae:	45bb      	cmp	fp, r7
 8002db0:	910e      	str	r1, [sp, #56]	; 0x38
 8002db2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002db6:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8002dba:	f2c0 8356 	blt.w	800346a <_svfprintf_r+0xdca>
 8002dbe:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8002dc2:	9307      	str	r3, [sp, #28]
 8002dc4:	ea54 0305 	orrs.w	r3, r4, r5
 8002dc8:	f47f ae18 	bne.w	80029fc <_svfprintf_r+0x35c>
 8002dcc:	f1bb 0f00 	cmp.w	fp, #0
 8002dd0:	f000 80f5 	beq.w	8002fbe <_svfprintf_r+0x91e>
 8002dd4:	2400      	movs	r4, #0
 8002dd6:	ae44      	add	r6, sp, #272	; 0x110
 8002dd8:	3430      	adds	r4, #48	; 0x30
 8002dda:	f806 4d41 	strb.w	r4, [r6, #-65]!
 8002dde:	e627      	b.n	8002a30 <_svfprintf_r+0x390>
 8002de0:	9311      	str	r3, [sp, #68]	; 0x44
 8002de2:	46ab      	mov	fp, r5
 8002de4:	2a00      	cmp	r2, #0
 8002de6:	f040 87b7 	bne.w	8003d58 <_svfprintf_r+0x16b8>
 8002dea:	9b07      	ldr	r3, [sp, #28]
 8002dec:	48af      	ldr	r0, [pc, #700]	; (80030ac <_svfprintf_r+0xa0c>)
 8002dee:	069d      	lsls	r5, r3, #26
 8002df0:	f140 80b5 	bpl.w	8002f5e <_svfprintf_r+0x8be>
 8002df4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8002df6:	3707      	adds	r7, #7
 8002df8:	f027 0307 	bic.w	r3, r7, #7
 8002dfc:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002e00:	f103 0208 	add.w	r2, r3, #8
 8002e04:	920e      	str	r2, [sp, #56]	; 0x38
 8002e06:	9a07      	ldr	r2, [sp, #28]
 8002e08:	f012 0701 	ands.w	r7, r2, #1
 8002e0c:	f000 8239 	beq.w	8003282 <_svfprintf_r+0xbe2>
 8002e10:	ea54 0305 	orrs.w	r3, r4, r5
 8002e14:	f000 8504 	beq.w	8003820 <_svfprintf_r+0x1180>
 8002e18:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8002e1c:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 8002e20:	2700      	movs	r7, #0
 8002e22:	9a07      	ldr	r2, [sp, #28]
 8002e24:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8002e28:	2330      	movs	r3, #48	; 0x30
 8002e2a:	45bb      	cmp	fp, r7
 8002e2c:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
 8002e30:	f042 0302 	orr.w	r3, r2, #2
 8002e34:	f2c0 86b6 	blt.w	8003ba4 <_svfprintf_r+0x1504>
 8002e38:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8002e3c:	f043 0302 	orr.w	r3, r3, #2
 8002e40:	9307      	str	r3, [sp, #28]
 8002e42:	ae34      	add	r6, sp, #208	; 0xd0
 8002e44:	0923      	lsrs	r3, r4, #4
 8002e46:	f004 010f 	and.w	r1, r4, #15
 8002e4a:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8002e4e:	092a      	lsrs	r2, r5, #4
 8002e50:	461c      	mov	r4, r3
 8002e52:	4615      	mov	r5, r2
 8002e54:	5c43      	ldrb	r3, [r0, r1]
 8002e56:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8002e5a:	ea54 0305 	orrs.w	r3, r4, r5
 8002e5e:	d1f1      	bne.n	8002e44 <_svfprintf_r+0x7a4>
 8002e60:	e5e6      	b.n	8002a30 <_svfprintf_r+0x390>
 8002e62:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002e64:	9311      	str	r3, [sp, #68]	; 0x44
 8002e66:	680a      	ldr	r2, [r1, #0]
 8002e68:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	460a      	mov	r2, r1
 8002e70:	461f      	mov	r7, r3
 8002e72:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8002e76:	3204      	adds	r2, #4
 8002e78:	2301      	movs	r3, #1
 8002e7a:	9308      	str	r3, [sp, #32]
 8002e7c:	46bb      	mov	fp, r7
 8002e7e:	9713      	str	r7, [sp, #76]	; 0x4c
 8002e80:	920e      	str	r2, [sp, #56]	; 0x38
 8002e82:	930d      	str	r3, [sp, #52]	; 0x34
 8002e84:	ae2a      	add	r6, sp, #168	; 0xa8
 8002e86:	e5e1      	b.n	8002a4c <_svfprintf_r+0x3ac>
 8002e88:	9311      	str	r3, [sp, #68]	; 0x44
 8002e8a:	46ab      	mov	fp, r5
 8002e8c:	2a00      	cmp	r2, #0
 8002e8e:	f43f ad93 	beq.w	80029b8 <_svfprintf_r+0x318>
 8002e92:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8002e96:	e58f      	b.n	80029b8 <_svfprintf_r+0x318>
 8002e98:	9b07      	ldr	r3, [sp, #28]
 8002e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e9e:	9307      	str	r3, [sp, #28]
 8002ea0:	f898 3000 	ldrb.w	r3, [r8]
 8002ea4:	e456      	b.n	8002754 <_svfprintf_r+0xb4>
 8002ea6:	f898 3000 	ldrb.w	r3, [r8]
 8002eaa:	2900      	cmp	r1, #0
 8002eac:	f47f ac52 	bne.w	8002754 <_svfprintf_r+0xb4>
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	2120      	movs	r1, #32
 8002eb4:	e44e      	b.n	8002754 <_svfprintf_r+0xb4>
 8002eb6:	9b07      	ldr	r3, [sp, #28]
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	9307      	str	r3, [sp, #28]
 8002ebe:	f898 3000 	ldrb.w	r3, [r8]
 8002ec2:	e447      	b.n	8002754 <_svfprintf_r+0xb4>
 8002ec4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002ec6:	6823      	ldr	r3, [r4, #0]
 8002ec8:	930c      	str	r3, [sp, #48]	; 0x30
 8002eca:	4618      	mov	r0, r3
 8002ecc:	2800      	cmp	r0, #0
 8002ece:	4623      	mov	r3, r4
 8002ed0:	f103 0304 	add.w	r3, r3, #4
 8002ed4:	f6ff aca0 	blt.w	8002818 <_svfprintf_r+0x178>
 8002ed8:	930e      	str	r3, [sp, #56]	; 0x38
 8002eda:	f898 3000 	ldrb.w	r3, [r8]
 8002ede:	e439      	b.n	8002754 <_svfprintf_r+0xb4>
 8002ee0:	f898 3000 	ldrb.w	r3, [r8]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	212b      	movs	r1, #43	; 0x2b
 8002ee8:	e434      	b.n	8002754 <_svfprintf_r+0xb4>
 8002eea:	9b07      	ldr	r3, [sp, #28]
 8002eec:	f043 0320 	orr.w	r3, r3, #32
 8002ef0:	9307      	str	r3, [sp, #28]
 8002ef2:	f898 3000 	ldrb.w	r3, [r8]
 8002ef6:	e42d      	b.n	8002754 <_svfprintf_r+0xb4>
 8002ef8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002efa:	9311      	str	r3, [sp, #68]	; 0x44
 8002efc:	6816      	ldr	r6, [r2, #0]
 8002efe:	2400      	movs	r4, #0
 8002f00:	f88d 407f 	strb.w	r4, [sp, #127]	; 0x7f
 8002f04:	1d17      	adds	r7, r2, #4
 8002f06:	2e00      	cmp	r6, #0
 8002f08:	f000 8621 	beq.w	8003b4e <_svfprintf_r+0x14ae>
 8002f0c:	2d00      	cmp	r5, #0
 8002f0e:	f2c0 8566 	blt.w	80039de <_svfprintf_r+0x133e>
 8002f12:	462a      	mov	r2, r5
 8002f14:	4621      	mov	r1, r4
 8002f16:	4630      	mov	r0, r6
 8002f18:	f004 faa2 	bl	8007460 <memchr>
 8002f1c:	2800      	cmp	r0, #0
 8002f1e:	f000 866b 	beq.w	8003bf8 <_svfprintf_r+0x1558>
 8002f22:	1b83      	subs	r3, r0, r6
 8002f24:	930d      	str	r3, [sp, #52]	; 0x34
 8002f26:	46a3      	mov	fp, r4
 8002f28:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002f2c:	970e      	str	r7, [sp, #56]	; 0x38
 8002f2e:	9308      	str	r3, [sp, #32]
 8002f30:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 8002f34:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8002f38:	e584      	b.n	8002a44 <_svfprintf_r+0x3a4>
 8002f3a:	9311      	str	r3, [sp, #68]	; 0x44
 8002f3c:	46ab      	mov	fp, r5
 8002f3e:	2a00      	cmp	r2, #0
 8002f40:	f43f af29 	beq.w	8002d96 <_svfprintf_r+0x6f6>
 8002f44:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8002f48:	e725      	b.n	8002d96 <_svfprintf_r+0x6f6>
 8002f4a:	9311      	str	r3, [sp, #68]	; 0x44
 8002f4c:	46ab      	mov	fp, r5
 8002f4e:	2a00      	cmp	r2, #0
 8002f50:	f040 8716 	bne.w	8003d80 <_svfprintf_r+0x16e0>
 8002f54:	9b07      	ldr	r3, [sp, #28]
 8002f56:	4856      	ldr	r0, [pc, #344]	; (80030b0 <_svfprintf_r+0xa10>)
 8002f58:	069d      	lsls	r5, r3, #26
 8002f5a:	f53f af4b 	bmi.w	8002df4 <_svfprintf_r+0x754>
 8002f5e:	9b07      	ldr	r3, [sp, #28]
 8002f60:	06dc      	lsls	r4, r3, #27
 8002f62:	f140 8440 	bpl.w	80037e6 <_svfprintf_r+0x1146>
 8002f66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f68:	4613      	mov	r3, r2
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	6814      	ldr	r4, [r2, #0]
 8002f6e:	930e      	str	r3, [sp, #56]	; 0x38
 8002f70:	2500      	movs	r5, #0
 8002f72:	e748      	b.n	8002e06 <_svfprintf_r+0x766>
 8002f74:	f898 3000 	ldrb.w	r3, [r8]
 8002f78:	2b6c      	cmp	r3, #108	; 0x6c
 8002f7a:	f000 84c4 	beq.w	8003906 <_svfprintf_r+0x1266>
 8002f7e:	9807      	ldr	r0, [sp, #28]
 8002f80:	f040 0010 	orr.w	r0, r0, #16
 8002f84:	9007      	str	r0, [sp, #28]
 8002f86:	f7ff bbe5 	b.w	8002754 <_svfprintf_r+0xb4>
 8002f8a:	2a00      	cmp	r2, #0
 8002f8c:	f040 86f4 	bne.w	8003d78 <_svfprintf_r+0x16d8>
 8002f90:	9b07      	ldr	r3, [sp, #28]
 8002f92:	069b      	lsls	r3, r3, #26
 8002f94:	f140 8357 	bpl.w	8003646 <_svfprintf_r+0xfa6>
 8002f98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f9c:	6813      	ldr	r3, [r2, #0]
 8002f9e:	17cd      	asrs	r5, r1, #31
 8002fa0:	4608      	mov	r0, r1
 8002fa2:	3204      	adds	r2, #4
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	920e      	str	r2, [sp, #56]	; 0x38
 8002fa8:	e9c3 0100 	strd	r0, r1, [r3]
 8002fac:	f7ff bb9f 	b.w	80026ee <_svfprintf_r+0x4e>
 8002fb0:	483f      	ldr	r0, [pc, #252]	; (80030b0 <_svfprintf_r+0xa10>)
 8002fb2:	9211      	str	r2, [sp, #68]	; 0x44
 8002fb4:	f1bb 0f00 	cmp.w	fp, #0
 8002fb8:	f040 8174 	bne.w	80032a4 <_svfprintf_r+0xc04>
 8002fbc:	465f      	mov	r7, fp
 8002fbe:	f04f 0b00 	mov.w	fp, #0
 8002fc2:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8002fc6:	ae34      	add	r6, sp, #208	; 0xd0
 8002fc8:	e535      	b.n	8002a36 <_svfprintf_r+0x396>
 8002fca:	9311      	str	r3, [sp, #68]	; 0x44
 8002fcc:	2a00      	cmp	r2, #0
 8002fce:	f040 86cf 	bne.w	8003d70 <_svfprintf_r+0x16d0>
 8002fd2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002fd4:	2a00      	cmp	r2, #0
 8002fd6:	f43f ac56 	beq.w	8002886 <_svfprintf_r+0x1e6>
 8002fda:	2300      	movs	r3, #0
 8002fdc:	2101      	movs	r1, #1
 8002fde:	461f      	mov	r7, r3
 8002fe0:	9108      	str	r1, [sp, #32]
 8002fe2:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
 8002fe6:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8002fea:	469b      	mov	fp, r3
 8002fec:	9313      	str	r3, [sp, #76]	; 0x4c
 8002fee:	910d      	str	r1, [sp, #52]	; 0x34
 8002ff0:	ae2a      	add	r6, sp, #168	; 0xa8
 8002ff2:	e52b      	b.n	8002a4c <_svfprintf_r+0x3ac>
 8002ff4:	f1bb 0f00 	cmp.w	fp, #0
 8002ff8:	f000 8616 	beq.w	8003c28 <_svfprintf_r+0x1588>
 8002ffc:	2700      	movs	r7, #0
 8002ffe:	2400      	movs	r4, #0
 8003000:	2500      	movs	r5, #0
 8003002:	e473      	b.n	80028ec <_svfprintf_r+0x24c>
 8003004:	482a      	ldr	r0, [pc, #168]	; (80030b0 <_svfprintf_r+0xa10>)
 8003006:	9307      	str	r3, [sp, #28]
 8003008:	9211      	str	r2, [sp, #68]	; 0x44
 800300a:	ea54 0305 	orrs.w	r3, r4, r5
 800300e:	970e      	str	r7, [sp, #56]	; 0x38
 8003010:	f04f 0700 	mov.w	r7, #0
 8003014:	f47f af15 	bne.w	8002e42 <_svfprintf_r+0x7a2>
 8003018:	2400      	movs	r4, #0
 800301a:	2500      	movs	r5, #0
 800301c:	e711      	b.n	8002e42 <_svfprintf_r+0x7a2>
 800301e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003020:	e564      	b.n	8002aec <_svfprintf_r+0x44c>
 8003022:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003024:	2b65      	cmp	r3, #101	; 0x65
 8003026:	f340 80aa 	ble.w	800317e <_svfprintf_r+0xade>
 800302a:	2200      	movs	r2, #0
 800302c:	2300      	movs	r3, #0
 800302e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8003032:	f005 ff07 	bl	8008e44 <__aeabi_dcmpeq>
 8003036:	2800      	cmp	r0, #0
 8003038:	f000 8136 	beq.w	80032a8 <_svfprintf_r+0xc08>
 800303c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800303e:	4a1d      	ldr	r2, [pc, #116]	; (80030b4 <_svfprintf_r+0xa14>)
 8003040:	f8c9 2000 	str.w	r2, [r9]
 8003044:	3301      	adds	r3, #1
 8003046:	3401      	adds	r4, #1
 8003048:	2201      	movs	r2, #1
 800304a:	2b07      	cmp	r3, #7
 800304c:	9429      	str	r4, [sp, #164]	; 0xa4
 800304e:	9328      	str	r3, [sp, #160]	; 0xa0
 8003050:	f8c9 2004 	str.w	r2, [r9, #4]
 8003054:	f300 83f0 	bgt.w	8003838 <_svfprintf_r+0x1198>
 8003058:	f109 0908 	add.w	r9, r9, #8
 800305c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800305e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003060:	4293      	cmp	r3, r2
 8003062:	db03      	blt.n	800306c <_svfprintf_r+0x9cc>
 8003064:	9b07      	ldr	r3, [sp, #28]
 8003066:	07db      	lsls	r3, r3, #31
 8003068:	f57f adb0 	bpl.w	8002bcc <_svfprintf_r+0x52c>
 800306c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800306e:	9916      	ldr	r1, [sp, #88]	; 0x58
 8003070:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003072:	f8c9 2000 	str.w	r2, [r9]
 8003076:	3301      	adds	r3, #1
 8003078:	440c      	add	r4, r1
 800307a:	2b07      	cmp	r3, #7
 800307c:	9429      	str	r4, [sp, #164]	; 0xa4
 800307e:	f8c9 1004 	str.w	r1, [r9, #4]
 8003082:	9328      	str	r3, [sp, #160]	; 0xa0
 8003084:	f300 8449 	bgt.w	800391a <_svfprintf_r+0x127a>
 8003088:	f109 0908 	add.w	r9, r9, #8
 800308c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800308e:	1e5d      	subs	r5, r3, #1
 8003090:	2d00      	cmp	r5, #0
 8003092:	f77f ad9b 	ble.w	8002bcc <_svfprintf_r+0x52c>
 8003096:	4a08      	ldr	r2, [pc, #32]	; (80030b8 <_svfprintf_r+0xa18>)
 8003098:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800309a:	920f      	str	r2, [sp, #60]	; 0x3c
 800309c:	2d10      	cmp	r5, #16
 800309e:	f340 81e9 	ble.w	8003474 <_svfprintf_r+0xdd4>
 80030a2:	2610      	movs	r6, #16
 80030a4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80030a6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 80030aa:	e00d      	b.n	80030c8 <_svfprintf_r+0xa28>
 80030ac:	08009468 	.word	0x08009468
 80030b0:	0800947c 	.word	0x0800947c
 80030b4:	08009498 	.word	0x08009498
 80030b8:	08009448 	.word	0x08009448
 80030bc:	f109 0908 	add.w	r9, r9, #8
 80030c0:	3d10      	subs	r5, #16
 80030c2:	2d10      	cmp	r5, #16
 80030c4:	f340 81d6 	ble.w	8003474 <_svfprintf_r+0xdd4>
 80030c8:	3301      	adds	r3, #1
 80030ca:	3410      	adds	r4, #16
 80030cc:	2b07      	cmp	r3, #7
 80030ce:	9429      	str	r4, [sp, #164]	; 0xa4
 80030d0:	9328      	str	r3, [sp, #160]	; 0xa0
 80030d2:	f8c9 a000 	str.w	sl, [r9]
 80030d6:	f8c9 6004 	str.w	r6, [r9, #4]
 80030da:	ddef      	ble.n	80030bc <_svfprintf_r+0xa1c>
 80030dc:	aa27      	add	r2, sp, #156	; 0x9c
 80030de:	4659      	mov	r1, fp
 80030e0:	4638      	mov	r0, r7
 80030e2:	f004 ffcb 	bl	800807c <__ssprint_r>
 80030e6:	2800      	cmp	r0, #0
 80030e8:	f47f abd4 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80030ec:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80030ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80030f0:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80030f4:	e7e4      	b.n	80030c0 <_svfprintf_r+0xa20>
 80030f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80030f8:	9a08      	ldr	r2, [sp, #32]
 80030fa:	1a9f      	subs	r7, r3, r2
 80030fc:	2f00      	cmp	r7, #0
 80030fe:	f77f ad19 	ble.w	8002b34 <_svfprintf_r+0x494>
 8003102:	4abc      	ldr	r2, [pc, #752]	; (80033f4 <_svfprintf_r+0xd54>)
 8003104:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003106:	920f      	str	r2, [sp, #60]	; 0x3c
 8003108:	2f10      	cmp	r7, #16
 800310a:	dd2b      	ble.n	8003164 <_svfprintf_r+0xac4>
 800310c:	464a      	mov	r2, r9
 800310e:	4621      	mov	r1, r4
 8003110:	46b9      	mov	r9, r7
 8003112:	2510      	movs	r5, #16
 8003114:	4637      	mov	r7, r6
 8003116:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003118:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800311a:	e006      	b.n	800312a <_svfprintf_r+0xa8a>
 800311c:	f1a9 0910 	sub.w	r9, r9, #16
 8003120:	f1b9 0f10 	cmp.w	r9, #16
 8003124:	f102 0208 	add.w	r2, r2, #8
 8003128:	dd18      	ble.n	800315c <_svfprintf_r+0xabc>
 800312a:	3301      	adds	r3, #1
 800312c:	3110      	adds	r1, #16
 800312e:	2b07      	cmp	r3, #7
 8003130:	9129      	str	r1, [sp, #164]	; 0xa4
 8003132:	9328      	str	r3, [sp, #160]	; 0xa0
 8003134:	f8c2 a000 	str.w	sl, [r2]
 8003138:	6055      	str	r5, [r2, #4]
 800313a:	ddef      	ble.n	800311c <_svfprintf_r+0xa7c>
 800313c:	aa27      	add	r2, sp, #156	; 0x9c
 800313e:	4631      	mov	r1, r6
 8003140:	4620      	mov	r0, r4
 8003142:	f004 ff9b 	bl	800807c <__ssprint_r>
 8003146:	2800      	cmp	r0, #0
 8003148:	f47f aba4 	bne.w	8002894 <_svfprintf_r+0x1f4>
 800314c:	f1a9 0910 	sub.w	r9, r9, #16
 8003150:	f1b9 0f10 	cmp.w	r9, #16
 8003154:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8003156:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003158:	aa34      	add	r2, sp, #208	; 0xd0
 800315a:	dce6      	bgt.n	800312a <_svfprintf_r+0xa8a>
 800315c:	463e      	mov	r6, r7
 800315e:	460c      	mov	r4, r1
 8003160:	464f      	mov	r7, r9
 8003162:	4691      	mov	r9, r2
 8003164:	3301      	adds	r3, #1
 8003166:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003168:	9328      	str	r3, [sp, #160]	; 0xa0
 800316a:	443c      	add	r4, r7
 800316c:	2b07      	cmp	r3, #7
 800316e:	9429      	str	r4, [sp, #164]	; 0xa4
 8003170:	e889 0084 	stmia.w	r9, {r2, r7}
 8003174:	f300 823d 	bgt.w	80035f2 <_svfprintf_r+0xf52>
 8003178:	f109 0908 	add.w	r9, r9, #8
 800317c:	e4da      	b.n	8002b34 <_svfprintf_r+0x494>
 800317e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003180:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8003182:	2b01      	cmp	r3, #1
 8003184:	f340 820a 	ble.w	800359c <_svfprintf_r+0xefc>
 8003188:	3501      	adds	r5, #1
 800318a:	3401      	adds	r4, #1
 800318c:	2301      	movs	r3, #1
 800318e:	2d07      	cmp	r5, #7
 8003190:	9429      	str	r4, [sp, #164]	; 0xa4
 8003192:	9528      	str	r5, [sp, #160]	; 0xa0
 8003194:	f8c9 6000 	str.w	r6, [r9]
 8003198:	f8c9 3004 	str.w	r3, [r9, #4]
 800319c:	f300 820f 	bgt.w	80035be <_svfprintf_r+0xf1e>
 80031a0:	f109 0908 	add.w	r9, r9, #8
 80031a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80031a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80031a8:	f8c9 3000 	str.w	r3, [r9]
 80031ac:	3501      	adds	r5, #1
 80031ae:	4414      	add	r4, r2
 80031b0:	2d07      	cmp	r5, #7
 80031b2:	9429      	str	r4, [sp, #164]	; 0xa4
 80031b4:	9528      	str	r5, [sp, #160]	; 0xa0
 80031b6:	f8c9 2004 	str.w	r2, [r9, #4]
 80031ba:	f300 820d 	bgt.w	80035d8 <_svfprintf_r+0xf38>
 80031be:	f109 0908 	add.w	r9, r9, #8
 80031c2:	2300      	movs	r3, #0
 80031c4:	2200      	movs	r2, #0
 80031c6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80031ca:	f005 fe3b 	bl	8008e44 <__aeabi_dcmpeq>
 80031ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80031d0:	2800      	cmp	r0, #0
 80031d2:	f040 80c3 	bne.w	800335c <_svfprintf_r+0xcbc>
 80031d6:	3b01      	subs	r3, #1
 80031d8:	3501      	adds	r5, #1
 80031da:	3601      	adds	r6, #1
 80031dc:	441c      	add	r4, r3
 80031de:	2d07      	cmp	r5, #7
 80031e0:	9528      	str	r5, [sp, #160]	; 0xa0
 80031e2:	9429      	str	r4, [sp, #164]	; 0xa4
 80031e4:	f8c9 6000 	str.w	r6, [r9]
 80031e8:	f8c9 3004 	str.w	r3, [r9, #4]
 80031ec:	f300 80f5 	bgt.w	80033da <_svfprintf_r+0xd3a>
 80031f0:	f109 0908 	add.w	r9, r9, #8
 80031f4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80031f6:	f8c9 2004 	str.w	r2, [r9, #4]
 80031fa:	3501      	adds	r5, #1
 80031fc:	4414      	add	r4, r2
 80031fe:	ab23      	add	r3, sp, #140	; 0x8c
 8003200:	2d07      	cmp	r5, #7
 8003202:	9429      	str	r4, [sp, #164]	; 0xa4
 8003204:	9528      	str	r5, [sp, #160]	; 0xa0
 8003206:	f8c9 3000 	str.w	r3, [r9]
 800320a:	f77f acdd 	ble.w	8002bc8 <_svfprintf_r+0x528>
 800320e:	aa27      	add	r2, sp, #156	; 0x9c
 8003210:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003212:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003214:	f004 ff32 	bl	800807c <__ssprint_r>
 8003218:	2800      	cmp	r0, #0
 800321a:	f47f ab3b 	bne.w	8002894 <_svfprintf_r+0x1f4>
 800321e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003220:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003224:	e4d2      	b.n	8002bcc <_svfprintf_r+0x52c>
 8003226:	aa27      	add	r2, sp, #156	; 0x9c
 8003228:	9909      	ldr	r1, [sp, #36]	; 0x24
 800322a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800322c:	f004 ff26 	bl	800807c <__ssprint_r>
 8003230:	2800      	cmp	r0, #0
 8003232:	f43f ad19 	beq.w	8002c68 <_svfprintf_r+0x5c8>
 8003236:	f7ff bb2d 	b.w	8002894 <_svfprintf_r+0x1f4>
 800323a:	aa27      	add	r2, sp, #156	; 0x9c
 800323c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800323e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003240:	f004 ff1c 	bl	800807c <__ssprint_r>
 8003244:	2800      	cmp	r0, #0
 8003246:	f47f ab25 	bne.w	8002894 <_svfprintf_r+0x1f4>
 800324a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800324c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003250:	e4a9      	b.n	8002ba6 <_svfprintf_r+0x506>
 8003252:	aa27      	add	r2, sp, #156	; 0x9c
 8003254:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003256:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003258:	f004 ff10 	bl	800807c <__ssprint_r>
 800325c:	2800      	cmp	r0, #0
 800325e:	f47f ab19 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003262:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003264:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003268:	e450      	b.n	8002b0c <_svfprintf_r+0x46c>
 800326a:	aa27      	add	r2, sp, #156	; 0x9c
 800326c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800326e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003270:	f004 ff04 	bl	800807c <__ssprint_r>
 8003274:	2800      	cmp	r0, #0
 8003276:	f47f ab0d 	bne.w	8002894 <_svfprintf_r+0x1f4>
 800327a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800327c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003280:	e454      	b.n	8002b2c <_svfprintf_r+0x48c>
 8003282:	f1bb 0f00 	cmp.w	fp, #0
 8003286:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800328a:	f2c0 82e1 	blt.w	8003850 <_svfprintf_r+0x11b0>
 800328e:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8003292:	9307      	str	r3, [sp, #28]
 8003294:	ea54 0305 	orrs.w	r3, r4, r5
 8003298:	f47f add3 	bne.w	8002e42 <_svfprintf_r+0x7a2>
 800329c:	f1bb 0f00 	cmp.w	fp, #0
 80032a0:	f43f ae8c 	beq.w	8002fbc <_svfprintf_r+0x91c>
 80032a4:	2700      	movs	r7, #0
 80032a6:	e6b7      	b.n	8003018 <_svfprintf_r+0x978>
 80032a8:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	f340 82d3 	ble.w	8003856 <_svfprintf_r+0x11b6>
 80032b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80032b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80032b4:	4293      	cmp	r3, r2
 80032b6:	bfa8      	it	ge
 80032b8:	4613      	movge	r3, r2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	461d      	mov	r5, r3
 80032be:	dd0d      	ble.n	80032dc <_svfprintf_r+0xc3c>
 80032c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80032c2:	f8c9 6000 	str.w	r6, [r9]
 80032c6:	3301      	adds	r3, #1
 80032c8:	442c      	add	r4, r5
 80032ca:	2b07      	cmp	r3, #7
 80032cc:	9429      	str	r4, [sp, #164]	; 0xa4
 80032ce:	f8c9 5004 	str.w	r5, [r9, #4]
 80032d2:	9328      	str	r3, [sp, #160]	; 0xa0
 80032d4:	f300 83ae 	bgt.w	8003a34 <_svfprintf_r+0x1394>
 80032d8:	f109 0908 	add.w	r9, r9, #8
 80032dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80032de:	2d00      	cmp	r5, #0
 80032e0:	bfa8      	it	ge
 80032e2:	1b5b      	subge	r3, r3, r5
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	461d      	mov	r5, r3
 80032e8:	f340 80f8 	ble.w	80034dc <_svfprintf_r+0xe3c>
 80032ec:	4a41      	ldr	r2, [pc, #260]	; (80033f4 <_svfprintf_r+0xd54>)
 80032ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80032f0:	920f      	str	r2, [sp, #60]	; 0x3c
 80032f2:	2d10      	cmp	r5, #16
 80032f4:	f340 8285 	ble.w	8003802 <_svfprintf_r+0x1162>
 80032f8:	4622      	mov	r2, r4
 80032fa:	2710      	movs	r7, #16
 80032fc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8003300:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8003302:	e005      	b.n	8003310 <_svfprintf_r+0xc70>
 8003304:	f109 0908 	add.w	r9, r9, #8
 8003308:	3d10      	subs	r5, #16
 800330a:	2d10      	cmp	r5, #16
 800330c:	f340 8278 	ble.w	8003800 <_svfprintf_r+0x1160>
 8003310:	3301      	adds	r3, #1
 8003312:	3210      	adds	r2, #16
 8003314:	2b07      	cmp	r3, #7
 8003316:	9229      	str	r2, [sp, #164]	; 0xa4
 8003318:	9328      	str	r3, [sp, #160]	; 0xa0
 800331a:	f8c9 a000 	str.w	sl, [r9]
 800331e:	f8c9 7004 	str.w	r7, [r9, #4]
 8003322:	ddef      	ble.n	8003304 <_svfprintf_r+0xc64>
 8003324:	aa27      	add	r2, sp, #156	; 0x9c
 8003326:	4621      	mov	r1, r4
 8003328:	4658      	mov	r0, fp
 800332a:	f004 fea7 	bl	800807c <__ssprint_r>
 800332e:	2800      	cmp	r0, #0
 8003330:	f47f aab0 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003334:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8003336:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003338:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800333c:	e7e4      	b.n	8003308 <_svfprintf_r+0xc68>
 800333e:	aa27      	add	r2, sp, #156	; 0x9c
 8003340:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003342:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003344:	f004 fe9a 	bl	800807c <__ssprint_r>
 8003348:	2800      	cmp	r0, #0
 800334a:	f47f aaa3 	bne.w	8002894 <_svfprintf_r+0x1f4>
 800334e:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8003352:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003354:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003358:	f7ff bbc8 	b.w	8002aec <_svfprintf_r+0x44c>
 800335c:	1e5e      	subs	r6, r3, #1
 800335e:	2e00      	cmp	r6, #0
 8003360:	f77f af48 	ble.w	80031f4 <_svfprintf_r+0xb54>
 8003364:	4b23      	ldr	r3, [pc, #140]	; (80033f4 <_svfprintf_r+0xd54>)
 8003366:	930f      	str	r3, [sp, #60]	; 0x3c
 8003368:	2e10      	cmp	r6, #16
 800336a:	dd2c      	ble.n	80033c6 <_svfprintf_r+0xd26>
 800336c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8003370:	2710      	movs	r7, #16
 8003372:	46b0      	mov	r8, r6
 8003374:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8003378:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800337a:	e006      	b.n	800338a <_svfprintf_r+0xcea>
 800337c:	f1a8 0810 	sub.w	r8, r8, #16
 8003380:	f1b8 0f10 	cmp.w	r8, #16
 8003384:	f109 0908 	add.w	r9, r9, #8
 8003388:	dd1a      	ble.n	80033c0 <_svfprintf_r+0xd20>
 800338a:	3501      	adds	r5, #1
 800338c:	3410      	adds	r4, #16
 800338e:	2d07      	cmp	r5, #7
 8003390:	9429      	str	r4, [sp, #164]	; 0xa4
 8003392:	9528      	str	r5, [sp, #160]	; 0xa0
 8003394:	f8c9 a000 	str.w	sl, [r9]
 8003398:	f8c9 7004 	str.w	r7, [r9, #4]
 800339c:	ddee      	ble.n	800337c <_svfprintf_r+0xcdc>
 800339e:	aa27      	add	r2, sp, #156	; 0x9c
 80033a0:	4631      	mov	r1, r6
 80033a2:	4658      	mov	r0, fp
 80033a4:	f004 fe6a 	bl	800807c <__ssprint_r>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	f47f aa73 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80033ae:	f1a8 0810 	sub.w	r8, r8, #16
 80033b2:	f1b8 0f10 	cmp.w	r8, #16
 80033b6:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80033b8:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 80033ba:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80033be:	dce4      	bgt.n	800338a <_svfprintf_r+0xcea>
 80033c0:	4646      	mov	r6, r8
 80033c2:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 80033c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80033c8:	3501      	adds	r5, #1
 80033ca:	4434      	add	r4, r6
 80033cc:	2d07      	cmp	r5, #7
 80033ce:	9429      	str	r4, [sp, #164]	; 0xa4
 80033d0:	9528      	str	r5, [sp, #160]	; 0xa0
 80033d2:	e889 0048 	stmia.w	r9, {r3, r6}
 80033d6:	f77f af0b 	ble.w	80031f0 <_svfprintf_r+0xb50>
 80033da:	aa27      	add	r2, sp, #156	; 0x9c
 80033dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80033de:	980a      	ldr	r0, [sp, #40]	; 0x28
 80033e0:	f004 fe4c 	bl	800807c <__ssprint_r>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	f47f aa55 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80033ea:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80033ec:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 80033ee:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80033f2:	e6ff      	b.n	80031f4 <_svfprintf_r+0xb54>
 80033f4:	08009448 	.word	0x08009448
 80033f8:	9907      	ldr	r1, [sp, #28]
 80033fa:	f011 0210 	ands.w	r2, r1, #16
 80033fe:	f000 81d5 	beq.w	80037ac <_svfprintf_r+0x110c>
 8003402:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003404:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8003408:	f1bb 0f00 	cmp.w	fp, #0
 800340c:	6804      	ldr	r4, [r0, #0]
 800340e:	f100 0704 	add.w	r7, r0, #4
 8003412:	f04f 0500 	mov.w	r5, #0
 8003416:	db26      	blt.n	8003466 <_svfprintf_r+0xdc6>
 8003418:	460a      	mov	r2, r1
 800341a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800341e:	9207      	str	r2, [sp, #28]
 8003420:	ea54 0205 	orrs.w	r2, r4, r5
 8003424:	970e      	str	r7, [sp, #56]	; 0x38
 8003426:	461f      	mov	r7, r3
 8003428:	f47f aae8 	bne.w	80029fc <_svfprintf_r+0x35c>
 800342c:	e4ce      	b.n	8002dcc <_svfprintf_r+0x72c>
 800342e:	9b07      	ldr	r3, [sp, #28]
 8003430:	06d8      	lsls	r0, r3, #27
 8003432:	d42a      	bmi.n	800348a <_svfprintf_r+0xdea>
 8003434:	9b07      	ldr	r3, [sp, #28]
 8003436:	0659      	lsls	r1, r3, #25
 8003438:	d527      	bpl.n	800348a <_svfprintf_r+0xdea>
 800343a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800343c:	f9b1 4000 	ldrsh.w	r4, [r1]
 8003440:	3104      	adds	r1, #4
 8003442:	17e5      	asrs	r5, r4, #31
 8003444:	4622      	mov	r2, r4
 8003446:	462b      	mov	r3, r5
 8003448:	910e      	str	r1, [sp, #56]	; 0x38
 800344a:	f7ff bac4 	b.w	80029d6 <_svfprintf_r+0x336>
 800344e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003450:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8003454:	f1bb 0f00 	cmp.w	fp, #0
 8003458:	680c      	ldr	r4, [r1, #0]
 800345a:	f101 0704 	add.w	r7, r1, #4
 800345e:	f04f 0500 	mov.w	r5, #0
 8003462:	f280 824e 	bge.w	8003902 <_svfprintf_r+0x1262>
 8003466:	970e      	str	r7, [sp, #56]	; 0x38
 8003468:	461f      	mov	r7, r3
 800346a:	ea54 0305 	orrs.w	r3, r4, r5
 800346e:	f47f aac5 	bne.w	80029fc <_svfprintf_r+0x35c>
 8003472:	e4b0      	b.n	8002dd6 <_svfprintf_r+0x736>
 8003474:	3301      	adds	r3, #1
 8003476:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003478:	9328      	str	r3, [sp, #160]	; 0xa0
 800347a:	442c      	add	r4, r5
 800347c:	2b07      	cmp	r3, #7
 800347e:	9429      	str	r4, [sp, #164]	; 0xa4
 8003480:	e889 0024 	stmia.w	r9, {r2, r5}
 8003484:	f77f aba0 	ble.w	8002bc8 <_svfprintf_r+0x528>
 8003488:	e6c1      	b.n	800320e <_svfprintf_r+0xb6e>
 800348a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800348c:	6814      	ldr	r4, [r2, #0]
 800348e:	4613      	mov	r3, r2
 8003490:	3304      	adds	r3, #4
 8003492:	17e5      	asrs	r5, r4, #31
 8003494:	4622      	mov	r2, r4
 8003496:	930e      	str	r3, [sp, #56]	; 0x38
 8003498:	2a00      	cmp	r2, #0
 800349a:	462b      	mov	r3, r5
 800349c:	f173 0300 	sbcs.w	r3, r3, #0
 80034a0:	f6bf aa9e 	bge.w	80029e0 <_svfprintf_r+0x340>
 80034a4:	4264      	negs	r4, r4
 80034a6:	f04f 072d 	mov.w	r7, #45	; 0x2d
 80034aa:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80034ae:	f1bb 0f00 	cmp.w	fp, #0
 80034b2:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 80034b6:	f6ff aaa1 	blt.w	80029fc <_svfprintf_r+0x35c>
 80034ba:	9b07      	ldr	r3, [sp, #28]
 80034bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034c0:	9307      	str	r3, [sp, #28]
 80034c2:	f7ff ba9b 	b.w	80029fc <_svfprintf_r+0x35c>
 80034c6:	aa27      	add	r2, sp, #156	; 0x9c
 80034c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80034ca:	980a      	ldr	r0, [sp, #40]	; 0x28
 80034cc:	f004 fdd6 	bl	800807c <__ssprint_r>
 80034d0:	2800      	cmp	r0, #0
 80034d2:	f47f a9df 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80034d6:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80034d8:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80034dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80034de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034e0:	4432      	add	r2, r6
 80034e2:	4617      	mov	r7, r2
 80034e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80034e6:	4293      	cmp	r3, r2
 80034e8:	db47      	blt.n	800357a <_svfprintf_r+0xeda>
 80034ea:	9a07      	ldr	r2, [sp, #28]
 80034ec:	07d5      	lsls	r5, r2, #31
 80034ee:	d444      	bmi.n	800357a <_svfprintf_r+0xeda>
 80034f0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80034f2:	440e      	add	r6, r1
 80034f4:	1bf5      	subs	r5, r6, r7
 80034f6:	1acb      	subs	r3, r1, r3
 80034f8:	429d      	cmp	r5, r3
 80034fa:	bfa8      	it	ge
 80034fc:	461d      	movge	r5, r3
 80034fe:	2d00      	cmp	r5, #0
 8003500:	462e      	mov	r6, r5
 8003502:	dd0d      	ble.n	8003520 <_svfprintf_r+0xe80>
 8003504:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8003506:	f8c9 7000 	str.w	r7, [r9]
 800350a:	3201      	adds	r2, #1
 800350c:	442c      	add	r4, r5
 800350e:	2a07      	cmp	r2, #7
 8003510:	9429      	str	r4, [sp, #164]	; 0xa4
 8003512:	f8c9 5004 	str.w	r5, [r9, #4]
 8003516:	9228      	str	r2, [sp, #160]	; 0xa0
 8003518:	f300 830a 	bgt.w	8003b30 <_svfprintf_r+0x1490>
 800351c:	f109 0908 	add.w	r9, r9, #8
 8003520:	2e00      	cmp	r6, #0
 8003522:	bfac      	ite	ge
 8003524:	1b9d      	subge	r5, r3, r6
 8003526:	461d      	movlt	r5, r3
 8003528:	2d00      	cmp	r5, #0
 800352a:	f77f ab4f 	ble.w	8002bcc <_svfprintf_r+0x52c>
 800352e:	4abb      	ldr	r2, [pc, #748]	; (800381c <_svfprintf_r+0x117c>)
 8003530:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003532:	920f      	str	r2, [sp, #60]	; 0x3c
 8003534:	2d10      	cmp	r5, #16
 8003536:	dd9d      	ble.n	8003474 <_svfprintf_r+0xdd4>
 8003538:	2610      	movs	r6, #16
 800353a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800353c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8003540:	e004      	b.n	800354c <_svfprintf_r+0xeac>
 8003542:	f109 0908 	add.w	r9, r9, #8
 8003546:	3d10      	subs	r5, #16
 8003548:	2d10      	cmp	r5, #16
 800354a:	dd93      	ble.n	8003474 <_svfprintf_r+0xdd4>
 800354c:	3301      	adds	r3, #1
 800354e:	3410      	adds	r4, #16
 8003550:	2b07      	cmp	r3, #7
 8003552:	9429      	str	r4, [sp, #164]	; 0xa4
 8003554:	9328      	str	r3, [sp, #160]	; 0xa0
 8003556:	f8c9 a000 	str.w	sl, [r9]
 800355a:	f8c9 6004 	str.w	r6, [r9, #4]
 800355e:	ddf0      	ble.n	8003542 <_svfprintf_r+0xea2>
 8003560:	aa27      	add	r2, sp, #156	; 0x9c
 8003562:	4659      	mov	r1, fp
 8003564:	4638      	mov	r0, r7
 8003566:	f004 fd89 	bl	800807c <__ssprint_r>
 800356a:	2800      	cmp	r0, #0
 800356c:	f47f a992 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003570:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003572:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003574:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003578:	e7e5      	b.n	8003546 <_svfprintf_r+0xea6>
 800357a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800357c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800357e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8003580:	f8c9 1000 	str.w	r1, [r9]
 8003584:	3201      	adds	r2, #1
 8003586:	4404      	add	r4, r0
 8003588:	2a07      	cmp	r2, #7
 800358a:	9429      	str	r4, [sp, #164]	; 0xa4
 800358c:	f8c9 0004 	str.w	r0, [r9, #4]
 8003590:	9228      	str	r2, [sp, #160]	; 0xa0
 8003592:	f300 82b9 	bgt.w	8003b08 <_svfprintf_r+0x1468>
 8003596:	f109 0908 	add.w	r9, r9, #8
 800359a:	e7a9      	b.n	80034f0 <_svfprintf_r+0xe50>
 800359c:	9b07      	ldr	r3, [sp, #28]
 800359e:	07d8      	lsls	r0, r3, #31
 80035a0:	f53f adf2 	bmi.w	8003188 <_svfprintf_r+0xae8>
 80035a4:	3501      	adds	r5, #1
 80035a6:	3401      	adds	r4, #1
 80035a8:	2301      	movs	r3, #1
 80035aa:	2d07      	cmp	r5, #7
 80035ac:	9429      	str	r4, [sp, #164]	; 0xa4
 80035ae:	9528      	str	r5, [sp, #160]	; 0xa0
 80035b0:	f8c9 6000 	str.w	r6, [r9]
 80035b4:	f8c9 3004 	str.w	r3, [r9, #4]
 80035b8:	f77f ae1a 	ble.w	80031f0 <_svfprintf_r+0xb50>
 80035bc:	e70d      	b.n	80033da <_svfprintf_r+0xd3a>
 80035be:	aa27      	add	r2, sp, #156	; 0x9c
 80035c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80035c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80035c4:	f004 fd5a 	bl	800807c <__ssprint_r>
 80035c8:	2800      	cmp	r0, #0
 80035ca:	f47f a963 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80035ce:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80035d0:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 80035d2:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80035d6:	e5e5      	b.n	80031a4 <_svfprintf_r+0xb04>
 80035d8:	aa27      	add	r2, sp, #156	; 0x9c
 80035da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80035dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80035de:	f004 fd4d 	bl	800807c <__ssprint_r>
 80035e2:	2800      	cmp	r0, #0
 80035e4:	f47f a956 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80035e8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80035ea:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 80035ec:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80035f0:	e5e7      	b.n	80031c2 <_svfprintf_r+0xb22>
 80035f2:	aa27      	add	r2, sp, #156	; 0x9c
 80035f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80035f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80035f8:	f004 fd40 	bl	800807c <__ssprint_r>
 80035fc:	2800      	cmp	r0, #0
 80035fe:	f47f a949 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003602:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003604:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003608:	f7ff ba94 	b.w	8002b34 <_svfprintf_r+0x494>
 800360c:	9907      	ldr	r1, [sp, #28]
 800360e:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 8003612:	f000 80bb 	beq.w	800378c <_svfprintf_r+0x10ec>
 8003616:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003618:	f88d 207f 	strb.w	r2, [sp, #127]	; 0x7f
 800361c:	4603      	mov	r3, r0
 800361e:	f1bb 0f00 	cmp.w	fp, #0
 8003622:	f103 0304 	add.w	r3, r3, #4
 8003626:	8804      	ldrh	r4, [r0, #0]
 8003628:	f04f 0500 	mov.w	r5, #0
 800362c:	f2c0 81c5 	blt.w	80039ba <_svfprintf_r+0x131a>
 8003630:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003634:	9107      	str	r1, [sp, #28]
 8003636:	ea54 0105 	orrs.w	r1, r4, r5
 800363a:	930e      	str	r3, [sp, #56]	; 0x38
 800363c:	f43f acda 	beq.w	8002ff4 <_svfprintf_r+0x954>
 8003640:	4617      	mov	r7, r2
 8003642:	f7ff b953 	b.w	80028ec <_svfprintf_r+0x24c>
 8003646:	9b07      	ldr	r3, [sp, #28]
 8003648:	06df      	lsls	r7, r3, #27
 800364a:	d40b      	bmi.n	8003664 <_svfprintf_r+0xfc4>
 800364c:	9b07      	ldr	r3, [sp, #28]
 800364e:	065e      	lsls	r6, r3, #25
 8003650:	d508      	bpl.n	8003664 <_svfprintf_r+0xfc4>
 8003652:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003654:	6813      	ldr	r3, [r2, #0]
 8003656:	3204      	adds	r2, #4
 8003658:	920e      	str	r2, [sp, #56]	; 0x38
 800365a:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 800365e:	801a      	strh	r2, [r3, #0]
 8003660:	f7ff b845 	b.w	80026ee <_svfprintf_r+0x4e>
 8003664:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003666:	6813      	ldr	r3, [r2, #0]
 8003668:	3204      	adds	r2, #4
 800366a:	920e      	str	r2, [sp, #56]	; 0x38
 800366c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	f7ff b83d 	b.w	80026ee <_svfprintf_r+0x4e>
 8003674:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	f005 fc14 	bl	8008ea8 <__aeabi_dcmpun>
 8003680:	2800      	cmp	r0, #0
 8003682:	f040 8305 	bne.w	8003c90 <_svfprintf_r+0x15f0>
 8003686:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003688:	f1bb 3fff 	cmp.w	fp, #4294967295
 800368c:	f023 0720 	bic.w	r7, r3, #32
 8003690:	f000 826c 	beq.w	8003b6c <_svfprintf_r+0x14cc>
 8003694:	2f47      	cmp	r7, #71	; 0x47
 8003696:	f000 8187 	beq.w	80039a8 <_svfprintf_r+0x1308>
 800369a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800369c:	9a07      	ldr	r2, [sp, #28]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036a4:	920f      	str	r2, [sp, #60]	; 0x3c
 80036a6:	f2c0 8280 	blt.w	8003baa <_svfprintf_r+0x150a>
 80036aa:	ed9d 7b14 	vldr	d7, [sp, #80]	; 0x50
 80036ae:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 80036b2:	2300      	movs	r3, #0
 80036b4:	9308      	str	r3, [sp, #32]
 80036b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80036b8:	2b66      	cmp	r3, #102	; 0x66
 80036ba:	f000 825a 	beq.w	8003b72 <_svfprintf_r+0x14d2>
 80036be:	2b46      	cmp	r3, #70	; 0x46
 80036c0:	f000 8147 	beq.w	8003952 <_svfprintf_r+0x12b2>
 80036c4:	2f45      	cmp	r7, #69	; 0x45
 80036c6:	bf0c      	ite	eq
 80036c8:	f10b 0501 	addeq.w	r5, fp, #1
 80036cc:	465d      	movne	r5, fp
 80036ce:	a825      	add	r0, sp, #148	; 0x94
 80036d0:	a922      	add	r1, sp, #136	; 0x88
 80036d2:	aa21      	add	r2, sp, #132	; 0x84
 80036d4:	2302      	movs	r3, #2
 80036d6:	9004      	str	r0, [sp, #16]
 80036d8:	9202      	str	r2, [sp, #8]
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	9501      	str	r5, [sp, #4]
 80036de:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 80036e2:	9103      	str	r1, [sp, #12]
 80036e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80036e6:	f002 f847 	bl	8005778 <_dtoa_r>
 80036ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80036ec:	2b67      	cmp	r3, #103	; 0x67
 80036ee:	4606      	mov	r6, r0
 80036f0:	f040 8271 	bne.w	8003bd6 <_svfprintf_r+0x1536>
 80036f4:	9b07      	ldr	r3, [sp, #28]
 80036f6:	07da      	lsls	r2, r3, #31
 80036f8:	f140 82bf 	bpl.w	8003c7a <_svfprintf_r+0x15da>
 80036fc:	1974      	adds	r4, r6, r5
 80036fe:	2200      	movs	r2, #0
 8003700:	2300      	movs	r3, #0
 8003702:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 8003706:	f005 fb9d 	bl	8008e44 <__aeabi_dcmpeq>
 800370a:	2800      	cmp	r0, #0
 800370c:	f040 8190 	bne.w	8003a30 <_svfprintf_r+0x1390>
 8003710:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8003712:	429c      	cmp	r4, r3
 8003714:	d906      	bls.n	8003724 <_svfprintf_r+0x1084>
 8003716:	2130      	movs	r1, #48	; 0x30
 8003718:	1c5a      	adds	r2, r3, #1
 800371a:	9225      	str	r2, [sp, #148]	; 0x94
 800371c:	7019      	strb	r1, [r3, #0]
 800371e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8003720:	429c      	cmp	r4, r3
 8003722:	d8f9      	bhi.n	8003718 <_svfprintf_r+0x1078>
 8003724:	1b9b      	subs	r3, r3, r6
 8003726:	2f47      	cmp	r7, #71	; 0x47
 8003728:	9312      	str	r3, [sp, #72]	; 0x48
 800372a:	f000 817a 	beq.w	8003a22 <_svfprintf_r+0x1382>
 800372e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003730:	2b65      	cmp	r3, #101	; 0x65
 8003732:	f340 825f 	ble.w	8003bf4 <_svfprintf_r+0x1554>
 8003736:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003738:	2b66      	cmp	r3, #102	; 0x66
 800373a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800373c:	9313      	str	r3, [sp, #76]	; 0x4c
 800373e:	f000 8266 	beq.w	8003c0e <_svfprintf_r+0x156e>
 8003742:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003744:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003746:	428a      	cmp	r2, r1
 8003748:	f2c0 8238 	blt.w	8003bbc <_svfprintf_r+0x151c>
 800374c:	9b07      	ldr	r3, [sp, #28]
 800374e:	07d9      	lsls	r1, r3, #31
 8003750:	f100 8295 	bmi.w	8003c7e <_svfprintf_r+0x15de>
 8003754:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8003758:	920d      	str	r2, [sp, #52]	; 0x34
 800375a:	2267      	movs	r2, #103	; 0x67
 800375c:	9211      	str	r2, [sp, #68]	; 0x44
 800375e:	9a08      	ldr	r2, [sp, #32]
 8003760:	2a00      	cmp	r2, #0
 8003762:	f040 8132 	bne.w	80039ca <_svfprintf_r+0x132a>
 8003766:	9308      	str	r3, [sp, #32]
 8003768:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800376a:	9307      	str	r3, [sp, #28]
 800376c:	4693      	mov	fp, r2
 800376e:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8003772:	f7ff b967 	b.w	8002a44 <_svfprintf_r+0x3a4>
 8003776:	f027 0707 	bic.w	r7, r7, #7
 800377a:	ed97 7b00 	vldr	d7, [r7]
 800377e:	f107 0308 	add.w	r3, r7, #8
 8003782:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8003786:	930e      	str	r3, [sp, #56]	; 0x38
 8003788:	f7ff ba88 	b.w	8002c9c <_svfprintf_r+0x5fc>
 800378c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800378e:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8003792:	f1bb 0f00 	cmp.w	fp, #0
 8003796:	680c      	ldr	r4, [r1, #0]
 8003798:	f101 0704 	add.w	r7, r1, #4
 800379c:	f04f 0500 	mov.w	r5, #0
 80037a0:	f280 80ac 	bge.w	80038fc <_svfprintf_r+0x125c>
 80037a4:	970e      	str	r7, [sp, #56]	; 0x38
 80037a6:	2700      	movs	r7, #0
 80037a8:	f7ff b8a0 	b.w	80028ec <_svfprintf_r+0x24c>
 80037ac:	9907      	ldr	r1, [sp, #28]
 80037ae:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 80037b2:	f43f ae4c 	beq.w	800344e <_svfprintf_r+0xdae>
 80037b6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80037b8:	f88d 207f 	strb.w	r2, [sp, #127]	; 0x7f
 80037bc:	4603      	mov	r3, r0
 80037be:	f1bb 0f00 	cmp.w	fp, #0
 80037c2:	f103 0304 	add.w	r3, r3, #4
 80037c6:	8804      	ldrh	r4, [r0, #0]
 80037c8:	f04f 0500 	mov.w	r5, #0
 80037cc:	f2c0 80f2 	blt.w	80039b4 <_svfprintf_r+0x1314>
 80037d0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80037d4:	9107      	str	r1, [sp, #28]
 80037d6:	ea54 0105 	orrs.w	r1, r4, r5
 80037da:	930e      	str	r3, [sp, #56]	; 0x38
 80037dc:	4617      	mov	r7, r2
 80037de:	f47f a90d 	bne.w	80029fc <_svfprintf_r+0x35c>
 80037e2:	f7ff baf3 	b.w	8002dcc <_svfprintf_r+0x72c>
 80037e6:	9b07      	ldr	r3, [sp, #28]
 80037e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80037ea:	f013 0f40 	tst.w	r3, #64	; 0x40
 80037ee:	4613      	mov	r3, r2
 80037f0:	f000 80e5 	beq.w	80039be <_svfprintf_r+0x131e>
 80037f4:	3304      	adds	r3, #4
 80037f6:	8814      	ldrh	r4, [r2, #0]
 80037f8:	930e      	str	r3, [sp, #56]	; 0x38
 80037fa:	2500      	movs	r5, #0
 80037fc:	f7ff bb03 	b.w	8002e06 <_svfprintf_r+0x766>
 8003800:	4614      	mov	r4, r2
 8003802:	3301      	adds	r3, #1
 8003804:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003806:	9328      	str	r3, [sp, #160]	; 0xa0
 8003808:	442c      	add	r4, r5
 800380a:	2b07      	cmp	r3, #7
 800380c:	9429      	str	r4, [sp, #164]	; 0xa4
 800380e:	e889 0024 	stmia.w	r9, {r2, r5}
 8003812:	f73f ae58 	bgt.w	80034c6 <_svfprintf_r+0xe26>
 8003816:	f109 0908 	add.w	r9, r9, #8
 800381a:	e65f      	b.n	80034dc <_svfprintf_r+0xe3c>
 800381c:	08009448 	.word	0x08009448
 8003820:	2700      	movs	r7, #0
 8003822:	45bb      	cmp	fp, r7
 8003824:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8003828:	f6ff abf6 	blt.w	8003018 <_svfprintf_r+0x978>
 800382c:	9b07      	ldr	r3, [sp, #28]
 800382e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003832:	9307      	str	r3, [sp, #28]
 8003834:	f7ff bbbe 	b.w	8002fb4 <_svfprintf_r+0x914>
 8003838:	aa27      	add	r2, sp, #156	; 0x9c
 800383a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800383c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800383e:	f004 fc1d 	bl	800807c <__ssprint_r>
 8003842:	2800      	cmp	r0, #0
 8003844:	f47f a826 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003848:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800384a:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800384e:	e405      	b.n	800305c <_svfprintf_r+0x9bc>
 8003850:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8003852:	f7ff bbda 	b.w	800300a <_svfprintf_r+0x96a>
 8003856:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003858:	4ab2      	ldr	r2, [pc, #712]	; (8003b24 <_svfprintf_r+0x1484>)
 800385a:	f8c9 2000 	str.w	r2, [r9]
 800385e:	3301      	adds	r3, #1
 8003860:	3401      	adds	r4, #1
 8003862:	2201      	movs	r2, #1
 8003864:	2b07      	cmp	r3, #7
 8003866:	9429      	str	r4, [sp, #164]	; 0xa4
 8003868:	9328      	str	r3, [sp, #160]	; 0xa0
 800386a:	f8c9 2004 	str.w	r2, [r9, #4]
 800386e:	f300 808e 	bgt.w	800398e <_svfprintf_r+0x12ee>
 8003872:	f109 0908 	add.w	r9, r9, #8
 8003876:	b92d      	cbnz	r5, 8003884 <_svfprintf_r+0x11e4>
 8003878:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800387a:	b91b      	cbnz	r3, 8003884 <_svfprintf_r+0x11e4>
 800387c:	9b07      	ldr	r3, [sp, #28]
 800387e:	07df      	lsls	r7, r3, #31
 8003880:	f57f a9a4 	bpl.w	8002bcc <_svfprintf_r+0x52c>
 8003884:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003886:	9916      	ldr	r1, [sp, #88]	; 0x58
 8003888:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800388a:	f8c9 2000 	str.w	r2, [r9]
 800388e:	3301      	adds	r3, #1
 8003890:	440c      	add	r4, r1
 8003892:	2b07      	cmp	r3, #7
 8003894:	9429      	str	r4, [sp, #164]	; 0xa4
 8003896:	f8c9 1004 	str.w	r1, [r9, #4]
 800389a:	9328      	str	r3, [sp, #160]	; 0xa0
 800389c:	f300 81d3 	bgt.w	8003c46 <_svfprintf_r+0x15a6>
 80038a0:	f109 0908 	add.w	r9, r9, #8
 80038a4:	426d      	negs	r5, r5
 80038a6:	2d00      	cmp	r5, #0
 80038a8:	f340 80ad 	ble.w	8003a06 <_svfprintf_r+0x1366>
 80038ac:	4a9e      	ldr	r2, [pc, #632]	; (8003b28 <_svfprintf_r+0x1488>)
 80038ae:	920f      	str	r2, [sp, #60]	; 0x3c
 80038b0:	2d10      	cmp	r5, #16
 80038b2:	f340 80cc 	ble.w	8003a4e <_svfprintf_r+0x13ae>
 80038b6:	4622      	mov	r2, r4
 80038b8:	2710      	movs	r7, #16
 80038ba:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80038be:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80038c0:	e005      	b.n	80038ce <_svfprintf_r+0x122e>
 80038c2:	f109 0908 	add.w	r9, r9, #8
 80038c6:	3d10      	subs	r5, #16
 80038c8:	2d10      	cmp	r5, #16
 80038ca:	f340 80bf 	ble.w	8003a4c <_svfprintf_r+0x13ac>
 80038ce:	3301      	adds	r3, #1
 80038d0:	3210      	adds	r2, #16
 80038d2:	2b07      	cmp	r3, #7
 80038d4:	9229      	str	r2, [sp, #164]	; 0xa4
 80038d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80038d8:	f8c9 a000 	str.w	sl, [r9]
 80038dc:	f8c9 7004 	str.w	r7, [r9, #4]
 80038e0:	ddef      	ble.n	80038c2 <_svfprintf_r+0x1222>
 80038e2:	aa27      	add	r2, sp, #156	; 0x9c
 80038e4:	4621      	mov	r1, r4
 80038e6:	4658      	mov	r0, fp
 80038e8:	f004 fbc8 	bl	800807c <__ssprint_r>
 80038ec:	2800      	cmp	r0, #0
 80038ee:	f47e afd1 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80038f2:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 80038f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80038f6:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80038fa:	e7e4      	b.n	80038c6 <_svfprintf_r+0x1226>
 80038fc:	9a07      	ldr	r2, [sp, #28]
 80038fe:	f7ff ba37 	b.w	8002d70 <_svfprintf_r+0x6d0>
 8003902:	9a07      	ldr	r2, [sp, #28]
 8003904:	e589      	b.n	800341a <_svfprintf_r+0xd7a>
 8003906:	9b07      	ldr	r3, [sp, #28]
 8003908:	f043 0320 	orr.w	r3, r3, #32
 800390c:	9307      	str	r3, [sp, #28]
 800390e:	f108 0801 	add.w	r8, r8, #1
 8003912:	f898 3000 	ldrb.w	r3, [r8]
 8003916:	f7fe bf1d 	b.w	8002754 <_svfprintf_r+0xb4>
 800391a:	aa27      	add	r2, sp, #156	; 0x9c
 800391c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800391e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003920:	f004 fbac 	bl	800807c <__ssprint_r>
 8003924:	2800      	cmp	r0, #0
 8003926:	f47e afb5 	bne.w	8002894 <_svfprintf_r+0x1f4>
 800392a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800392c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003930:	f7ff bbac 	b.w	800308c <_svfprintf_r+0x9ec>
 8003934:	2140      	movs	r1, #64	; 0x40
 8003936:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003938:	f003 fada 	bl	8006ef0 <_malloc_r>
 800393c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800393e:	6010      	str	r0, [r2, #0]
 8003940:	6110      	str	r0, [r2, #16]
 8003942:	2800      	cmp	r0, #0
 8003944:	f000 81f9 	beq.w	8003d3a <_svfprintf_r+0x169a>
 8003948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800394a:	2340      	movs	r3, #64	; 0x40
 800394c:	6153      	str	r3, [r2, #20]
 800394e:	f7fe bebe 	b.w	80026ce <_svfprintf_r+0x2e>
 8003952:	a825      	add	r0, sp, #148	; 0x94
 8003954:	a922      	add	r1, sp, #136	; 0x88
 8003956:	aa21      	add	r2, sp, #132	; 0x84
 8003958:	2303      	movs	r3, #3
 800395a:	9004      	str	r0, [sp, #16]
 800395c:	9202      	str	r2, [sp, #8]
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	f8cd b004 	str.w	fp, [sp, #4]
 8003964:	9103      	str	r1, [sp, #12]
 8003966:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 800396a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800396c:	f001 ff04 	bl	8005778 <_dtoa_r>
 8003970:	465d      	mov	r5, fp
 8003972:	4606      	mov	r6, r0
 8003974:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003976:	2b46      	cmp	r3, #70	; 0x46
 8003978:	eb06 0405 	add.w	r4, r6, r5
 800397c:	f47f aebf 	bne.w	80036fe <_svfprintf_r+0x105e>
 8003980:	7833      	ldrb	r3, [r6, #0]
 8003982:	2b30      	cmp	r3, #48	; 0x30
 8003984:	f000 818a 	beq.w	8003c9c <_svfprintf_r+0x15fc>
 8003988:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800398a:	442c      	add	r4, r5
 800398c:	e6b7      	b.n	80036fe <_svfprintf_r+0x105e>
 800398e:	aa27      	add	r2, sp, #156	; 0x9c
 8003990:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003992:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003994:	f004 fb72 	bl	800807c <__ssprint_r>
 8003998:	2800      	cmp	r0, #0
 800399a:	f47e af7b 	bne.w	8002894 <_svfprintf_r+0x1f4>
 800399e:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80039a0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80039a2:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80039a6:	e766      	b.n	8003876 <_svfprintf_r+0x11d6>
 80039a8:	f1bb 0f00 	cmp.w	fp, #0
 80039ac:	bf08      	it	eq
 80039ae:	f04f 0b01 	moveq.w	fp, #1
 80039b2:	e672      	b.n	800369a <_svfprintf_r+0xffa>
 80039b4:	930e      	str	r3, [sp, #56]	; 0x38
 80039b6:	4617      	mov	r7, r2
 80039b8:	e557      	b.n	800346a <_svfprintf_r+0xdca>
 80039ba:	930e      	str	r3, [sp, #56]	; 0x38
 80039bc:	e6f3      	b.n	80037a6 <_svfprintf_r+0x1106>
 80039be:	3304      	adds	r3, #4
 80039c0:	6814      	ldr	r4, [r2, #0]
 80039c2:	930e      	str	r3, [sp, #56]	; 0x38
 80039c4:	2500      	movs	r5, #0
 80039c6:	f7ff ba1e 	b.w	8002e06 <_svfprintf_r+0x766>
 80039ca:	272d      	movs	r7, #45	; 0x2d
 80039cc:	9308      	str	r3, [sp, #32]
 80039ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80039d0:	9307      	str	r3, [sp, #28]
 80039d2:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 80039d6:	f04f 0b00 	mov.w	fp, #0
 80039da:	f7ff b834 	b.w	8002a46 <_svfprintf_r+0x3a6>
 80039de:	4630      	mov	r0, r6
 80039e0:	f7fe fdee 	bl	80025c0 <strlen>
 80039e4:	46a3      	mov	fp, r4
 80039e6:	4603      	mov	r3, r0
 80039e8:	900d      	str	r0, [sp, #52]	; 0x34
 80039ea:	f7ff ba9d 	b.w	8002f28 <_svfprintf_r+0x888>
 80039ee:	aa27      	add	r2, sp, #156	; 0x9c
 80039f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80039f4:	f004 fb42 	bl	800807c <__ssprint_r>
 80039f8:	2800      	cmp	r0, #0
 80039fa:	f47e af4b 	bne.w	8002894 <_svfprintf_r+0x1f4>
 80039fe:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003a00:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003a02:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003a06:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003a08:	f8c9 6000 	str.w	r6, [r9]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	440c      	add	r4, r1
 8003a10:	2b07      	cmp	r3, #7
 8003a12:	9429      	str	r4, [sp, #164]	; 0xa4
 8003a14:	9328      	str	r3, [sp, #160]	; 0xa0
 8003a16:	f8c9 1004 	str.w	r1, [r9, #4]
 8003a1a:	f77f a8d5 	ble.w	8002bc8 <_svfprintf_r+0x528>
 8003a1e:	f7ff bbf6 	b.w	800320e <_svfprintf_r+0xb6e>
 8003a22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a24:	1cdd      	adds	r5, r3, #3
 8003a26:	db1e      	blt.n	8003a66 <_svfprintf_r+0x13c6>
 8003a28:	459b      	cmp	fp, r3
 8003a2a:	db1c      	blt.n	8003a66 <_svfprintf_r+0x13c6>
 8003a2c:	9313      	str	r3, [sp, #76]	; 0x4c
 8003a2e:	e688      	b.n	8003742 <_svfprintf_r+0x10a2>
 8003a30:	4623      	mov	r3, r4
 8003a32:	e677      	b.n	8003724 <_svfprintf_r+0x1084>
 8003a34:	aa27      	add	r2, sp, #156	; 0x9c
 8003a36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003a38:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003a3a:	f004 fb1f 	bl	800807c <__ssprint_r>
 8003a3e:	2800      	cmp	r0, #0
 8003a40:	f47e af28 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003a44:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003a46:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003a4a:	e447      	b.n	80032dc <_svfprintf_r+0xc3c>
 8003a4c:	4614      	mov	r4, r2
 8003a4e:	3301      	adds	r3, #1
 8003a50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003a52:	9328      	str	r3, [sp, #160]	; 0xa0
 8003a54:	442c      	add	r4, r5
 8003a56:	2b07      	cmp	r3, #7
 8003a58:	9429      	str	r4, [sp, #164]	; 0xa4
 8003a5a:	e889 0024 	stmia.w	r9, {r2, r5}
 8003a5e:	dcc6      	bgt.n	80039ee <_svfprintf_r+0x134e>
 8003a60:	f109 0908 	add.w	r9, r9, #8
 8003a64:	e7cf      	b.n	8003a06 <_svfprintf_r+0x1366>
 8003a66:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003a68:	3a02      	subs	r2, #2
 8003a6a:	9211      	str	r2, [sp, #68]	; 0x44
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8003a74:	9321      	str	r3, [sp, #132]	; 0x84
 8003a76:	bfb8      	it	lt
 8003a78:	425b      	neglt	r3, r3
 8003a7a:	f88d 208c 	strb.w	r2, [sp, #140]	; 0x8c
 8003a7e:	bfb4      	ite	lt
 8003a80:	222d      	movlt	r2, #45	; 0x2d
 8003a82:	222b      	movge	r2, #43	; 0x2b
 8003a84:	2b09      	cmp	r3, #9
 8003a86:	f88d 208d 	strb.w	r2, [sp, #141]	; 0x8d
 8003a8a:	f340 80ee 	ble.w	8003c6a <_svfprintf_r+0x15ca>
 8003a8e:	f10d 009b 	add.w	r0, sp, #155	; 0x9b
 8003a92:	4604      	mov	r4, r0
 8003a94:	4a25      	ldr	r2, [pc, #148]	; (8003b2c <_svfprintf_r+0x148c>)
 8003a96:	fb82 2103 	smull	r2, r1, r2, r3
 8003a9a:	17da      	asrs	r2, r3, #31
 8003a9c:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 8003aa0:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8003aa4:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8003aa8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003aac:	2a09      	cmp	r2, #9
 8003aae:	4613      	mov	r3, r2
 8003ab0:	f804 1d01 	strb.w	r1, [r4, #-1]!
 8003ab4:	dcee      	bgt.n	8003a94 <_svfprintf_r+0x13f4>
 8003ab6:	4621      	mov	r1, r4
 8003ab8:	3330      	adds	r3, #48	; 0x30
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	f801 2d01 	strb.w	r2, [r1, #-1]!
 8003ac0:	4288      	cmp	r0, r1
 8003ac2:	f240 8137 	bls.w	8003d34 <_svfprintf_r+0x1694>
 8003ac6:	f10d 018e 	add.w	r1, sp, #142	; 0x8e
 8003aca:	4623      	mov	r3, r4
 8003acc:	e001      	b.n	8003ad2 <_svfprintf_r+0x1432>
 8003ace:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ad2:	f801 2b01 	strb.w	r2, [r1], #1
 8003ad6:	4298      	cmp	r0, r3
 8003ad8:	d1f9      	bne.n	8003ace <_svfprintf_r+0x142e>
 8003ada:	1c43      	adds	r3, r0, #1
 8003adc:	1b1b      	subs	r3, r3, r4
 8003ade:	f10d 028e 	add.w	r2, sp, #142	; 0x8e
 8003ae2:	4413      	add	r3, r2
 8003ae4:	aa23      	add	r2, sp, #140	; 0x8c
 8003ae6:	1a9b      	subs	r3, r3, r2
 8003ae8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003aea:	9319      	str	r3, [sp, #100]	; 0x64
 8003aec:	2a01      	cmp	r2, #1
 8003aee:	4413      	add	r3, r2
 8003af0:	930d      	str	r3, [sp, #52]	; 0x34
 8003af2:	f340 80ea 	ble.w	8003cca <_svfprintf_r+0x162a>
 8003af6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003af8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003afa:	4413      	add	r3, r2
 8003afc:	2200      	movs	r2, #0
 8003afe:	930d      	str	r3, [sp, #52]	; 0x34
 8003b00:	9213      	str	r2, [sp, #76]	; 0x4c
 8003b02:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003b06:	e62a      	b.n	800375e <_svfprintf_r+0x10be>
 8003b08:	aa27      	add	r2, sp, #156	; 0x9c
 8003b0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003b0e:	f004 fab5 	bl	800807c <__ssprint_r>
 8003b12:	2800      	cmp	r0, #0
 8003b14:	f47e aebe 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003b18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b1a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003b1c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003b20:	e4e6      	b.n	80034f0 <_svfprintf_r+0xe50>
 8003b22:	bf00      	nop
 8003b24:	08009498 	.word	0x08009498
 8003b28:	08009448 	.word	0x08009448
 8003b2c:	66666667 	.word	0x66666667
 8003b30:	aa27      	add	r2, sp, #156	; 0x9c
 8003b32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b34:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003b36:	f004 faa1 	bl	800807c <__ssprint_r>
 8003b3a:	2800      	cmp	r0, #0
 8003b3c:	f47e aeaa 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003b40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b42:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003b44:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003b4c:	e4e8      	b.n	8003520 <_svfprintf_r+0xe80>
 8003b4e:	2d06      	cmp	r5, #6
 8003b50:	462b      	mov	r3, r5
 8003b52:	bf28      	it	cs
 8003b54:	2306      	movcs	r3, #6
 8003b56:	930d      	str	r3, [sp, #52]	; 0x34
 8003b58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003b5c:	46b3      	mov	fp, r6
 8003b5e:	970e      	str	r7, [sp, #56]	; 0x38
 8003b60:	9613      	str	r6, [sp, #76]	; 0x4c
 8003b62:	4637      	mov	r7, r6
 8003b64:	9308      	str	r3, [sp, #32]
 8003b66:	4e88      	ldr	r6, [pc, #544]	; (8003d88 <_svfprintf_r+0x16e8>)
 8003b68:	f7fe bf6c 	b.w	8002a44 <_svfprintf_r+0x3a4>
 8003b6c:	f04f 0b06 	mov.w	fp, #6
 8003b70:	e593      	b.n	800369a <_svfprintf_r+0xffa>
 8003b72:	a825      	add	r0, sp, #148	; 0x94
 8003b74:	a922      	add	r1, sp, #136	; 0x88
 8003b76:	aa21      	add	r2, sp, #132	; 0x84
 8003b78:	2303      	movs	r3, #3
 8003b7a:	9004      	str	r0, [sp, #16]
 8003b7c:	9202      	str	r2, [sp, #8]
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	f8cd b004 	str.w	fp, [sp, #4]
 8003b84:	9103      	str	r1, [sp, #12]
 8003b86:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 8003b8a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003b8c:	f001 fdf4 	bl	8005778 <_dtoa_r>
 8003b90:	465d      	mov	r5, fp
 8003b92:	4606      	mov	r6, r0
 8003b94:	eb00 040b 	add.w	r4, r0, fp
 8003b98:	e6f2      	b.n	8003980 <_svfprintf_r+0x12e0>
 8003b9a:	272d      	movs	r7, #45	; 0x2d
 8003b9c:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8003ba0:	f7ff b8a3 	b.w	8002cea <_svfprintf_r+0x64a>
 8003ba4:	9307      	str	r3, [sp, #28]
 8003ba6:	f7ff b94c 	b.w	8002e42 <_svfprintf_r+0x7a2>
 8003baa:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 8003bae:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 8003bb2:	931d      	str	r3, [sp, #116]	; 0x74
 8003bb4:	232d      	movs	r3, #45	; 0x2d
 8003bb6:	911c      	str	r1, [sp, #112]	; 0x70
 8003bb8:	9308      	str	r3, [sp, #32]
 8003bba:	e57c      	b.n	80036b6 <_svfprintf_r+0x1016>
 8003bbc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003bbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003bc0:	4413      	add	r3, r2
 8003bc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003bc4:	930d      	str	r3, [sp, #52]	; 0x34
 8003bc6:	2a00      	cmp	r2, #0
 8003bc8:	f340 8089 	ble.w	8003cde <_svfprintf_r+0x163e>
 8003bcc:	2267      	movs	r2, #103	; 0x67
 8003bce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003bd2:	9211      	str	r2, [sp, #68]	; 0x44
 8003bd4:	e5c3      	b.n	800375e <_svfprintf_r+0x10be>
 8003bd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003bd8:	2b47      	cmp	r3, #71	; 0x47
 8003bda:	f47f ad8f 	bne.w	80036fc <_svfprintf_r+0x105c>
 8003bde:	9b07      	ldr	r3, [sp, #28]
 8003be0:	07db      	lsls	r3, r3, #31
 8003be2:	f53f aec7 	bmi.w	8003974 <_svfprintf_r+0x12d4>
 8003be6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8003be8:	2f47      	cmp	r7, #71	; 0x47
 8003bea:	eba3 0306 	sub.w	r3, r3, r6
 8003bee:	9312      	str	r3, [sp, #72]	; 0x48
 8003bf0:	f43f af17 	beq.w	8003a22 <_svfprintf_r+0x1382>
 8003bf4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bf6:	e739      	b.n	8003a6c <_svfprintf_r+0x13cc>
 8003bf8:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8003bfc:	970e      	str	r7, [sp, #56]	; 0x38
 8003bfe:	9308      	str	r3, [sp, #32]
 8003c00:	950d      	str	r5, [sp, #52]	; 0x34
 8003c02:	4683      	mov	fp, r0
 8003c04:	9013      	str	r0, [sp, #76]	; 0x4c
 8003c06:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8003c0a:	f7fe bf1b 	b.w	8002a44 <_svfprintf_r+0x3a4>
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	dd6d      	ble.n	8003cee <_svfprintf_r+0x164e>
 8003c12:	f1bb 0f00 	cmp.w	fp, #0
 8003c16:	d14f      	bne.n	8003cb8 <_svfprintf_r+0x1618>
 8003c18:	9a07      	ldr	r2, [sp, #28]
 8003c1a:	07d4      	lsls	r4, r2, #31
 8003c1c:	d44c      	bmi.n	8003cb8 <_svfprintf_r+0x1618>
 8003c1e:	461a      	mov	r2, r3
 8003c20:	920d      	str	r2, [sp, #52]	; 0x34
 8003c22:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003c26:	e59a      	b.n	800375e <_svfprintf_r+0x10be>
 8003c28:	9b07      	ldr	r3, [sp, #28]
 8003c2a:	07db      	lsls	r3, r3, #31
 8003c2c:	465f      	mov	r7, fp
 8003c2e:	d505      	bpl.n	8003c3c <_svfprintf_r+0x159c>
 8003c30:	ae44      	add	r6, sp, #272	; 0x110
 8003c32:	2330      	movs	r3, #48	; 0x30
 8003c34:	f806 3d41 	strb.w	r3, [r6, #-65]!
 8003c38:	f7fe befa 	b.w	8002a30 <_svfprintf_r+0x390>
 8003c3c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8003c40:	ae34      	add	r6, sp, #208	; 0xd0
 8003c42:	f7fe bef8 	b.w	8002a36 <_svfprintf_r+0x396>
 8003c46:	aa27      	add	r2, sp, #156	; 0x9c
 8003c48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003c4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003c4c:	f004 fa16 	bl	800807c <__ssprint_r>
 8003c50:	2800      	cmp	r0, #0
 8003c52:	f47e ae1f 	bne.w	8002894 <_svfprintf_r+0x1f4>
 8003c56:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8003c58:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8003c5a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003c5c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003c60:	e620      	b.n	80038a4 <_svfprintf_r+0x1204>
 8003c62:	46a0      	mov	r8, r4
 8003c64:	2500      	movs	r5, #0
 8003c66:	f7fe bd77 	b.w	8002758 <_svfprintf_r+0xb8>
 8003c6a:	3330      	adds	r3, #48	; 0x30
 8003c6c:	2230      	movs	r2, #48	; 0x30
 8003c6e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8003c72:	f88d 208e 	strb.w	r2, [sp, #142]	; 0x8e
 8003c76:	ab24      	add	r3, sp, #144	; 0x90
 8003c78:	e734      	b.n	8003ae4 <_svfprintf_r+0x1444>
 8003c7a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8003c7c:	e552      	b.n	8003724 <_svfprintf_r+0x1084>
 8003c7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003c80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003c82:	4413      	add	r3, r2
 8003c84:	2267      	movs	r2, #103	; 0x67
 8003c86:	930d      	str	r3, [sp, #52]	; 0x34
 8003c88:	9211      	str	r2, [sp, #68]	; 0x44
 8003c8a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003c8e:	e566      	b.n	800375e <_svfprintf_r+0x10be>
 8003c90:	4e3e      	ldr	r6, [pc, #248]	; (8003d8c <_svfprintf_r+0x16ec>)
 8003c92:	4b3f      	ldr	r3, [pc, #252]	; (8003d90 <_svfprintf_r+0x16f0>)
 8003c94:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8003c98:	f7ff b829 	b.w	8002cee <_svfprintf_r+0x64e>
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 8003ca4:	f005 f8ce 	bl	8008e44 <__aeabi_dcmpeq>
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	f47f ae6d 	bne.w	8003988 <_svfprintf_r+0x12e8>
 8003cae:	f1c5 0501 	rsb	r5, r5, #1
 8003cb2:	9521      	str	r5, [sp, #132]	; 0x84
 8003cb4:	442c      	add	r4, r5
 8003cb6:	e522      	b.n	80036fe <_svfprintf_r+0x105e>
 8003cb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003cba:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003cbc:	189d      	adds	r5, r3, r2
 8003cbe:	eb05 030b 	add.w	r3, r5, fp
 8003cc2:	930d      	str	r3, [sp, #52]	; 0x34
 8003cc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003cc8:	e549      	b.n	800375e <_svfprintf_r+0x10be>
 8003cca:	9b07      	ldr	r3, [sp, #28]
 8003ccc:	f013 0301 	ands.w	r3, r3, #1
 8003cd0:	f47f af11 	bne.w	8003af6 <_svfprintf_r+0x1456>
 8003cd4:	9313      	str	r3, [sp, #76]	; 0x4c
 8003cd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003cd8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003cdc:	e53f      	b.n	800375e <_svfprintf_r+0x10be>
 8003cde:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003ce0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003ce2:	f1c3 0301 	rsb	r3, r3, #1
 8003ce6:	441a      	add	r2, r3
 8003ce8:	4613      	mov	r3, r2
 8003cea:	920d      	str	r2, [sp, #52]	; 0x34
 8003cec:	e76e      	b.n	8003bcc <_svfprintf_r+0x152c>
 8003cee:	f1bb 0f00 	cmp.w	fp, #0
 8003cf2:	d102      	bne.n	8003cfa <_svfprintf_r+0x165a>
 8003cf4:	9b07      	ldr	r3, [sp, #28]
 8003cf6:	07d8      	lsls	r0, r3, #31
 8003cf8:	d507      	bpl.n	8003d0a <_svfprintf_r+0x166a>
 8003cfa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003cfc:	1c5d      	adds	r5, r3, #1
 8003cfe:	eb05 030b 	add.w	r3, r5, fp
 8003d02:	930d      	str	r3, [sp, #52]	; 0x34
 8003d04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003d08:	e529      	b.n	800375e <_svfprintf_r+0x10be>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	930d      	str	r3, [sp, #52]	; 0x34
 8003d0e:	e526      	b.n	800375e <_svfprintf_r+0x10be>
 8003d10:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003d12:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003d16:	6805      	ldr	r5, [r0, #0]
 8003d18:	3004      	adds	r0, #4
 8003d1a:	2d00      	cmp	r5, #0
 8003d1c:	900e      	str	r0, [sp, #56]	; 0x38
 8003d1e:	46a0      	mov	r8, r4
 8003d20:	f6be ad18 	bge.w	8002754 <_svfprintf_r+0xb4>
 8003d24:	f04f 35ff 	mov.w	r5, #4294967295
 8003d28:	f7fe bd14 	b.w	8002754 <_svfprintf_r+0xb4>
 8003d2c:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d30:	f7fe bdc1 	b.w	80028b6 <_svfprintf_r+0x216>
 8003d34:	f10d 038e 	add.w	r3, sp, #142	; 0x8e
 8003d38:	e6d4      	b.n	8003ae4 <_svfprintf_r+0x1444>
 8003d3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d3c:	230c      	movs	r3, #12
 8003d3e:	6013      	str	r3, [r2, #0]
 8003d40:	f04f 30ff 	mov.w	r0, #4294967295
 8003d44:	f7fe bdaf 	b.w	80028a6 <_svfprintf_r+0x206>
 8003d48:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d4c:	f7fe be30 	b.w	80029b0 <_svfprintf_r+0x310>
 8003d50:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d54:	f7fe bf92 	b.w	8002c7c <_svfprintf_r+0x5dc>
 8003d58:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d5c:	f7ff b845 	b.w	8002dea <_svfprintf_r+0x74a>
 8003d60:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d64:	f7ff b813 	b.w	8002d8e <_svfprintf_r+0x6ee>
 8003d68:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d6c:	f7fe bfe5 	b.w	8002d3a <_svfprintf_r+0x69a>
 8003d70:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d74:	f7ff b92d 	b.w	8002fd2 <_svfprintf_r+0x932>
 8003d78:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d7c:	f7ff b908 	b.w	8002f90 <_svfprintf_r+0x8f0>
 8003d80:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003d84:	f7ff b8e6 	b.w	8002f54 <_svfprintf_r+0x8b4>
 8003d88:	08009490 	.word	0x08009490
 8003d8c:	08009464 	.word	0x08009464
 8003d90:	08009460 	.word	0x08009460
 8003d94:	00000000 	.word	0x00000000

08003d98 <_vfprintf_r>:
 8003d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9c:	b0c5      	sub	sp, #276	; 0x114
 8003d9e:	461c      	mov	r4, r3
 8003da0:	9108      	str	r1, [sp, #32]
 8003da2:	4616      	mov	r6, r2
 8003da4:	4605      	mov	r5, r0
 8003da6:	900a      	str	r0, [sp, #40]	; 0x28
 8003da8:	f003 f820 	bl	8006dec <_localeconv_r>
 8003dac:	6803      	ldr	r3, [r0, #0]
 8003dae:	9317      	str	r3, [sp, #92]	; 0x5c
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fe fc05 	bl	80025c0 <strlen>
 8003db6:	940e      	str	r4, [sp, #56]	; 0x38
 8003db8:	9016      	str	r0, [sp, #88]	; 0x58
 8003dba:	b11d      	cbz	r5, 8003dc4 <_vfprintf_r+0x2c>
 8003dbc:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 8123 	beq.w	800400a <_vfprintf_r+0x272>
 8003dc4:	9808      	ldr	r0, [sp, #32]
 8003dc6:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 8003dca:	b293      	uxth	r3, r2
 8003dcc:	0499      	lsls	r1, r3, #18
 8003dce:	d407      	bmi.n	8003de0 <_vfprintf_r+0x48>
 8003dd0:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8003dd2:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 8003dd6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8003dda:	8183      	strh	r3, [r0, #12]
 8003ddc:	6641      	str	r1, [r0, #100]	; 0x64
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	071a      	lsls	r2, r3, #28
 8003de2:	f140 80dd 	bpl.w	8003fa0 <_vfprintf_r+0x208>
 8003de6:	9a08      	ldr	r2, [sp, #32]
 8003de8:	6912      	ldr	r2, [r2, #16]
 8003dea:	2a00      	cmp	r2, #0
 8003dec:	f000 80d8 	beq.w	8003fa0 <_vfprintf_r+0x208>
 8003df0:	f003 031a 	and.w	r3, r3, #26
 8003df4:	2b0a      	cmp	r3, #10
 8003df6:	f000 80e1 	beq.w	8003fbc <_vfprintf_r+0x224>
 8003dfa:	ed9f 7b87 	vldr	d7, [pc, #540]	; 8004018 <_vfprintf_r+0x280>
 8003dfe:	2300      	movs	r3, #0
 8003e00:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8003e04:	9312      	str	r3, [sp, #72]	; 0x48
 8003e06:	9329      	str	r3, [sp, #164]	; 0xa4
 8003e08:	9328      	str	r3, [sp, #160]	; 0xa0
 8003e0a:	9319      	str	r3, [sp, #100]	; 0x64
 8003e0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e0e:	f8df a214 	ldr.w	sl, [pc, #532]	; 8004024 <_vfprintf_r+0x28c>
 8003e12:	ab34      	add	r3, sp, #208	; 0xd0
 8003e14:	9327      	str	r3, [sp, #156]	; 0x9c
 8003e16:	4699      	mov	r9, r3
 8003e18:	46b0      	mov	r8, r6
 8003e1a:	f898 3000 	ldrb.w	r3, [r8]
 8003e1e:	4644      	mov	r4, r8
 8003e20:	b1eb      	cbz	r3, 8003e5e <_vfprintf_r+0xc6>
 8003e22:	2b25      	cmp	r3, #37	; 0x25
 8003e24:	d102      	bne.n	8003e2c <_vfprintf_r+0x94>
 8003e26:	e01a      	b.n	8003e5e <_vfprintf_r+0xc6>
 8003e28:	2b25      	cmp	r3, #37	; 0x25
 8003e2a:	d003      	beq.n	8003e34 <_vfprintf_r+0x9c>
 8003e2c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1f9      	bne.n	8003e28 <_vfprintf_r+0x90>
 8003e34:	ebc8 0504 	rsb	r5, r8, r4
 8003e38:	b18d      	cbz	r5, 8003e5e <_vfprintf_r+0xc6>
 8003e3a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003e3c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8003e3e:	f8c9 8000 	str.w	r8, [r9]
 8003e42:	3301      	adds	r3, #1
 8003e44:	442a      	add	r2, r5
 8003e46:	2b07      	cmp	r3, #7
 8003e48:	f8c9 5004 	str.w	r5, [r9, #4]
 8003e4c:	9229      	str	r2, [sp, #164]	; 0xa4
 8003e4e:	9328      	str	r3, [sp, #160]	; 0xa0
 8003e50:	f300 80c2 	bgt.w	8003fd8 <_vfprintf_r+0x240>
 8003e54:	f109 0908 	add.w	r9, r9, #8
 8003e58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003e5a:	442b      	add	r3, r5
 8003e5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e5e:	7823      	ldrb	r3, [r4, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 80c2 	beq.w	8003fea <_vfprintf_r+0x252>
 8003e66:	2300      	movs	r3, #0
 8003e68:	461a      	mov	r2, r3
 8003e6a:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8003e6e:	4619      	mov	r1, r3
 8003e70:	930c      	str	r3, [sp, #48]	; 0x30
 8003e72:	9307      	str	r3, [sp, #28]
 8003e74:	f04f 3bff 	mov.w	fp, #4294967295
 8003e78:	7863      	ldrb	r3, [r4, #1]
 8003e7a:	f104 0801 	add.w	r8, r4, #1
 8003e7e:	465d      	mov	r5, fp
 8003e80:	f108 0801 	add.w	r8, r8, #1
 8003e84:	f1a3 0020 	sub.w	r0, r3, #32
 8003e88:	2858      	cmp	r0, #88	; 0x58
 8003e8a:	f200 8459 	bhi.w	8004740 <_vfprintf_r+0x9a8>
 8003e8e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003e92:	040f      	.short	0x040f
 8003e94:	04570457 	.word	0x04570457
 8003e98:	04570418 	.word	0x04570418
 8003e9c:	04570457 	.word	0x04570457
 8003ea0:	04570457 	.word	0x04570457
 8003ea4:	03620457 	.word	0x03620457
 8003ea8:	04570449 	.word	0x04570449
 8003eac:	0109005d 	.word	0x0109005d
 8003eb0:	01250457 	.word	0x01250457
 8003eb4:	03700370 	.word	0x03700370
 8003eb8:	03700370 	.word	0x03700370
 8003ebc:	03700370 	.word	0x03700370
 8003ec0:	03700370 	.word	0x03700370
 8003ec4:	04570370 	.word	0x04570370
 8003ec8:	04570457 	.word	0x04570457
 8003ecc:	04570457 	.word	0x04570457
 8003ed0:	04570457 	.word	0x04570457
 8003ed4:	04570457 	.word	0x04570457
 8003ed8:	03800457 	.word	0x03800457
 8003edc:	0457039d 	.word	0x0457039d
 8003ee0:	0457039d 	.word	0x0457039d
 8003ee4:	04570457 	.word	0x04570457
 8003ee8:	03eb0457 	.word	0x03eb0457
 8003eec:	04570457 	.word	0x04570457
 8003ef0:	0457012c 	.word	0x0457012c
 8003ef4:	04570457 	.word	0x04570457
 8003ef8:	04570457 	.word	0x04570457
 8003efc:	04570155 	.word	0x04570155
 8003f00:	02b40457 	.word	0x02b40457
 8003f04:	04570457 	.word	0x04570457
 8003f08:	04570457 	.word	0x04570457
 8003f0c:	04570457 	.word	0x04570457
 8003f10:	04570457 	.word	0x04570457
 8003f14:	04570457 	.word	0x04570457
 8003f18:	030f02f5 	.word	0x030f02f5
 8003f1c:	039d039d 	.word	0x039d039d
 8003f20:	033f039d 	.word	0x033f039d
 8003f24:	0457030f 	.word	0x0457030f
 8003f28:	03460457 	.word	0x03460457
 8003f2c:	03500457 	.word	0x03500457
 8003f30:	006400cb 	.word	0x006400cb
 8003f34:	04570420 	.word	0x04570420
 8003f38:	04570428 	.word	0x04570428
 8003f3c:	045703f2 	.word	0x045703f2
 8003f40:	03fa0457 	.word	0x03fa0457
 8003f44:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003f46:	930e      	str	r3, [sp, #56]	; 0x38
 8003f48:	4240      	negs	r0, r0
 8003f4a:	900c      	str	r0, [sp, #48]	; 0x30
 8003f4c:	9b07      	ldr	r3, [sp, #28]
 8003f4e:	f043 0304 	orr.w	r3, r3, #4
 8003f52:	9307      	str	r3, [sp, #28]
 8003f54:	f898 3000 	ldrb.w	r3, [r8]
 8003f58:	e792      	b.n	8003e80 <_vfprintf_r+0xe8>
 8003f5a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003f5c:	46ab      	mov	fp, r5
 8003f5e:	2100      	movs	r1, #0
 8003f60:	6804      	ldr	r4, [r0, #0]
 8003f62:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8003f66:	1d07      	adds	r7, r0, #4
 8003f68:	9807      	ldr	r0, [sp, #28]
 8003f6a:	2330      	movs	r3, #48	; 0x30
 8003f6c:	2278      	movs	r2, #120	; 0x78
 8003f6e:	458b      	cmp	fp, r1
 8003f70:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
 8003f74:	f04f 0500 	mov.w	r5, #0
 8003f78:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 8003f7c:	f040 0302 	orr.w	r3, r0, #2
 8003f80:	f2c0 83fb 	blt.w	800477a <_vfprintf_r+0x9e2>
 8003f84:	f020 0380 	bic.w	r3, r0, #128	; 0x80
 8003f88:	f043 0302 	orr.w	r3, r3, #2
 8003f8c:	9307      	str	r3, [sp, #28]
 8003f8e:	ea54 0305 	orrs.w	r3, r4, r5
 8003f92:	970e      	str	r7, [sp, #56]	; 0x38
 8003f94:	f000 83cc 	beq.w	8004730 <_vfprintf_r+0x998>
 8003f98:	460f      	mov	r7, r1
 8003f9a:	9211      	str	r2, [sp, #68]	; 0x44
 8003f9c:	4820      	ldr	r0, [pc, #128]	; (8004020 <_vfprintf_r+0x288>)
 8003f9e:	e25d      	b.n	800445c <_vfprintf_r+0x6c4>
 8003fa0:	9908      	ldr	r1, [sp, #32]
 8003fa2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003fa4:	f001 faf0 	bl	8005588 <__swsetup_r>
 8003fa8:	2800      	cmp	r0, #0
 8003faa:	f041 803f 	bne.w	800502c <_vfprintf_r+0x1294>
 8003fae:	9b08      	ldr	r3, [sp, #32]
 8003fb0:	899b      	ldrh	r3, [r3, #12]
 8003fb2:	f003 031a 	and.w	r3, r3, #26
 8003fb6:	2b0a      	cmp	r3, #10
 8003fb8:	f47f af1f 	bne.w	8003dfa <_vfprintf_r+0x62>
 8003fbc:	9908      	ldr	r1, [sp, #32]
 8003fbe:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f6ff af19 	blt.w	8003dfa <_vfprintf_r+0x62>
 8003fc8:	4623      	mov	r3, r4
 8003fca:	4632      	mov	r2, r6
 8003fcc:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003fce:	f001 fa7f 	bl	80054d0 <__sbprintf>
 8003fd2:	b045      	add	sp, #276	; 0x114
 8003fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fd8:	aa27      	add	r2, sp, #156	; 0x9c
 8003fda:	9908      	ldr	r1, [sp, #32]
 8003fdc:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003fde:	f004 f909 	bl	80081f4 <__sprint_r>
 8003fe2:	b948      	cbnz	r0, 8003ff8 <_vfprintf_r+0x260>
 8003fe4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8003fe8:	e736      	b.n	8003e58 <_vfprintf_r+0xc0>
 8003fea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003fec:	b123      	cbz	r3, 8003ff8 <_vfprintf_r+0x260>
 8003fee:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003ff0:	9908      	ldr	r1, [sp, #32]
 8003ff2:	aa27      	add	r2, sp, #156	; 0x9c
 8003ff4:	f004 f8fe 	bl	80081f4 <__sprint_r>
 8003ff8:	9b08      	ldr	r3, [sp, #32]
 8003ffa:	899b      	ldrh	r3, [r3, #12]
 8003ffc:	0659      	lsls	r1, r3, #25
 8003ffe:	f101 8015 	bmi.w	800502c <_vfprintf_r+0x1294>
 8004002:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004004:	b045      	add	sp, #276	; 0x114
 8004006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800400a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800400c:	f002 fc02 	bl	8006814 <__sinit>
 8004010:	e6d8      	b.n	8003dc4 <_vfprintf_r+0x2c>
 8004012:	bf00      	nop
 8004014:	f3af 8000 	nop.w
	...
 8004020:	0800947c 	.word	0x0800947c
 8004024:	080094ac 	.word	0x080094ac
 8004028:	9311      	str	r3, [sp, #68]	; 0x44
 800402a:	46ab      	mov	fp, r5
 800402c:	2a00      	cmp	r2, #0
 800402e:	f041 8232 	bne.w	8005496 <_vfprintf_r+0x16fe>
 8004032:	9a07      	ldr	r2, [sp, #28]
 8004034:	f012 0320 	ands.w	r3, r2, #32
 8004038:	d064      	beq.n	8004104 <_vfprintf_r+0x36c>
 800403a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800403c:	3707      	adds	r7, #7
 800403e:	f027 0307 	bic.w	r3, r7, #7
 8004042:	2700      	movs	r7, #0
 8004044:	f103 0108 	add.w	r1, r3, #8
 8004048:	45bb      	cmp	fp, r7
 800404a:	910e      	str	r1, [sp, #56]	; 0x38
 800404c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004050:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8004054:	f2c0 86ba 	blt.w	8004dcc <_vfprintf_r+0x1034>
 8004058:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800405c:	9307      	str	r3, [sp, #28]
 800405e:	ea54 0305 	orrs.w	r3, r4, r5
 8004062:	f000 8382 	beq.w	800476a <_vfprintf_r+0x9d2>
 8004066:	ae34      	add	r6, sp, #208	; 0xd0
 8004068:	08e2      	lsrs	r2, r4, #3
 800406a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800406e:	08e9      	lsrs	r1, r5, #3
 8004070:	f004 0307 	and.w	r3, r4, #7
 8004074:	460d      	mov	r5, r1
 8004076:	4614      	mov	r4, r2
 8004078:	3330      	adds	r3, #48	; 0x30
 800407a:	ea54 0205 	orrs.w	r2, r4, r5
 800407e:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8004082:	d1f1      	bne.n	8004068 <_vfprintf_r+0x2d0>
 8004084:	9a07      	ldr	r2, [sp, #28]
 8004086:	07d2      	lsls	r2, r2, #31
 8004088:	f140 8096 	bpl.w	80041b8 <_vfprintf_r+0x420>
 800408c:	2b30      	cmp	r3, #48	; 0x30
 800408e:	f000 8093 	beq.w	80041b8 <_vfprintf_r+0x420>
 8004092:	2230      	movs	r2, #48	; 0x30
 8004094:	1e73      	subs	r3, r6, #1
 8004096:	f806 2c01 	strb.w	r2, [r6, #-1]
 800409a:	aa34      	add	r2, sp, #208	; 0xd0
 800409c:	1ad2      	subs	r2, r2, r3
 800409e:	920d      	str	r2, [sp, #52]	; 0x34
 80040a0:	461e      	mov	r6, r3
 80040a2:	e08c      	b.n	80041be <_vfprintf_r+0x426>
 80040a4:	f898 3000 	ldrb.w	r3, [r8]
 80040a8:	2b2a      	cmp	r3, #42	; 0x2a
 80040aa:	f108 0401 	add.w	r4, r8, #1
 80040ae:	f001 81d0 	beq.w	8005452 <_vfprintf_r+0x16ba>
 80040b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80040b6:	2809      	cmp	r0, #9
 80040b8:	bf98      	it	ls
 80040ba:	2500      	movls	r5, #0
 80040bc:	f201 816c 	bhi.w	8005398 <_vfprintf_r+0x1600>
 80040c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80040c4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80040c8:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 80040cc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80040d0:	2809      	cmp	r0, #9
 80040d2:	d9f5      	bls.n	80040c0 <_vfprintf_r+0x328>
 80040d4:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 80040d8:	46a0      	mov	r8, r4
 80040da:	e6d3      	b.n	8003e84 <_vfprintf_r+0xec>
 80040dc:	9b07      	ldr	r3, [sp, #28]
 80040de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040e2:	9307      	str	r3, [sp, #28]
 80040e4:	f898 3000 	ldrb.w	r3, [r8]
 80040e8:	e6ca      	b.n	8003e80 <_vfprintf_r+0xe8>
 80040ea:	9311      	str	r3, [sp, #68]	; 0x44
 80040ec:	46ab      	mov	fp, r5
 80040ee:	2a00      	cmp	r2, #0
 80040f0:	f041 81d9 	bne.w	80054a6 <_vfprintf_r+0x170e>
 80040f4:	9b07      	ldr	r3, [sp, #28]
 80040f6:	f043 0310 	orr.w	r3, r3, #16
 80040fa:	9307      	str	r3, [sp, #28]
 80040fc:	9a07      	ldr	r2, [sp, #28]
 80040fe:	f012 0320 	ands.w	r3, r2, #32
 8004102:	d19a      	bne.n	800403a <_vfprintf_r+0x2a2>
 8004104:	9907      	ldr	r1, [sp, #28]
 8004106:	f011 0210 	ands.w	r2, r1, #16
 800410a:	f000 8634 	beq.w	8004d76 <_vfprintf_r+0xfde>
 800410e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004110:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8004114:	f1bb 0f00 	cmp.w	fp, #0
 8004118:	6804      	ldr	r4, [r0, #0]
 800411a:	f100 0704 	add.w	r7, r0, #4
 800411e:	f04f 0500 	mov.w	r5, #0
 8004122:	f2c0 8652 	blt.w	8004dca <_vfprintf_r+0x1032>
 8004126:	460a      	mov	r2, r1
 8004128:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800412c:	9207      	str	r2, [sp, #28]
 800412e:	ea54 0205 	orrs.w	r2, r4, r5
 8004132:	970e      	str	r7, [sp, #56]	; 0x38
 8004134:	f000 8319 	beq.w	800476a <_vfprintf_r+0x9d2>
 8004138:	461f      	mov	r7, r3
 800413a:	e794      	b.n	8004066 <_vfprintf_r+0x2ce>
 800413c:	9311      	str	r3, [sp, #68]	; 0x44
 800413e:	46ab      	mov	fp, r5
 8004140:	2a00      	cmp	r2, #0
 8004142:	f041 81a0 	bne.w	8005486 <_vfprintf_r+0x16ee>
 8004146:	9b07      	ldr	r3, [sp, #28]
 8004148:	f043 0310 	orr.w	r3, r3, #16
 800414c:	9307      	str	r3, [sp, #28]
 800414e:	9a07      	ldr	r2, [sp, #28]
 8004150:	f012 0320 	ands.w	r3, r2, #32
 8004154:	f000 84fa 	beq.w	8004b4c <_vfprintf_r+0xdb4>
 8004158:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800415a:	3707      	adds	r7, #7
 800415c:	f027 0307 	bic.w	r3, r7, #7
 8004160:	2700      	movs	r7, #0
 8004162:	f103 0108 	add.w	r1, r3, #8
 8004166:	45bb      	cmp	fp, r7
 8004168:	910e      	str	r1, [sp, #56]	; 0x38
 800416a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800416e:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8004172:	f2c0 8523 	blt.w	8004bbc <_vfprintf_r+0xe24>
 8004176:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800417a:	9307      	str	r3, [sp, #28]
 800417c:	ea54 0305 	orrs.w	r3, r4, r5
 8004180:	f000 81bc 	beq.w	80044fc <_vfprintf_r+0x764>
 8004184:	2d00      	cmp	r5, #0
 8004186:	bf08      	it	eq
 8004188:	2c0a      	cmpeq	r4, #10
 800418a:	f0c0 851b 	bcc.w	8004bc4 <_vfprintf_r+0xe2c>
 800418e:	ae34      	add	r6, sp, #208	; 0xd0
 8004190:	4620      	mov	r0, r4
 8004192:	4629      	mov	r1, r5
 8004194:	220a      	movs	r2, #10
 8004196:	2300      	movs	r3, #0
 8004198:	f004 fec4 	bl	8008f24 <__aeabi_uldivmod>
 800419c:	3230      	adds	r2, #48	; 0x30
 800419e:	f806 2d01 	strb.w	r2, [r6, #-1]!
 80041a2:	4620      	mov	r0, r4
 80041a4:	4629      	mov	r1, r5
 80041a6:	2300      	movs	r3, #0
 80041a8:	220a      	movs	r2, #10
 80041aa:	f004 febb 	bl	8008f24 <__aeabi_uldivmod>
 80041ae:	4604      	mov	r4, r0
 80041b0:	460d      	mov	r5, r1
 80041b2:	ea54 0305 	orrs.w	r3, r4, r5
 80041b6:	d1eb      	bne.n	8004190 <_vfprintf_r+0x3f8>
 80041b8:	ab34      	add	r3, sp, #208	; 0xd0
 80041ba:	1b9b      	subs	r3, r3, r6
 80041bc:	930d      	str	r3, [sp, #52]	; 0x34
 80041be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80041c0:	455b      	cmp	r3, fp
 80041c2:	bfb8      	it	lt
 80041c4:	465b      	movlt	r3, fp
 80041c6:	9309      	str	r3, [sp, #36]	; 0x24
 80041c8:	2300      	movs	r3, #0
 80041ca:	9313      	str	r3, [sp, #76]	; 0x4c
 80041cc:	b117      	cbz	r7, 80041d4 <_vfprintf_r+0x43c>
 80041ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041d0:	3301      	adds	r3, #1
 80041d2:	9309      	str	r3, [sp, #36]	; 0x24
 80041d4:	9b07      	ldr	r3, [sp, #28]
 80041d6:	f013 0302 	ands.w	r3, r3, #2
 80041da:	930f      	str	r3, [sp, #60]	; 0x3c
 80041dc:	d002      	beq.n	80041e4 <_vfprintf_r+0x44c>
 80041de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041e0:	3302      	adds	r3, #2
 80041e2:	9309      	str	r3, [sp, #36]	; 0x24
 80041e4:	9b07      	ldr	r3, [sp, #28]
 80041e6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 80041ea:	9310      	str	r3, [sp, #64]	; 0x40
 80041ec:	f040 82d2 	bne.w	8004794 <_vfprintf_r+0x9fc>
 80041f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041f4:	1a9d      	subs	r5, r3, r2
 80041f6:	2d00      	cmp	r5, #0
 80041f8:	f340 82cc 	ble.w	8004794 <_vfprintf_r+0x9fc>
 80041fc:	2d10      	cmp	r5, #16
 80041fe:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8004200:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8004202:	4fa8      	ldr	r7, [pc, #672]	; (80044a4 <_vfprintf_r+0x70c>)
 8004204:	dd27      	ble.n	8004256 <_vfprintf_r+0x4be>
 8004206:	9618      	str	r6, [sp, #96]	; 0x60
 8004208:	4648      	mov	r0, r9
 800420a:	2410      	movs	r4, #16
 800420c:	46b9      	mov	r9, r7
 800420e:	9e08      	ldr	r6, [sp, #32]
 8004210:	462f      	mov	r7, r5
 8004212:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004214:	e004      	b.n	8004220 <_vfprintf_r+0x488>
 8004216:	3f10      	subs	r7, #16
 8004218:	2f10      	cmp	r7, #16
 800421a:	f100 0008 	add.w	r0, r0, #8
 800421e:	dd16      	ble.n	800424e <_vfprintf_r+0x4b6>
 8004220:	3201      	adds	r2, #1
 8004222:	4ba0      	ldr	r3, [pc, #640]	; (80044a4 <_vfprintf_r+0x70c>)
 8004224:	9228      	str	r2, [sp, #160]	; 0xa0
 8004226:	3110      	adds	r1, #16
 8004228:	2a07      	cmp	r2, #7
 800422a:	9129      	str	r1, [sp, #164]	; 0xa4
 800422c:	e880 0018 	stmia.w	r0, {r3, r4}
 8004230:	ddf1      	ble.n	8004216 <_vfprintf_r+0x47e>
 8004232:	aa27      	add	r2, sp, #156	; 0x9c
 8004234:	4631      	mov	r1, r6
 8004236:	4628      	mov	r0, r5
 8004238:	f003 ffdc 	bl	80081f4 <__sprint_r>
 800423c:	2800      	cmp	r0, #0
 800423e:	f47f aedb 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004242:	3f10      	subs	r7, #16
 8004244:	2f10      	cmp	r7, #16
 8004246:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8004248:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800424a:	a834      	add	r0, sp, #208	; 0xd0
 800424c:	dce8      	bgt.n	8004220 <_vfprintf_r+0x488>
 800424e:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8004250:	463d      	mov	r5, r7
 8004252:	464f      	mov	r7, r9
 8004254:	4681      	mov	r9, r0
 8004256:	3201      	adds	r2, #1
 8004258:	186c      	adds	r4, r5, r1
 800425a:	2a07      	cmp	r2, #7
 800425c:	9429      	str	r4, [sp, #164]	; 0xa4
 800425e:	9228      	str	r2, [sp, #160]	; 0xa0
 8004260:	f8c9 7000 	str.w	r7, [r9]
 8004264:	f8c9 5004 	str.w	r5, [r9, #4]
 8004268:	f300 8428 	bgt.w	8004abc <_vfprintf_r+0xd24>
 800426c:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8004270:	f109 0908 	add.w	r9, r9, #8
 8004274:	b177      	cbz	r7, 8004294 <_vfprintf_r+0x4fc>
 8004276:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004278:	3301      	adds	r3, #1
 800427a:	3401      	adds	r4, #1
 800427c:	f10d 017f 	add.w	r1, sp, #127	; 0x7f
 8004280:	2201      	movs	r2, #1
 8004282:	2b07      	cmp	r3, #7
 8004284:	9429      	str	r4, [sp, #164]	; 0xa4
 8004286:	9328      	str	r3, [sp, #160]	; 0xa0
 8004288:	e889 0006 	stmia.w	r9, {r1, r2}
 800428c:	f300 83a0 	bgt.w	80049d0 <_vfprintf_r+0xc38>
 8004290:	f109 0908 	add.w	r9, r9, #8
 8004294:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004296:	b16b      	cbz	r3, 80042b4 <_vfprintf_r+0x51c>
 8004298:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800429a:	3301      	adds	r3, #1
 800429c:	3402      	adds	r4, #2
 800429e:	a920      	add	r1, sp, #128	; 0x80
 80042a0:	2202      	movs	r2, #2
 80042a2:	2b07      	cmp	r3, #7
 80042a4:	9429      	str	r4, [sp, #164]	; 0xa4
 80042a6:	9328      	str	r3, [sp, #160]	; 0xa0
 80042a8:	e889 0006 	stmia.w	r9, {r1, r2}
 80042ac:	f300 839c 	bgt.w	80049e8 <_vfprintf_r+0xc50>
 80042b0:	f109 0908 	add.w	r9, r9, #8
 80042b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80042b6:	2b80      	cmp	r3, #128	; 0x80
 80042b8:	f000 82d0 	beq.w	800485c <_vfprintf_r+0xac4>
 80042bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042be:	ebc3 070b 	rsb	r7, r3, fp
 80042c2:	2f00      	cmp	r7, #0
 80042c4:	dd33      	ble.n	800432e <_vfprintf_r+0x596>
 80042c6:	4a78      	ldr	r2, [pc, #480]	; (80044a8 <_vfprintf_r+0x710>)
 80042c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80042ca:	920f      	str	r2, [sp, #60]	; 0x3c
 80042cc:	2f10      	cmp	r7, #16
 80042ce:	dd22      	ble.n	8004316 <_vfprintf_r+0x57e>
 80042d0:	4622      	mov	r2, r4
 80042d2:	f04f 0b10 	mov.w	fp, #16
 80042d6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80042d8:	9c08      	ldr	r4, [sp, #32]
 80042da:	e004      	b.n	80042e6 <_vfprintf_r+0x54e>
 80042dc:	3f10      	subs	r7, #16
 80042de:	2f10      	cmp	r7, #16
 80042e0:	f109 0908 	add.w	r9, r9, #8
 80042e4:	dd16      	ble.n	8004314 <_vfprintf_r+0x57c>
 80042e6:	3301      	adds	r3, #1
 80042e8:	3210      	adds	r2, #16
 80042ea:	2b07      	cmp	r3, #7
 80042ec:	9229      	str	r2, [sp, #164]	; 0xa4
 80042ee:	9328      	str	r3, [sp, #160]	; 0xa0
 80042f0:	e889 0c00 	stmia.w	r9, {sl, fp}
 80042f4:	ddf2      	ble.n	80042dc <_vfprintf_r+0x544>
 80042f6:	aa27      	add	r2, sp, #156	; 0x9c
 80042f8:	4621      	mov	r1, r4
 80042fa:	4628      	mov	r0, r5
 80042fc:	f003 ff7a 	bl	80081f4 <__sprint_r>
 8004300:	2800      	cmp	r0, #0
 8004302:	f47f ae79 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004306:	3f10      	subs	r7, #16
 8004308:	2f10      	cmp	r7, #16
 800430a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800430c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800430e:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004312:	dce8      	bgt.n	80042e6 <_vfprintf_r+0x54e>
 8004314:	4614      	mov	r4, r2
 8004316:	3301      	adds	r3, #1
 8004318:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800431a:	9328      	str	r3, [sp, #160]	; 0xa0
 800431c:	443c      	add	r4, r7
 800431e:	2b07      	cmp	r3, #7
 8004320:	9429      	str	r4, [sp, #164]	; 0xa4
 8004322:	e889 0084 	stmia.w	r9, {r2, r7}
 8004326:	f300 8347 	bgt.w	80049b8 <_vfprintf_r+0xc20>
 800432a:	f109 0908 	add.w	r9, r9, #8
 800432e:	9b07      	ldr	r3, [sp, #28]
 8004330:	05dd      	lsls	r5, r3, #23
 8004332:	f100 8231 	bmi.w	8004798 <_vfprintf_r+0xa00>
 8004336:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004338:	990d      	ldr	r1, [sp, #52]	; 0x34
 800433a:	f8c9 6000 	str.w	r6, [r9]
 800433e:	3301      	adds	r3, #1
 8004340:	440c      	add	r4, r1
 8004342:	2b07      	cmp	r3, #7
 8004344:	9429      	str	r4, [sp, #164]	; 0xa4
 8004346:	f8c9 1004 	str.w	r1, [r9, #4]
 800434a:	9328      	str	r3, [sp, #160]	; 0xa0
 800434c:	f300 831e 	bgt.w	800498c <_vfprintf_r+0xbf4>
 8004350:	f109 0908 	add.w	r9, r9, #8
 8004354:	9b07      	ldr	r3, [sp, #28]
 8004356:	0758      	lsls	r0, r3, #29
 8004358:	d53f      	bpl.n	80043da <_vfprintf_r+0x642>
 800435a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800435c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800435e:	1a9d      	subs	r5, r3, r2
 8004360:	2d00      	cmp	r5, #0
 8004362:	dd3a      	ble.n	80043da <_vfprintf_r+0x642>
 8004364:	2d10      	cmp	r5, #16
 8004366:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004368:	4f4e      	ldr	r7, [pc, #312]	; (80044a4 <_vfprintf_r+0x70c>)
 800436a:	dd23      	ble.n	80043b4 <_vfprintf_r+0x61c>
 800436c:	4622      	mov	r2, r4
 800436e:	2610      	movs	r6, #16
 8004370:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004374:	9c08      	ldr	r4, [sp, #32]
 8004376:	e004      	b.n	8004382 <_vfprintf_r+0x5ea>
 8004378:	3d10      	subs	r5, #16
 800437a:	2d10      	cmp	r5, #16
 800437c:	f109 0908 	add.w	r9, r9, #8
 8004380:	dd17      	ble.n	80043b2 <_vfprintf_r+0x61a>
 8004382:	3301      	adds	r3, #1
 8004384:	4947      	ldr	r1, [pc, #284]	; (80044a4 <_vfprintf_r+0x70c>)
 8004386:	9328      	str	r3, [sp, #160]	; 0xa0
 8004388:	3210      	adds	r2, #16
 800438a:	2b07      	cmp	r3, #7
 800438c:	9229      	str	r2, [sp, #164]	; 0xa4
 800438e:	e889 0042 	stmia.w	r9, {r1, r6}
 8004392:	ddf1      	ble.n	8004378 <_vfprintf_r+0x5e0>
 8004394:	aa27      	add	r2, sp, #156	; 0x9c
 8004396:	4621      	mov	r1, r4
 8004398:	4658      	mov	r0, fp
 800439a:	f003 ff2b 	bl	80081f4 <__sprint_r>
 800439e:	2800      	cmp	r0, #0
 80043a0:	f47f ae2a 	bne.w	8003ff8 <_vfprintf_r+0x260>
 80043a4:	3d10      	subs	r5, #16
 80043a6:	2d10      	cmp	r5, #16
 80043a8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 80043aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80043ac:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80043b0:	dce7      	bgt.n	8004382 <_vfprintf_r+0x5ea>
 80043b2:	4614      	mov	r4, r2
 80043b4:	3301      	adds	r3, #1
 80043b6:	442c      	add	r4, r5
 80043b8:	2b07      	cmp	r3, #7
 80043ba:	9429      	str	r4, [sp, #164]	; 0xa4
 80043bc:	9328      	str	r3, [sp, #160]	; 0xa0
 80043be:	f8c9 7000 	str.w	r7, [r9]
 80043c2:	f8c9 5004 	str.w	r5, [r9, #4]
 80043c6:	dd08      	ble.n	80043da <_vfprintf_r+0x642>
 80043c8:	aa27      	add	r2, sp, #156	; 0x9c
 80043ca:	9908      	ldr	r1, [sp, #32]
 80043cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80043ce:	f003 ff11 	bl	80081f4 <__sprint_r>
 80043d2:	2800      	cmp	r0, #0
 80043d4:	f47f ae10 	bne.w	8003ff8 <_vfprintf_r+0x260>
 80043d8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80043da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80043e0:	428a      	cmp	r2, r1
 80043e2:	bfac      	ite	ge
 80043e4:	189b      	addge	r3, r3, r2
 80043e6:	185b      	addlt	r3, r3, r1
 80043e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80043ea:	2c00      	cmp	r4, #0
 80043ec:	f040 82da 	bne.w	80049a4 <_vfprintf_r+0xc0c>
 80043f0:	2300      	movs	r3, #0
 80043f2:	9328      	str	r3, [sp, #160]	; 0xa0
 80043f4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80043f8:	e50f      	b.n	8003e1a <_vfprintf_r+0x82>
 80043fa:	9311      	str	r3, [sp, #68]	; 0x44
 80043fc:	46ab      	mov	fp, r5
 80043fe:	2a00      	cmp	r2, #0
 8004400:	f041 803d 	bne.w	800547e <_vfprintf_r+0x16e6>
 8004404:	9b07      	ldr	r3, [sp, #28]
 8004406:	4829      	ldr	r0, [pc, #164]	; (80044ac <_vfprintf_r+0x714>)
 8004408:	069c      	lsls	r4, r3, #26
 800440a:	f140 8146 	bpl.w	800469a <_vfprintf_r+0x902>
 800440e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8004410:	3707      	adds	r7, #7
 8004412:	f027 0307 	bic.w	r3, r7, #7
 8004416:	e9d3 4500 	ldrd	r4, r5, [r3]
 800441a:	f103 0208 	add.w	r2, r3, #8
 800441e:	920e      	str	r2, [sp, #56]	; 0x38
 8004420:	9a07      	ldr	r2, [sp, #28]
 8004422:	f012 0701 	ands.w	r7, r2, #1
 8004426:	f000 82eb 	beq.w	8004a00 <_vfprintf_r+0xc68>
 800442a:	ea54 0305 	orrs.w	r3, r4, r5
 800442e:	f000 8582 	beq.w	8004f36 <_vfprintf_r+0x119e>
 8004432:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8004436:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 800443a:	2700      	movs	r7, #0
 800443c:	9a07      	ldr	r2, [sp, #28]
 800443e:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8004442:	2330      	movs	r3, #48	; 0x30
 8004444:	45bb      	cmp	fp, r7
 8004446:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
 800444a:	f042 0302 	orr.w	r3, r2, #2
 800444e:	f2c0 873b 	blt.w	80052c8 <_vfprintf_r+0x1530>
 8004452:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8004456:	f043 0302 	orr.w	r3, r3, #2
 800445a:	9307      	str	r3, [sp, #28]
 800445c:	ae34      	add	r6, sp, #208	; 0xd0
 800445e:	0923      	lsrs	r3, r4, #4
 8004460:	f004 010f 	and.w	r1, r4, #15
 8004464:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8004468:	092a      	lsrs	r2, r5, #4
 800446a:	461c      	mov	r4, r3
 800446c:	4615      	mov	r5, r2
 800446e:	5c43      	ldrb	r3, [r0, r1]
 8004470:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8004474:	ea54 0305 	orrs.w	r3, r4, r5
 8004478:	d1f1      	bne.n	800445e <_vfprintf_r+0x6c6>
 800447a:	e69d      	b.n	80041b8 <_vfprintf_r+0x420>
 800447c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800447e:	9311      	str	r3, [sp, #68]	; 0x44
 8004480:	680a      	ldr	r2, [r1, #0]
 8004482:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
 8004486:	2300      	movs	r3, #0
 8004488:	460a      	mov	r2, r1
 800448a:	461f      	mov	r7, r3
 800448c:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8004490:	3204      	adds	r2, #4
 8004492:	2301      	movs	r3, #1
 8004494:	9309      	str	r3, [sp, #36]	; 0x24
 8004496:	46bb      	mov	fp, r7
 8004498:	9713      	str	r7, [sp, #76]	; 0x4c
 800449a:	920e      	str	r2, [sp, #56]	; 0x38
 800449c:	930d      	str	r3, [sp, #52]	; 0x34
 800449e:	ae2a      	add	r6, sp, #168	; 0xa8
 80044a0:	e698      	b.n	80041d4 <_vfprintf_r+0x43c>
 80044a2:	bf00      	nop
 80044a4:	080094bc 	.word	0x080094bc
 80044a8:	080094ac 	.word	0x080094ac
 80044ac:	08009468 	.word	0x08009468
 80044b0:	9311      	str	r3, [sp, #68]	; 0x44
 80044b2:	46ab      	mov	fp, r5
 80044b4:	2a00      	cmp	r2, #0
 80044b6:	f040 87ea 	bne.w	800548e <_vfprintf_r+0x16f6>
 80044ba:	9b07      	ldr	r3, [sp, #28]
 80044bc:	069b      	lsls	r3, r3, #26
 80044be:	d574      	bpl.n	80045aa <_vfprintf_r+0x812>
 80044c0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80044c2:	3707      	adds	r7, #7
 80044c4:	f027 0707 	bic.w	r7, r7, #7
 80044c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044cc:	f107 0108 	add.w	r1, r7, #8
 80044d0:	910e      	str	r1, [sp, #56]	; 0x38
 80044d2:	4614      	mov	r4, r2
 80044d4:	461d      	mov	r5, r3
 80044d6:	2a00      	cmp	r2, #0
 80044d8:	f173 0300 	sbcs.w	r3, r3, #0
 80044dc:	f2c0 843a 	blt.w	8004d54 <_vfprintf_r+0xfbc>
 80044e0:	f1bb 0f00 	cmp.w	fp, #0
 80044e4:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 80044e8:	f2c0 8368 	blt.w	8004bbc <_vfprintf_r+0xe24>
 80044ec:	9b07      	ldr	r3, [sp, #28]
 80044ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044f2:	9307      	str	r3, [sp, #28]
 80044f4:	ea54 0305 	orrs.w	r3, r4, r5
 80044f8:	f47f ae44 	bne.w	8004184 <_vfprintf_r+0x3ec>
 80044fc:	f1bb 0f00 	cmp.w	fp, #0
 8004500:	f040 8408 	bne.w	8004d14 <_vfprintf_r+0xf7c>
 8004504:	f04f 0b00 	mov.w	fp, #0
 8004508:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800450c:	ae34      	add	r6, sp, #208	; 0xd0
 800450e:	e656      	b.n	80041be <_vfprintf_r+0x426>
 8004510:	9b07      	ldr	r3, [sp, #28]
 8004512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004516:	9307      	str	r3, [sp, #28]
 8004518:	f898 3000 	ldrb.w	r3, [r8]
 800451c:	e4b0      	b.n	8003e80 <_vfprintf_r+0xe8>
 800451e:	f898 3000 	ldrb.w	r3, [r8]
 8004522:	2b6c      	cmp	r3, #108	; 0x6c
 8004524:	f000 85d5 	beq.w	80050d2 <_vfprintf_r+0x133a>
 8004528:	9807      	ldr	r0, [sp, #28]
 800452a:	f040 0010 	orr.w	r0, r0, #16
 800452e:	9007      	str	r0, [sp, #28]
 8004530:	e4a6      	b.n	8003e80 <_vfprintf_r+0xe8>
 8004532:	2a00      	cmp	r2, #0
 8004534:	f040 879f 	bne.w	8005476 <_vfprintf_r+0x16de>
 8004538:	9b07      	ldr	r3, [sp, #28]
 800453a:	069f      	lsls	r7, r3, #26
 800453c:	f140 84e4 	bpl.w	8004f08 <_vfprintf_r+0x1170>
 8004540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004542:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004544:	6813      	ldr	r3, [r2, #0]
 8004546:	17cd      	asrs	r5, r1, #31
 8004548:	4608      	mov	r0, r1
 800454a:	3204      	adds	r2, #4
 800454c:	4629      	mov	r1, r5
 800454e:	920e      	str	r2, [sp, #56]	; 0x38
 8004550:	e9c3 0100 	strd	r0, r1, [r3]
 8004554:	e461      	b.n	8003e1a <_vfprintf_r+0x82>
 8004556:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8004558:	6823      	ldr	r3, [r4, #0]
 800455a:	930c      	str	r3, [sp, #48]	; 0x30
 800455c:	4618      	mov	r0, r3
 800455e:	2800      	cmp	r0, #0
 8004560:	4623      	mov	r3, r4
 8004562:	f103 0304 	add.w	r3, r3, #4
 8004566:	f6ff aced 	blt.w	8003f44 <_vfprintf_r+0x1ac>
 800456a:	930e      	str	r3, [sp, #56]	; 0x38
 800456c:	f898 3000 	ldrb.w	r3, [r8]
 8004570:	e486      	b.n	8003e80 <_vfprintf_r+0xe8>
 8004572:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8004576:	2300      	movs	r3, #0
 8004578:	461c      	mov	r4, r3
 800457a:	f818 3b01 	ldrb.w	r3, [r8], #1
 800457e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004582:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 8004586:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800458a:	2809      	cmp	r0, #9
 800458c:	d9f5      	bls.n	800457a <_vfprintf_r+0x7e2>
 800458e:	940c      	str	r4, [sp, #48]	; 0x30
 8004590:	e478      	b.n	8003e84 <_vfprintf_r+0xec>
 8004592:	9311      	str	r3, [sp, #68]	; 0x44
 8004594:	46ab      	mov	fp, r5
 8004596:	2a00      	cmp	r2, #0
 8004598:	f040 8769 	bne.w	800546e <_vfprintf_r+0x16d6>
 800459c:	9b07      	ldr	r3, [sp, #28]
 800459e:	f043 0310 	orr.w	r3, r3, #16
 80045a2:	9307      	str	r3, [sp, #28]
 80045a4:	9b07      	ldr	r3, [sp, #28]
 80045a6:	069b      	lsls	r3, r3, #26
 80045a8:	d48a      	bmi.n	80044c0 <_vfprintf_r+0x728>
 80045aa:	9b07      	ldr	r3, [sp, #28]
 80045ac:	06df      	lsls	r7, r3, #27
 80045ae:	f100 8294 	bmi.w	8004ada <_vfprintf_r+0xd42>
 80045b2:	9b07      	ldr	r3, [sp, #28]
 80045b4:	065e      	lsls	r6, r3, #25
 80045b6:	f140 8290 	bpl.w	8004ada <_vfprintf_r+0xd42>
 80045ba:	990e      	ldr	r1, [sp, #56]	; 0x38
 80045bc:	f9b1 4000 	ldrsh.w	r4, [r1]
 80045c0:	3104      	adds	r1, #4
 80045c2:	17e5      	asrs	r5, r4, #31
 80045c4:	4622      	mov	r2, r4
 80045c6:	462b      	mov	r3, r5
 80045c8:	910e      	str	r1, [sp, #56]	; 0x38
 80045ca:	e784      	b.n	80044d6 <_vfprintf_r+0x73e>
 80045cc:	9311      	str	r3, [sp, #68]	; 0x44
 80045ce:	46ab      	mov	fp, r5
 80045d0:	2a00      	cmp	r2, #0
 80045d2:	f040 8770 	bne.w	80054b6 <_vfprintf_r+0x171e>
 80045d6:	9b07      	ldr	r3, [sp, #28]
 80045d8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80045da:	071d      	lsls	r5, r3, #28
 80045dc:	f107 0707 	add.w	r7, r7, #7
 80045e0:	f140 8487 	bpl.w	8004ef2 <_vfprintf_r+0x115a>
 80045e4:	f027 0307 	bic.w	r3, r7, #7
 80045e8:	ed93 7b00 	vldr	d7, [r3]
 80045ec:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80045f0:	f103 0208 	add.w	r2, r3, #8
 80045f4:	920e      	str	r2, [sp, #56]	; 0x38
 80045f6:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 80045fa:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80045fe:	911a      	str	r1, [sp, #104]	; 0x68
 8004600:	931b      	str	r3, [sp, #108]	; 0x6c
 8004602:	e9dd 451a 	ldrd	r4, r5, [sp, #104]	; 0x68
 8004606:	f04f 32ff 	mov.w	r2, #4294967295
 800460a:	4620      	mov	r0, r4
 800460c:	4629      	mov	r1, r5
 800460e:	4bb5      	ldr	r3, [pc, #724]	; (80048e4 <_vfprintf_r+0xb4c>)
 8004610:	f004 fc4a 	bl	8008ea8 <__aeabi_dcmpun>
 8004614:	2800      	cmp	r0, #0
 8004616:	f040 83eb 	bne.w	8004df0 <_vfprintf_r+0x1058>
 800461a:	f04f 32ff 	mov.w	r2, #4294967295
 800461e:	4bb1      	ldr	r3, [pc, #708]	; (80048e4 <_vfprintf_r+0xb4c>)
 8004620:	4620      	mov	r0, r4
 8004622:	4629      	mov	r1, r5
 8004624:	f004 fc22 	bl	8008e6c <__aeabi_dcmple>
 8004628:	2800      	cmp	r0, #0
 800462a:	f040 83e1 	bne.w	8004df0 <_vfprintf_r+0x1058>
 800462e:	2200      	movs	r2, #0
 8004630:	2300      	movs	r3, #0
 8004632:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8004636:	f004 fc0f 	bl	8008e58 <__aeabi_dcmplt>
 800463a:	2800      	cmp	r0, #0
 800463c:	f040 864a 	bne.w	80052d4 <_vfprintf_r+0x153c>
 8004640:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8004644:	4ea8      	ldr	r6, [pc, #672]	; (80048e8 <_vfprintf_r+0xb50>)
 8004646:	4ba9      	ldr	r3, [pc, #676]	; (80048ec <_vfprintf_r+0xb54>)
 8004648:	9907      	ldr	r1, [sp, #28]
 800464a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800464e:	9107      	str	r1, [sp, #28]
 8004650:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004652:	2203      	movs	r2, #3
 8004654:	f04f 0b00 	mov.w	fp, #0
 8004658:	9209      	str	r2, [sp, #36]	; 0x24
 800465a:	2947      	cmp	r1, #71	; 0x47
 800465c:	bfd8      	it	le
 800465e:	461e      	movle	r6, r3
 8004660:	920d      	str	r2, [sp, #52]	; 0x34
 8004662:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 8004666:	e5b1      	b.n	80041cc <_vfprintf_r+0x434>
 8004668:	9b07      	ldr	r3, [sp, #28]
 800466a:	f043 0308 	orr.w	r3, r3, #8
 800466e:	9307      	str	r3, [sp, #28]
 8004670:	f898 3000 	ldrb.w	r3, [r8]
 8004674:	e404      	b.n	8003e80 <_vfprintf_r+0xe8>
 8004676:	9311      	str	r3, [sp, #68]	; 0x44
 8004678:	46ab      	mov	fp, r5
 800467a:	2a00      	cmp	r2, #0
 800467c:	f43f ad67 	beq.w	800414e <_vfprintf_r+0x3b6>
 8004680:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8004684:	e563      	b.n	800414e <_vfprintf_r+0x3b6>
 8004686:	9311      	str	r3, [sp, #68]	; 0x44
 8004688:	46ab      	mov	fp, r5
 800468a:	2a00      	cmp	r2, #0
 800468c:	f040 870f 	bne.w	80054ae <_vfprintf_r+0x1716>
 8004690:	9b07      	ldr	r3, [sp, #28]
 8004692:	4897      	ldr	r0, [pc, #604]	; (80048f0 <_vfprintf_r+0xb58>)
 8004694:	069c      	lsls	r4, r3, #26
 8004696:	f53f aeba 	bmi.w	800440e <_vfprintf_r+0x676>
 800469a:	9b07      	ldr	r3, [sp, #28]
 800469c:	06d9      	lsls	r1, r3, #27
 800469e:	f140 8398 	bpl.w	8004dd2 <_vfprintf_r+0x103a>
 80046a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046a4:	4613      	mov	r3, r2
 80046a6:	3304      	adds	r3, #4
 80046a8:	6814      	ldr	r4, [r2, #0]
 80046aa:	930e      	str	r3, [sp, #56]	; 0x38
 80046ac:	2500      	movs	r5, #0
 80046ae:	e6b7      	b.n	8004420 <_vfprintf_r+0x688>
 80046b0:	f898 3000 	ldrb.w	r3, [r8]
 80046b4:	2900      	cmp	r1, #0
 80046b6:	f47f abe3 	bne.w	8003e80 <_vfprintf_r+0xe8>
 80046ba:	2201      	movs	r2, #1
 80046bc:	2120      	movs	r1, #32
 80046be:	f7ff bbdf 	b.w	8003e80 <_vfprintf_r+0xe8>
 80046c2:	9b07      	ldr	r3, [sp, #28]
 80046c4:	f043 0301 	orr.w	r3, r3, #1
 80046c8:	9307      	str	r3, [sp, #28]
 80046ca:	f898 3000 	ldrb.w	r3, [r8]
 80046ce:	f7ff bbd7 	b.w	8003e80 <_vfprintf_r+0xe8>
 80046d2:	9b07      	ldr	r3, [sp, #28]
 80046d4:	f043 0320 	orr.w	r3, r3, #32
 80046d8:	9307      	str	r3, [sp, #28]
 80046da:	f898 3000 	ldrb.w	r3, [r8]
 80046de:	f7ff bbcf 	b.w	8003e80 <_vfprintf_r+0xe8>
 80046e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046e4:	9311      	str	r3, [sp, #68]	; 0x44
 80046e6:	6816      	ldr	r6, [r2, #0]
 80046e8:	2400      	movs	r4, #0
 80046ea:	f88d 407f 	strb.w	r4, [sp, #127]	; 0x7f
 80046ee:	1d17      	adds	r7, r2, #4
 80046f0:	2e00      	cmp	r6, #0
 80046f2:	f000 85b7 	beq.w	8005264 <_vfprintf_r+0x14cc>
 80046f6:	2d00      	cmp	r5, #0
 80046f8:	f2c0 8502 	blt.w	8005100 <_vfprintf_r+0x1368>
 80046fc:	462a      	mov	r2, r5
 80046fe:	4621      	mov	r1, r4
 8004700:	4630      	mov	r0, r6
 8004702:	f002 fead 	bl	8007460 <memchr>
 8004706:	2800      	cmp	r0, #0
 8004708:	f000 861c 	beq.w	8005344 <_vfprintf_r+0x15ac>
 800470c:	1b83      	subs	r3, r0, r6
 800470e:	930d      	str	r3, [sp, #52]	; 0x34
 8004710:	46a3      	mov	fp, r4
 8004712:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004716:	970e      	str	r7, [sp, #56]	; 0x38
 8004718:	9309      	str	r3, [sp, #36]	; 0x24
 800471a:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 800471e:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8004722:	e553      	b.n	80041cc <_vfprintf_r+0x434>
 8004724:	f898 3000 	ldrb.w	r3, [r8]
 8004728:	2201      	movs	r2, #1
 800472a:	212b      	movs	r1, #43	; 0x2b
 800472c:	f7ff bba8 	b.w	8003e80 <_vfprintf_r+0xe8>
 8004730:	486f      	ldr	r0, [pc, #444]	; (80048f0 <_vfprintf_r+0xb58>)
 8004732:	9211      	str	r2, [sp, #68]	; 0x44
 8004734:	f1bb 0f00 	cmp.w	fp, #0
 8004738:	f040 8173 	bne.w	8004a22 <_vfprintf_r+0xc8a>
 800473c:	465f      	mov	r7, fp
 800473e:	e6e1      	b.n	8004504 <_vfprintf_r+0x76c>
 8004740:	9311      	str	r3, [sp, #68]	; 0x44
 8004742:	2a00      	cmp	r2, #0
 8004744:	f040 86ab 	bne.w	800549e <_vfprintf_r+0x1706>
 8004748:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800474a:	2a00      	cmp	r2, #0
 800474c:	f43f ac4d 	beq.w	8003fea <_vfprintf_r+0x252>
 8004750:	2300      	movs	r3, #0
 8004752:	2101      	movs	r1, #1
 8004754:	461f      	mov	r7, r3
 8004756:	9109      	str	r1, [sp, #36]	; 0x24
 8004758:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
 800475c:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8004760:	469b      	mov	fp, r3
 8004762:	9313      	str	r3, [sp, #76]	; 0x4c
 8004764:	910d      	str	r1, [sp, #52]	; 0x34
 8004766:	ae2a      	add	r6, sp, #168	; 0xa8
 8004768:	e534      	b.n	80041d4 <_vfprintf_r+0x43c>
 800476a:	f1bb 0f00 	cmp.w	fp, #0
 800476e:	f000 85da 	beq.w	8005326 <_vfprintf_r+0x158e>
 8004772:	2700      	movs	r7, #0
 8004774:	2400      	movs	r4, #0
 8004776:	2500      	movs	r5, #0
 8004778:	e475      	b.n	8004066 <_vfprintf_r+0x2ce>
 800477a:	485d      	ldr	r0, [pc, #372]	; (80048f0 <_vfprintf_r+0xb58>)
 800477c:	9307      	str	r3, [sp, #28]
 800477e:	9211      	str	r2, [sp, #68]	; 0x44
 8004780:	ea54 0305 	orrs.w	r3, r4, r5
 8004784:	970e      	str	r7, [sp, #56]	; 0x38
 8004786:	f04f 0700 	mov.w	r7, #0
 800478a:	f47f ae67 	bne.w	800445c <_vfprintf_r+0x6c4>
 800478e:	2400      	movs	r4, #0
 8004790:	2500      	movs	r5, #0
 8004792:	e663      	b.n	800445c <_vfprintf_r+0x6c4>
 8004794:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004796:	e56d      	b.n	8004274 <_vfprintf_r+0x4dc>
 8004798:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800479a:	2b65      	cmp	r3, #101	; 0x65
 800479c:	f340 80ae 	ble.w	80048fc <_vfprintf_r+0xb64>
 80047a0:	2200      	movs	r2, #0
 80047a2:	2300      	movs	r3, #0
 80047a4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80047a8:	f004 fb4c 	bl	8008e44 <__aeabi_dcmpeq>
 80047ac:	2800      	cmp	r0, #0
 80047ae:	f000 813a 	beq.w	8004a26 <_vfprintf_r+0xc8e>
 80047b2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80047b4:	4a4f      	ldr	r2, [pc, #316]	; (80048f4 <_vfprintf_r+0xb5c>)
 80047b6:	f8c9 2000 	str.w	r2, [r9]
 80047ba:	3301      	adds	r3, #1
 80047bc:	3401      	adds	r4, #1
 80047be:	2201      	movs	r2, #1
 80047c0:	2b07      	cmp	r3, #7
 80047c2:	9429      	str	r4, [sp, #164]	; 0xa4
 80047c4:	9328      	str	r3, [sp, #160]	; 0xa0
 80047c6:	f8c9 2004 	str.w	r2, [r9, #4]
 80047ca:	f300 83ce 	bgt.w	8004f6a <_vfprintf_r+0x11d2>
 80047ce:	f109 0908 	add.w	r9, r9, #8
 80047d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80047d6:	4293      	cmp	r3, r2
 80047d8:	db03      	blt.n	80047e2 <_vfprintf_r+0xa4a>
 80047da:	9b07      	ldr	r3, [sp, #28]
 80047dc:	07d8      	lsls	r0, r3, #31
 80047de:	f57f adb9 	bpl.w	8004354 <_vfprintf_r+0x5bc>
 80047e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80047e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80047e6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80047e8:	f8c9 2000 	str.w	r2, [r9]
 80047ec:	3301      	adds	r3, #1
 80047ee:	440c      	add	r4, r1
 80047f0:	2b07      	cmp	r3, #7
 80047f2:	9429      	str	r4, [sp, #164]	; 0xa4
 80047f4:	f8c9 1004 	str.w	r1, [r9, #4]
 80047f8:	9328      	str	r3, [sp, #160]	; 0xa0
 80047fa:	f300 8474 	bgt.w	80050e6 <_vfprintf_r+0x134e>
 80047fe:	f109 0908 	add.w	r9, r9, #8
 8004802:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004804:	1e5d      	subs	r5, r3, #1
 8004806:	2d00      	cmp	r5, #0
 8004808:	f77f ada4 	ble.w	8004354 <_vfprintf_r+0x5bc>
 800480c:	4a3a      	ldr	r2, [pc, #232]	; (80048f8 <_vfprintf_r+0xb60>)
 800480e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004810:	920f      	str	r2, [sp, #60]	; 0x3c
 8004812:	2d10      	cmp	r5, #16
 8004814:	f340 81b4 	ble.w	8004b80 <_vfprintf_r+0xde8>
 8004818:	2610      	movs	r6, #16
 800481a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800481c:	f8dd b020 	ldr.w	fp, [sp, #32]
 8004820:	e005      	b.n	800482e <_vfprintf_r+0xa96>
 8004822:	f109 0908 	add.w	r9, r9, #8
 8004826:	3d10      	subs	r5, #16
 8004828:	2d10      	cmp	r5, #16
 800482a:	f340 81a9 	ble.w	8004b80 <_vfprintf_r+0xde8>
 800482e:	3301      	adds	r3, #1
 8004830:	3410      	adds	r4, #16
 8004832:	2b07      	cmp	r3, #7
 8004834:	9429      	str	r4, [sp, #164]	; 0xa4
 8004836:	9328      	str	r3, [sp, #160]	; 0xa0
 8004838:	f8c9 a000 	str.w	sl, [r9]
 800483c:	f8c9 6004 	str.w	r6, [r9, #4]
 8004840:	ddef      	ble.n	8004822 <_vfprintf_r+0xa8a>
 8004842:	aa27      	add	r2, sp, #156	; 0x9c
 8004844:	4659      	mov	r1, fp
 8004846:	4638      	mov	r0, r7
 8004848:	f003 fcd4 	bl	80081f4 <__sprint_r>
 800484c:	2800      	cmp	r0, #0
 800484e:	f47f abd3 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004852:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004854:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004856:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800485a:	e7e4      	b.n	8004826 <_vfprintf_r+0xa8e>
 800485c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800485e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004860:	1a9f      	subs	r7, r3, r2
 8004862:	2f00      	cmp	r7, #0
 8004864:	f77f ad2a 	ble.w	80042bc <_vfprintf_r+0x524>
 8004868:	4a23      	ldr	r2, [pc, #140]	; (80048f8 <_vfprintf_r+0xb60>)
 800486a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800486c:	920f      	str	r2, [sp, #60]	; 0x3c
 800486e:	2f10      	cmp	r7, #16
 8004870:	dd2b      	ble.n	80048ca <_vfprintf_r+0xb32>
 8004872:	464a      	mov	r2, r9
 8004874:	4621      	mov	r1, r4
 8004876:	46b9      	mov	r9, r7
 8004878:	2510      	movs	r5, #16
 800487a:	4637      	mov	r7, r6
 800487c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800487e:	9e08      	ldr	r6, [sp, #32]
 8004880:	e006      	b.n	8004890 <_vfprintf_r+0xaf8>
 8004882:	f1a9 0910 	sub.w	r9, r9, #16
 8004886:	f1b9 0f10 	cmp.w	r9, #16
 800488a:	f102 0208 	add.w	r2, r2, #8
 800488e:	dd18      	ble.n	80048c2 <_vfprintf_r+0xb2a>
 8004890:	3301      	adds	r3, #1
 8004892:	3110      	adds	r1, #16
 8004894:	2b07      	cmp	r3, #7
 8004896:	9129      	str	r1, [sp, #164]	; 0xa4
 8004898:	9328      	str	r3, [sp, #160]	; 0xa0
 800489a:	f8c2 a000 	str.w	sl, [r2]
 800489e:	6055      	str	r5, [r2, #4]
 80048a0:	ddef      	ble.n	8004882 <_vfprintf_r+0xaea>
 80048a2:	aa27      	add	r2, sp, #156	; 0x9c
 80048a4:	4631      	mov	r1, r6
 80048a6:	4620      	mov	r0, r4
 80048a8:	f003 fca4 	bl	80081f4 <__sprint_r>
 80048ac:	2800      	cmp	r0, #0
 80048ae:	f47f aba3 	bne.w	8003ff8 <_vfprintf_r+0x260>
 80048b2:	f1a9 0910 	sub.w	r9, r9, #16
 80048b6:	f1b9 0f10 	cmp.w	r9, #16
 80048ba:	9929      	ldr	r1, [sp, #164]	; 0xa4
 80048bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80048be:	aa34      	add	r2, sp, #208	; 0xd0
 80048c0:	dce6      	bgt.n	8004890 <_vfprintf_r+0xaf8>
 80048c2:	463e      	mov	r6, r7
 80048c4:	460c      	mov	r4, r1
 80048c6:	464f      	mov	r7, r9
 80048c8:	4691      	mov	r9, r2
 80048ca:	3301      	adds	r3, #1
 80048cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80048ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80048d0:	443c      	add	r4, r7
 80048d2:	2b07      	cmp	r3, #7
 80048d4:	9429      	str	r4, [sp, #164]	; 0xa4
 80048d6:	e889 0084 	stmia.w	r9, {r2, r7}
 80048da:	f300 822b 	bgt.w	8004d34 <_vfprintf_r+0xf9c>
 80048de:	f109 0908 	add.w	r9, r9, #8
 80048e2:	e4eb      	b.n	80042bc <_vfprintf_r+0x524>
 80048e4:	7fefffff 	.word	0x7fefffff
 80048e8:	0800945c 	.word	0x0800945c
 80048ec:	08009458 	.word	0x08009458
 80048f0:	0800947c 	.word	0x0800947c
 80048f4:	08009498 	.word	0x08009498
 80048f8:	080094ac 	.word	0x080094ac
 80048fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80048fe:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8004900:	2b01      	cmp	r3, #1
 8004902:	f340 81d0 	ble.w	8004ca6 <_vfprintf_r+0xf0e>
 8004906:	3501      	adds	r5, #1
 8004908:	3401      	adds	r4, #1
 800490a:	2301      	movs	r3, #1
 800490c:	2d07      	cmp	r5, #7
 800490e:	9429      	str	r4, [sp, #164]	; 0xa4
 8004910:	9528      	str	r5, [sp, #160]	; 0xa0
 8004912:	f8c9 6000 	str.w	r6, [r9]
 8004916:	f8c9 3004 	str.w	r3, [r9, #4]
 800491a:	f300 81e1 	bgt.w	8004ce0 <_vfprintf_r+0xf48>
 800491e:	f109 0908 	add.w	r9, r9, #8
 8004922:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004924:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004926:	f8c9 3000 	str.w	r3, [r9]
 800492a:	3501      	adds	r5, #1
 800492c:	4414      	add	r4, r2
 800492e:	2d07      	cmp	r5, #7
 8004930:	9429      	str	r4, [sp, #164]	; 0xa4
 8004932:	9528      	str	r5, [sp, #160]	; 0xa0
 8004934:	f8c9 2004 	str.w	r2, [r9, #4]
 8004938:	f300 81df 	bgt.w	8004cfa <_vfprintf_r+0xf62>
 800493c:	f109 0908 	add.w	r9, r9, #8
 8004940:	2300      	movs	r3, #0
 8004942:	2200      	movs	r2, #0
 8004944:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8004948:	f004 fa7c 	bl	8008e44 <__aeabi_dcmpeq>
 800494c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800494e:	2800      	cmp	r0, #0
 8004950:	f040 80cc 	bne.w	8004aec <_vfprintf_r+0xd54>
 8004954:	3b01      	subs	r3, #1
 8004956:	3501      	adds	r5, #1
 8004958:	3601      	adds	r6, #1
 800495a:	441c      	add	r4, r3
 800495c:	2d07      	cmp	r5, #7
 800495e:	9528      	str	r5, [sp, #160]	; 0xa0
 8004960:	9429      	str	r4, [sp, #164]	; 0xa4
 8004962:	f8c9 6000 	str.w	r6, [r9]
 8004966:	f8c9 3004 	str.w	r3, [r9, #4]
 800496a:	f300 81ac 	bgt.w	8004cc6 <_vfprintf_r+0xf2e>
 800496e:	f109 0908 	add.w	r9, r9, #8
 8004972:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004974:	f8c9 2004 	str.w	r2, [r9, #4]
 8004978:	3501      	adds	r5, #1
 800497a:	4414      	add	r4, r2
 800497c:	ab23      	add	r3, sp, #140	; 0x8c
 800497e:	2d07      	cmp	r5, #7
 8004980:	9429      	str	r4, [sp, #164]	; 0xa4
 8004982:	9528      	str	r5, [sp, #160]	; 0xa0
 8004984:	f8c9 3000 	str.w	r3, [r9]
 8004988:	f77f ace2 	ble.w	8004350 <_vfprintf_r+0x5b8>
 800498c:	aa27      	add	r2, sp, #156	; 0x9c
 800498e:	9908      	ldr	r1, [sp, #32]
 8004990:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004992:	f003 fc2f 	bl	80081f4 <__sprint_r>
 8004996:	2800      	cmp	r0, #0
 8004998:	f47f ab2e 	bne.w	8003ff8 <_vfprintf_r+0x260>
 800499c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800499e:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80049a2:	e4d7      	b.n	8004354 <_vfprintf_r+0x5bc>
 80049a4:	aa27      	add	r2, sp, #156	; 0x9c
 80049a6:	9908      	ldr	r1, [sp, #32]
 80049a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80049aa:	f003 fc23 	bl	80081f4 <__sprint_r>
 80049ae:	2800      	cmp	r0, #0
 80049b0:	f43f ad1e 	beq.w	80043f0 <_vfprintf_r+0x658>
 80049b4:	f7ff bb20 	b.w	8003ff8 <_vfprintf_r+0x260>
 80049b8:	aa27      	add	r2, sp, #156	; 0x9c
 80049ba:	9908      	ldr	r1, [sp, #32]
 80049bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80049be:	f003 fc19 	bl	80081f4 <__sprint_r>
 80049c2:	2800      	cmp	r0, #0
 80049c4:	f47f ab18 	bne.w	8003ff8 <_vfprintf_r+0x260>
 80049c8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80049ca:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80049ce:	e4ae      	b.n	800432e <_vfprintf_r+0x596>
 80049d0:	aa27      	add	r2, sp, #156	; 0x9c
 80049d2:	9908      	ldr	r1, [sp, #32]
 80049d4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80049d6:	f003 fc0d 	bl	80081f4 <__sprint_r>
 80049da:	2800      	cmp	r0, #0
 80049dc:	f47f ab0c 	bne.w	8003ff8 <_vfprintf_r+0x260>
 80049e0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80049e2:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80049e6:	e455      	b.n	8004294 <_vfprintf_r+0x4fc>
 80049e8:	aa27      	add	r2, sp, #156	; 0x9c
 80049ea:	9908      	ldr	r1, [sp, #32]
 80049ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 80049ee:	f003 fc01 	bl	80081f4 <__sprint_r>
 80049f2:	2800      	cmp	r0, #0
 80049f4:	f47f ab00 	bne.w	8003ff8 <_vfprintf_r+0x260>
 80049f8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80049fa:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80049fe:	e459      	b.n	80042b4 <_vfprintf_r+0x51c>
 8004a00:	f1bb 0f00 	cmp.w	fp, #0
 8004a04:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8004a08:	f2c0 830d 	blt.w	8005026 <_vfprintf_r+0x128e>
 8004a0c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8004a10:	9307      	str	r3, [sp, #28]
 8004a12:	ea54 0305 	orrs.w	r3, r4, r5
 8004a16:	f47f ad21 	bne.w	800445c <_vfprintf_r+0x6c4>
 8004a1a:	f1bb 0f00 	cmp.w	fp, #0
 8004a1e:	f43f ae8d 	beq.w	800473c <_vfprintf_r+0x9a4>
 8004a22:	2700      	movs	r7, #0
 8004a24:	e6b3      	b.n	800478e <_vfprintf_r+0x9f6>
 8004a26:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004a28:	2d00      	cmp	r5, #0
 8004a2a:	f340 82aa 	ble.w	8004f82 <_vfprintf_r+0x11ea>
 8004a2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004a32:	4293      	cmp	r3, r2
 8004a34:	bfa8      	it	ge
 8004a36:	4613      	movge	r3, r2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	461d      	mov	r5, r3
 8004a3c:	dd0d      	ble.n	8004a5a <_vfprintf_r+0xcc2>
 8004a3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004a40:	f8c9 6000 	str.w	r6, [r9]
 8004a44:	3301      	adds	r3, #1
 8004a46:	442c      	add	r4, r5
 8004a48:	2b07      	cmp	r3, #7
 8004a4a:	9429      	str	r4, [sp, #164]	; 0xa4
 8004a4c:	f8c9 5004 	str.w	r5, [r9, #4]
 8004a50:	9328      	str	r3, [sp, #160]	; 0xa0
 8004a52:	f300 8387 	bgt.w	8005164 <_vfprintf_r+0x13cc>
 8004a56:	f109 0908 	add.w	r9, r9, #8
 8004a5a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a5c:	2d00      	cmp	r5, #0
 8004a5e:	bfa8      	it	ge
 8004a60:	1b5b      	subge	r3, r3, r5
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	461d      	mov	r5, r3
 8004a66:	f340 80be 	ble.w	8004be6 <_vfprintf_r+0xe4e>
 8004a6a:	4ab9      	ldr	r2, [pc, #740]	; (8004d50 <_vfprintf_r+0xfb8>)
 8004a6c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004a6e:	920f      	str	r2, [sp, #60]	; 0x3c
 8004a70:	2d10      	cmp	r5, #16
 8004a72:	f340 826d 	ble.w	8004f50 <_vfprintf_r+0x11b8>
 8004a76:	4622      	mov	r2, r4
 8004a78:	2710      	movs	r7, #16
 8004a7a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004a7e:	9c08      	ldr	r4, [sp, #32]
 8004a80:	e005      	b.n	8004a8e <_vfprintf_r+0xcf6>
 8004a82:	f109 0908 	add.w	r9, r9, #8
 8004a86:	3d10      	subs	r5, #16
 8004a88:	2d10      	cmp	r5, #16
 8004a8a:	f340 8260 	ble.w	8004f4e <_vfprintf_r+0x11b6>
 8004a8e:	3301      	adds	r3, #1
 8004a90:	3210      	adds	r2, #16
 8004a92:	2b07      	cmp	r3, #7
 8004a94:	9229      	str	r2, [sp, #164]	; 0xa4
 8004a96:	9328      	str	r3, [sp, #160]	; 0xa0
 8004a98:	f8c9 a000 	str.w	sl, [r9]
 8004a9c:	f8c9 7004 	str.w	r7, [r9, #4]
 8004aa0:	ddef      	ble.n	8004a82 <_vfprintf_r+0xcea>
 8004aa2:	aa27      	add	r2, sp, #156	; 0x9c
 8004aa4:	4621      	mov	r1, r4
 8004aa6:	4658      	mov	r0, fp
 8004aa8:	f003 fba4 	bl	80081f4 <__sprint_r>
 8004aac:	2800      	cmp	r0, #0
 8004aae:	f47f aaa3 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004ab2:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8004ab4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004ab6:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004aba:	e7e4      	b.n	8004a86 <_vfprintf_r+0xcee>
 8004abc:	aa27      	add	r2, sp, #156	; 0x9c
 8004abe:	9908      	ldr	r1, [sp, #32]
 8004ac0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004ac2:	f003 fb97 	bl	80081f4 <__sprint_r>
 8004ac6:	2800      	cmp	r0, #0
 8004ac8:	f47f aa96 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004acc:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8004ad0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004ad2:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004ad6:	f7ff bbcd 	b.w	8004274 <_vfprintf_r+0x4dc>
 8004ada:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004adc:	6814      	ldr	r4, [r2, #0]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	17e5      	asrs	r5, r4, #31
 8004ae4:	930e      	str	r3, [sp, #56]	; 0x38
 8004ae6:	4622      	mov	r2, r4
 8004ae8:	462b      	mov	r3, r5
 8004aea:	e4f4      	b.n	80044d6 <_vfprintf_r+0x73e>
 8004aec:	1e5e      	subs	r6, r3, #1
 8004aee:	2e00      	cmp	r6, #0
 8004af0:	f77f af3f 	ble.w	8004972 <_vfprintf_r+0xbda>
 8004af4:	4b96      	ldr	r3, [pc, #600]	; (8004d50 <_vfprintf_r+0xfb8>)
 8004af6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004af8:	2e10      	cmp	r6, #16
 8004afa:	f340 8110 	ble.w	8004d1e <_vfprintf_r+0xf86>
 8004afe:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8004b02:	2710      	movs	r7, #16
 8004b04:	46b0      	mov	r8, r6
 8004b06:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004b0a:	9e08      	ldr	r6, [sp, #32]
 8004b0c:	e007      	b.n	8004b1e <_vfprintf_r+0xd86>
 8004b0e:	f109 0908 	add.w	r9, r9, #8
 8004b12:	f1a8 0810 	sub.w	r8, r8, #16
 8004b16:	f1b8 0f10 	cmp.w	r8, #16
 8004b1a:	f340 80fd 	ble.w	8004d18 <_vfprintf_r+0xf80>
 8004b1e:	3501      	adds	r5, #1
 8004b20:	3410      	adds	r4, #16
 8004b22:	2d07      	cmp	r5, #7
 8004b24:	9429      	str	r4, [sp, #164]	; 0xa4
 8004b26:	9528      	str	r5, [sp, #160]	; 0xa0
 8004b28:	f8c9 a000 	str.w	sl, [r9]
 8004b2c:	f8c9 7004 	str.w	r7, [r9, #4]
 8004b30:	dded      	ble.n	8004b0e <_vfprintf_r+0xd76>
 8004b32:	aa27      	add	r2, sp, #156	; 0x9c
 8004b34:	4631      	mov	r1, r6
 8004b36:	4658      	mov	r0, fp
 8004b38:	f003 fb5c 	bl	80081f4 <__sprint_r>
 8004b3c:	2800      	cmp	r0, #0
 8004b3e:	f47f aa5b 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004b42:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004b44:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8004b46:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004b4a:	e7e2      	b.n	8004b12 <_vfprintf_r+0xd7a>
 8004b4c:	9907      	ldr	r1, [sp, #28]
 8004b4e:	f011 0210 	ands.w	r2, r1, #16
 8004b52:	d020      	beq.n	8004b96 <_vfprintf_r+0xdfe>
 8004b54:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b56:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8004b5a:	f1bb 0f00 	cmp.w	fp, #0
 8004b5e:	6804      	ldr	r4, [r0, #0]
 8004b60:	f100 0704 	add.w	r7, r0, #4
 8004b64:	f04f 0500 	mov.w	r5, #0
 8004b68:	db26      	blt.n	8004bb8 <_vfprintf_r+0xe20>
 8004b6a:	460a      	mov	r2, r1
 8004b6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b70:	9207      	str	r2, [sp, #28]
 8004b72:	ea54 0205 	orrs.w	r2, r4, r5
 8004b76:	970e      	str	r7, [sp, #56]	; 0x38
 8004b78:	461f      	mov	r7, r3
 8004b7a:	f47f ab03 	bne.w	8004184 <_vfprintf_r+0x3ec>
 8004b7e:	e4bd      	b.n	80044fc <_vfprintf_r+0x764>
 8004b80:	3301      	adds	r3, #1
 8004b82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b84:	9328      	str	r3, [sp, #160]	; 0xa0
 8004b86:	442c      	add	r4, r5
 8004b88:	2b07      	cmp	r3, #7
 8004b8a:	9429      	str	r4, [sp, #164]	; 0xa4
 8004b8c:	e889 0024 	stmia.w	r9, {r2, r5}
 8004b90:	f77f abde 	ble.w	8004350 <_vfprintf_r+0x5b8>
 8004b94:	e6fa      	b.n	800498c <_vfprintf_r+0xbf4>
 8004b96:	9907      	ldr	r1, [sp, #28]
 8004b98:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 8004b9c:	f040 824a 	bne.w	8005034 <_vfprintf_r+0x129c>
 8004ba0:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004ba2:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8004ba6:	f1bb 0f00 	cmp.w	fp, #0
 8004baa:	680c      	ldr	r4, [r1, #0]
 8004bac:	f101 0704 	add.w	r7, r1, #4
 8004bb0:	f04f 0500 	mov.w	r5, #0
 8004bb4:	f280 811a 	bge.w	8004dec <_vfprintf_r+0x1054>
 8004bb8:	970e      	str	r7, [sp, #56]	; 0x38
 8004bba:	461f      	mov	r7, r3
 8004bbc:	ea54 0305 	orrs.w	r3, r4, r5
 8004bc0:	f47f aae0 	bne.w	8004184 <_vfprintf_r+0x3ec>
 8004bc4:	ae44      	add	r6, sp, #272	; 0x110
 8004bc6:	3430      	adds	r4, #48	; 0x30
 8004bc8:	f806 4d41 	strb.w	r4, [r6, #-65]!
 8004bcc:	f7ff baf4 	b.w	80041b8 <_vfprintf_r+0x420>
 8004bd0:	aa27      	add	r2, sp, #156	; 0x9c
 8004bd2:	9908      	ldr	r1, [sp, #32]
 8004bd4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004bd6:	f003 fb0d 	bl	80081f4 <__sprint_r>
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	f47f aa0c 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004be0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004be2:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004be6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004be8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bea:	4432      	add	r2, r6
 8004bec:	4617      	mov	r7, r2
 8004bee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	db47      	blt.n	8004c84 <_vfprintf_r+0xeec>
 8004bf4:	9a07      	ldr	r2, [sp, #28]
 8004bf6:	07d2      	lsls	r2, r2, #31
 8004bf8:	d444      	bmi.n	8004c84 <_vfprintf_r+0xeec>
 8004bfa:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004bfc:	440e      	add	r6, r1
 8004bfe:	1bf5      	subs	r5, r6, r7
 8004c00:	1acb      	subs	r3, r1, r3
 8004c02:	429d      	cmp	r5, r3
 8004c04:	bfa8      	it	ge
 8004c06:	461d      	movge	r5, r3
 8004c08:	2d00      	cmp	r5, #0
 8004c0a:	462e      	mov	r6, r5
 8004c0c:	dd0d      	ble.n	8004c2a <_vfprintf_r+0xe92>
 8004c0e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8004c10:	f8c9 7000 	str.w	r7, [r9]
 8004c14:	3201      	adds	r2, #1
 8004c16:	442c      	add	r4, r5
 8004c18:	2a07      	cmp	r2, #7
 8004c1a:	9429      	str	r4, [sp, #164]	; 0xa4
 8004c1c:	f8c9 5004 	str.w	r5, [r9, #4]
 8004c20:	9228      	str	r2, [sp, #160]	; 0xa0
 8004c22:	f300 832e 	bgt.w	8005282 <_vfprintf_r+0x14ea>
 8004c26:	f109 0908 	add.w	r9, r9, #8
 8004c2a:	2e00      	cmp	r6, #0
 8004c2c:	bfac      	ite	ge
 8004c2e:	1b9d      	subge	r5, r3, r6
 8004c30:	461d      	movlt	r5, r3
 8004c32:	2d00      	cmp	r5, #0
 8004c34:	f77f ab8e 	ble.w	8004354 <_vfprintf_r+0x5bc>
 8004c38:	4a45      	ldr	r2, [pc, #276]	; (8004d50 <_vfprintf_r+0xfb8>)
 8004c3a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004c3c:	920f      	str	r2, [sp, #60]	; 0x3c
 8004c3e:	2d10      	cmp	r5, #16
 8004c40:	dd9e      	ble.n	8004b80 <_vfprintf_r+0xde8>
 8004c42:	2610      	movs	r6, #16
 8004c44:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004c46:	f8dd b020 	ldr.w	fp, [sp, #32]
 8004c4a:	e004      	b.n	8004c56 <_vfprintf_r+0xebe>
 8004c4c:	f109 0908 	add.w	r9, r9, #8
 8004c50:	3d10      	subs	r5, #16
 8004c52:	2d10      	cmp	r5, #16
 8004c54:	dd94      	ble.n	8004b80 <_vfprintf_r+0xde8>
 8004c56:	3301      	adds	r3, #1
 8004c58:	3410      	adds	r4, #16
 8004c5a:	2b07      	cmp	r3, #7
 8004c5c:	9429      	str	r4, [sp, #164]	; 0xa4
 8004c5e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004c60:	f8c9 a000 	str.w	sl, [r9]
 8004c64:	f8c9 6004 	str.w	r6, [r9, #4]
 8004c68:	ddf0      	ble.n	8004c4c <_vfprintf_r+0xeb4>
 8004c6a:	aa27      	add	r2, sp, #156	; 0x9c
 8004c6c:	4659      	mov	r1, fp
 8004c6e:	4638      	mov	r0, r7
 8004c70:	f003 fac0 	bl	80081f4 <__sprint_r>
 8004c74:	2800      	cmp	r0, #0
 8004c76:	f47f a9bf 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004c7a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004c7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004c7e:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004c82:	e7e5      	b.n	8004c50 <_vfprintf_r+0xeb8>
 8004c84:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8004c86:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004c88:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8004c8a:	f8c9 1000 	str.w	r1, [r9]
 8004c8e:	3201      	adds	r2, #1
 8004c90:	4404      	add	r4, r0
 8004c92:	2a07      	cmp	r2, #7
 8004c94:	9429      	str	r4, [sp, #164]	; 0xa4
 8004c96:	f8c9 0004 	str.w	r0, [r9, #4]
 8004c9a:	9228      	str	r2, [sp, #160]	; 0xa0
 8004c9c:	f300 82cf 	bgt.w	800523e <_vfprintf_r+0x14a6>
 8004ca0:	f109 0908 	add.w	r9, r9, #8
 8004ca4:	e7a9      	b.n	8004bfa <_vfprintf_r+0xe62>
 8004ca6:	9b07      	ldr	r3, [sp, #28]
 8004ca8:	07df      	lsls	r7, r3, #31
 8004caa:	f53f ae2c 	bmi.w	8004906 <_vfprintf_r+0xb6e>
 8004cae:	3501      	adds	r5, #1
 8004cb0:	3401      	adds	r4, #1
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	2d07      	cmp	r5, #7
 8004cb6:	9429      	str	r4, [sp, #164]	; 0xa4
 8004cb8:	9528      	str	r5, [sp, #160]	; 0xa0
 8004cba:	f8c9 6000 	str.w	r6, [r9]
 8004cbe:	f8c9 3004 	str.w	r3, [r9, #4]
 8004cc2:	f77f ae54 	ble.w	800496e <_vfprintf_r+0xbd6>
 8004cc6:	aa27      	add	r2, sp, #156	; 0x9c
 8004cc8:	9908      	ldr	r1, [sp, #32]
 8004cca:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004ccc:	f003 fa92 	bl	80081f4 <__sprint_r>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	f47f a991 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004cd6:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004cd8:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8004cda:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004cde:	e648      	b.n	8004972 <_vfprintf_r+0xbda>
 8004ce0:	aa27      	add	r2, sp, #156	; 0x9c
 8004ce2:	9908      	ldr	r1, [sp, #32]
 8004ce4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004ce6:	f003 fa85 	bl	80081f4 <__sprint_r>
 8004cea:	2800      	cmp	r0, #0
 8004cec:	f47f a984 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004cf0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004cf2:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8004cf4:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004cf8:	e613      	b.n	8004922 <_vfprintf_r+0xb8a>
 8004cfa:	aa27      	add	r2, sp, #156	; 0x9c
 8004cfc:	9908      	ldr	r1, [sp, #32]
 8004cfe:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004d00:	f003 fa78 	bl	80081f4 <__sprint_r>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	f47f a977 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004d0a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004d0c:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8004d0e:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004d12:	e615      	b.n	8004940 <_vfprintf_r+0xba8>
 8004d14:	2400      	movs	r4, #0
 8004d16:	e755      	b.n	8004bc4 <_vfprintf_r+0xe2c>
 8004d18:	4646      	mov	r6, r8
 8004d1a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8004d1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d20:	3501      	adds	r5, #1
 8004d22:	4434      	add	r4, r6
 8004d24:	2d07      	cmp	r5, #7
 8004d26:	9429      	str	r4, [sp, #164]	; 0xa4
 8004d28:	9528      	str	r5, [sp, #160]	; 0xa0
 8004d2a:	e889 0048 	stmia.w	r9, {r3, r6}
 8004d2e:	f77f ae1e 	ble.w	800496e <_vfprintf_r+0xbd6>
 8004d32:	e7c8      	b.n	8004cc6 <_vfprintf_r+0xf2e>
 8004d34:	aa27      	add	r2, sp, #156	; 0x9c
 8004d36:	9908      	ldr	r1, [sp, #32]
 8004d38:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004d3a:	f003 fa5b 	bl	80081f4 <__sprint_r>
 8004d3e:	2800      	cmp	r0, #0
 8004d40:	f47f a95a 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004d44:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004d46:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004d4a:	f7ff bab7 	b.w	80042bc <_vfprintf_r+0x524>
 8004d4e:	bf00      	nop
 8004d50:	080094ac 	.word	0x080094ac
 8004d54:	4264      	negs	r4, r4
 8004d56:	f04f 072d 	mov.w	r7, #45	; 0x2d
 8004d5a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8004d5e:	f1bb 0f00 	cmp.w	fp, #0
 8004d62:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8004d66:	f6ff aa0d 	blt.w	8004184 <_vfprintf_r+0x3ec>
 8004d6a:	9b07      	ldr	r3, [sp, #28]
 8004d6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d70:	9307      	str	r3, [sp, #28]
 8004d72:	f7ff ba07 	b.w	8004184 <_vfprintf_r+0x3ec>
 8004d76:	9907      	ldr	r1, [sp, #28]
 8004d78:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 8004d7c:	d017      	beq.n	8004dae <_vfprintf_r+0x1016>
 8004d7e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d80:	f88d 207f 	strb.w	r2, [sp, #127]	; 0x7f
 8004d84:	4603      	mov	r3, r0
 8004d86:	f1bb 0f00 	cmp.w	fp, #0
 8004d8a:	f103 0304 	add.w	r3, r3, #4
 8004d8e:	8804      	ldrh	r4, [r0, #0]
 8004d90:	f04f 0500 	mov.w	r5, #0
 8004d94:	f2c0 831b 	blt.w	80053ce <_vfprintf_r+0x1636>
 8004d98:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004d9c:	9107      	str	r1, [sp, #28]
 8004d9e:	ea54 0105 	orrs.w	r1, r4, r5
 8004da2:	930e      	str	r3, [sp, #56]	; 0x38
 8004da4:	f43f ace1 	beq.w	800476a <_vfprintf_r+0x9d2>
 8004da8:	4617      	mov	r7, r2
 8004daa:	f7ff b95c 	b.w	8004066 <_vfprintf_r+0x2ce>
 8004dae:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004db0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8004db4:	f1bb 0f00 	cmp.w	fp, #0
 8004db8:	680c      	ldr	r4, [r1, #0]
 8004dba:	f101 0704 	add.w	r7, r1, #4
 8004dbe:	f04f 0500 	mov.w	r5, #0
 8004dc2:	db02      	blt.n	8004dca <_vfprintf_r+0x1032>
 8004dc4:	9a07      	ldr	r2, [sp, #28]
 8004dc6:	f7ff b9af 	b.w	8004128 <_vfprintf_r+0x390>
 8004dca:	970e      	str	r7, [sp, #56]	; 0x38
 8004dcc:	2700      	movs	r7, #0
 8004dce:	f7ff b94a 	b.w	8004066 <_vfprintf_r+0x2ce>
 8004dd2:	9b07      	ldr	r3, [sp, #28]
 8004dd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004dd6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004dda:	4613      	mov	r3, r2
 8004ddc:	f000 8142 	beq.w	8005064 <_vfprintf_r+0x12cc>
 8004de0:	3304      	adds	r3, #4
 8004de2:	8814      	ldrh	r4, [r2, #0]
 8004de4:	930e      	str	r3, [sp, #56]	; 0x38
 8004de6:	2500      	movs	r5, #0
 8004de8:	f7ff bb1a 	b.w	8004420 <_vfprintf_r+0x688>
 8004dec:	9a07      	ldr	r2, [sp, #28]
 8004dee:	e6bd      	b.n	8004b6c <_vfprintf_r+0xdd4>
 8004df0:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8004df4:	4602      	mov	r2, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	f004 f856 	bl	8008ea8 <__aeabi_dcmpun>
 8004dfc:	2800      	cmp	r0, #0
 8004dfe:	f040 82e8 	bne.w	80053d2 <_vfprintf_r+0x163a>
 8004e02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004e04:	f1bb 3fff 	cmp.w	fp, #4294967295
 8004e08:	f023 0720 	bic.w	r7, r3, #32
 8004e0c:	f000 825f 	beq.w	80052ce <_vfprintf_r+0x1536>
 8004e10:	2f47      	cmp	r7, #71	; 0x47
 8004e12:	f000 8158 	beq.w	80050c6 <_vfprintf_r+0x132e>
 8004e16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e18:	9a07      	ldr	r2, [sp, #28]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e20:	920f      	str	r2, [sp, #60]	; 0x3c
 8004e22:	f2c0 825c 	blt.w	80052de <_vfprintf_r+0x1546>
 8004e26:	ed9d 7b14 	vldr	d7, [sp, #80]	; 0x50
 8004e2a:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 8004e2e:	2300      	movs	r3, #0
 8004e30:	9309      	str	r3, [sp, #36]	; 0x24
 8004e32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004e34:	2b66      	cmp	r3, #102	; 0x66
 8004e36:	f000 8233 	beq.w	80052a0 <_vfprintf_r+0x1508>
 8004e3a:	2b46      	cmp	r3, #70	; 0x46
 8004e3c:	f000 8125 	beq.w	800508a <_vfprintf_r+0x12f2>
 8004e40:	2f45      	cmp	r7, #69	; 0x45
 8004e42:	bf0c      	ite	eq
 8004e44:	f10b 0501 	addeq.w	r5, fp, #1
 8004e48:	465d      	movne	r5, fp
 8004e4a:	a825      	add	r0, sp, #148	; 0x94
 8004e4c:	a922      	add	r1, sp, #136	; 0x88
 8004e4e:	aa21      	add	r2, sp, #132	; 0x84
 8004e50:	2302      	movs	r3, #2
 8004e52:	9004      	str	r0, [sp, #16]
 8004e54:	9202      	str	r2, [sp, #8]
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	9501      	str	r5, [sp, #4]
 8004e5a:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 8004e5e:	9103      	str	r1, [sp, #12]
 8004e60:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004e62:	f000 fc89 	bl	8005778 <_dtoa_r>
 8004e66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004e68:	2b67      	cmp	r3, #103	; 0x67
 8004e6a:	4606      	mov	r6, r0
 8004e6c:	f040 8275 	bne.w	800535a <_vfprintf_r+0x15c2>
 8004e70:	9b07      	ldr	r3, [sp, #28]
 8004e72:	07da      	lsls	r2, r3, #31
 8004e74:	f140 8294 	bpl.w	80053a0 <_vfprintf_r+0x1608>
 8004e78:	1974      	adds	r4, r6, r5
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 8004e82:	f003 ffdf 	bl	8008e44 <__aeabi_dcmpeq>
 8004e86:	2800      	cmp	r0, #0
 8004e88:	f040 8178 	bne.w	800517c <_vfprintf_r+0x13e4>
 8004e8c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004e8e:	429c      	cmp	r4, r3
 8004e90:	d906      	bls.n	8004ea0 <_vfprintf_r+0x1108>
 8004e92:	2130      	movs	r1, #48	; 0x30
 8004e94:	1c5a      	adds	r2, r3, #1
 8004e96:	9225      	str	r2, [sp, #148]	; 0x94
 8004e98:	7019      	strb	r1, [r3, #0]
 8004e9a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004e9c:	429c      	cmp	r4, r3
 8004e9e:	d8f9      	bhi.n	8004e94 <_vfprintf_r+0x10fc>
 8004ea0:	1b9b      	subs	r3, r3, r6
 8004ea2:	2f47      	cmp	r7, #71	; 0x47
 8004ea4:	9312      	str	r3, [sp, #72]	; 0x48
 8004ea6:	f000 8156 	beq.w	8005156 <_vfprintf_r+0x13be>
 8004eaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004eac:	2b65      	cmp	r3, #101	; 0x65
 8004eae:	f340 8263 	ble.w	8005378 <_vfprintf_r+0x15e0>
 8004eb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004eb4:	2b66      	cmp	r3, #102	; 0x66
 8004eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004eb8:	9313      	str	r3, [sp, #76]	; 0x4c
 8004eba:	f000 8226 	beq.w	800530a <_vfprintf_r+0x1572>
 8004ebe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004ec0:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004ec2:	428a      	cmp	r2, r1
 8004ec4:	f2c0 8214 	blt.w	80052f0 <_vfprintf_r+0x1558>
 8004ec8:	9b07      	ldr	r3, [sp, #28]
 8004eca:	07db      	lsls	r3, r3, #31
 8004ecc:	f100 826a 	bmi.w	80053a4 <_vfprintf_r+0x160c>
 8004ed0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004ed4:	920d      	str	r2, [sp, #52]	; 0x34
 8004ed6:	2267      	movs	r2, #103	; 0x67
 8004ed8:	9211      	str	r2, [sp, #68]	; 0x44
 8004eda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004edc:	2a00      	cmp	r2, #0
 8004ede:	f040 8117 	bne.w	8005110 <_vfprintf_r+0x1378>
 8004ee2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ee4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ee6:	9307      	str	r3, [sp, #28]
 8004ee8:	4693      	mov	fp, r2
 8004eea:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8004eee:	f7ff b96d 	b.w	80041cc <_vfprintf_r+0x434>
 8004ef2:	f027 0707 	bic.w	r7, r7, #7
 8004ef6:	ed97 7b00 	vldr	d7, [r7]
 8004efa:	f107 0308 	add.w	r3, r7, #8
 8004efe:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8004f02:	930e      	str	r3, [sp, #56]	; 0x38
 8004f04:	f7ff bb77 	b.w	80045f6 <_vfprintf_r+0x85e>
 8004f08:	9b07      	ldr	r3, [sp, #28]
 8004f0a:	06de      	lsls	r6, r3, #27
 8004f0c:	d40b      	bmi.n	8004f26 <_vfprintf_r+0x118e>
 8004f0e:	9b07      	ldr	r3, [sp, #28]
 8004f10:	065d      	lsls	r5, r3, #25
 8004f12:	d508      	bpl.n	8004f26 <_vfprintf_r+0x118e>
 8004f14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f16:	6813      	ldr	r3, [r2, #0]
 8004f18:	3204      	adds	r2, #4
 8004f1a:	920e      	str	r2, [sp, #56]	; 0x38
 8004f1c:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 8004f20:	801a      	strh	r2, [r3, #0]
 8004f22:	f7fe bf7a 	b.w	8003e1a <_vfprintf_r+0x82>
 8004f26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f28:	6813      	ldr	r3, [r2, #0]
 8004f2a:	3204      	adds	r2, #4
 8004f2c:	920e      	str	r2, [sp, #56]	; 0x38
 8004f2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	f7fe bf72 	b.w	8003e1a <_vfprintf_r+0x82>
 8004f36:	2700      	movs	r7, #0
 8004f38:	45bb      	cmp	fp, r7
 8004f3a:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 8004f3e:	f6ff ac26 	blt.w	800478e <_vfprintf_r+0x9f6>
 8004f42:	9b07      	ldr	r3, [sp, #28]
 8004f44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f48:	9307      	str	r3, [sp, #28]
 8004f4a:	f7ff bbf3 	b.w	8004734 <_vfprintf_r+0x99c>
 8004f4e:	4614      	mov	r4, r2
 8004f50:	3301      	adds	r3, #1
 8004f52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004f54:	9328      	str	r3, [sp, #160]	; 0xa0
 8004f56:	442c      	add	r4, r5
 8004f58:	2b07      	cmp	r3, #7
 8004f5a:	9429      	str	r4, [sp, #164]	; 0xa4
 8004f5c:	e889 0024 	stmia.w	r9, {r2, r5}
 8004f60:	f73f ae36 	bgt.w	8004bd0 <_vfprintf_r+0xe38>
 8004f64:	f109 0908 	add.w	r9, r9, #8
 8004f68:	e63d      	b.n	8004be6 <_vfprintf_r+0xe4e>
 8004f6a:	aa27      	add	r2, sp, #156	; 0x9c
 8004f6c:	9908      	ldr	r1, [sp, #32]
 8004f6e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004f70:	f003 f940 	bl	80081f4 <__sprint_r>
 8004f74:	2800      	cmp	r0, #0
 8004f76:	f47f a83f 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8004f7a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004f7c:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8004f80:	e427      	b.n	80047d2 <_vfprintf_r+0xa3a>
 8004f82:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004f84:	4ab4      	ldr	r2, [pc, #720]	; (8005258 <_vfprintf_r+0x14c0>)
 8004f86:	f8c9 2000 	str.w	r2, [r9]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	3401      	adds	r4, #1
 8004f8e:	2201      	movs	r2, #1
 8004f90:	2b07      	cmp	r3, #7
 8004f92:	9429      	str	r4, [sp, #164]	; 0xa4
 8004f94:	9328      	str	r3, [sp, #160]	; 0xa0
 8004f96:	f8c9 2004 	str.w	r2, [r9, #4]
 8004f9a:	dc69      	bgt.n	8005070 <_vfprintf_r+0x12d8>
 8004f9c:	f109 0908 	add.w	r9, r9, #8
 8004fa0:	b92d      	cbnz	r5, 8004fae <_vfprintf_r+0x1216>
 8004fa2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004fa4:	b91b      	cbnz	r3, 8004fae <_vfprintf_r+0x1216>
 8004fa6:	9b07      	ldr	r3, [sp, #28]
 8004fa8:	07d9      	lsls	r1, r3, #31
 8004faa:	f57f a9d3 	bpl.w	8004354 <_vfprintf_r+0x5bc>
 8004fae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004fb0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8004fb2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004fb4:	f8c9 2000 	str.w	r2, [r9]
 8004fb8:	3301      	adds	r3, #1
 8004fba:	440c      	add	r4, r1
 8004fbc:	2b07      	cmp	r3, #7
 8004fbe:	9429      	str	r4, [sp, #164]	; 0xa4
 8004fc0:	f8c9 1004 	str.w	r1, [r9, #4]
 8004fc4:	9328      	str	r3, [sp, #160]	; 0xa0
 8004fc6:	f300 81d9 	bgt.w	800537c <_vfprintf_r+0x15e4>
 8004fca:	f109 0908 	add.w	r9, r9, #8
 8004fce:	426d      	negs	r5, r5
 8004fd0:	2d00      	cmp	r5, #0
 8004fd2:	f340 80b3 	ble.w	800513c <_vfprintf_r+0x13a4>
 8004fd6:	4aa1      	ldr	r2, [pc, #644]	; (800525c <_vfprintf_r+0x14c4>)
 8004fd8:	920f      	str	r2, [sp, #60]	; 0x3c
 8004fda:	2d10      	cmp	r5, #16
 8004fdc:	f340 8122 	ble.w	8005224 <_vfprintf_r+0x148c>
 8004fe0:	4622      	mov	r2, r4
 8004fe2:	2710      	movs	r7, #16
 8004fe4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004fe8:	9c08      	ldr	r4, [sp, #32]
 8004fea:	e005      	b.n	8004ff8 <_vfprintf_r+0x1260>
 8004fec:	f109 0908 	add.w	r9, r9, #8
 8004ff0:	3d10      	subs	r5, #16
 8004ff2:	2d10      	cmp	r5, #16
 8004ff4:	f340 8115 	ble.w	8005222 <_vfprintf_r+0x148a>
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	3210      	adds	r2, #16
 8004ffc:	2b07      	cmp	r3, #7
 8004ffe:	9229      	str	r2, [sp, #164]	; 0xa4
 8005000:	9328      	str	r3, [sp, #160]	; 0xa0
 8005002:	f8c9 a000 	str.w	sl, [r9]
 8005006:	f8c9 7004 	str.w	r7, [r9, #4]
 800500a:	ddef      	ble.n	8004fec <_vfprintf_r+0x1254>
 800500c:	aa27      	add	r2, sp, #156	; 0x9c
 800500e:	4621      	mov	r1, r4
 8005010:	4658      	mov	r0, fp
 8005012:	f003 f8ef 	bl	80081f4 <__sprint_r>
 8005016:	2800      	cmp	r0, #0
 8005018:	f47e afee 	bne.w	8003ff8 <_vfprintf_r+0x260>
 800501c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800501e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005020:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8005024:	e7e4      	b.n	8004ff0 <_vfprintf_r+0x1258>
 8005026:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8005028:	f7ff bbaa 	b.w	8004780 <_vfprintf_r+0x9e8>
 800502c:	f04f 30ff 	mov.w	r0, #4294967295
 8005030:	f7fe bfe8 	b.w	8004004 <_vfprintf_r+0x26c>
 8005034:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005036:	f88d 207f 	strb.w	r2, [sp, #127]	; 0x7f
 800503a:	4603      	mov	r3, r0
 800503c:	f1bb 0f00 	cmp.w	fp, #0
 8005040:	f103 0304 	add.w	r3, r3, #4
 8005044:	8804      	ldrh	r4, [r0, #0]
 8005046:	f04f 0500 	mov.w	r5, #0
 800504a:	f2c0 81b4 	blt.w	80053b6 <_vfprintf_r+0x161e>
 800504e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005052:	9107      	str	r1, [sp, #28]
 8005054:	ea54 0105 	orrs.w	r1, r4, r5
 8005058:	930e      	str	r3, [sp, #56]	; 0x38
 800505a:	4617      	mov	r7, r2
 800505c:	f47f a892 	bne.w	8004184 <_vfprintf_r+0x3ec>
 8005060:	f7ff ba4c 	b.w	80044fc <_vfprintf_r+0x764>
 8005064:	3304      	adds	r3, #4
 8005066:	6814      	ldr	r4, [r2, #0]
 8005068:	930e      	str	r3, [sp, #56]	; 0x38
 800506a:	2500      	movs	r5, #0
 800506c:	f7ff b9d8 	b.w	8004420 <_vfprintf_r+0x688>
 8005070:	aa27      	add	r2, sp, #156	; 0x9c
 8005072:	9908      	ldr	r1, [sp, #32]
 8005074:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005076:	f003 f8bd 	bl	80081f4 <__sprint_r>
 800507a:	2800      	cmp	r0, #0
 800507c:	f47e afbc 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8005080:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8005082:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8005084:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8005088:	e78a      	b.n	8004fa0 <_vfprintf_r+0x1208>
 800508a:	a825      	add	r0, sp, #148	; 0x94
 800508c:	a922      	add	r1, sp, #136	; 0x88
 800508e:	aa21      	add	r2, sp, #132	; 0x84
 8005090:	2303      	movs	r3, #3
 8005092:	9004      	str	r0, [sp, #16]
 8005094:	9202      	str	r2, [sp, #8]
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	f8cd b004 	str.w	fp, [sp, #4]
 800509c:	9103      	str	r1, [sp, #12]
 800509e:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 80050a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80050a4:	f000 fb68 	bl	8005778 <_dtoa_r>
 80050a8:	465d      	mov	r5, fp
 80050aa:	4606      	mov	r6, r0
 80050ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80050ae:	2b46      	cmp	r3, #70	; 0x46
 80050b0:	eb06 0405 	add.w	r4, r6, r5
 80050b4:	f47f aee1 	bne.w	8004e7a <_vfprintf_r+0x10e2>
 80050b8:	7833      	ldrb	r3, [r6, #0]
 80050ba:	2b30      	cmp	r3, #48	; 0x30
 80050bc:	f000 8198 	beq.w	80053f0 <_vfprintf_r+0x1658>
 80050c0:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80050c2:	442c      	add	r4, r5
 80050c4:	e6d9      	b.n	8004e7a <_vfprintf_r+0x10e2>
 80050c6:	f1bb 0f00 	cmp.w	fp, #0
 80050ca:	bf08      	it	eq
 80050cc:	f04f 0b01 	moveq.w	fp, #1
 80050d0:	e6a1      	b.n	8004e16 <_vfprintf_r+0x107e>
 80050d2:	9b07      	ldr	r3, [sp, #28]
 80050d4:	f043 0320 	orr.w	r3, r3, #32
 80050d8:	9307      	str	r3, [sp, #28]
 80050da:	f108 0801 	add.w	r8, r8, #1
 80050de:	f898 3000 	ldrb.w	r3, [r8]
 80050e2:	f7fe becd 	b.w	8003e80 <_vfprintf_r+0xe8>
 80050e6:	aa27      	add	r2, sp, #156	; 0x9c
 80050e8:	9908      	ldr	r1, [sp, #32]
 80050ea:	980a      	ldr	r0, [sp, #40]	; 0x28
 80050ec:	f003 f882 	bl	80081f4 <__sprint_r>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f47e af81 	bne.w	8003ff8 <_vfprintf_r+0x260>
 80050f6:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80050f8:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 80050fc:	f7ff bb81 	b.w	8004802 <_vfprintf_r+0xa6a>
 8005100:	4630      	mov	r0, r6
 8005102:	f7fd fa5d 	bl	80025c0 <strlen>
 8005106:	46a3      	mov	fp, r4
 8005108:	4603      	mov	r3, r0
 800510a:	900d      	str	r0, [sp, #52]	; 0x34
 800510c:	f7ff bb01 	b.w	8004712 <_vfprintf_r+0x97a>
 8005110:	272d      	movs	r7, #45	; 0x2d
 8005112:	9309      	str	r3, [sp, #36]	; 0x24
 8005114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005116:	9307      	str	r3, [sp, #28]
 8005118:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 800511c:	f04f 0b00 	mov.w	fp, #0
 8005120:	f7ff b855 	b.w	80041ce <_vfprintf_r+0x436>
 8005124:	aa27      	add	r2, sp, #156	; 0x9c
 8005126:	9908      	ldr	r1, [sp, #32]
 8005128:	980a      	ldr	r0, [sp, #40]	; 0x28
 800512a:	f003 f863 	bl	80081f4 <__sprint_r>
 800512e:	2800      	cmp	r0, #0
 8005130:	f47e af62 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8005134:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8005136:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005138:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800513c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800513e:	f8c9 6000 	str.w	r6, [r9]
 8005142:	3301      	adds	r3, #1
 8005144:	440c      	add	r4, r1
 8005146:	2b07      	cmp	r3, #7
 8005148:	9429      	str	r4, [sp, #164]	; 0xa4
 800514a:	9328      	str	r3, [sp, #160]	; 0xa0
 800514c:	f8c9 1004 	str.w	r1, [r9, #4]
 8005150:	f77f a8fe 	ble.w	8004350 <_vfprintf_r+0x5b8>
 8005154:	e41a      	b.n	800498c <_vfprintf_r+0xbf4>
 8005156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005158:	1cd8      	adds	r0, r3, #3
 800515a:	db11      	blt.n	8005180 <_vfprintf_r+0x13e8>
 800515c:	459b      	cmp	fp, r3
 800515e:	db0f      	blt.n	8005180 <_vfprintf_r+0x13e8>
 8005160:	9313      	str	r3, [sp, #76]	; 0x4c
 8005162:	e6ac      	b.n	8004ebe <_vfprintf_r+0x1126>
 8005164:	aa27      	add	r2, sp, #156	; 0x9c
 8005166:	9908      	ldr	r1, [sp, #32]
 8005168:	980a      	ldr	r0, [sp, #40]	; 0x28
 800516a:	f003 f843 	bl	80081f4 <__sprint_r>
 800516e:	2800      	cmp	r0, #0
 8005170:	f47e af42 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8005174:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8005176:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800517a:	e46e      	b.n	8004a5a <_vfprintf_r+0xcc2>
 800517c:	4623      	mov	r3, r4
 800517e:	e68f      	b.n	8004ea0 <_vfprintf_r+0x1108>
 8005180:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005182:	3a02      	subs	r2, #2
 8005184:	9211      	str	r2, [sp, #68]	; 0x44
 8005186:	3b01      	subs	r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800518e:	9321      	str	r3, [sp, #132]	; 0x84
 8005190:	bfb8      	it	lt
 8005192:	425b      	neglt	r3, r3
 8005194:	f88d 208c 	strb.w	r2, [sp, #140]	; 0x8c
 8005198:	bfb4      	ite	lt
 800519a:	222d      	movlt	r2, #45	; 0x2d
 800519c:	222b      	movge	r2, #43	; 0x2b
 800519e:	2b09      	cmp	r3, #9
 80051a0:	f88d 208d 	strb.w	r2, [sp, #141]	; 0x8d
 80051a4:	f340 810b 	ble.w	80053be <_vfprintf_r+0x1626>
 80051a8:	f10d 009b 	add.w	r0, sp, #155	; 0x9b
 80051ac:	4604      	mov	r4, r0
 80051ae:	4a2c      	ldr	r2, [pc, #176]	; (8005260 <_vfprintf_r+0x14c8>)
 80051b0:	fb82 2103 	smull	r2, r1, r2, r3
 80051b4:	17da      	asrs	r2, r3, #31
 80051b6:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 80051ba:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80051be:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 80051c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80051c6:	2a09      	cmp	r2, #9
 80051c8:	4613      	mov	r3, r2
 80051ca:	f804 1d01 	strb.w	r1, [r4, #-1]!
 80051ce:	dcee      	bgt.n	80051ae <_vfprintf_r+0x1416>
 80051d0:	4621      	mov	r1, r4
 80051d2:	3330      	adds	r3, #48	; 0x30
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	f801 2d01 	strb.w	r2, [r1, #-1]!
 80051da:	4288      	cmp	r0, r1
 80051dc:	f240 816f 	bls.w	80054be <_vfprintf_r+0x1726>
 80051e0:	f10d 018e 	add.w	r1, sp, #142	; 0x8e
 80051e4:	4623      	mov	r3, r4
 80051e6:	e001      	b.n	80051ec <_vfprintf_r+0x1454>
 80051e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051ec:	f801 2b01 	strb.w	r2, [r1], #1
 80051f0:	4298      	cmp	r0, r3
 80051f2:	d1f9      	bne.n	80051e8 <_vfprintf_r+0x1450>
 80051f4:	1c43      	adds	r3, r0, #1
 80051f6:	1b1b      	subs	r3, r3, r4
 80051f8:	f10d 028e 	add.w	r2, sp, #142	; 0x8e
 80051fc:	4413      	add	r3, r2
 80051fe:	aa23      	add	r2, sp, #140	; 0x8c
 8005200:	1a9b      	subs	r3, r3, r2
 8005202:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005204:	9319      	str	r3, [sp, #100]	; 0x64
 8005206:	2a01      	cmp	r2, #1
 8005208:	4413      	add	r3, r2
 800520a:	930d      	str	r3, [sp, #52]	; 0x34
 800520c:	f340 80fe 	ble.w	800540c <_vfprintf_r+0x1674>
 8005210:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005212:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005214:	4413      	add	r3, r2
 8005216:	2200      	movs	r2, #0
 8005218:	930d      	str	r3, [sp, #52]	; 0x34
 800521a:	9213      	str	r2, [sp, #76]	; 0x4c
 800521c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005220:	e65b      	b.n	8004eda <_vfprintf_r+0x1142>
 8005222:	4614      	mov	r4, r2
 8005224:	3301      	adds	r3, #1
 8005226:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005228:	9328      	str	r3, [sp, #160]	; 0xa0
 800522a:	442c      	add	r4, r5
 800522c:	2b07      	cmp	r3, #7
 800522e:	9429      	str	r4, [sp, #164]	; 0xa4
 8005230:	e889 0024 	stmia.w	r9, {r2, r5}
 8005234:	f73f af76 	bgt.w	8005124 <_vfprintf_r+0x138c>
 8005238:	f109 0908 	add.w	r9, r9, #8
 800523c:	e77e      	b.n	800513c <_vfprintf_r+0x13a4>
 800523e:	aa27      	add	r2, sp, #156	; 0x9c
 8005240:	9908      	ldr	r1, [sp, #32]
 8005242:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005244:	f002 ffd6 	bl	80081f4 <__sprint_r>
 8005248:	2800      	cmp	r0, #0
 800524a:	f47e aed5 	bne.w	8003ff8 <_vfprintf_r+0x260>
 800524e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005250:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8005252:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8005256:	e4d0      	b.n	8004bfa <_vfprintf_r+0xe62>
 8005258:	08009498 	.word	0x08009498
 800525c:	080094ac 	.word	0x080094ac
 8005260:	66666667 	.word	0x66666667
 8005264:	2d06      	cmp	r5, #6
 8005266:	462b      	mov	r3, r5
 8005268:	bf28      	it	cs
 800526a:	2306      	movcs	r3, #6
 800526c:	930d      	str	r3, [sp, #52]	; 0x34
 800526e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005272:	46b3      	mov	fp, r6
 8005274:	970e      	str	r7, [sp, #56]	; 0x38
 8005276:	9613      	str	r6, [sp, #76]	; 0x4c
 8005278:	4637      	mov	r7, r6
 800527a:	9309      	str	r3, [sp, #36]	; 0x24
 800527c:	4e91      	ldr	r6, [pc, #580]	; (80054c4 <_vfprintf_r+0x172c>)
 800527e:	f7fe bfa5 	b.w	80041cc <_vfprintf_r+0x434>
 8005282:	aa27      	add	r2, sp, #156	; 0x9c
 8005284:	9908      	ldr	r1, [sp, #32]
 8005286:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005288:	f002 ffb4 	bl	80081f4 <__sprint_r>
 800528c:	2800      	cmp	r0, #0
 800528e:	f47e aeb3 	bne.w	8003ff8 <_vfprintf_r+0x260>
 8005292:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005294:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005296:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 800529e:	e4c4      	b.n	8004c2a <_vfprintf_r+0xe92>
 80052a0:	a825      	add	r0, sp, #148	; 0x94
 80052a2:	a922      	add	r1, sp, #136	; 0x88
 80052a4:	aa21      	add	r2, sp, #132	; 0x84
 80052a6:	2303      	movs	r3, #3
 80052a8:	9004      	str	r0, [sp, #16]
 80052aa:	9202      	str	r2, [sp, #8]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	f8cd b004 	str.w	fp, [sp, #4]
 80052b2:	9103      	str	r1, [sp, #12]
 80052b4:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
 80052b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80052ba:	f000 fa5d 	bl	8005778 <_dtoa_r>
 80052be:	465d      	mov	r5, fp
 80052c0:	4606      	mov	r6, r0
 80052c2:	eb00 040b 	add.w	r4, r0, fp
 80052c6:	e6f7      	b.n	80050b8 <_vfprintf_r+0x1320>
 80052c8:	9307      	str	r3, [sp, #28]
 80052ca:	f7ff b8c7 	b.w	800445c <_vfprintf_r+0x6c4>
 80052ce:	f04f 0b06 	mov.w	fp, #6
 80052d2:	e5a0      	b.n	8004e16 <_vfprintf_r+0x107e>
 80052d4:	272d      	movs	r7, #45	; 0x2d
 80052d6:	f88d 707f 	strb.w	r7, [sp, #127]	; 0x7f
 80052da:	f7ff b9b3 	b.w	8004644 <_vfprintf_r+0x8ac>
 80052de:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 80052e2:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 80052e6:	931d      	str	r3, [sp, #116]	; 0x74
 80052e8:	232d      	movs	r3, #45	; 0x2d
 80052ea:	911c      	str	r1, [sp, #112]	; 0x70
 80052ec:	9309      	str	r3, [sp, #36]	; 0x24
 80052ee:	e5a0      	b.n	8004e32 <_vfprintf_r+0x109a>
 80052f0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80052f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052f4:	4413      	add	r3, r2
 80052f6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80052f8:	930d      	str	r3, [sp, #52]	; 0x34
 80052fa:	2a00      	cmp	r2, #0
 80052fc:	f340 8090 	ble.w	8005420 <_vfprintf_r+0x1688>
 8005300:	2267      	movs	r2, #103	; 0x67
 8005302:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005306:	9211      	str	r2, [sp, #68]	; 0x44
 8005308:	e5e7      	b.n	8004eda <_vfprintf_r+0x1142>
 800530a:	2b00      	cmp	r3, #0
 800530c:	f340 8090 	ble.w	8005430 <_vfprintf_r+0x1698>
 8005310:	f1bb 0f00 	cmp.w	fp, #0
 8005314:	d163      	bne.n	80053de <_vfprintf_r+0x1646>
 8005316:	9a07      	ldr	r2, [sp, #28]
 8005318:	07d1      	lsls	r1, r2, #31
 800531a:	d460      	bmi.n	80053de <_vfprintf_r+0x1646>
 800531c:	461a      	mov	r2, r3
 800531e:	920d      	str	r2, [sp, #52]	; 0x34
 8005320:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005324:	e5d9      	b.n	8004eda <_vfprintf_r+0x1142>
 8005326:	9b07      	ldr	r3, [sp, #28]
 8005328:	07db      	lsls	r3, r3, #31
 800532a:	465f      	mov	r7, fp
 800532c:	d505      	bpl.n	800533a <_vfprintf_r+0x15a2>
 800532e:	ae44      	add	r6, sp, #272	; 0x110
 8005330:	2330      	movs	r3, #48	; 0x30
 8005332:	f806 3d41 	strb.w	r3, [r6, #-65]!
 8005336:	f7fe bf3f 	b.w	80041b8 <_vfprintf_r+0x420>
 800533a:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800533e:	ae34      	add	r6, sp, #208	; 0xd0
 8005340:	f7fe bf3d 	b.w	80041be <_vfprintf_r+0x426>
 8005344:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005348:	970e      	str	r7, [sp, #56]	; 0x38
 800534a:	9309      	str	r3, [sp, #36]	; 0x24
 800534c:	950d      	str	r5, [sp, #52]	; 0x34
 800534e:	4683      	mov	fp, r0
 8005350:	9013      	str	r0, [sp, #76]	; 0x4c
 8005352:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 8005356:	f7fe bf39 	b.w	80041cc <_vfprintf_r+0x434>
 800535a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800535c:	2b47      	cmp	r3, #71	; 0x47
 800535e:	f47f ad8b 	bne.w	8004e78 <_vfprintf_r+0x10e0>
 8005362:	9b07      	ldr	r3, [sp, #28]
 8005364:	07dc      	lsls	r4, r3, #31
 8005366:	f53f aea1 	bmi.w	80050ac <_vfprintf_r+0x1314>
 800536a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800536c:	2f47      	cmp	r7, #71	; 0x47
 800536e:	eba3 0306 	sub.w	r3, r3, r6
 8005372:	9312      	str	r3, [sp, #72]	; 0x48
 8005374:	f43f aeef 	beq.w	8005156 <_vfprintf_r+0x13be>
 8005378:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800537a:	e704      	b.n	8005186 <_vfprintf_r+0x13ee>
 800537c:	aa27      	add	r2, sp, #156	; 0x9c
 800537e:	9908      	ldr	r1, [sp, #32]
 8005380:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005382:	f002 ff37 	bl	80081f4 <__sprint_r>
 8005386:	2800      	cmp	r0, #0
 8005388:	f47e ae36 	bne.w	8003ff8 <_vfprintf_r+0x260>
 800538c:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800538e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8005390:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005392:	f10d 09d0 	add.w	r9, sp, #208	; 0xd0
 8005396:	e61a      	b.n	8004fce <_vfprintf_r+0x1236>
 8005398:	46a0      	mov	r8, r4
 800539a:	2500      	movs	r5, #0
 800539c:	f7fe bd72 	b.w	8003e84 <_vfprintf_r+0xec>
 80053a0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80053a2:	e57d      	b.n	8004ea0 <_vfprintf_r+0x1108>
 80053a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80053a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053a8:	4413      	add	r3, r2
 80053aa:	2267      	movs	r2, #103	; 0x67
 80053ac:	930d      	str	r3, [sp, #52]	; 0x34
 80053ae:	9211      	str	r2, [sp, #68]	; 0x44
 80053b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80053b4:	e591      	b.n	8004eda <_vfprintf_r+0x1142>
 80053b6:	930e      	str	r3, [sp, #56]	; 0x38
 80053b8:	4617      	mov	r7, r2
 80053ba:	f7ff bbff 	b.w	8004bbc <_vfprintf_r+0xe24>
 80053be:	3330      	adds	r3, #48	; 0x30
 80053c0:	2230      	movs	r2, #48	; 0x30
 80053c2:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80053c6:	f88d 208e 	strb.w	r2, [sp, #142]	; 0x8e
 80053ca:	ab24      	add	r3, sp, #144	; 0x90
 80053cc:	e717      	b.n	80051fe <_vfprintf_r+0x1466>
 80053ce:	930e      	str	r3, [sp, #56]	; 0x38
 80053d0:	e4fc      	b.n	8004dcc <_vfprintf_r+0x1034>
 80053d2:	4e3d      	ldr	r6, [pc, #244]	; (80054c8 <_vfprintf_r+0x1730>)
 80053d4:	4b3d      	ldr	r3, [pc, #244]	; (80054cc <_vfprintf_r+0x1734>)
 80053d6:	f89d 707f 	ldrb.w	r7, [sp, #127]	; 0x7f
 80053da:	f7ff b935 	b.w	8004648 <_vfprintf_r+0x8b0>
 80053de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80053e2:	189d      	adds	r5, r3, r2
 80053e4:	eb05 030b 	add.w	r3, r5, fp
 80053e8:	930d      	str	r3, [sp, #52]	; 0x34
 80053ea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80053ee:	e574      	b.n	8004eda <_vfprintf_r+0x1142>
 80053f0:	2200      	movs	r2, #0
 80053f2:	2300      	movs	r3, #0
 80053f4:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 80053f8:	f003 fd24 	bl	8008e44 <__aeabi_dcmpeq>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	f47f ae5f 	bne.w	80050c0 <_vfprintf_r+0x1328>
 8005402:	f1c5 0501 	rsb	r5, r5, #1
 8005406:	9521      	str	r5, [sp, #132]	; 0x84
 8005408:	442c      	add	r4, r5
 800540a:	e536      	b.n	8004e7a <_vfprintf_r+0x10e2>
 800540c:	9b07      	ldr	r3, [sp, #28]
 800540e:	f013 0301 	ands.w	r3, r3, #1
 8005412:	f47f aefd 	bne.w	8005210 <_vfprintf_r+0x1478>
 8005416:	9313      	str	r3, [sp, #76]	; 0x4c
 8005418:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800541a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800541e:	e55c      	b.n	8004eda <_vfprintf_r+0x1142>
 8005420:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005422:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005424:	f1c3 0301 	rsb	r3, r3, #1
 8005428:	441a      	add	r2, r3
 800542a:	4613      	mov	r3, r2
 800542c:	920d      	str	r2, [sp, #52]	; 0x34
 800542e:	e767      	b.n	8005300 <_vfprintf_r+0x1568>
 8005430:	f1bb 0f00 	cmp.w	fp, #0
 8005434:	d102      	bne.n	800543c <_vfprintf_r+0x16a4>
 8005436:	9b07      	ldr	r3, [sp, #28]
 8005438:	07da      	lsls	r2, r3, #31
 800543a:	d507      	bpl.n	800544c <_vfprintf_r+0x16b4>
 800543c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800543e:	1c5d      	adds	r5, r3, #1
 8005440:	eb05 030b 	add.w	r3, r5, fp
 8005444:	930d      	str	r3, [sp, #52]	; 0x34
 8005446:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800544a:	e546      	b.n	8004eda <_vfprintf_r+0x1142>
 800544c:	2301      	movs	r3, #1
 800544e:	930d      	str	r3, [sp, #52]	; 0x34
 8005450:	e543      	b.n	8004eda <_vfprintf_r+0x1142>
 8005452:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005454:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005458:	6805      	ldr	r5, [r0, #0]
 800545a:	3004      	adds	r0, #4
 800545c:	2d00      	cmp	r5, #0
 800545e:	900e      	str	r0, [sp, #56]	; 0x38
 8005460:	46a0      	mov	r8, r4
 8005462:	f6be ad0d 	bge.w	8003e80 <_vfprintf_r+0xe8>
 8005466:	f04f 35ff 	mov.w	r5, #4294967295
 800546a:	f7fe bd09 	b.w	8003e80 <_vfprintf_r+0xe8>
 800546e:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8005472:	f7ff b893 	b.w	800459c <_vfprintf_r+0x804>
 8005476:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800547a:	f7ff b85d 	b.w	8004538 <_vfprintf_r+0x7a0>
 800547e:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8005482:	f7fe bfbf 	b.w	8004404 <_vfprintf_r+0x66c>
 8005486:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800548a:	f7fe be5c 	b.w	8004146 <_vfprintf_r+0x3ae>
 800548e:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 8005492:	f7ff b812 	b.w	80044ba <_vfprintf_r+0x722>
 8005496:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 800549a:	f7fe bdca 	b.w	8004032 <_vfprintf_r+0x29a>
 800549e:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 80054a2:	f7ff b951 	b.w	8004748 <_vfprintf_r+0x9b0>
 80054a6:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 80054aa:	f7fe be23 	b.w	80040f4 <_vfprintf_r+0x35c>
 80054ae:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 80054b2:	f7ff b8ed 	b.w	8004690 <_vfprintf_r+0x8f8>
 80054b6:	f88d 107f 	strb.w	r1, [sp, #127]	; 0x7f
 80054ba:	f7ff b88c 	b.w	80045d6 <_vfprintf_r+0x83e>
 80054be:	f10d 038e 	add.w	r3, sp, #142	; 0x8e
 80054c2:	e69c      	b.n	80051fe <_vfprintf_r+0x1466>
 80054c4:	08009490 	.word	0x08009490
 80054c8:	08009464 	.word	0x08009464
 80054cc:	08009460 	.word	0x08009460

080054d0 <__sbprintf>:
 80054d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054d2:	460c      	mov	r4, r1
 80054d4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80054d8:	8989      	ldrh	r1, [r1, #12]
 80054da:	6e66      	ldr	r6, [r4, #100]	; 0x64
 80054dc:	89e5      	ldrh	r5, [r4, #14]
 80054de:	9619      	str	r6, [sp, #100]	; 0x64
 80054e0:	f021 0102 	bic.w	r1, r1, #2
 80054e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80054e6:	f8ad 500e 	strh.w	r5, [sp, #14]
 80054ea:	2500      	movs	r5, #0
 80054ec:	69e7      	ldr	r7, [r4, #28]
 80054ee:	f8ad 100c 	strh.w	r1, [sp, #12]
 80054f2:	9609      	str	r6, [sp, #36]	; 0x24
 80054f4:	9506      	str	r5, [sp, #24]
 80054f6:	ae1a      	add	r6, sp, #104	; 0x68
 80054f8:	f44f 6580 	mov.w	r5, #1024	; 0x400
 80054fc:	4669      	mov	r1, sp
 80054fe:	9600      	str	r6, [sp, #0]
 8005500:	9604      	str	r6, [sp, #16]
 8005502:	9502      	str	r5, [sp, #8]
 8005504:	9505      	str	r5, [sp, #20]
 8005506:	9707      	str	r7, [sp, #28]
 8005508:	4606      	mov	r6, r0
 800550a:	f7fe fc45 	bl	8003d98 <_vfprintf_r>
 800550e:	1e05      	subs	r5, r0, #0
 8005510:	db07      	blt.n	8005522 <__sbprintf+0x52>
 8005512:	4630      	mov	r0, r6
 8005514:	4669      	mov	r1, sp
 8005516:	f001 f8e9 	bl	80066ec <_fflush_r>
 800551a:	2800      	cmp	r0, #0
 800551c:	bf18      	it	ne
 800551e:	f04f 35ff 	movne.w	r5, #4294967295
 8005522:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005526:	065b      	lsls	r3, r3, #25
 8005528:	d503      	bpl.n	8005532 <__sbprintf+0x62>
 800552a:	89a3      	ldrh	r3, [r4, #12]
 800552c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005530:	81a3      	strh	r3, [r4, #12]
 8005532:	4628      	mov	r0, r5
 8005534:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8005538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800553a:	bf00      	nop

0800553c <_vsprintf_r>:
 800553c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800553e:	b09b      	sub	sp, #108	; 0x6c
 8005540:	460d      	mov	r5, r1
 8005542:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8005546:	f44f 7702 	mov.w	r7, #520	; 0x208
 800554a:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800554e:	4669      	mov	r1, sp
 8005550:	9500      	str	r5, [sp, #0]
 8005552:	9504      	str	r5, [sp, #16]
 8005554:	f8ad 700c 	strh.w	r7, [sp, #12]
 8005558:	9402      	str	r4, [sp, #8]
 800555a:	9405      	str	r4, [sp, #20]
 800555c:	f8ad 600e 	strh.w	r6, [sp, #14]
 8005560:	f7fd f89e 	bl	80026a0 <_svfprintf_r>
 8005564:	9b00      	ldr	r3, [sp, #0]
 8005566:	2200      	movs	r2, #0
 8005568:	701a      	strb	r2, [r3, #0]
 800556a:	b01b      	add	sp, #108	; 0x6c
 800556c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800556e:	bf00      	nop

08005570 <vsprintf>:
 8005570:	b410      	push	{r4}
 8005572:	4c04      	ldr	r4, [pc, #16]	; (8005584 <vsprintf+0x14>)
 8005574:	4613      	mov	r3, r2
 8005576:	460a      	mov	r2, r1
 8005578:	4601      	mov	r1, r0
 800557a:	6820      	ldr	r0, [r4, #0]
 800557c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005580:	f7ff bfdc 	b.w	800553c <_vsprintf_r>
 8005584:	20000460 	.word	0x20000460

08005588 <__swsetup_r>:
 8005588:	b538      	push	{r3, r4, r5, lr}
 800558a:	4b30      	ldr	r3, [pc, #192]	; (800564c <__swsetup_r+0xc4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4605      	mov	r5, r0
 8005590:	460c      	mov	r4, r1
 8005592:	b113      	cbz	r3, 800559a <__swsetup_r+0x12>
 8005594:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005596:	2a00      	cmp	r2, #0
 8005598:	d038      	beq.n	800560c <__swsetup_r+0x84>
 800559a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800559e:	b293      	uxth	r3, r2
 80055a0:	0718      	lsls	r0, r3, #28
 80055a2:	d50c      	bpl.n	80055be <__swsetup_r+0x36>
 80055a4:	6920      	ldr	r0, [r4, #16]
 80055a6:	b1a8      	cbz	r0, 80055d4 <__swsetup_r+0x4c>
 80055a8:	f013 0201 	ands.w	r2, r3, #1
 80055ac:	d01e      	beq.n	80055ec <__swsetup_r+0x64>
 80055ae:	6963      	ldr	r3, [r4, #20]
 80055b0:	2200      	movs	r2, #0
 80055b2:	425b      	negs	r3, r3
 80055b4:	61a3      	str	r3, [r4, #24]
 80055b6:	60a2      	str	r2, [r4, #8]
 80055b8:	b1f0      	cbz	r0, 80055f8 <__swsetup_r+0x70>
 80055ba:	2000      	movs	r0, #0
 80055bc:	bd38      	pop	{r3, r4, r5, pc}
 80055be:	06d9      	lsls	r1, r3, #27
 80055c0:	d53c      	bpl.n	800563c <__swsetup_r+0xb4>
 80055c2:	0758      	lsls	r0, r3, #29
 80055c4:	d426      	bmi.n	8005614 <__swsetup_r+0x8c>
 80055c6:	6920      	ldr	r0, [r4, #16]
 80055c8:	f042 0308 	orr.w	r3, r2, #8
 80055cc:	81a3      	strh	r3, [r4, #12]
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	2800      	cmp	r0, #0
 80055d2:	d1e9      	bne.n	80055a8 <__swsetup_r+0x20>
 80055d4:	f403 7220 	and.w	r2, r3, #640	; 0x280
 80055d8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80055dc:	d0e4      	beq.n	80055a8 <__swsetup_r+0x20>
 80055de:	4628      	mov	r0, r5
 80055e0:	4621      	mov	r1, r4
 80055e2:	f001 fc41 	bl	8006e68 <__smakebuf_r>
 80055e6:	89a3      	ldrh	r3, [r4, #12]
 80055e8:	6920      	ldr	r0, [r4, #16]
 80055ea:	e7dd      	b.n	80055a8 <__swsetup_r+0x20>
 80055ec:	0799      	lsls	r1, r3, #30
 80055ee:	bf58      	it	pl
 80055f0:	6962      	ldrpl	r2, [r4, #20]
 80055f2:	60a2      	str	r2, [r4, #8]
 80055f4:	2800      	cmp	r0, #0
 80055f6:	d1e0      	bne.n	80055ba <__swsetup_r+0x32>
 80055f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055fc:	061a      	lsls	r2, r3, #24
 80055fe:	d5dd      	bpl.n	80055bc <__swsetup_r+0x34>
 8005600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005604:	81a3      	strh	r3, [r4, #12]
 8005606:	f04f 30ff 	mov.w	r0, #4294967295
 800560a:	bd38      	pop	{r3, r4, r5, pc}
 800560c:	4618      	mov	r0, r3
 800560e:	f001 f901 	bl	8006814 <__sinit>
 8005612:	e7c2      	b.n	800559a <__swsetup_r+0x12>
 8005614:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005616:	b151      	cbz	r1, 800562e <__swsetup_r+0xa6>
 8005618:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800561c:	4299      	cmp	r1, r3
 800561e:	d004      	beq.n	800562a <__swsetup_r+0xa2>
 8005620:	4628      	mov	r0, r5
 8005622:	f001 f94f 	bl	80068c4 <_free_r>
 8005626:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800562a:	2300      	movs	r3, #0
 800562c:	6323      	str	r3, [r4, #48]	; 0x30
 800562e:	2300      	movs	r3, #0
 8005630:	6920      	ldr	r0, [r4, #16]
 8005632:	6063      	str	r3, [r4, #4]
 8005634:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 8005638:	6020      	str	r0, [r4, #0]
 800563a:	e7c5      	b.n	80055c8 <__swsetup_r+0x40>
 800563c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005640:	2309      	movs	r3, #9
 8005642:	602b      	str	r3, [r5, #0]
 8005644:	f04f 30ff 	mov.w	r0, #4294967295
 8005648:	81a2      	strh	r2, [r4, #12]
 800564a:	bd38      	pop	{r3, r4, r5, pc}
 800564c:	20000460 	.word	0x20000460

08005650 <quorem>:
 8005650:	6902      	ldr	r2, [r0, #16]
 8005652:	690b      	ldr	r3, [r1, #16]
 8005654:	4293      	cmp	r3, r2
 8005656:	f300 808d 	bgt.w	8005774 <quorem+0x124>
 800565a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800565e:	f103 38ff 	add.w	r8, r3, #4294967295
 8005662:	f101 0714 	add.w	r7, r1, #20
 8005666:	f100 0b14 	add.w	fp, r0, #20
 800566a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 800566e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 8005672:	ea4f 0488 	mov.w	r4, r8, lsl #2
 8005676:	b083      	sub	sp, #12
 8005678:	3201      	adds	r2, #1
 800567a:	fbb3 f9f2 	udiv	r9, r3, r2
 800567e:	eb0b 0304 	add.w	r3, fp, r4
 8005682:	9400      	str	r4, [sp, #0]
 8005684:	eb07 0a04 	add.w	sl, r7, r4
 8005688:	9301      	str	r3, [sp, #4]
 800568a:	f1b9 0f00 	cmp.w	r9, #0
 800568e:	d039      	beq.n	8005704 <quorem+0xb4>
 8005690:	2500      	movs	r5, #0
 8005692:	46bc      	mov	ip, r7
 8005694:	46de      	mov	lr, fp
 8005696:	462b      	mov	r3, r5
 8005698:	f85c 6b04 	ldr.w	r6, [ip], #4
 800569c:	f8de 2000 	ldr.w	r2, [lr]
 80056a0:	b2b4      	uxth	r4, r6
 80056a2:	fb09 5504 	mla	r5, r9, r4, r5
 80056a6:	0c36      	lsrs	r6, r6, #16
 80056a8:	0c2c      	lsrs	r4, r5, #16
 80056aa:	fb09 4406 	mla	r4, r9, r6, r4
 80056ae:	b2ad      	uxth	r5, r5
 80056b0:	1b5b      	subs	r3, r3, r5
 80056b2:	b2a6      	uxth	r6, r4
 80056b4:	fa13 f382 	uxtah	r3, r3, r2
 80056b8:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
 80056bc:	eb06 4623 	add.w	r6, r6, r3, asr #16
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80056c6:	45e2      	cmp	sl, ip
 80056c8:	f84e 3b04 	str.w	r3, [lr], #4
 80056cc:	ea4f 4514 	mov.w	r5, r4, lsr #16
 80056d0:	ea4f 4326 	mov.w	r3, r6, asr #16
 80056d4:	d2e0      	bcs.n	8005698 <quorem+0x48>
 80056d6:	9b00      	ldr	r3, [sp, #0]
 80056d8:	f85b 3003 	ldr.w	r3, [fp, r3]
 80056dc:	b993      	cbnz	r3, 8005704 <quorem+0xb4>
 80056de:	9c01      	ldr	r4, [sp, #4]
 80056e0:	1f23      	subs	r3, r4, #4
 80056e2:	459b      	cmp	fp, r3
 80056e4:	d20c      	bcs.n	8005700 <quorem+0xb0>
 80056e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80056ea:	b94b      	cbnz	r3, 8005700 <quorem+0xb0>
 80056ec:	f1a4 0308 	sub.w	r3, r4, #8
 80056f0:	e002      	b.n	80056f8 <quorem+0xa8>
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	3b04      	subs	r3, #4
 80056f6:	b91a      	cbnz	r2, 8005700 <quorem+0xb0>
 80056f8:	459b      	cmp	fp, r3
 80056fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80056fe:	d3f8      	bcc.n	80056f2 <quorem+0xa2>
 8005700:	f8c0 8010 	str.w	r8, [r0, #16]
 8005704:	4604      	mov	r4, r0
 8005706:	f002 f96b 	bl	80079e0 <__mcmp>
 800570a:	2800      	cmp	r0, #0
 800570c:	db2e      	blt.n	800576c <quorem+0x11c>
 800570e:	f109 0901 	add.w	r9, r9, #1
 8005712:	465d      	mov	r5, fp
 8005714:	2300      	movs	r3, #0
 8005716:	f857 1b04 	ldr.w	r1, [r7], #4
 800571a:	6828      	ldr	r0, [r5, #0]
 800571c:	b28a      	uxth	r2, r1
 800571e:	1a9a      	subs	r2, r3, r2
 8005720:	0c09      	lsrs	r1, r1, #16
 8005722:	fa12 f280 	uxtah	r2, r2, r0
 8005726:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 800572a:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800572e:	b291      	uxth	r1, r2
 8005730:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005734:	45ba      	cmp	sl, r7
 8005736:	f845 1b04 	str.w	r1, [r5], #4
 800573a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800573e:	d2ea      	bcs.n	8005716 <quorem+0xc6>
 8005740:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8005744:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8005748:	b982      	cbnz	r2, 800576c <quorem+0x11c>
 800574a:	1f1a      	subs	r2, r3, #4
 800574c:	4593      	cmp	fp, r2
 800574e:	d20b      	bcs.n	8005768 <quorem+0x118>
 8005750:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8005754:	b942      	cbnz	r2, 8005768 <quorem+0x118>
 8005756:	3b08      	subs	r3, #8
 8005758:	e002      	b.n	8005760 <quorem+0x110>
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	3b04      	subs	r3, #4
 800575e:	b91a      	cbnz	r2, 8005768 <quorem+0x118>
 8005760:	459b      	cmp	fp, r3
 8005762:	f108 38ff 	add.w	r8, r8, #4294967295
 8005766:	d3f8      	bcc.n	800575a <quorem+0x10a>
 8005768:	f8c4 8010 	str.w	r8, [r4, #16]
 800576c:	4648      	mov	r0, r9
 800576e:	b003      	add	sp, #12
 8005770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005774:	2000      	movs	r0, #0
 8005776:	4770      	bx	lr

08005778 <_dtoa_r>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800577e:	b099      	sub	sp, #100	; 0x64
 8005780:	4681      	mov	r9, r0
 8005782:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8005784:	4692      	mov	sl, r2
 8005786:	469b      	mov	fp, r3
 8005788:	b149      	cbz	r1, 800579e <_dtoa_r+0x26>
 800578a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800578c:	604a      	str	r2, [r1, #4]
 800578e:	2301      	movs	r3, #1
 8005790:	4093      	lsls	r3, r2
 8005792:	608b      	str	r3, [r1, #8]
 8005794:	f001 ff42 	bl	800761c <_Bfree>
 8005798:	2300      	movs	r3, #0
 800579a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800579e:	f1bb 0f00 	cmp.w	fp, #0
 80057a2:	46d8      	mov	r8, fp
 80057a4:	db33      	blt.n	800580e <_dtoa_r+0x96>
 80057a6:	2300      	movs	r3, #0
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	4ba3      	ldr	r3, [pc, #652]	; (8005a38 <_dtoa_r+0x2c0>)
 80057ac:	461a      	mov	r2, r3
 80057ae:	ea08 0303 	and.w	r3, r8, r3
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d014      	beq.n	80057e0 <_dtoa_r+0x68>
 80057b6:	2200      	movs	r2, #0
 80057b8:	2300      	movs	r3, #0
 80057ba:	4650      	mov	r0, sl
 80057bc:	4659      	mov	r1, fp
 80057be:	f003 fb41 	bl	8008e44 <__aeabi_dcmpeq>
 80057c2:	4605      	mov	r5, r0
 80057c4:	b348      	cbz	r0, 800581a <_dtoa_r+0xa2>
 80057c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80057c8:	2301      	movs	r3, #1
 80057ca:	6013      	str	r3, [r2, #0]
 80057cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 80c2 	beq.w	8005958 <_dtoa_r+0x1e0>
 80057d4:	4899      	ldr	r0, [pc, #612]	; (8005a3c <_dtoa_r+0x2c4>)
 80057d6:	6018      	str	r0, [r3, #0]
 80057d8:	3801      	subs	r0, #1
 80057da:	b019      	add	sp, #100	; 0x64
 80057dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80057e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80057e6:	6013      	str	r3, [r2, #0]
 80057e8:	f1ba 0f00 	cmp.w	sl, #0
 80057ec:	f000 809f 	beq.w	800592e <_dtoa_r+0x1b6>
 80057f0:	4893      	ldr	r0, [pc, #588]	; (8005a40 <_dtoa_r+0x2c8>)
 80057f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d0f0      	beq.n	80057da <_dtoa_r+0x62>
 80057f8:	78c3      	ldrb	r3, [r0, #3]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f000 80ae 	beq.w	800595c <_dtoa_r+0x1e4>
 8005800:	f100 0308 	add.w	r3, r0, #8
 8005804:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005806:	6013      	str	r3, [r2, #0]
 8005808:	b019      	add	sp, #100	; 0x64
 800580a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800580e:	2301      	movs	r3, #1
 8005810:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
 8005814:	6023      	str	r3, [r4, #0]
 8005816:	46c3      	mov	fp, r8
 8005818:	e7c7      	b.n	80057aa <_dtoa_r+0x32>
 800581a:	aa16      	add	r2, sp, #88	; 0x58
 800581c:	ab17      	add	r3, sp, #92	; 0x5c
 800581e:	9201      	str	r2, [sp, #4]
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	4652      	mov	r2, sl
 8005824:	465b      	mov	r3, fp
 8005826:	4648      	mov	r0, r9
 8005828:	f002 f986 	bl	8007b38 <__d2b>
 800582c:	ea5f 5418 	movs.w	r4, r8, lsr #20
 8005830:	9008      	str	r0, [sp, #32]
 8005832:	f040 8085 	bne.w	8005940 <_dtoa_r+0x1c8>
 8005836:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005838:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800583a:	442c      	add	r4, r5
 800583c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005840:	2b20      	cmp	r3, #32
 8005842:	f340 8289 	ble.w	8005d58 <_dtoa_r+0x5e0>
 8005846:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800584a:	f204 4012 	addw	r0, r4, #1042	; 0x412
 800584e:	fa08 f803 	lsl.w	r8, r8, r3
 8005852:	fa2a f000 	lsr.w	r0, sl, r0
 8005856:	ea40 0008 	orr.w	r0, r0, r8
 800585a:	f003 f815 	bl	8008888 <__aeabi_ui2d>
 800585e:	2301      	movs	r3, #1
 8005860:	3c01      	subs	r4, #1
 8005862:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005866:	930d      	str	r3, [sp, #52]	; 0x34
 8005868:	2200      	movs	r2, #0
 800586a:	4b76      	ldr	r3, [pc, #472]	; (8005a44 <_dtoa_r+0x2cc>)
 800586c:	f002 fece 	bl	800860c <__aeabi_dsub>
 8005870:	a36b      	add	r3, pc, #428	; (adr r3, 8005a20 <_dtoa_r+0x2a8>)
 8005872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005876:	f003 f87d 	bl	8008974 <__aeabi_dmul>
 800587a:	a36b      	add	r3, pc, #428	; (adr r3, 8005a28 <_dtoa_r+0x2b0>)
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	f002 fec6 	bl	8008610 <__adddf3>
 8005884:	4606      	mov	r6, r0
 8005886:	4620      	mov	r0, r4
 8005888:	460f      	mov	r7, r1
 800588a:	f003 f80d 	bl	80088a8 <__aeabi_i2d>
 800588e:	a368      	add	r3, pc, #416	; (adr r3, 8005a30 <_dtoa_r+0x2b8>)
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	f003 f86e 	bl	8008974 <__aeabi_dmul>
 8005898:	4602      	mov	r2, r0
 800589a:	460b      	mov	r3, r1
 800589c:	4630      	mov	r0, r6
 800589e:	4639      	mov	r1, r7
 80058a0:	f002 feb6 	bl	8008610 <__adddf3>
 80058a4:	4606      	mov	r6, r0
 80058a6:	460f      	mov	r7, r1
 80058a8:	f003 fb14 	bl	8008ed4 <__aeabi_d2iz>
 80058ac:	2200      	movs	r2, #0
 80058ae:	9004      	str	r0, [sp, #16]
 80058b0:	2300      	movs	r3, #0
 80058b2:	4630      	mov	r0, r6
 80058b4:	4639      	mov	r1, r7
 80058b6:	f003 facf 	bl	8008e58 <__aeabi_dcmplt>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	f040 8227 	bne.w	8005d0e <_dtoa_r+0x596>
 80058c0:	9e04      	ldr	r6, [sp, #16]
 80058c2:	2e16      	cmp	r6, #22
 80058c4:	f200 8220 	bhi.w	8005d08 <_dtoa_r+0x590>
 80058c8:	4b5f      	ldr	r3, [pc, #380]	; (8005a48 <_dtoa_r+0x2d0>)
 80058ca:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80058ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80058d2:	4652      	mov	r2, sl
 80058d4:	465b      	mov	r3, fp
 80058d6:	f003 fadd 	bl	8008e94 <__aeabi_dcmpgt>
 80058da:	2800      	cmp	r0, #0
 80058dc:	f000 8241 	beq.w	8005d62 <_dtoa_r+0x5ea>
 80058e0:	1e73      	subs	r3, r6, #1
 80058e2:	9304      	str	r3, [sp, #16]
 80058e4:	2300      	movs	r3, #0
 80058e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80058e8:	1b2c      	subs	r4, r5, r4
 80058ea:	f1b4 0801 	subs.w	r8, r4, #1
 80058ee:	f100 8229 	bmi.w	8005d44 <_dtoa_r+0x5cc>
 80058f2:	2300      	movs	r3, #0
 80058f4:	9305      	str	r3, [sp, #20]
 80058f6:	9b04      	ldr	r3, [sp, #16]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f2c0 821a 	blt.w	8005d32 <_dtoa_r+0x5ba>
 80058fe:	4498      	add	r8, r3
 8005900:	930a      	str	r3, [sp, #40]	; 0x28
 8005902:	2300      	movs	r3, #0
 8005904:	9302      	str	r3, [sp, #8]
 8005906:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005908:	2b09      	cmp	r3, #9
 800590a:	d829      	bhi.n	8005960 <_dtoa_r+0x1e8>
 800590c:	2b05      	cmp	r3, #5
 800590e:	f340 8643 	ble.w	8006598 <_dtoa_r+0xe20>
 8005912:	3b04      	subs	r3, #4
 8005914:	9322      	str	r3, [sp, #136]	; 0x88
 8005916:	2500      	movs	r5, #0
 8005918:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800591a:	3b02      	subs	r3, #2
 800591c:	2b03      	cmp	r3, #3
 800591e:	f200 8622 	bhi.w	8006566 <_dtoa_r+0xdee>
 8005922:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005926:	032a      	.short	0x032a
 8005928:	03350223 	.word	0x03350223
 800592c:	044f      	.short	0x044f
 800592e:	4b44      	ldr	r3, [pc, #272]	; (8005a40 <_dtoa_r+0x2c8>)
 8005930:	4a46      	ldr	r2, [pc, #280]	; (8005a4c <_dtoa_r+0x2d4>)
 8005932:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005936:	2800      	cmp	r0, #0
 8005938:	bf14      	ite	ne
 800593a:	4618      	movne	r0, r3
 800593c:	4610      	moveq	r0, r2
 800593e:	e758      	b.n	80057f2 <_dtoa_r+0x7a>
 8005940:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005944:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005948:	950d      	str	r5, [sp, #52]	; 0x34
 800594a:	4650      	mov	r0, sl
 800594c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005950:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005954:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005956:	e787      	b.n	8005868 <_dtoa_r+0xf0>
 8005958:	483d      	ldr	r0, [pc, #244]	; (8005a50 <_dtoa_r+0x2d8>)
 800595a:	e73e      	b.n	80057da <_dtoa_r+0x62>
 800595c:	1cc3      	adds	r3, r0, #3
 800595e:	e751      	b.n	8005804 <_dtoa_r+0x8c>
 8005960:	2100      	movs	r1, #0
 8005962:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8005966:	4648      	mov	r0, r9
 8005968:	9122      	str	r1, [sp, #136]	; 0x88
 800596a:	f001 fe31 	bl	80075d0 <_Balloc>
 800596e:	f04f 33ff 	mov.w	r3, #4294967295
 8005972:	9306      	str	r3, [sp, #24]
 8005974:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005976:	930c      	str	r3, [sp, #48]	; 0x30
 8005978:	2301      	movs	r3, #1
 800597a:	9007      	str	r0, [sp, #28]
 800597c:	9223      	str	r2, [sp, #140]	; 0x8c
 800597e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8005982:	9309      	str	r3, [sp, #36]	; 0x24
 8005984:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005986:	2b00      	cmp	r3, #0
 8005988:	f2c0 80d0 	blt.w	8005b2c <_dtoa_r+0x3b4>
 800598c:	9a04      	ldr	r2, [sp, #16]
 800598e:	2a0e      	cmp	r2, #14
 8005990:	f300 80cc 	bgt.w	8005b2c <_dtoa_r+0x3b4>
 8005994:	4b2c      	ldr	r3, [pc, #176]	; (8005a48 <_dtoa_r+0x2d0>)
 8005996:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800599a:	ed93 7b00 	vldr	d7, [r3]
 800599e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80059a6:	f2c0 82fe 	blt.w	8005fa6 <_dtoa_r+0x82e>
 80059aa:	4656      	mov	r6, sl
 80059ac:	465f      	mov	r7, fp
 80059ae:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 80059b2:	4630      	mov	r0, r6
 80059b4:	4652      	mov	r2, sl
 80059b6:	465b      	mov	r3, fp
 80059b8:	4639      	mov	r1, r7
 80059ba:	f003 f905 	bl	8008bc8 <__aeabi_ddiv>
 80059be:	f003 fa89 	bl	8008ed4 <__aeabi_d2iz>
 80059c2:	4604      	mov	r4, r0
 80059c4:	f002 ff70 	bl	80088a8 <__aeabi_i2d>
 80059c8:	4652      	mov	r2, sl
 80059ca:	465b      	mov	r3, fp
 80059cc:	f002 ffd2 	bl	8008974 <__aeabi_dmul>
 80059d0:	460b      	mov	r3, r1
 80059d2:	4602      	mov	r2, r0
 80059d4:	4639      	mov	r1, r7
 80059d6:	4630      	mov	r0, r6
 80059d8:	f002 fe18 	bl	800860c <__aeabi_dsub>
 80059dc:	9d07      	ldr	r5, [sp, #28]
 80059de:	f104 0330 	add.w	r3, r4, #48	; 0x30
 80059e2:	702b      	strb	r3, [r5, #0]
 80059e4:	9b06      	ldr	r3, [sp, #24]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	4606      	mov	r6, r0
 80059ea:	460f      	mov	r7, r1
 80059ec:	f105 0501 	add.w	r5, r5, #1
 80059f0:	d061      	beq.n	8005ab6 <_dtoa_r+0x33e>
 80059f2:	2200      	movs	r2, #0
 80059f4:	4b17      	ldr	r3, [pc, #92]	; (8005a54 <_dtoa_r+0x2dc>)
 80059f6:	f002 ffbd 	bl	8008974 <__aeabi_dmul>
 80059fa:	2200      	movs	r2, #0
 80059fc:	2300      	movs	r3, #0
 80059fe:	4606      	mov	r6, r0
 8005a00:	460f      	mov	r7, r1
 8005a02:	f003 fa1f 	bl	8008e44 <__aeabi_dcmpeq>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	d17d      	bne.n	8005b06 <_dtoa_r+0x38e>
 8005a0a:	f8cd 9014 	str.w	r9, [sp, #20]
 8005a0e:	f8dd a018 	ldr.w	sl, [sp, #24]
 8005a12:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8005a16:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005a1a:	e028      	b.n	8005a6e <_dtoa_r+0x2f6>
 8005a1c:	f3af 8000 	nop.w
 8005a20:	636f4361 	.word	0x636f4361
 8005a24:	3fd287a7 	.word	0x3fd287a7
 8005a28:	8b60c8b3 	.word	0x8b60c8b3
 8005a2c:	3fc68a28 	.word	0x3fc68a28
 8005a30:	509f79fb 	.word	0x509f79fb
 8005a34:	3fd34413 	.word	0x3fd34413
 8005a38:	7ff00000 	.word	0x7ff00000
 8005a3c:	08009499 	.word	0x08009499
 8005a40:	080094d8 	.word	0x080094d8
 8005a44:	3ff80000 	.word	0x3ff80000
 8005a48:	080094e0 	.word	0x080094e0
 8005a4c:	080094cc 	.word	0x080094cc
 8005a50:	08009498 	.word	0x08009498
 8005a54:	40240000 	.word	0x40240000
 8005a58:	f002 ff8c 	bl	8008974 <__aeabi_dmul>
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2300      	movs	r3, #0
 8005a60:	4606      	mov	r6, r0
 8005a62:	460f      	mov	r7, r1
 8005a64:	f003 f9ee 	bl	8008e44 <__aeabi_dcmpeq>
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	f040 83ae 	bne.w	80061ca <_dtoa_r+0xa52>
 8005a6e:	4642      	mov	r2, r8
 8005a70:	464b      	mov	r3, r9
 8005a72:	4630      	mov	r0, r6
 8005a74:	4639      	mov	r1, r7
 8005a76:	f003 f8a7 	bl	8008bc8 <__aeabi_ddiv>
 8005a7a:	f003 fa2b 	bl	8008ed4 <__aeabi_d2iz>
 8005a7e:	4604      	mov	r4, r0
 8005a80:	f002 ff12 	bl	80088a8 <__aeabi_i2d>
 8005a84:	4642      	mov	r2, r8
 8005a86:	464b      	mov	r3, r9
 8005a88:	f002 ff74 	bl	8008974 <__aeabi_dmul>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4630      	mov	r0, r6
 8005a92:	4639      	mov	r1, r7
 8005a94:	f002 fdba 	bl	800860c <__aeabi_dsub>
 8005a98:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8005a9c:	f805 eb01 	strb.w	lr, [r5], #1
 8005aa0:	ebcb 0e05 	rsb	lr, fp, r5
 8005aa4:	45d6      	cmp	lr, sl
 8005aa6:	4606      	mov	r6, r0
 8005aa8:	460f      	mov	r7, r1
 8005aaa:	f04f 0200 	mov.w	r2, #0
 8005aae:	4bae      	ldr	r3, [pc, #696]	; (8005d68 <_dtoa_r+0x5f0>)
 8005ab0:	d1d2      	bne.n	8005a58 <_dtoa_r+0x2e0>
 8005ab2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005ab6:	4632      	mov	r2, r6
 8005ab8:	463b      	mov	r3, r7
 8005aba:	4630      	mov	r0, r6
 8005abc:	4639      	mov	r1, r7
 8005abe:	f002 fda7 	bl	8008610 <__adddf3>
 8005ac2:	4606      	mov	r6, r0
 8005ac4:	460f      	mov	r7, r1
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ace:	f003 f9c3 	bl	8008e58 <__aeabi_dcmplt>
 8005ad2:	b940      	cbnz	r0, 8005ae6 <_dtoa_r+0x36e>
 8005ad4:	4632      	mov	r2, r6
 8005ad6:	463b      	mov	r3, r7
 8005ad8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005adc:	f003 f9b2 	bl	8008e44 <__aeabi_dcmpeq>
 8005ae0:	b188      	cbz	r0, 8005b06 <_dtoa_r+0x38e>
 8005ae2:	07e3      	lsls	r3, r4, #31
 8005ae4:	d50f      	bpl.n	8005b06 <_dtoa_r+0x38e>
 8005ae6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 8005aea:	9a07      	ldr	r2, [sp, #28]
 8005aec:	1e6b      	subs	r3, r5, #1
 8005aee:	e004      	b.n	8005afa <_dtoa_r+0x382>
 8005af0:	429a      	cmp	r2, r3
 8005af2:	f000 83fc 	beq.w	80062ee <_dtoa_r+0xb76>
 8005af6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005afa:	2c39      	cmp	r4, #57	; 0x39
 8005afc:	f103 0501 	add.w	r5, r3, #1
 8005b00:	d0f6      	beq.n	8005af0 <_dtoa_r+0x378>
 8005b02:	3401      	adds	r4, #1
 8005b04:	701c      	strb	r4, [r3, #0]
 8005b06:	9908      	ldr	r1, [sp, #32]
 8005b08:	4648      	mov	r0, r9
 8005b0a:	f001 fd87 	bl	800761c <_Bfree>
 8005b0e:	2200      	movs	r2, #0
 8005b10:	9b04      	ldr	r3, [sp, #16]
 8005b12:	702a      	strb	r2, [r5, #0]
 8005b14:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005b16:	3301      	adds	r3, #1
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 839b 	beq.w	8006258 <_dtoa_r+0xae0>
 8005b22:	9807      	ldr	r0, [sp, #28]
 8005b24:	601d      	str	r5, [r3, #0]
 8005b26:	b019      	add	sp, #100	; 0x64
 8005b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b2e:	2a00      	cmp	r2, #0
 8005b30:	f000 810e 	beq.w	8005d50 <_dtoa_r+0x5d8>
 8005b34:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005b36:	2a01      	cmp	r2, #1
 8005b38:	f340 8257 	ble.w	8005fea <_dtoa_r+0x872>
 8005b3c:	9b06      	ldr	r3, [sp, #24]
 8005b3e:	9a02      	ldr	r2, [sp, #8]
 8005b40:	1e5f      	subs	r7, r3, #1
 8005b42:	42ba      	cmp	r2, r7
 8005b44:	f2c0 838b 	blt.w	800625e <_dtoa_r+0xae6>
 8005b48:	1bd7      	subs	r7, r2, r7
 8005b4a:	9b06      	ldr	r3, [sp, #24]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f2c0 8480 	blt.w	8006452 <_dtoa_r+0xcda>
 8005b52:	9d05      	ldr	r5, [sp, #20]
 8005b54:	9b06      	ldr	r3, [sp, #24]
 8005b56:	9a05      	ldr	r2, [sp, #20]
 8005b58:	2101      	movs	r1, #1
 8005b5a:	441a      	add	r2, r3
 8005b5c:	4648      	mov	r0, r9
 8005b5e:	9205      	str	r2, [sp, #20]
 8005b60:	4498      	add	r8, r3
 8005b62:	f001 fdf3 	bl	800774c <__i2b>
 8005b66:	4606      	mov	r6, r0
 8005b68:	b165      	cbz	r5, 8005b84 <_dtoa_r+0x40c>
 8005b6a:	f1b8 0f00 	cmp.w	r8, #0
 8005b6e:	dd09      	ble.n	8005b84 <_dtoa_r+0x40c>
 8005b70:	4545      	cmp	r5, r8
 8005b72:	9a05      	ldr	r2, [sp, #20]
 8005b74:	462b      	mov	r3, r5
 8005b76:	bfa8      	it	ge
 8005b78:	4643      	movge	r3, r8
 8005b7a:	1ad2      	subs	r2, r2, r3
 8005b7c:	9205      	str	r2, [sp, #20]
 8005b7e:	1aed      	subs	r5, r5, r3
 8005b80:	ebc3 0808 	rsb	r8, r3, r8
 8005b84:	9b02      	ldr	r3, [sp, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f340 82f5 	ble.w	8006176 <_dtoa_r+0x9fe>
 8005b8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b8e:	2a00      	cmp	r2, #0
 8005b90:	f000 8202 	beq.w	8005f98 <_dtoa_r+0x820>
 8005b94:	2f00      	cmp	r7, #0
 8005b96:	f000 81ff 	beq.w	8005f98 <_dtoa_r+0x820>
 8005b9a:	4631      	mov	r1, r6
 8005b9c:	463a      	mov	r2, r7
 8005b9e:	4648      	mov	r0, r9
 8005ba0:	f001 fe76 	bl	8007890 <__pow5mult>
 8005ba4:	9a08      	ldr	r2, [sp, #32]
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	4606      	mov	r6, r0
 8005baa:	4648      	mov	r0, r9
 8005bac:	f001 fdd8 	bl	8007760 <__multiply>
 8005bb0:	9908      	ldr	r1, [sp, #32]
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	4648      	mov	r0, r9
 8005bb6:	f001 fd31 	bl	800761c <_Bfree>
 8005bba:	9b02      	ldr	r3, [sp, #8]
 8005bbc:	1bdb      	subs	r3, r3, r7
 8005bbe:	9302      	str	r3, [sp, #8]
 8005bc0:	f040 81e9 	bne.w	8005f96 <_dtoa_r+0x81e>
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	4648      	mov	r0, r9
 8005bc8:	f001 fdc0 	bl	800774c <__i2b>
 8005bcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bce:	9002      	str	r0, [sp, #8]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 8215 	beq.w	8006000 <_dtoa_r+0x888>
 8005bd6:	4601      	mov	r1, r0
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4648      	mov	r0, r9
 8005bdc:	f001 fe58 	bl	8007890 <__pow5mult>
 8005be0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005be2:	9002      	str	r0, [sp, #8]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	f340 82f3 	ble.w	80061d0 <_dtoa_r+0xa58>
 8005bea:	2700      	movs	r7, #0
 8005bec:	9a02      	ldr	r2, [sp, #8]
 8005bee:	6913      	ldr	r3, [r2, #16]
 8005bf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005bf4:	6918      	ldr	r0, [r3, #16]
 8005bf6:	f001 fd5b 	bl	80076b0 <__hi0bits>
 8005bfa:	f1c0 0020 	rsb	r0, r0, #32
 8005bfe:	4440      	add	r0, r8
 8005c00:	f010 001f 	ands.w	r0, r0, #31
 8005c04:	f000 81fa 	beq.w	8005ffc <_dtoa_r+0x884>
 8005c08:	f1c0 0320 	rsb	r3, r0, #32
 8005c0c:	2b04      	cmp	r3, #4
 8005c0e:	f340 84bd 	ble.w	800658c <_dtoa_r+0xe14>
 8005c12:	f1c0 001c 	rsb	r0, r0, #28
 8005c16:	9b05      	ldr	r3, [sp, #20]
 8005c18:	4403      	add	r3, r0
 8005c1a:	9305      	str	r3, [sp, #20]
 8005c1c:	4405      	add	r5, r0
 8005c1e:	4480      	add	r8, r0
 8005c20:	9b05      	ldr	r3, [sp, #20]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	dd05      	ble.n	8005c32 <_dtoa_r+0x4ba>
 8005c26:	4621      	mov	r1, r4
 8005c28:	461a      	mov	r2, r3
 8005c2a:	4648      	mov	r0, r9
 8005c2c:	f001 fe80 	bl	8007930 <__lshift>
 8005c30:	4604      	mov	r4, r0
 8005c32:	f1b8 0f00 	cmp.w	r8, #0
 8005c36:	dd05      	ble.n	8005c44 <_dtoa_r+0x4cc>
 8005c38:	4642      	mov	r2, r8
 8005c3a:	9902      	ldr	r1, [sp, #8]
 8005c3c:	4648      	mov	r0, r9
 8005c3e:	f001 fe77 	bl	8007930 <__lshift>
 8005c42:	9002      	str	r0, [sp, #8]
 8005c44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f040 827a 	bne.w	8006140 <_dtoa_r+0x9c8>
 8005c4c:	9b06      	ldr	r3, [sp, #24]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	f340 8293 	ble.w	800617a <_dtoa_r+0xa02>
 8005c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f040 81f4 	bne.w	8006044 <_dtoa_r+0x8cc>
 8005c5c:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8005c60:	9f06      	ldr	r7, [sp, #24]
 8005c62:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005c66:	465d      	mov	r5, fp
 8005c68:	e002      	b.n	8005c70 <_dtoa_r+0x4f8>
 8005c6a:	f001 fce1 	bl	8007630 <__multadd>
 8005c6e:	4604      	mov	r4, r0
 8005c70:	4641      	mov	r1, r8
 8005c72:	4620      	mov	r0, r4
 8005c74:	f7ff fcec 	bl	8005650 <quorem>
 8005c78:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005c7c:	f805 ab01 	strb.w	sl, [r5], #1
 8005c80:	ebcb 0305 	rsb	r3, fp, r5
 8005c84:	42bb      	cmp	r3, r7
 8005c86:	f04f 020a 	mov.w	r2, #10
 8005c8a:	f04f 0300 	mov.w	r3, #0
 8005c8e:	4621      	mov	r1, r4
 8005c90:	4648      	mov	r0, r9
 8005c92:	dbea      	blt.n	8005c6a <_dtoa_r+0x4f2>
 8005c94:	9b07      	ldr	r3, [sp, #28]
 8005c96:	9a06      	ldr	r2, [sp, #24]
 8005c98:	2a01      	cmp	r2, #1
 8005c9a:	bfac      	ite	ge
 8005c9c:	189b      	addge	r3, r3, r2
 8005c9e:	3301      	addlt	r3, #1
 8005ca0:	461d      	mov	r5, r3
 8005ca2:	f04f 0b00 	mov.w	fp, #0
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	2201      	movs	r2, #1
 8005caa:	4648      	mov	r0, r9
 8005cac:	f001 fe40 	bl	8007930 <__lshift>
 8005cb0:	9902      	ldr	r1, [sp, #8]
 8005cb2:	9008      	str	r0, [sp, #32]
 8005cb4:	f001 fe94 	bl	80079e0 <__mcmp>
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	f340 8305 	ble.w	80062c8 <_dtoa_r+0xb50>
 8005cbe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005cc2:	9907      	ldr	r1, [sp, #28]
 8005cc4:	1e6b      	subs	r3, r5, #1
 8005cc6:	e004      	b.n	8005cd2 <_dtoa_r+0x55a>
 8005cc8:	428b      	cmp	r3, r1
 8005cca:	f000 8274 	beq.w	80061b6 <_dtoa_r+0xa3e>
 8005cce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cd2:	2a39      	cmp	r2, #57	; 0x39
 8005cd4:	f103 0501 	add.w	r5, r3, #1
 8005cd8:	d0f6      	beq.n	8005cc8 <_dtoa_r+0x550>
 8005cda:	3201      	adds	r2, #1
 8005cdc:	701a      	strb	r2, [r3, #0]
 8005cde:	9902      	ldr	r1, [sp, #8]
 8005ce0:	4648      	mov	r0, r9
 8005ce2:	f001 fc9b 	bl	800761c <_Bfree>
 8005ce6:	2e00      	cmp	r6, #0
 8005ce8:	f43f af0d 	beq.w	8005b06 <_dtoa_r+0x38e>
 8005cec:	f1bb 0f00 	cmp.w	fp, #0
 8005cf0:	d005      	beq.n	8005cfe <_dtoa_r+0x586>
 8005cf2:	45b3      	cmp	fp, r6
 8005cf4:	d003      	beq.n	8005cfe <_dtoa_r+0x586>
 8005cf6:	4659      	mov	r1, fp
 8005cf8:	4648      	mov	r0, r9
 8005cfa:	f001 fc8f 	bl	800761c <_Bfree>
 8005cfe:	4631      	mov	r1, r6
 8005d00:	4648      	mov	r0, r9
 8005d02:	f001 fc8b 	bl	800761c <_Bfree>
 8005d06:	e6fe      	b.n	8005b06 <_dtoa_r+0x38e>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d0c:	e5ec      	b.n	80058e8 <_dtoa_r+0x170>
 8005d0e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005d12:	4640      	mov	r0, r8
 8005d14:	f002 fdc8 	bl	80088a8 <__aeabi_i2d>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	4639      	mov	r1, r7
 8005d20:	f003 f890 	bl	8008e44 <__aeabi_dcmpeq>
 8005d24:	2800      	cmp	r0, #0
 8005d26:	f47f adcb 	bne.w	80058c0 <_dtoa_r+0x148>
 8005d2a:	f108 33ff 	add.w	r3, r8, #4294967295
 8005d2e:	9304      	str	r3, [sp, #16]
 8005d30:	e5c6      	b.n	80058c0 <_dtoa_r+0x148>
 8005d32:	9a05      	ldr	r2, [sp, #20]
 8005d34:	9b04      	ldr	r3, [sp, #16]
 8005d36:	1ad2      	subs	r2, r2, r3
 8005d38:	425b      	negs	r3, r3
 8005d3a:	9302      	str	r3, [sp, #8]
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	9205      	str	r2, [sp, #20]
 8005d40:	930a      	str	r3, [sp, #40]	; 0x28
 8005d42:	e5e0      	b.n	8005906 <_dtoa_r+0x18e>
 8005d44:	f1c8 0300 	rsb	r3, r8, #0
 8005d48:	9305      	str	r3, [sp, #20]
 8005d4a:	f04f 0800 	mov.w	r8, #0
 8005d4e:	e5d2      	b.n	80058f6 <_dtoa_r+0x17e>
 8005d50:	9f02      	ldr	r7, [sp, #8]
 8005d52:	9d05      	ldr	r5, [sp, #20]
 8005d54:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005d56:	e707      	b.n	8005b68 <_dtoa_r+0x3f0>
 8005d58:	f1c3 0820 	rsb	r8, r3, #32
 8005d5c:	fa0a f008 	lsl.w	r0, sl, r8
 8005d60:	e57b      	b.n	800585a <_dtoa_r+0xe2>
 8005d62:	900b      	str	r0, [sp, #44]	; 0x2c
 8005d64:	e5c0      	b.n	80058e8 <_dtoa_r+0x170>
 8005d66:	bf00      	nop
 8005d68:	40240000 	.word	0x40240000
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d70:	9b04      	ldr	r3, [sp, #16]
 8005d72:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005d74:	4413      	add	r3, r2
 8005d76:	930c      	str	r3, [sp, #48]	; 0x30
 8005d78:	3301      	adds	r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	9306      	str	r3, [sp, #24]
 8005d7e:	f340 827d 	ble.w	800627c <_dtoa_r+0xb04>
 8005d82:	9c06      	ldr	r4, [sp, #24]
 8005d84:	4626      	mov	r6, r4
 8005d86:	2100      	movs	r1, #0
 8005d88:	2e17      	cmp	r6, #23
 8005d8a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8005d8e:	d90b      	bls.n	8005da8 <_dtoa_r+0x630>
 8005d90:	2201      	movs	r2, #1
 8005d92:	2304      	movs	r3, #4
 8005d94:	005b      	lsls	r3, r3, #1
 8005d96:	f103 0014 	add.w	r0, r3, #20
 8005d9a:	42b0      	cmp	r0, r6
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	f102 0201 	add.w	r2, r2, #1
 8005da2:	d9f7      	bls.n	8005d94 <_dtoa_r+0x61c>
 8005da4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8005da8:	4648      	mov	r0, r9
 8005daa:	f001 fc11 	bl	80075d0 <_Balloc>
 8005dae:	2c0e      	cmp	r4, #14
 8005db0:	9007      	str	r0, [sp, #28]
 8005db2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8005db6:	f63f ade5 	bhi.w	8005984 <_dtoa_r+0x20c>
 8005dba:	2d00      	cmp	r5, #0
 8005dbc:	f43f ade2 	beq.w	8005984 <_dtoa_r+0x20c>
 8005dc0:	9904      	ldr	r1, [sp, #16]
 8005dc2:	2900      	cmp	r1, #0
 8005dc4:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
 8005dc8:	f340 829a 	ble.w	8006300 <_dtoa_r+0xb88>
 8005dcc:	4b90      	ldr	r3, [pc, #576]	; (8006010 <_dtoa_r+0x898>)
 8005dce:	f001 020f 	and.w	r2, r1, #15
 8005dd2:	110e      	asrs	r6, r1, #4
 8005dd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dd8:	06f0      	lsls	r0, r6, #27
 8005dda:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005dde:	f140 8246 	bpl.w	800626e <_dtoa_r+0xaf6>
 8005de2:	4b8c      	ldr	r3, [pc, #560]	; (8006014 <_dtoa_r+0x89c>)
 8005de4:	4650      	mov	r0, sl
 8005de6:	4659      	mov	r1, fp
 8005de8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005dec:	f002 feec 	bl	8008bc8 <__aeabi_ddiv>
 8005df0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005df4:	f006 060f 	and.w	r6, r6, #15
 8005df8:	f04f 0a03 	mov.w	sl, #3
 8005dfc:	b186      	cbz	r6, 8005e20 <_dtoa_r+0x6a8>
 8005dfe:	4f85      	ldr	r7, [pc, #532]	; (8006014 <_dtoa_r+0x89c>)
 8005e00:	07f1      	lsls	r1, r6, #31
 8005e02:	d509      	bpl.n	8005e18 <_dtoa_r+0x6a0>
 8005e04:	4620      	mov	r0, r4
 8005e06:	4629      	mov	r1, r5
 8005e08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e0c:	f002 fdb2 	bl	8008974 <__aeabi_dmul>
 8005e10:	f10a 0a01 	add.w	sl, sl, #1
 8005e14:	4604      	mov	r4, r0
 8005e16:	460d      	mov	r5, r1
 8005e18:	1076      	asrs	r6, r6, #1
 8005e1a:	f107 0708 	add.w	r7, r7, #8
 8005e1e:	d1ef      	bne.n	8005e00 <_dtoa_r+0x688>
 8005e20:	4622      	mov	r2, r4
 8005e22:	462b      	mov	r3, r5
 8005e24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e28:	f002 fece 	bl	8008bc8 <__aeabi_ddiv>
 8005e2c:	4606      	mov	r6, r0
 8005e2e:	460f      	mov	r7, r1
 8005e30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e32:	b143      	cbz	r3, 8005e46 <_dtoa_r+0x6ce>
 8005e34:	2200      	movs	r2, #0
 8005e36:	4b78      	ldr	r3, [pc, #480]	; (8006018 <_dtoa_r+0x8a0>)
 8005e38:	4630      	mov	r0, r6
 8005e3a:	4639      	mov	r1, r7
 8005e3c:	f003 f80c 	bl	8008e58 <__aeabi_dcmplt>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	f040 831a 	bne.w	800647a <_dtoa_r+0xd02>
 8005e46:	4650      	mov	r0, sl
 8005e48:	f002 fd2e 	bl	80088a8 <__aeabi_i2d>
 8005e4c:	4632      	mov	r2, r6
 8005e4e:	463b      	mov	r3, r7
 8005e50:	f002 fd90 	bl	8008974 <__aeabi_dmul>
 8005e54:	4b71      	ldr	r3, [pc, #452]	; (800601c <_dtoa_r+0x8a4>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	f002 fbda 	bl	8008610 <__adddf3>
 8005e5c:	9b06      	ldr	r3, [sp, #24]
 8005e5e:	4604      	mov	r4, r0
 8005e60:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 81db 	beq.w	8006220 <_dtoa_r+0xaa8>
 8005e6a:	9b04      	ldr	r3, [sp, #16]
 8005e6c:	9314      	str	r3, [sp, #80]	; 0x50
 8005e6e:	9b06      	ldr	r3, [sp, #24]
 8005e70:	9310      	str	r3, [sp, #64]	; 0x40
 8005e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 8294 	beq.w	80063a2 <_dtoa_r+0xc2a>
 8005e7a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e7c:	4b64      	ldr	r3, [pc, #400]	; (8006010 <_dtoa_r+0x898>)
 8005e7e:	4968      	ldr	r1, [pc, #416]	; (8006020 <_dtoa_r+0x8a8>)
 8005e80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e84:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e88:	2000      	movs	r0, #0
 8005e8a:	f002 fe9d 	bl	8008bc8 <__aeabi_ddiv>
 8005e8e:	4622      	mov	r2, r4
 8005e90:	462b      	mov	r3, r5
 8005e92:	f002 fbbb 	bl	800860c <__aeabi_dsub>
 8005e96:	4682      	mov	sl, r0
 8005e98:	468b      	mov	fp, r1
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	4639      	mov	r1, r7
 8005e9e:	f003 f819 	bl	8008ed4 <__aeabi_d2iz>
 8005ea2:	4604      	mov	r4, r0
 8005ea4:	f002 fd00 	bl	80088a8 <__aeabi_i2d>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	460b      	mov	r3, r1
 8005eac:	4630      	mov	r0, r6
 8005eae:	4639      	mov	r1, r7
 8005eb0:	f002 fbac 	bl	800860c <__aeabi_dsub>
 8005eb4:	3430      	adds	r4, #48	; 0x30
 8005eb6:	9d07      	ldr	r5, [sp, #28]
 8005eb8:	b2e4      	uxtb	r4, r4
 8005eba:	4606      	mov	r6, r0
 8005ebc:	460f      	mov	r7, r1
 8005ebe:	702c      	strb	r4, [r5, #0]
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4650      	mov	r0, sl
 8005ec6:	4659      	mov	r1, fp
 8005ec8:	3501      	adds	r5, #1
 8005eca:	f002 ffe3 	bl	8008e94 <__aeabi_dcmpgt>
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	d150      	bne.n	8005f74 <_dtoa_r+0x7fc>
 8005ed2:	4632      	mov	r2, r6
 8005ed4:	463b      	mov	r3, r7
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	494f      	ldr	r1, [pc, #316]	; (8006018 <_dtoa_r+0x8a0>)
 8005eda:	f002 fb97 	bl	800860c <__aeabi_dsub>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	460b      	mov	r3, r1
 8005ee2:	4650      	mov	r0, sl
 8005ee4:	4659      	mov	r1, fp
 8005ee6:	f002 ffd5 	bl	8008e94 <__aeabi_dcmpgt>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	f040 8308 	bne.w	8006500 <_dtoa_r+0xd88>
 8005ef0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ef2:	2a01      	cmp	r2, #1
 8005ef4:	f340 81f7 	ble.w	80062e6 <_dtoa_r+0xb6e>
 8005ef8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005efa:	9a07      	ldr	r2, [sp, #28]
 8005efc:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005f00:	4413      	add	r3, r2
 8005f02:	4698      	mov	r8, r3
 8005f04:	e00d      	b.n	8005f22 <_dtoa_r+0x7aa>
 8005f06:	2000      	movs	r0, #0
 8005f08:	4943      	ldr	r1, [pc, #268]	; (8006018 <_dtoa_r+0x8a0>)
 8005f0a:	f002 fb7f 	bl	800860c <__aeabi_dsub>
 8005f0e:	4652      	mov	r2, sl
 8005f10:	465b      	mov	r3, fp
 8005f12:	f002 ffa1 	bl	8008e58 <__aeabi_dcmplt>
 8005f16:	2800      	cmp	r0, #0
 8005f18:	f040 82f2 	bne.w	8006500 <_dtoa_r+0xd88>
 8005f1c:	4545      	cmp	r5, r8
 8005f1e:	f000 81e0 	beq.w	80062e2 <_dtoa_r+0xb6a>
 8005f22:	4650      	mov	r0, sl
 8005f24:	4659      	mov	r1, fp
 8005f26:	2200      	movs	r2, #0
 8005f28:	4b3e      	ldr	r3, [pc, #248]	; (8006024 <_dtoa_r+0x8ac>)
 8005f2a:	f002 fd23 	bl	8008974 <__aeabi_dmul>
 8005f2e:	2200      	movs	r2, #0
 8005f30:	4b3c      	ldr	r3, [pc, #240]	; (8006024 <_dtoa_r+0x8ac>)
 8005f32:	4682      	mov	sl, r0
 8005f34:	468b      	mov	fp, r1
 8005f36:	4630      	mov	r0, r6
 8005f38:	4639      	mov	r1, r7
 8005f3a:	f002 fd1b 	bl	8008974 <__aeabi_dmul>
 8005f3e:	460f      	mov	r7, r1
 8005f40:	4606      	mov	r6, r0
 8005f42:	f002 ffc7 	bl	8008ed4 <__aeabi_d2iz>
 8005f46:	4604      	mov	r4, r0
 8005f48:	f002 fcae 	bl	80088a8 <__aeabi_i2d>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4630      	mov	r0, r6
 8005f52:	4639      	mov	r1, r7
 8005f54:	f002 fb5a 	bl	800860c <__aeabi_dsub>
 8005f58:	3430      	adds	r4, #48	; 0x30
 8005f5a:	b2e4      	uxtb	r4, r4
 8005f5c:	4652      	mov	r2, sl
 8005f5e:	465b      	mov	r3, fp
 8005f60:	f805 4b01 	strb.w	r4, [r5], #1
 8005f64:	4606      	mov	r6, r0
 8005f66:	460f      	mov	r7, r1
 8005f68:	f002 ff76 	bl	8008e58 <__aeabi_dcmplt>
 8005f6c:	4632      	mov	r2, r6
 8005f6e:	463b      	mov	r3, r7
 8005f70:	2800      	cmp	r0, #0
 8005f72:	d0c8      	beq.n	8005f06 <_dtoa_r+0x78e>
 8005f74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f76:	9304      	str	r3, [sp, #16]
 8005f78:	e5c5      	b.n	8005b06 <_dtoa_r+0x38e>
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8005f7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f340 8180 	ble.w	8006286 <_dtoa_r+0xb0e>
 8005f86:	461e      	mov	r6, r3
 8005f88:	461c      	mov	r4, r3
 8005f8a:	930c      	str	r3, [sp, #48]	; 0x30
 8005f8c:	9306      	str	r3, [sp, #24]
 8005f8e:	e6fa      	b.n	8005d86 <_dtoa_r+0x60e>
 8005f90:	2301      	movs	r3, #1
 8005f92:	9309      	str	r3, [sp, #36]	; 0x24
 8005f94:	e7f3      	b.n	8005f7e <_dtoa_r+0x806>
 8005f96:	9408      	str	r4, [sp, #32]
 8005f98:	9a02      	ldr	r2, [sp, #8]
 8005f9a:	9908      	ldr	r1, [sp, #32]
 8005f9c:	4648      	mov	r0, r9
 8005f9e:	f001 fc77 	bl	8007890 <__pow5mult>
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	e60e      	b.n	8005bc4 <_dtoa_r+0x44c>
 8005fa6:	9b06      	ldr	r3, [sp, #24]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f73f acfe 	bgt.w	80059aa <_dtoa_r+0x232>
 8005fae:	f040 814f 	bne.w	8006250 <_dtoa_r+0xad8>
 8005fb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	4b1b      	ldr	r3, [pc, #108]	; (8006028 <_dtoa_r+0x8b0>)
 8005fba:	f002 fcdb 	bl	8008974 <__aeabi_dmul>
 8005fbe:	465b      	mov	r3, fp
 8005fc0:	4652      	mov	r2, sl
 8005fc2:	f002 ff5d 	bl	8008e80 <__aeabi_dcmpge>
 8005fc6:	9b06      	ldr	r3, [sp, #24]
 8005fc8:	9302      	str	r3, [sp, #8]
 8005fca:	461e      	mov	r6, r3
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	f000 80ea 	beq.w	80061a6 <_dtoa_r+0xa2e>
 8005fd2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005fd4:	9d07      	ldr	r5, [sp, #28]
 8005fd6:	43db      	mvns	r3, r3
 8005fd8:	9304      	str	r3, [sp, #16]
 8005fda:	9902      	ldr	r1, [sp, #8]
 8005fdc:	4648      	mov	r0, r9
 8005fde:	f001 fb1d 	bl	800761c <_Bfree>
 8005fe2:	2e00      	cmp	r6, #0
 8005fe4:	f43f ad8f 	beq.w	8005b06 <_dtoa_r+0x38e>
 8005fe8:	e689      	b.n	8005cfe <_dtoa_r+0x586>
 8005fea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005fec:	2a00      	cmp	r2, #0
 8005fee:	f000 8238 	beq.w	8006462 <_dtoa_r+0xcea>
 8005ff2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005ff6:	9f02      	ldr	r7, [sp, #8]
 8005ff8:	9d05      	ldr	r5, [sp, #20]
 8005ffa:	e5ac      	b.n	8005b56 <_dtoa_r+0x3de>
 8005ffc:	201c      	movs	r0, #28
 8005ffe:	e60a      	b.n	8005c16 <_dtoa_r+0x49e>
 8006000:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006002:	2b01      	cmp	r3, #1
 8006004:	f340 8280 	ble.w	8006508 <_dtoa_r+0xd90>
 8006008:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800600a:	2001      	movs	r0, #1
 800600c:	e5f7      	b.n	8005bfe <_dtoa_r+0x486>
 800600e:	bf00      	nop
 8006010:	080094e0 	.word	0x080094e0
 8006014:	080095a8 	.word	0x080095a8
 8006018:	3ff00000 	.word	0x3ff00000
 800601c:	401c0000 	.word	0x401c0000
 8006020:	3fe00000 	.word	0x3fe00000
 8006024:	40240000 	.word	0x40240000
 8006028:	40140000 	.word	0x40140000
 800602c:	4631      	mov	r1, r6
 800602e:	2300      	movs	r3, #0
 8006030:	220a      	movs	r2, #10
 8006032:	4648      	mov	r0, r9
 8006034:	f001 fafc 	bl	8007630 <__multadd>
 8006038:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800603a:	2b00      	cmp	r3, #0
 800603c:	4606      	mov	r6, r0
 800603e:	f340 828d 	ble.w	800655c <_dtoa_r+0xde4>
 8006042:	9306      	str	r3, [sp, #24]
 8006044:	2d00      	cmp	r5, #0
 8006046:	dd05      	ble.n	8006054 <_dtoa_r+0x8dc>
 8006048:	4631      	mov	r1, r6
 800604a:	462a      	mov	r2, r5
 800604c:	4648      	mov	r0, r9
 800604e:	f001 fc6f 	bl	8007930 <__lshift>
 8006052:	4606      	mov	r6, r0
 8006054:	2f00      	cmp	r7, #0
 8006056:	f040 817c 	bne.w	8006352 <_dtoa_r+0xbda>
 800605a:	46b0      	mov	r8, r6
 800605c:	9b06      	ldr	r3, [sp, #24]
 800605e:	9a07      	ldr	r2, [sp, #28]
 8006060:	3b01      	subs	r3, #1
 8006062:	18d3      	adds	r3, r2, r3
 8006064:	9308      	str	r3, [sp, #32]
 8006066:	f00a 0301 	and.w	r3, sl, #1
 800606a:	9309      	str	r3, [sp, #36]	; 0x24
 800606c:	4617      	mov	r7, r2
 800606e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006072:	4620      	mov	r0, r4
 8006074:	4659      	mov	r1, fp
 8006076:	f7ff faeb 	bl	8005650 <quorem>
 800607a:	4631      	mov	r1, r6
 800607c:	4605      	mov	r5, r0
 800607e:	4620      	mov	r0, r4
 8006080:	f001 fcae 	bl	80079e0 <__mcmp>
 8006084:	4642      	mov	r2, r8
 8006086:	4659      	mov	r1, fp
 8006088:	4682      	mov	sl, r0
 800608a:	4648      	mov	r0, r9
 800608c:	f001 fcca 	bl	8007a24 <__mdiff>
 8006090:	68c2      	ldr	r2, [r0, #12]
 8006092:	4683      	mov	fp, r0
 8006094:	f105 0330 	add.w	r3, r5, #48	; 0x30
 8006098:	2a00      	cmp	r2, #0
 800609a:	d149      	bne.n	8006130 <_dtoa_r+0x9b8>
 800609c:	4601      	mov	r1, r0
 800609e:	4620      	mov	r0, r4
 80060a0:	9306      	str	r3, [sp, #24]
 80060a2:	f001 fc9d 	bl	80079e0 <__mcmp>
 80060a6:	4659      	mov	r1, fp
 80060a8:	9005      	str	r0, [sp, #20]
 80060aa:	4648      	mov	r0, r9
 80060ac:	f001 fab6 	bl	800761c <_Bfree>
 80060b0:	9a05      	ldr	r2, [sp, #20]
 80060b2:	9b06      	ldr	r3, [sp, #24]
 80060b4:	b92a      	cbnz	r2, 80060c2 <_dtoa_r+0x94a>
 80060b6:	9922      	ldr	r1, [sp, #136]	; 0x88
 80060b8:	b919      	cbnz	r1, 80060c2 <_dtoa_r+0x94a>
 80060ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060bc:	2900      	cmp	r1, #0
 80060be:	f000 8235 	beq.w	800652c <_dtoa_r+0xdb4>
 80060c2:	f1ba 0f00 	cmp.w	sl, #0
 80060c6:	f2c0 80e3 	blt.w	8006290 <_dtoa_r+0xb18>
 80060ca:	d105      	bne.n	80060d8 <_dtoa_r+0x960>
 80060cc:	9922      	ldr	r1, [sp, #136]	; 0x88
 80060ce:	b919      	cbnz	r1, 80060d8 <_dtoa_r+0x960>
 80060d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060d2:	2900      	cmp	r1, #0
 80060d4:	f000 80dc 	beq.w	8006290 <_dtoa_r+0xb18>
 80060d8:	2a00      	cmp	r2, #0
 80060da:	f300 814e 	bgt.w	800637a <_dtoa_r+0xc02>
 80060de:	9a08      	ldr	r2, [sp, #32]
 80060e0:	703b      	strb	r3, [r7, #0]
 80060e2:	f107 0a01 	add.w	sl, r7, #1
 80060e6:	4297      	cmp	r7, r2
 80060e8:	4655      	mov	r5, sl
 80060ea:	f000 8152 	beq.w	8006392 <_dtoa_r+0xc1a>
 80060ee:	4621      	mov	r1, r4
 80060f0:	2300      	movs	r3, #0
 80060f2:	220a      	movs	r2, #10
 80060f4:	4648      	mov	r0, r9
 80060f6:	f001 fa9b 	bl	8007630 <__multadd>
 80060fa:	4546      	cmp	r6, r8
 80060fc:	4604      	mov	r4, r0
 80060fe:	4631      	mov	r1, r6
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	f04f 020a 	mov.w	r2, #10
 8006108:	4648      	mov	r0, r9
 800610a:	d00b      	beq.n	8006124 <_dtoa_r+0x9ac>
 800610c:	f001 fa90 	bl	8007630 <__multadd>
 8006110:	4641      	mov	r1, r8
 8006112:	4606      	mov	r6, r0
 8006114:	2300      	movs	r3, #0
 8006116:	220a      	movs	r2, #10
 8006118:	4648      	mov	r0, r9
 800611a:	f001 fa89 	bl	8007630 <__multadd>
 800611e:	4657      	mov	r7, sl
 8006120:	4680      	mov	r8, r0
 8006122:	e7a4      	b.n	800606e <_dtoa_r+0x8f6>
 8006124:	f001 fa84 	bl	8007630 <__multadd>
 8006128:	4657      	mov	r7, sl
 800612a:	4606      	mov	r6, r0
 800612c:	4680      	mov	r8, r0
 800612e:	e79e      	b.n	800606e <_dtoa_r+0x8f6>
 8006130:	4601      	mov	r1, r0
 8006132:	4648      	mov	r0, r9
 8006134:	9305      	str	r3, [sp, #20]
 8006136:	f001 fa71 	bl	800761c <_Bfree>
 800613a:	2201      	movs	r2, #1
 800613c:	9b05      	ldr	r3, [sp, #20]
 800613e:	e7c0      	b.n	80060c2 <_dtoa_r+0x94a>
 8006140:	9902      	ldr	r1, [sp, #8]
 8006142:	4620      	mov	r0, r4
 8006144:	f001 fc4c 	bl	80079e0 <__mcmp>
 8006148:	2800      	cmp	r0, #0
 800614a:	f6bf ad7f 	bge.w	8005c4c <_dtoa_r+0x4d4>
 800614e:	4621      	mov	r1, r4
 8006150:	9c04      	ldr	r4, [sp, #16]
 8006152:	2300      	movs	r3, #0
 8006154:	3c01      	subs	r4, #1
 8006156:	220a      	movs	r2, #10
 8006158:	4648      	mov	r0, r9
 800615a:	9404      	str	r4, [sp, #16]
 800615c:	f001 fa68 	bl	8007630 <__multadd>
 8006160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006162:	4604      	mov	r4, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	f47f af61 	bne.w	800602c <_dtoa_r+0x8b4>
 800616a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800616c:	2b00      	cmp	r3, #0
 800616e:	f340 81ed 	ble.w	800654c <_dtoa_r+0xdd4>
 8006172:	9306      	str	r3, [sp, #24]
 8006174:	e572      	b.n	8005c5c <_dtoa_r+0x4e4>
 8006176:	9c08      	ldr	r4, [sp, #32]
 8006178:	e524      	b.n	8005bc4 <_dtoa_r+0x44c>
 800617a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800617c:	2b02      	cmp	r3, #2
 800617e:	f77f ad69 	ble.w	8005c54 <_dtoa_r+0x4dc>
 8006182:	9b06      	ldr	r3, [sp, #24]
 8006184:	2b00      	cmp	r3, #0
 8006186:	f040 819d 	bne.w	80064c4 <_dtoa_r+0xd4c>
 800618a:	9902      	ldr	r1, [sp, #8]
 800618c:	2205      	movs	r2, #5
 800618e:	4648      	mov	r0, r9
 8006190:	f001 fa4e 	bl	8007630 <__multadd>
 8006194:	4601      	mov	r1, r0
 8006196:	9002      	str	r0, [sp, #8]
 8006198:	4620      	mov	r0, r4
 800619a:	f001 fc21 	bl	80079e0 <__mcmp>
 800619e:	2800      	cmp	r0, #0
 80061a0:	9408      	str	r4, [sp, #32]
 80061a2:	f77f af16 	ble.w	8005fd2 <_dtoa_r+0x85a>
 80061a6:	9a04      	ldr	r2, [sp, #16]
 80061a8:	9907      	ldr	r1, [sp, #28]
 80061aa:	2331      	movs	r3, #49	; 0x31
 80061ac:	3201      	adds	r2, #1
 80061ae:	9204      	str	r2, [sp, #16]
 80061b0:	700b      	strb	r3, [r1, #0]
 80061b2:	1c4d      	adds	r5, r1, #1
 80061b4:	e711      	b.n	8005fda <_dtoa_r+0x862>
 80061b6:	9a04      	ldr	r2, [sp, #16]
 80061b8:	3201      	adds	r2, #1
 80061ba:	9204      	str	r2, [sp, #16]
 80061bc:	9a07      	ldr	r2, [sp, #28]
 80061be:	2331      	movs	r3, #49	; 0x31
 80061c0:	7013      	strb	r3, [r2, #0]
 80061c2:	e58c      	b.n	8005cde <_dtoa_r+0x566>
 80061c4:	2301      	movs	r3, #1
 80061c6:	9309      	str	r3, [sp, #36]	; 0x24
 80061c8:	e5d2      	b.n	8005d70 <_dtoa_r+0x5f8>
 80061ca:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80061ce:	e49a      	b.n	8005b06 <_dtoa_r+0x38e>
 80061d0:	f1ba 0f00 	cmp.w	sl, #0
 80061d4:	f47f ad09 	bne.w	8005bea <_dtoa_r+0x472>
 80061d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f040 813e 	bne.w	800645e <_dtoa_r+0xce6>
 80061e2:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80061e6:	0d3f      	lsrs	r7, r7, #20
 80061e8:	053f      	lsls	r7, r7, #20
 80061ea:	b12f      	cbz	r7, 80061f8 <_dtoa_r+0xa80>
 80061ec:	9b05      	ldr	r3, [sp, #20]
 80061ee:	3301      	adds	r3, #1
 80061f0:	9305      	str	r3, [sp, #20]
 80061f2:	f108 0801 	add.w	r8, r8, #1
 80061f6:	2701      	movs	r7, #1
 80061f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061fa:	2001      	movs	r0, #1
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f43f acfe 	beq.w	8005bfe <_dtoa_r+0x486>
 8006202:	e4f3      	b.n	8005bec <_dtoa_r+0x474>
 8006204:	4650      	mov	r0, sl
 8006206:	f002 fb4f 	bl	80088a8 <__aeabi_i2d>
 800620a:	4632      	mov	r2, r6
 800620c:	463b      	mov	r3, r7
 800620e:	f002 fbb1 	bl	8008974 <__aeabi_dmul>
 8006212:	2200      	movs	r2, #0
 8006214:	4bbf      	ldr	r3, [pc, #764]	; (8006514 <_dtoa_r+0xd9c>)
 8006216:	f002 f9fb 	bl	8008610 <__adddf3>
 800621a:	4604      	mov	r4, r0
 800621c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8006220:	4630      	mov	r0, r6
 8006222:	4639      	mov	r1, r7
 8006224:	2200      	movs	r2, #0
 8006226:	4bbc      	ldr	r3, [pc, #752]	; (8006518 <_dtoa_r+0xda0>)
 8006228:	f002 f9f0 	bl	800860c <__aeabi_dsub>
 800622c:	4622      	mov	r2, r4
 800622e:	462b      	mov	r3, r5
 8006230:	4606      	mov	r6, r0
 8006232:	460f      	mov	r7, r1
 8006234:	f002 fe2e 	bl	8008e94 <__aeabi_dcmpgt>
 8006238:	2800      	cmp	r0, #0
 800623a:	f040 80ae 	bne.w	800639a <_dtoa_r+0xc22>
 800623e:	4622      	mov	r2, r4
 8006240:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006244:	4630      	mov	r0, r6
 8006246:	4639      	mov	r1, r7
 8006248:	f002 fe06 	bl	8008e58 <__aeabi_dcmplt>
 800624c:	2800      	cmp	r0, #0
 800624e:	d04a      	beq.n	80062e6 <_dtoa_r+0xb6e>
 8006250:	2300      	movs	r3, #0
 8006252:	9302      	str	r3, [sp, #8]
 8006254:	461e      	mov	r6, r3
 8006256:	e6bc      	b.n	8005fd2 <_dtoa_r+0x85a>
 8006258:	9807      	ldr	r0, [sp, #28]
 800625a:	f7ff babe 	b.w	80057da <_dtoa_r+0x62>
 800625e:	9b02      	ldr	r3, [sp, #8]
 8006260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006262:	9702      	str	r7, [sp, #8]
 8006264:	1afb      	subs	r3, r7, r3
 8006266:	441a      	add	r2, r3
 8006268:	920a      	str	r2, [sp, #40]	; 0x28
 800626a:	2700      	movs	r7, #0
 800626c:	e46d      	b.n	8005b4a <_dtoa_r+0x3d2>
 800626e:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8006272:	f04f 0a02 	mov.w	sl, #2
 8006276:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800627a:	e5bf      	b.n	8005dfc <_dtoa_r+0x684>
 800627c:	461c      	mov	r4, r3
 800627e:	2100      	movs	r1, #0
 8006280:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8006284:	e590      	b.n	8005da8 <_dtoa_r+0x630>
 8006286:	2401      	movs	r4, #1
 8006288:	9423      	str	r4, [sp, #140]	; 0x8c
 800628a:	940c      	str	r4, [sp, #48]	; 0x30
 800628c:	9406      	str	r4, [sp, #24]
 800628e:	e7f6      	b.n	800627e <_dtoa_r+0xb06>
 8006290:	2a00      	cmp	r2, #0
 8006292:	469a      	mov	sl, r3
 8006294:	dd11      	ble.n	80062ba <_dtoa_r+0xb42>
 8006296:	4621      	mov	r1, r4
 8006298:	2201      	movs	r2, #1
 800629a:	4648      	mov	r0, r9
 800629c:	f001 fb48 	bl	8007930 <__lshift>
 80062a0:	9902      	ldr	r1, [sp, #8]
 80062a2:	4604      	mov	r4, r0
 80062a4:	f001 fb9c 	bl	80079e0 <__mcmp>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	f340 8148 	ble.w	800653e <_dtoa_r+0xdc6>
 80062ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80062b2:	f000 8109 	beq.w	80064c8 <_dtoa_r+0xd50>
 80062b6:	f105 0a31 	add.w	sl, r5, #49	; 0x31
 80062ba:	46b3      	mov	fp, r6
 80062bc:	f887 a000 	strb.w	sl, [r7]
 80062c0:	1c7d      	adds	r5, r7, #1
 80062c2:	4646      	mov	r6, r8
 80062c4:	9408      	str	r4, [sp, #32]
 80062c6:	e50a      	b.n	8005cde <_dtoa_r+0x566>
 80062c8:	d104      	bne.n	80062d4 <_dtoa_r+0xb5c>
 80062ca:	f01a 0f01 	tst.w	sl, #1
 80062ce:	d001      	beq.n	80062d4 <_dtoa_r+0xb5c>
 80062d0:	e4f5      	b.n	8005cbe <_dtoa_r+0x546>
 80062d2:	4615      	mov	r5, r2
 80062d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80062d8:	2b30      	cmp	r3, #48	; 0x30
 80062da:	f105 32ff 	add.w	r2, r5, #4294967295
 80062de:	d0f8      	beq.n	80062d2 <_dtoa_r+0xb5a>
 80062e0:	e4fd      	b.n	8005cde <_dtoa_r+0x566>
 80062e2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80062e6:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
 80062ea:	f7ff bb4b 	b.w	8005984 <_dtoa_r+0x20c>
 80062ee:	9907      	ldr	r1, [sp, #28]
 80062f0:	2230      	movs	r2, #48	; 0x30
 80062f2:	700a      	strb	r2, [r1, #0]
 80062f4:	9a04      	ldr	r2, [sp, #16]
 80062f6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 80062fa:	3201      	adds	r2, #1
 80062fc:	9204      	str	r2, [sp, #16]
 80062fe:	e400      	b.n	8005b02 <_dtoa_r+0x38a>
 8006300:	9b04      	ldr	r3, [sp, #16]
 8006302:	425c      	negs	r4, r3
 8006304:	2c00      	cmp	r4, #0
 8006306:	f000 80b3 	beq.w	8006470 <_dtoa_r+0xcf8>
 800630a:	4b84      	ldr	r3, [pc, #528]	; (800651c <_dtoa_r+0xda4>)
 800630c:	f004 020f 	and.w	r2, r4, #15
 8006310:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006318:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800631c:	f002 fb2a 	bl	8008974 <__aeabi_dmul>
 8006320:	1124      	asrs	r4, r4, #4
 8006322:	4606      	mov	r6, r0
 8006324:	460f      	mov	r7, r1
 8006326:	f000 8116 	beq.w	8006556 <_dtoa_r+0xdde>
 800632a:	4d7d      	ldr	r5, [pc, #500]	; (8006520 <_dtoa_r+0xda8>)
 800632c:	f04f 0a02 	mov.w	sl, #2
 8006330:	07e2      	lsls	r2, r4, #31
 8006332:	d509      	bpl.n	8006348 <_dtoa_r+0xbd0>
 8006334:	4630      	mov	r0, r6
 8006336:	4639      	mov	r1, r7
 8006338:	e9d5 2300 	ldrd	r2, r3, [r5]
 800633c:	f002 fb1a 	bl	8008974 <__aeabi_dmul>
 8006340:	f10a 0a01 	add.w	sl, sl, #1
 8006344:	4606      	mov	r6, r0
 8006346:	460f      	mov	r7, r1
 8006348:	1064      	asrs	r4, r4, #1
 800634a:	f105 0508 	add.w	r5, r5, #8
 800634e:	d1ef      	bne.n	8006330 <_dtoa_r+0xbb8>
 8006350:	e56e      	b.n	8005e30 <_dtoa_r+0x6b8>
 8006352:	6871      	ldr	r1, [r6, #4]
 8006354:	4648      	mov	r0, r9
 8006356:	f001 f93b 	bl	80075d0 <_Balloc>
 800635a:	6933      	ldr	r3, [r6, #16]
 800635c:	1c9a      	adds	r2, r3, #2
 800635e:	4605      	mov	r5, r0
 8006360:	0092      	lsls	r2, r2, #2
 8006362:	f106 010c 	add.w	r1, r6, #12
 8006366:	300c      	adds	r0, #12
 8006368:	f7fb ffcc 	bl	8002304 <memcpy>
 800636c:	4629      	mov	r1, r5
 800636e:	2201      	movs	r2, #1
 8006370:	4648      	mov	r0, r9
 8006372:	f001 fadd 	bl	8007930 <__lshift>
 8006376:	4680      	mov	r8, r0
 8006378:	e670      	b.n	800605c <_dtoa_r+0x8e4>
 800637a:	2b39      	cmp	r3, #57	; 0x39
 800637c:	f000 80a4 	beq.w	80064c8 <_dtoa_r+0xd50>
 8006380:	f103 0a01 	add.w	sl, r3, #1
 8006384:	46b3      	mov	fp, r6
 8006386:	f887 a000 	strb.w	sl, [r7]
 800638a:	1c7d      	adds	r5, r7, #1
 800638c:	4646      	mov	r6, r8
 800638e:	9408      	str	r4, [sp, #32]
 8006390:	e4a5      	b.n	8005cde <_dtoa_r+0x566>
 8006392:	46b3      	mov	fp, r6
 8006394:	469a      	mov	sl, r3
 8006396:	4646      	mov	r6, r8
 8006398:	e485      	b.n	8005ca6 <_dtoa_r+0x52e>
 800639a:	2300      	movs	r3, #0
 800639c:	9302      	str	r3, [sp, #8]
 800639e:	461e      	mov	r6, r3
 80063a0:	e701      	b.n	80061a6 <_dtoa_r+0xa2e>
 80063a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80063a4:	495d      	ldr	r1, [pc, #372]	; (800651c <_dtoa_r+0xda4>)
 80063a6:	1e5a      	subs	r2, r3, #1
 80063a8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80063ac:	462b      	mov	r3, r5
 80063ae:	9215      	str	r2, [sp, #84]	; 0x54
 80063b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063b4:	4622      	mov	r2, r4
 80063b6:	f002 fadd 	bl	8008974 <__aeabi_dmul>
 80063ba:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80063be:	4639      	mov	r1, r7
 80063c0:	4630      	mov	r0, r6
 80063c2:	f002 fd87 	bl	8008ed4 <__aeabi_d2iz>
 80063c6:	4604      	mov	r4, r0
 80063c8:	f002 fa6e 	bl	80088a8 <__aeabi_i2d>
 80063cc:	460b      	mov	r3, r1
 80063ce:	4602      	mov	r2, r0
 80063d0:	4639      	mov	r1, r7
 80063d2:	4630      	mov	r0, r6
 80063d4:	f002 f91a 	bl	800860c <__aeabi_dsub>
 80063d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80063da:	460f      	mov	r7, r1
 80063dc:	9907      	ldr	r1, [sp, #28]
 80063de:	3430      	adds	r4, #48	; 0x30
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	4606      	mov	r6, r0
 80063e4:	700c      	strb	r4, [r1, #0]
 80063e6:	f101 0501 	add.w	r5, r1, #1
 80063ea:	d020      	beq.n	800642e <_dtoa_r+0xcb6>
 80063ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80063ee:	9a07      	ldr	r2, [sp, #28]
 80063f0:	4413      	add	r3, r2
 80063f2:	469a      	mov	sl, r3
 80063f4:	46ab      	mov	fp, r5
 80063f6:	2200      	movs	r2, #0
 80063f8:	4b4a      	ldr	r3, [pc, #296]	; (8006524 <_dtoa_r+0xdac>)
 80063fa:	4630      	mov	r0, r6
 80063fc:	4639      	mov	r1, r7
 80063fe:	f002 fab9 	bl	8008974 <__aeabi_dmul>
 8006402:	460f      	mov	r7, r1
 8006404:	4606      	mov	r6, r0
 8006406:	f002 fd65 	bl	8008ed4 <__aeabi_d2iz>
 800640a:	4604      	mov	r4, r0
 800640c:	f002 fa4c 	bl	80088a8 <__aeabi_i2d>
 8006410:	3430      	adds	r4, #48	; 0x30
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	4630      	mov	r0, r6
 8006418:	4639      	mov	r1, r7
 800641a:	f002 f8f7 	bl	800860c <__aeabi_dsub>
 800641e:	f80b 4b01 	strb.w	r4, [fp], #1
 8006422:	45da      	cmp	sl, fp
 8006424:	4606      	mov	r6, r0
 8006426:	460f      	mov	r7, r1
 8006428:	d1e5      	bne.n	80063f6 <_dtoa_r+0xc7e>
 800642a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800642c:	441d      	add	r5, r3
 800642e:	2200      	movs	r2, #0
 8006430:	4b3d      	ldr	r3, [pc, #244]	; (8006528 <_dtoa_r+0xdb0>)
 8006432:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006436:	f002 f8eb 	bl	8008610 <__adddf3>
 800643a:	4632      	mov	r2, r6
 800643c:	463b      	mov	r3, r7
 800643e:	f002 fd0b 	bl	8008e58 <__aeabi_dcmplt>
 8006442:	2800      	cmp	r0, #0
 8006444:	d048      	beq.n	80064d8 <_dtoa_r+0xd60>
 8006446:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006448:	9304      	str	r3, [sp, #16]
 800644a:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 800644e:	f7ff bb4c 	b.w	8005aea <_dtoa_r+0x372>
 8006452:	9b05      	ldr	r3, [sp, #20]
 8006454:	9a06      	ldr	r2, [sp, #24]
 8006456:	1a9d      	subs	r5, r3, r2
 8006458:	2300      	movs	r3, #0
 800645a:	f7ff bb7c 	b.w	8005b56 <_dtoa_r+0x3de>
 800645e:	2700      	movs	r7, #0
 8006460:	e6ca      	b.n	80061f8 <_dtoa_r+0xa80>
 8006462:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006464:	9f02      	ldr	r7, [sp, #8]
 8006466:	9d05      	ldr	r5, [sp, #20]
 8006468:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800646c:	f7ff bb73 	b.w	8005b56 <_dtoa_r+0x3de>
 8006470:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 8006474:	f04f 0a02 	mov.w	sl, #2
 8006478:	e4da      	b.n	8005e30 <_dtoa_r+0x6b8>
 800647a:	9b06      	ldr	r3, [sp, #24]
 800647c:	2b00      	cmp	r3, #0
 800647e:	f43f aec1 	beq.w	8006204 <_dtoa_r+0xa8c>
 8006482:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006484:	2b00      	cmp	r3, #0
 8006486:	f77f af2e 	ble.w	80062e6 <_dtoa_r+0xb6e>
 800648a:	2200      	movs	r2, #0
 800648c:	4b25      	ldr	r3, [pc, #148]	; (8006524 <_dtoa_r+0xdac>)
 800648e:	4630      	mov	r0, r6
 8006490:	4639      	mov	r1, r7
 8006492:	f002 fa6f 	bl	8008974 <__aeabi_dmul>
 8006496:	4606      	mov	r6, r0
 8006498:	460f      	mov	r7, r1
 800649a:	f10a 0001 	add.w	r0, sl, #1
 800649e:	f002 fa03 	bl	80088a8 <__aeabi_i2d>
 80064a2:	4632      	mov	r2, r6
 80064a4:	463b      	mov	r3, r7
 80064a6:	f002 fa65 	bl	8008974 <__aeabi_dmul>
 80064aa:	2200      	movs	r2, #0
 80064ac:	4b19      	ldr	r3, [pc, #100]	; (8006514 <_dtoa_r+0xd9c>)
 80064ae:	f002 f8af 	bl	8008610 <__adddf3>
 80064b2:	9a04      	ldr	r2, [sp, #16]
 80064b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064b6:	9310      	str	r3, [sp, #64]	; 0x40
 80064b8:	3a01      	subs	r2, #1
 80064ba:	4604      	mov	r4, r0
 80064bc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80064c0:	9214      	str	r2, [sp, #80]	; 0x50
 80064c2:	e4d6      	b.n	8005e72 <_dtoa_r+0x6fa>
 80064c4:	9408      	str	r4, [sp, #32]
 80064c6:	e584      	b.n	8005fd2 <_dtoa_r+0x85a>
 80064c8:	2239      	movs	r2, #57	; 0x39
 80064ca:	46b3      	mov	fp, r6
 80064cc:	9408      	str	r4, [sp, #32]
 80064ce:	4646      	mov	r6, r8
 80064d0:	703a      	strb	r2, [r7, #0]
 80064d2:	1c7d      	adds	r5, r7, #1
 80064d4:	f7ff bbf5 	b.w	8005cc2 <_dtoa_r+0x54a>
 80064d8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80064dc:	2000      	movs	r0, #0
 80064de:	4912      	ldr	r1, [pc, #72]	; (8006528 <_dtoa_r+0xdb0>)
 80064e0:	f002 f894 	bl	800860c <__aeabi_dsub>
 80064e4:	4632      	mov	r2, r6
 80064e6:	463b      	mov	r3, r7
 80064e8:	f002 fcd4 	bl	8008e94 <__aeabi_dcmpgt>
 80064ec:	b908      	cbnz	r0, 80064f2 <_dtoa_r+0xd7a>
 80064ee:	e6fa      	b.n	80062e6 <_dtoa_r+0xb6e>
 80064f0:	4615      	mov	r5, r2
 80064f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064f6:	2b30      	cmp	r3, #48	; 0x30
 80064f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80064fc:	d0f8      	beq.n	80064f0 <_dtoa_r+0xd78>
 80064fe:	e539      	b.n	8005f74 <_dtoa_r+0x7fc>
 8006500:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006502:	9304      	str	r3, [sp, #16]
 8006504:	f7ff baf1 	b.w	8005aea <_dtoa_r+0x372>
 8006508:	f1ba 0f00 	cmp.w	sl, #0
 800650c:	f47f ad7c 	bne.w	8006008 <_dtoa_r+0x890>
 8006510:	e662      	b.n	80061d8 <_dtoa_r+0xa60>
 8006512:	bf00      	nop
 8006514:	401c0000 	.word	0x401c0000
 8006518:	40140000 	.word	0x40140000
 800651c:	080094e0 	.word	0x080094e0
 8006520:	080095a8 	.word	0x080095a8
 8006524:	40240000 	.word	0x40240000
 8006528:	3fe00000 	.word	0x3fe00000
 800652c:	2b39      	cmp	r3, #57	; 0x39
 800652e:	46d3      	mov	fp, sl
 8006530:	469a      	mov	sl, r3
 8006532:	d0c9      	beq.n	80064c8 <_dtoa_r+0xd50>
 8006534:	f1bb 0f00 	cmp.w	fp, #0
 8006538:	f73f aebd 	bgt.w	80062b6 <_dtoa_r+0xb3e>
 800653c:	e6bd      	b.n	80062ba <_dtoa_r+0xb42>
 800653e:	f47f aebc 	bne.w	80062ba <_dtoa_r+0xb42>
 8006542:	f01a 0f01 	tst.w	sl, #1
 8006546:	f43f aeb8 	beq.w	80062ba <_dtoa_r+0xb42>
 800654a:	e6b0      	b.n	80062ae <_dtoa_r+0xb36>
 800654c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800654e:	2b02      	cmp	r3, #2
 8006550:	dc25      	bgt.n	800659e <_dtoa_r+0xe26>
 8006552:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006554:	e60d      	b.n	8006172 <_dtoa_r+0x9fa>
 8006556:	f04f 0a02 	mov.w	sl, #2
 800655a:	e469      	b.n	8005e30 <_dtoa_r+0x6b8>
 800655c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800655e:	2b02      	cmp	r3, #2
 8006560:	dc1d      	bgt.n	800659e <_dtoa_r+0xe26>
 8006562:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006564:	e56d      	b.n	8006042 <_dtoa_r+0x8ca>
 8006566:	2400      	movs	r4, #0
 8006568:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800656c:	4621      	mov	r1, r4
 800656e:	4648      	mov	r0, r9
 8006570:	f001 f82e 	bl	80075d0 <_Balloc>
 8006574:	f04f 33ff 	mov.w	r3, #4294967295
 8006578:	9306      	str	r3, [sp, #24]
 800657a:	930c      	str	r3, [sp, #48]	; 0x30
 800657c:	2301      	movs	r3, #1
 800657e:	9007      	str	r0, [sp, #28]
 8006580:	9423      	str	r4, [sp, #140]	; 0x8c
 8006582:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8006586:	9309      	str	r3, [sp, #36]	; 0x24
 8006588:	f7ff b9fc 	b.w	8005984 <_dtoa_r+0x20c>
 800658c:	f43f ab48 	beq.w	8005c20 <_dtoa_r+0x4a8>
 8006590:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 8006594:	f7ff bb3f 	b.w	8005c16 <_dtoa_r+0x49e>
 8006598:	2501      	movs	r5, #1
 800659a:	f7ff b9bd 	b.w	8005918 <_dtoa_r+0x1a0>
 800659e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065a0:	9306      	str	r3, [sp, #24]
 80065a2:	e5ee      	b.n	8006182 <_dtoa_r+0xa0a>

080065a4 <__sflush_r>:
 80065a4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ae:	460d      	mov	r5, r1
 80065b0:	0711      	lsls	r1, r2, #28
 80065b2:	4680      	mov	r8, r0
 80065b4:	d43c      	bmi.n	8006630 <__sflush_r+0x8c>
 80065b6:	686a      	ldr	r2, [r5, #4]
 80065b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80065bc:	2a00      	cmp	r2, #0
 80065be:	81ab      	strh	r3, [r5, #12]
 80065c0:	dd73      	ble.n	80066aa <__sflush_r+0x106>
 80065c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80065c4:	2c00      	cmp	r4, #0
 80065c6:	d04b      	beq.n	8006660 <__sflush_r+0xbc>
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80065ce:	2100      	movs	r1, #0
 80065d0:	b292      	uxth	r2, r2
 80065d2:	f8d8 6000 	ldr.w	r6, [r8]
 80065d6:	f8c8 1000 	str.w	r1, [r8]
 80065da:	2a00      	cmp	r2, #0
 80065dc:	d069      	beq.n	80066b2 <__sflush_r+0x10e>
 80065de:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 80065e0:	075f      	lsls	r7, r3, #29
 80065e2:	d505      	bpl.n	80065f0 <__sflush_r+0x4c>
 80065e4:	6869      	ldr	r1, [r5, #4]
 80065e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80065e8:	1a52      	subs	r2, r2, r1
 80065ea:	b10b      	cbz	r3, 80065f0 <__sflush_r+0x4c>
 80065ec:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80065ee:	1ad2      	subs	r2, r2, r3
 80065f0:	2300      	movs	r3, #0
 80065f2:	69e9      	ldr	r1, [r5, #28]
 80065f4:	4640      	mov	r0, r8
 80065f6:	47a0      	blx	r4
 80065f8:	1c44      	adds	r4, r0, #1
 80065fa:	d03c      	beq.n	8006676 <__sflush_r+0xd2>
 80065fc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8006600:	692a      	ldr	r2, [r5, #16]
 8006602:	602a      	str	r2, [r5, #0]
 8006604:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006608:	2200      	movs	r2, #0
 800660a:	81ab      	strh	r3, [r5, #12]
 800660c:	04db      	lsls	r3, r3, #19
 800660e:	606a      	str	r2, [r5, #4]
 8006610:	d449      	bmi.n	80066a6 <__sflush_r+0x102>
 8006612:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8006614:	f8c8 6000 	str.w	r6, [r8]
 8006618:	b311      	cbz	r1, 8006660 <__sflush_r+0xbc>
 800661a:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800661e:	4299      	cmp	r1, r3
 8006620:	d002      	beq.n	8006628 <__sflush_r+0x84>
 8006622:	4640      	mov	r0, r8
 8006624:	f000 f94e 	bl	80068c4 <_free_r>
 8006628:	2000      	movs	r0, #0
 800662a:	6328      	str	r0, [r5, #48]	; 0x30
 800662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006630:	692e      	ldr	r6, [r5, #16]
 8006632:	b1ae      	cbz	r6, 8006660 <__sflush_r+0xbc>
 8006634:	682c      	ldr	r4, [r5, #0]
 8006636:	602e      	str	r6, [r5, #0]
 8006638:	0790      	lsls	r0, r2, #30
 800663a:	bf0c      	ite	eq
 800663c:	696b      	ldreq	r3, [r5, #20]
 800663e:	2300      	movne	r3, #0
 8006640:	1ba4      	subs	r4, r4, r6
 8006642:	60ab      	str	r3, [r5, #8]
 8006644:	e00a      	b.n	800665c <__sflush_r+0xb8>
 8006646:	4623      	mov	r3, r4
 8006648:	4632      	mov	r2, r6
 800664a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800664c:	69e9      	ldr	r1, [r5, #28]
 800664e:	4640      	mov	r0, r8
 8006650:	47b8      	blx	r7
 8006652:	2800      	cmp	r0, #0
 8006654:	eba4 0400 	sub.w	r4, r4, r0
 8006658:	4406      	add	r6, r0
 800665a:	dd04      	ble.n	8006666 <__sflush_r+0xc2>
 800665c:	2c00      	cmp	r4, #0
 800665e:	dcf2      	bgt.n	8006646 <__sflush_r+0xa2>
 8006660:	2000      	movs	r0, #0
 8006662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006666:	89ab      	ldrh	r3, [r5, #12]
 8006668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800666c:	81ab      	strh	r3, [r5, #12]
 800666e:	f04f 30ff 	mov.w	r0, #4294967295
 8006672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006676:	f8d8 2000 	ldr.w	r2, [r8]
 800667a:	2a1d      	cmp	r2, #29
 800667c:	d8f3      	bhi.n	8006666 <__sflush_r+0xc2>
 800667e:	4b1a      	ldr	r3, [pc, #104]	; (80066e8 <__sflush_r+0x144>)
 8006680:	40d3      	lsrs	r3, r2
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	f083 0401 	eor.w	r4, r3, #1
 800668a:	2b00      	cmp	r3, #0
 800668c:	d0eb      	beq.n	8006666 <__sflush_r+0xc2>
 800668e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8006692:	6929      	ldr	r1, [r5, #16]
 8006694:	6029      	str	r1, [r5, #0]
 8006696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800669a:	04d9      	lsls	r1, r3, #19
 800669c:	606c      	str	r4, [r5, #4]
 800669e:	81ab      	strh	r3, [r5, #12]
 80066a0:	d5b7      	bpl.n	8006612 <__sflush_r+0x6e>
 80066a2:	2a00      	cmp	r2, #0
 80066a4:	d1b5      	bne.n	8006612 <__sflush_r+0x6e>
 80066a6:	6528      	str	r0, [r5, #80]	; 0x50
 80066a8:	e7b3      	b.n	8006612 <__sflush_r+0x6e>
 80066aa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80066ac:	2a00      	cmp	r2, #0
 80066ae:	dc88      	bgt.n	80065c2 <__sflush_r+0x1e>
 80066b0:	e7d6      	b.n	8006660 <__sflush_r+0xbc>
 80066b2:	2301      	movs	r3, #1
 80066b4:	69e9      	ldr	r1, [r5, #28]
 80066b6:	4640      	mov	r0, r8
 80066b8:	47a0      	blx	r4
 80066ba:	1c43      	adds	r3, r0, #1
 80066bc:	4602      	mov	r2, r0
 80066be:	d002      	beq.n	80066c6 <__sflush_r+0x122>
 80066c0:	89ab      	ldrh	r3, [r5, #12]
 80066c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80066c4:	e78c      	b.n	80065e0 <__sflush_r+0x3c>
 80066c6:	f8d8 3000 	ldr.w	r3, [r8]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d0f8      	beq.n	80066c0 <__sflush_r+0x11c>
 80066ce:	2b1d      	cmp	r3, #29
 80066d0:	d001      	beq.n	80066d6 <__sflush_r+0x132>
 80066d2:	2b16      	cmp	r3, #22
 80066d4:	d102      	bne.n	80066dc <__sflush_r+0x138>
 80066d6:	f8c8 6000 	str.w	r6, [r8]
 80066da:	e7c1      	b.n	8006660 <__sflush_r+0xbc>
 80066dc:	89ab      	ldrh	r3, [r5, #12]
 80066de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066e2:	81ab      	strh	r3, [r5, #12]
 80066e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066e8:	20400001 	.word	0x20400001

080066ec <_fflush_r>:
 80066ec:	b510      	push	{r4, lr}
 80066ee:	4604      	mov	r4, r0
 80066f0:	b082      	sub	sp, #8
 80066f2:	b108      	cbz	r0, 80066f8 <_fflush_r+0xc>
 80066f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80066f6:	b153      	cbz	r3, 800670e <_fflush_r+0x22>
 80066f8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80066fc:	b908      	cbnz	r0, 8006702 <_fflush_r+0x16>
 80066fe:	b002      	add	sp, #8
 8006700:	bd10      	pop	{r4, pc}
 8006702:	4620      	mov	r0, r4
 8006704:	b002      	add	sp, #8
 8006706:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800670a:	f7ff bf4b 	b.w	80065a4 <__sflush_r>
 800670e:	9101      	str	r1, [sp, #4]
 8006710:	f000 f880 	bl	8006814 <__sinit>
 8006714:	9901      	ldr	r1, [sp, #4]
 8006716:	e7ef      	b.n	80066f8 <_fflush_r+0xc>

08006718 <_cleanup_r>:
 8006718:	4901      	ldr	r1, [pc, #4]	; (8006720 <_cleanup_r+0x8>)
 800671a:	f000 bb3d 	b.w	8006d98 <_fwalk_reent>
 800671e:	bf00      	nop
 8006720:	080082b9 	.word	0x080082b9

08006724 <__sinit.part.1>:
 8006724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006728:	4b35      	ldr	r3, [pc, #212]	; (8006800 <__sinit.part.1+0xdc>)
 800672a:	6845      	ldr	r5, [r0, #4]
 800672c:	63c3      	str	r3, [r0, #60]	; 0x3c
 800672e:	2400      	movs	r4, #0
 8006730:	4607      	mov	r7, r0
 8006732:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 8006736:	2304      	movs	r3, #4
 8006738:	2103      	movs	r1, #3
 800673a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 800673e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 8006742:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 8006746:	b083      	sub	sp, #12
 8006748:	602c      	str	r4, [r5, #0]
 800674a:	606c      	str	r4, [r5, #4]
 800674c:	60ac      	str	r4, [r5, #8]
 800674e:	666c      	str	r4, [r5, #100]	; 0x64
 8006750:	81ec      	strh	r4, [r5, #14]
 8006752:	612c      	str	r4, [r5, #16]
 8006754:	616c      	str	r4, [r5, #20]
 8006756:	61ac      	str	r4, [r5, #24]
 8006758:	81ab      	strh	r3, [r5, #12]
 800675a:	4621      	mov	r1, r4
 800675c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8006760:	2208      	movs	r2, #8
 8006762:	f7fb fe69 	bl	8002438 <memset>
 8006766:	68be      	ldr	r6, [r7, #8]
 8006768:	f8df b098 	ldr.w	fp, [pc, #152]	; 8006804 <__sinit.part.1+0xe0>
 800676c:	f8df a098 	ldr.w	sl, [pc, #152]	; 8006808 <__sinit.part.1+0xe4>
 8006770:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800680c <__sinit.part.1+0xe8>
 8006774:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8006810 <__sinit.part.1+0xec>
 8006778:	f8c5 b020 	str.w	fp, [r5, #32]
 800677c:	2301      	movs	r3, #1
 800677e:	2209      	movs	r2, #9
 8006780:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8006784:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8006788:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800678c:	61ed      	str	r5, [r5, #28]
 800678e:	4621      	mov	r1, r4
 8006790:	81f3      	strh	r3, [r6, #14]
 8006792:	81b2      	strh	r2, [r6, #12]
 8006794:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 8006798:	6034      	str	r4, [r6, #0]
 800679a:	6074      	str	r4, [r6, #4]
 800679c:	60b4      	str	r4, [r6, #8]
 800679e:	6674      	str	r4, [r6, #100]	; 0x64
 80067a0:	6134      	str	r4, [r6, #16]
 80067a2:	6174      	str	r4, [r6, #20]
 80067a4:	61b4      	str	r4, [r6, #24]
 80067a6:	2208      	movs	r2, #8
 80067a8:	9301      	str	r3, [sp, #4]
 80067aa:	f7fb fe45 	bl	8002438 <memset>
 80067ae:	68fd      	ldr	r5, [r7, #12]
 80067b0:	61f6      	str	r6, [r6, #28]
 80067b2:	2012      	movs	r0, #18
 80067b4:	2202      	movs	r2, #2
 80067b6:	f8c6 b020 	str.w	fp, [r6, #32]
 80067ba:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 80067be:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 80067c2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 80067c6:	4621      	mov	r1, r4
 80067c8:	81a8      	strh	r0, [r5, #12]
 80067ca:	81ea      	strh	r2, [r5, #14]
 80067cc:	602c      	str	r4, [r5, #0]
 80067ce:	606c      	str	r4, [r5, #4]
 80067d0:	60ac      	str	r4, [r5, #8]
 80067d2:	666c      	str	r4, [r5, #100]	; 0x64
 80067d4:	612c      	str	r4, [r5, #16]
 80067d6:	616c      	str	r4, [r5, #20]
 80067d8:	61ac      	str	r4, [r5, #24]
 80067da:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80067de:	2208      	movs	r2, #8
 80067e0:	f7fb fe2a 	bl	8002438 <memset>
 80067e4:	9b01      	ldr	r3, [sp, #4]
 80067e6:	61ed      	str	r5, [r5, #28]
 80067e8:	f8c5 b020 	str.w	fp, [r5, #32]
 80067ec:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 80067f0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 80067f4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 80067f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80067fa:	b003      	add	sp, #12
 80067fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006800:	08006719 	.word	0x08006719
 8006804:	08007ff5 	.word	0x08007ff5
 8006808:	08008019 	.word	0x08008019
 800680c:	08008055 	.word	0x08008055
 8006810:	08008075 	.word	0x08008075

08006814 <__sinit>:
 8006814:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006816:	b103      	cbz	r3, 800681a <__sinit+0x6>
 8006818:	4770      	bx	lr
 800681a:	f7ff bf83 	b.w	8006724 <__sinit.part.1>
 800681e:	bf00      	nop

08006820 <__sfp_lock_acquire>:
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop

08006824 <__sfp_lock_release>:
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop

08006828 <_malloc_trim_r>:
 8006828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800682a:	4f23      	ldr	r7, [pc, #140]	; (80068b8 <_malloc_trim_r+0x90>)
 800682c:	460c      	mov	r4, r1
 800682e:	4606      	mov	r6, r0
 8006830:	f000 feca 	bl	80075c8 <__malloc_lock>
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	685d      	ldr	r5, [r3, #4]
 8006838:	f025 0503 	bic.w	r5, r5, #3
 800683c:	1b29      	subs	r1, r5, r4
 800683e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 8006842:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8006846:	f021 010f 	bic.w	r1, r1, #15
 800684a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800684e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8006852:	db07      	blt.n	8006864 <_malloc_trim_r+0x3c>
 8006854:	2100      	movs	r1, #0
 8006856:	4630      	mov	r0, r6
 8006858:	f001 fbba 	bl	8007fd0 <_sbrk_r>
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	442b      	add	r3, r5
 8006860:	4298      	cmp	r0, r3
 8006862:	d004      	beq.n	800686e <_malloc_trim_r+0x46>
 8006864:	4630      	mov	r0, r6
 8006866:	f000 feb1 	bl	80075cc <__malloc_unlock>
 800686a:	2000      	movs	r0, #0
 800686c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800686e:	4261      	negs	r1, r4
 8006870:	4630      	mov	r0, r6
 8006872:	f001 fbad 	bl	8007fd0 <_sbrk_r>
 8006876:	3001      	adds	r0, #1
 8006878:	d00d      	beq.n	8006896 <_malloc_trim_r+0x6e>
 800687a:	4b10      	ldr	r3, [pc, #64]	; (80068bc <_malloc_trim_r+0x94>)
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	6819      	ldr	r1, [r3, #0]
 8006880:	1b2d      	subs	r5, r5, r4
 8006882:	f045 0501 	orr.w	r5, r5, #1
 8006886:	4630      	mov	r0, r6
 8006888:	1b09      	subs	r1, r1, r4
 800688a:	6055      	str	r5, [r2, #4]
 800688c:	6019      	str	r1, [r3, #0]
 800688e:	f000 fe9d 	bl	80075cc <__malloc_unlock>
 8006892:	2001      	movs	r0, #1
 8006894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006896:	2100      	movs	r1, #0
 8006898:	4630      	mov	r0, r6
 800689a:	f001 fb99 	bl	8007fd0 <_sbrk_r>
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	1a83      	subs	r3, r0, r2
 80068a2:	2b0f      	cmp	r3, #15
 80068a4:	ddde      	ble.n	8006864 <_malloc_trim_r+0x3c>
 80068a6:	4c06      	ldr	r4, [pc, #24]	; (80068c0 <_malloc_trim_r+0x98>)
 80068a8:	4904      	ldr	r1, [pc, #16]	; (80068bc <_malloc_trim_r+0x94>)
 80068aa:	6824      	ldr	r4, [r4, #0]
 80068ac:	f043 0301 	orr.w	r3, r3, #1
 80068b0:	1b00      	subs	r0, r0, r4
 80068b2:	6053      	str	r3, [r2, #4]
 80068b4:	6008      	str	r0, [r1, #0]
 80068b6:	e7d5      	b.n	8006864 <_malloc_trim_r+0x3c>
 80068b8:	20000464 	.word	0x20000464
 80068bc:	20000a4c 	.word	0x20000a4c
 80068c0:	20000870 	.word	0x20000870

080068c4 <_free_r>:
 80068c4:	2900      	cmp	r1, #0
 80068c6:	d045      	beq.n	8006954 <_free_r+0x90>
 80068c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068cc:	460d      	mov	r5, r1
 80068ce:	4680      	mov	r8, r0
 80068d0:	f000 fe7a 	bl	80075c8 <__malloc_lock>
 80068d4:	f855 7c04 	ldr.w	r7, [r5, #-4]
 80068d8:	496a      	ldr	r1, [pc, #424]	; (8006a84 <_free_r+0x1c0>)
 80068da:	f027 0301 	bic.w	r3, r7, #1
 80068de:	f1a5 0408 	sub.w	r4, r5, #8
 80068e2:	18e2      	adds	r2, r4, r3
 80068e4:	688e      	ldr	r6, [r1, #8]
 80068e6:	6850      	ldr	r0, [r2, #4]
 80068e8:	42b2      	cmp	r2, r6
 80068ea:	f020 0003 	bic.w	r0, r0, #3
 80068ee:	d062      	beq.n	80069b6 <_free_r+0xf2>
 80068f0:	07fe      	lsls	r6, r7, #31
 80068f2:	6050      	str	r0, [r2, #4]
 80068f4:	d40b      	bmi.n	800690e <_free_r+0x4a>
 80068f6:	f855 7c08 	ldr.w	r7, [r5, #-8]
 80068fa:	1be4      	subs	r4, r4, r7
 80068fc:	f101 0e08 	add.w	lr, r1, #8
 8006900:	68a5      	ldr	r5, [r4, #8]
 8006902:	4575      	cmp	r5, lr
 8006904:	443b      	add	r3, r7
 8006906:	d06f      	beq.n	80069e8 <_free_r+0x124>
 8006908:	68e7      	ldr	r7, [r4, #12]
 800690a:	60ef      	str	r7, [r5, #12]
 800690c:	60bd      	str	r5, [r7, #8]
 800690e:	1815      	adds	r5, r2, r0
 8006910:	686d      	ldr	r5, [r5, #4]
 8006912:	07ed      	lsls	r5, r5, #31
 8006914:	d542      	bpl.n	800699c <_free_r+0xd8>
 8006916:	f043 0201 	orr.w	r2, r3, #1
 800691a:	6062      	str	r2, [r4, #4]
 800691c:	50e3      	str	r3, [r4, r3]
 800691e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006922:	d218      	bcs.n	8006956 <_free_r+0x92>
 8006924:	08db      	lsrs	r3, r3, #3
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	684d      	ldr	r5, [r1, #4]
 800692a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
 800692e:	60a7      	str	r7, [r4, #8]
 8006930:	2001      	movs	r0, #1
 8006932:	109b      	asrs	r3, r3, #2
 8006934:	fa00 f303 	lsl.w	r3, r0, r3
 8006938:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
 800693c:	431d      	orrs	r5, r3
 800693e:	3808      	subs	r0, #8
 8006940:	60e0      	str	r0, [r4, #12]
 8006942:	604d      	str	r5, [r1, #4]
 8006944:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
 8006948:	60fc      	str	r4, [r7, #12]
 800694a:	4640      	mov	r0, r8
 800694c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006950:	f000 be3c 	b.w	80075cc <__malloc_unlock>
 8006954:	4770      	bx	lr
 8006956:	0a5a      	lsrs	r2, r3, #9
 8006958:	2a04      	cmp	r2, #4
 800695a:	d853      	bhi.n	8006a04 <_free_r+0x140>
 800695c:	099a      	lsrs	r2, r3, #6
 800695e:	f102 0739 	add.w	r7, r2, #57	; 0x39
 8006962:	007f      	lsls	r7, r7, #1
 8006964:	f102 0538 	add.w	r5, r2, #56	; 0x38
 8006968:	eb01 0087 	add.w	r0, r1, r7, lsl #2
 800696c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
 8006970:	4944      	ldr	r1, [pc, #272]	; (8006a84 <_free_r+0x1c0>)
 8006972:	3808      	subs	r0, #8
 8006974:	4290      	cmp	r0, r2
 8006976:	d04d      	beq.n	8006a14 <_free_r+0x150>
 8006978:	6851      	ldr	r1, [r2, #4]
 800697a:	f021 0103 	bic.w	r1, r1, #3
 800697e:	428b      	cmp	r3, r1
 8006980:	d202      	bcs.n	8006988 <_free_r+0xc4>
 8006982:	6892      	ldr	r2, [r2, #8]
 8006984:	4290      	cmp	r0, r2
 8006986:	d1f7      	bne.n	8006978 <_free_r+0xb4>
 8006988:	68d0      	ldr	r0, [r2, #12]
 800698a:	60e0      	str	r0, [r4, #12]
 800698c:	60a2      	str	r2, [r4, #8]
 800698e:	6084      	str	r4, [r0, #8]
 8006990:	60d4      	str	r4, [r2, #12]
 8006992:	4640      	mov	r0, r8
 8006994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006998:	f000 be18 	b.w	80075cc <__malloc_unlock>
 800699c:	6895      	ldr	r5, [r2, #8]
 800699e:	4f3a      	ldr	r7, [pc, #232]	; (8006a88 <_free_r+0x1c4>)
 80069a0:	42bd      	cmp	r5, r7
 80069a2:	4403      	add	r3, r0
 80069a4:	d03f      	beq.n	8006a26 <_free_r+0x162>
 80069a6:	68d0      	ldr	r0, [r2, #12]
 80069a8:	60e8      	str	r0, [r5, #12]
 80069aa:	f043 0201 	orr.w	r2, r3, #1
 80069ae:	6085      	str	r5, [r0, #8]
 80069b0:	6062      	str	r2, [r4, #4]
 80069b2:	50e3      	str	r3, [r4, r3]
 80069b4:	e7b3      	b.n	800691e <_free_r+0x5a>
 80069b6:	07ff      	lsls	r7, r7, #31
 80069b8:	4403      	add	r3, r0
 80069ba:	d407      	bmi.n	80069cc <_free_r+0x108>
 80069bc:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80069c0:	1aa4      	subs	r4, r4, r2
 80069c2:	4413      	add	r3, r2
 80069c4:	68a0      	ldr	r0, [r4, #8]
 80069c6:	68e2      	ldr	r2, [r4, #12]
 80069c8:	60c2      	str	r2, [r0, #12]
 80069ca:	6090      	str	r0, [r2, #8]
 80069cc:	4a2f      	ldr	r2, [pc, #188]	; (8006a8c <_free_r+0x1c8>)
 80069ce:	6812      	ldr	r2, [r2, #0]
 80069d0:	f043 0001 	orr.w	r0, r3, #1
 80069d4:	4293      	cmp	r3, r2
 80069d6:	6060      	str	r0, [r4, #4]
 80069d8:	608c      	str	r4, [r1, #8]
 80069da:	d3b6      	bcc.n	800694a <_free_r+0x86>
 80069dc:	4b2c      	ldr	r3, [pc, #176]	; (8006a90 <_free_r+0x1cc>)
 80069de:	4640      	mov	r0, r8
 80069e0:	6819      	ldr	r1, [r3, #0]
 80069e2:	f7ff ff21 	bl	8006828 <_malloc_trim_r>
 80069e6:	e7b0      	b.n	800694a <_free_r+0x86>
 80069e8:	1811      	adds	r1, r2, r0
 80069ea:	6849      	ldr	r1, [r1, #4]
 80069ec:	07c9      	lsls	r1, r1, #31
 80069ee:	d444      	bmi.n	8006a7a <_free_r+0x1b6>
 80069f0:	6891      	ldr	r1, [r2, #8]
 80069f2:	68d2      	ldr	r2, [r2, #12]
 80069f4:	60ca      	str	r2, [r1, #12]
 80069f6:	4403      	add	r3, r0
 80069f8:	f043 0001 	orr.w	r0, r3, #1
 80069fc:	6091      	str	r1, [r2, #8]
 80069fe:	6060      	str	r0, [r4, #4]
 8006a00:	50e3      	str	r3, [r4, r3]
 8006a02:	e7a2      	b.n	800694a <_free_r+0x86>
 8006a04:	2a14      	cmp	r2, #20
 8006a06:	d817      	bhi.n	8006a38 <_free_r+0x174>
 8006a08:	f102 075c 	add.w	r7, r2, #92	; 0x5c
 8006a0c:	007f      	lsls	r7, r7, #1
 8006a0e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 8006a12:	e7a9      	b.n	8006968 <_free_r+0xa4>
 8006a14:	10aa      	asrs	r2, r5, #2
 8006a16:	684b      	ldr	r3, [r1, #4]
 8006a18:	2501      	movs	r5, #1
 8006a1a:	fa05 f202 	lsl.w	r2, r5, r2
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	604b      	str	r3, [r1, #4]
 8006a22:	4602      	mov	r2, r0
 8006a24:	e7b1      	b.n	800698a <_free_r+0xc6>
 8006a26:	f043 0201 	orr.w	r2, r3, #1
 8006a2a:	614c      	str	r4, [r1, #20]
 8006a2c:	610c      	str	r4, [r1, #16]
 8006a2e:	60e5      	str	r5, [r4, #12]
 8006a30:	60a5      	str	r5, [r4, #8]
 8006a32:	6062      	str	r2, [r4, #4]
 8006a34:	50e3      	str	r3, [r4, r3]
 8006a36:	e788      	b.n	800694a <_free_r+0x86>
 8006a38:	2a54      	cmp	r2, #84	; 0x54
 8006a3a:	d806      	bhi.n	8006a4a <_free_r+0x186>
 8006a3c:	0b1a      	lsrs	r2, r3, #12
 8006a3e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
 8006a42:	007f      	lsls	r7, r7, #1
 8006a44:	f102 056e 	add.w	r5, r2, #110	; 0x6e
 8006a48:	e78e      	b.n	8006968 <_free_r+0xa4>
 8006a4a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006a4e:	d806      	bhi.n	8006a5e <_free_r+0x19a>
 8006a50:	0bda      	lsrs	r2, r3, #15
 8006a52:	f102 0778 	add.w	r7, r2, #120	; 0x78
 8006a56:	007f      	lsls	r7, r7, #1
 8006a58:	f102 0577 	add.w	r5, r2, #119	; 0x77
 8006a5c:	e784      	b.n	8006968 <_free_r+0xa4>
 8006a5e:	f240 5054 	movw	r0, #1364	; 0x554
 8006a62:	4282      	cmp	r2, r0
 8006a64:	d806      	bhi.n	8006a74 <_free_r+0x1b0>
 8006a66:	0c9a      	lsrs	r2, r3, #18
 8006a68:	f102 077d 	add.w	r7, r2, #125	; 0x7d
 8006a6c:	007f      	lsls	r7, r7, #1
 8006a6e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
 8006a72:	e779      	b.n	8006968 <_free_r+0xa4>
 8006a74:	27fe      	movs	r7, #254	; 0xfe
 8006a76:	257e      	movs	r5, #126	; 0x7e
 8006a78:	e776      	b.n	8006968 <_free_r+0xa4>
 8006a7a:	f043 0201 	orr.w	r2, r3, #1
 8006a7e:	6062      	str	r2, [r4, #4]
 8006a80:	50e3      	str	r3, [r4, r3]
 8006a82:	e762      	b.n	800694a <_free_r+0x86>
 8006a84:	20000464 	.word	0x20000464
 8006a88:	2000046c 	.word	0x2000046c
 8006a8c:	2000086c 	.word	0x2000086c
 8006a90:	20000a48 	.word	0x20000a48

08006a94 <__sfvwrite_r>:
 8006a94:	6893      	ldr	r3, [r2, #8]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d076      	beq.n	8006b88 <__sfvwrite_r+0xf4>
 8006a9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a9e:	898b      	ldrh	r3, [r1, #12]
 8006aa0:	b085      	sub	sp, #20
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	0719      	lsls	r1, r3, #28
 8006aa6:	9001      	str	r0, [sp, #4]
 8006aa8:	4616      	mov	r6, r2
 8006aaa:	d529      	bpl.n	8006b00 <__sfvwrite_r+0x6c>
 8006aac:	6922      	ldr	r2, [r4, #16]
 8006aae:	b33a      	cbz	r2, 8006b00 <__sfvwrite_r+0x6c>
 8006ab0:	f003 0802 	and.w	r8, r3, #2
 8006ab4:	fa1f f088 	uxth.w	r0, r8
 8006ab8:	6835      	ldr	r5, [r6, #0]
 8006aba:	2800      	cmp	r0, #0
 8006abc:	d02f      	beq.n	8006b1e <__sfvwrite_r+0x8a>
 8006abe:	f04f 0900 	mov.w	r9, #0
 8006ac2:	4fb4      	ldr	r7, [pc, #720]	; (8006d94 <__sfvwrite_r+0x300>)
 8006ac4:	46c8      	mov	r8, r9
 8006ac6:	46b2      	mov	sl, r6
 8006ac8:	45b8      	cmp	r8, r7
 8006aca:	4643      	mov	r3, r8
 8006acc:	464a      	mov	r2, r9
 8006ace:	bf28      	it	cs
 8006ad0:	463b      	movcs	r3, r7
 8006ad2:	9801      	ldr	r0, [sp, #4]
 8006ad4:	f1b8 0f00 	cmp.w	r8, #0
 8006ad8:	d050      	beq.n	8006b7c <__sfvwrite_r+0xe8>
 8006ada:	69e1      	ldr	r1, [r4, #28]
 8006adc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ade:	47b0      	blx	r6
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	dd71      	ble.n	8006bc8 <__sfvwrite_r+0x134>
 8006ae4:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006ae8:	1a1b      	subs	r3, r3, r0
 8006aea:	4481      	add	r9, r0
 8006aec:	ebc0 0808 	rsb	r8, r0, r8
 8006af0:	f8ca 3008 	str.w	r3, [sl, #8]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1e7      	bne.n	8006ac8 <__sfvwrite_r+0x34>
 8006af8:	2000      	movs	r0, #0
 8006afa:	b005      	add	sp, #20
 8006afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b00:	4621      	mov	r1, r4
 8006b02:	9801      	ldr	r0, [sp, #4]
 8006b04:	f7fe fd40 	bl	8005588 <__swsetup_r>
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	f040 813a 	bne.w	8006d82 <__sfvwrite_r+0x2ee>
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	6835      	ldr	r5, [r6, #0]
 8006b12:	f003 0802 	and.w	r8, r3, #2
 8006b16:	fa1f f088 	uxth.w	r0, r8
 8006b1a:	2800      	cmp	r0, #0
 8006b1c:	d1cf      	bne.n	8006abe <__sfvwrite_r+0x2a>
 8006b1e:	f013 0901 	ands.w	r9, r3, #1
 8006b22:	d15b      	bne.n	8006bdc <__sfvwrite_r+0x148>
 8006b24:	464f      	mov	r7, r9
 8006b26:	9602      	str	r6, [sp, #8]
 8006b28:	b31f      	cbz	r7, 8006b72 <__sfvwrite_r+0xde>
 8006b2a:	059a      	lsls	r2, r3, #22
 8006b2c:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8006b30:	d52c      	bpl.n	8006b8c <__sfvwrite_r+0xf8>
 8006b32:	4547      	cmp	r7, r8
 8006b34:	46c2      	mov	sl, r8
 8006b36:	f0c0 80a4 	bcc.w	8006c82 <__sfvwrite_r+0x1ee>
 8006b3a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8006b3e:	f040 80b1 	bne.w	8006ca4 <__sfvwrite_r+0x210>
 8006b42:	6820      	ldr	r0, [r4, #0]
 8006b44:	4652      	mov	r2, sl
 8006b46:	4649      	mov	r1, r9
 8006b48:	f000 fcda 	bl	8007500 <memmove>
 8006b4c:	68a0      	ldr	r0, [r4, #8]
 8006b4e:	6823      	ldr	r3, [r4, #0]
 8006b50:	ebc8 0000 	rsb	r0, r8, r0
 8006b54:	4453      	add	r3, sl
 8006b56:	60a0      	str	r0, [r4, #8]
 8006b58:	6023      	str	r3, [r4, #0]
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	9a02      	ldr	r2, [sp, #8]
 8006b5e:	6893      	ldr	r3, [r2, #8]
 8006b60:	1a1b      	subs	r3, r3, r0
 8006b62:	4481      	add	r9, r0
 8006b64:	1a3f      	subs	r7, r7, r0
 8006b66:	6093      	str	r3, [r2, #8]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d0c5      	beq.n	8006af8 <__sfvwrite_r+0x64>
 8006b6c:	89a3      	ldrh	r3, [r4, #12]
 8006b6e:	2f00      	cmp	r7, #0
 8006b70:	d1db      	bne.n	8006b2a <__sfvwrite_r+0x96>
 8006b72:	f8d5 9000 	ldr.w	r9, [r5]
 8006b76:	686f      	ldr	r7, [r5, #4]
 8006b78:	3508      	adds	r5, #8
 8006b7a:	e7d5      	b.n	8006b28 <__sfvwrite_r+0x94>
 8006b7c:	f8d5 9000 	ldr.w	r9, [r5]
 8006b80:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8006b84:	3508      	adds	r5, #8
 8006b86:	e79f      	b.n	8006ac8 <__sfvwrite_r+0x34>
 8006b88:	2000      	movs	r0, #0
 8006b8a:	4770      	bx	lr
 8006b8c:	6820      	ldr	r0, [r4, #0]
 8006b8e:	6923      	ldr	r3, [r4, #16]
 8006b90:	4298      	cmp	r0, r3
 8006b92:	d803      	bhi.n	8006b9c <__sfvwrite_r+0x108>
 8006b94:	6961      	ldr	r1, [r4, #20]
 8006b96:	428f      	cmp	r7, r1
 8006b98:	f080 80b7 	bcs.w	8006d0a <__sfvwrite_r+0x276>
 8006b9c:	45b8      	cmp	r8, r7
 8006b9e:	bf28      	it	cs
 8006ba0:	46b8      	movcs	r8, r7
 8006ba2:	4642      	mov	r2, r8
 8006ba4:	4649      	mov	r1, r9
 8006ba6:	f000 fcab 	bl	8007500 <memmove>
 8006baa:	68a3      	ldr	r3, [r4, #8]
 8006bac:	6822      	ldr	r2, [r4, #0]
 8006bae:	ebc8 0303 	rsb	r3, r8, r3
 8006bb2:	4442      	add	r2, r8
 8006bb4:	60a3      	str	r3, [r4, #8]
 8006bb6:	6022      	str	r2, [r4, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d149      	bne.n	8006c50 <__sfvwrite_r+0x1bc>
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	9801      	ldr	r0, [sp, #4]
 8006bc0:	f7ff fd94 	bl	80066ec <_fflush_r>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	d043      	beq.n	8006c50 <__sfvwrite_r+0x1bc>
 8006bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd4:	81a3      	strh	r3, [r4, #12]
 8006bd6:	b005      	add	sp, #20
 8006bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bdc:	4680      	mov	r8, r0
 8006bde:	9002      	str	r0, [sp, #8]
 8006be0:	4682      	mov	sl, r0
 8006be2:	4681      	mov	r9, r0
 8006be4:	f1b9 0f00 	cmp.w	r9, #0
 8006be8:	d02a      	beq.n	8006c40 <__sfvwrite_r+0x1ac>
 8006bea:	9b02      	ldr	r3, [sp, #8]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d04c      	beq.n	8006c8a <__sfvwrite_r+0x1f6>
 8006bf0:	6820      	ldr	r0, [r4, #0]
 8006bf2:	6923      	ldr	r3, [r4, #16]
 8006bf4:	6962      	ldr	r2, [r4, #20]
 8006bf6:	45c8      	cmp	r8, r9
 8006bf8:	46c3      	mov	fp, r8
 8006bfa:	bf28      	it	cs
 8006bfc:	46cb      	movcs	fp, r9
 8006bfe:	4298      	cmp	r0, r3
 8006c00:	465f      	mov	r7, fp
 8006c02:	d904      	bls.n	8006c0e <__sfvwrite_r+0x17a>
 8006c04:	68a3      	ldr	r3, [r4, #8]
 8006c06:	4413      	add	r3, r2
 8006c08:	459b      	cmp	fp, r3
 8006c0a:	f300 8090 	bgt.w	8006d2e <__sfvwrite_r+0x29a>
 8006c0e:	4593      	cmp	fp, r2
 8006c10:	db20      	blt.n	8006c54 <__sfvwrite_r+0x1c0>
 8006c12:	4613      	mov	r3, r2
 8006c14:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8006c16:	69e1      	ldr	r1, [r4, #28]
 8006c18:	9801      	ldr	r0, [sp, #4]
 8006c1a:	4652      	mov	r2, sl
 8006c1c:	47b8      	blx	r7
 8006c1e:	1e07      	subs	r7, r0, #0
 8006c20:	ddd2      	ble.n	8006bc8 <__sfvwrite_r+0x134>
 8006c22:	ebb8 0807 	subs.w	r8, r8, r7
 8006c26:	d023      	beq.n	8006c70 <__sfvwrite_r+0x1dc>
 8006c28:	68b3      	ldr	r3, [r6, #8]
 8006c2a:	1bdb      	subs	r3, r3, r7
 8006c2c:	44ba      	add	sl, r7
 8006c2e:	ebc7 0909 	rsb	r9, r7, r9
 8006c32:	60b3      	str	r3, [r6, #8]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f43f af5f 	beq.w	8006af8 <__sfvwrite_r+0x64>
 8006c3a:	f1b9 0f00 	cmp.w	r9, #0
 8006c3e:	d1d4      	bne.n	8006bea <__sfvwrite_r+0x156>
 8006c40:	2300      	movs	r3, #0
 8006c42:	f8d5 a000 	ldr.w	sl, [r5]
 8006c46:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8006c4a:	9302      	str	r3, [sp, #8]
 8006c4c:	3508      	adds	r5, #8
 8006c4e:	e7c9      	b.n	8006be4 <__sfvwrite_r+0x150>
 8006c50:	4640      	mov	r0, r8
 8006c52:	e783      	b.n	8006b5c <__sfvwrite_r+0xc8>
 8006c54:	465a      	mov	r2, fp
 8006c56:	4651      	mov	r1, sl
 8006c58:	f000 fc52 	bl	8007500 <memmove>
 8006c5c:	68a2      	ldr	r2, [r4, #8]
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	ebcb 0202 	rsb	r2, fp, r2
 8006c64:	445b      	add	r3, fp
 8006c66:	ebb8 0807 	subs.w	r8, r8, r7
 8006c6a:	60a2      	str	r2, [r4, #8]
 8006c6c:	6023      	str	r3, [r4, #0]
 8006c6e:	d1db      	bne.n	8006c28 <__sfvwrite_r+0x194>
 8006c70:	4621      	mov	r1, r4
 8006c72:	9801      	ldr	r0, [sp, #4]
 8006c74:	f7ff fd3a 	bl	80066ec <_fflush_r>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d1a5      	bne.n	8006bc8 <__sfvwrite_r+0x134>
 8006c7c:	f8cd 8008 	str.w	r8, [sp, #8]
 8006c80:	e7d2      	b.n	8006c28 <__sfvwrite_r+0x194>
 8006c82:	6820      	ldr	r0, [r4, #0]
 8006c84:	46b8      	mov	r8, r7
 8006c86:	46ba      	mov	sl, r7
 8006c88:	e75c      	b.n	8006b44 <__sfvwrite_r+0xb0>
 8006c8a:	464a      	mov	r2, r9
 8006c8c:	210a      	movs	r1, #10
 8006c8e:	4650      	mov	r0, sl
 8006c90:	f000 fbe6 	bl	8007460 <memchr>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d06f      	beq.n	8006d78 <__sfvwrite_r+0x2e4>
 8006c98:	3001      	adds	r0, #1
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	ebca 0800 	rsb	r8, sl, r0
 8006ca0:	9302      	str	r3, [sp, #8]
 8006ca2:	e7a5      	b.n	8006bf0 <__sfvwrite_r+0x15c>
 8006ca4:	6962      	ldr	r2, [r4, #20]
 8006ca6:	6820      	ldr	r0, [r4, #0]
 8006ca8:	6921      	ldr	r1, [r4, #16]
 8006caa:	eb02 0842 	add.w	r8, r2, r2, lsl #1
 8006cae:	ebc1 0a00 	rsb	sl, r1, r0
 8006cb2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
 8006cb6:	f10a 0001 	add.w	r0, sl, #1
 8006cba:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006cbe:	4438      	add	r0, r7
 8006cc0:	4540      	cmp	r0, r8
 8006cc2:	4642      	mov	r2, r8
 8006cc4:	bf84      	itt	hi
 8006cc6:	4680      	movhi	r8, r0
 8006cc8:	4642      	movhi	r2, r8
 8006cca:	055b      	lsls	r3, r3, #21
 8006ccc:	d542      	bpl.n	8006d54 <__sfvwrite_r+0x2c0>
 8006cce:	4611      	mov	r1, r2
 8006cd0:	9801      	ldr	r0, [sp, #4]
 8006cd2:	f000 f90d 	bl	8006ef0 <_malloc_r>
 8006cd6:	4683      	mov	fp, r0
 8006cd8:	2800      	cmp	r0, #0
 8006cda:	d055      	beq.n	8006d88 <__sfvwrite_r+0x2f4>
 8006cdc:	4652      	mov	r2, sl
 8006cde:	6921      	ldr	r1, [r4, #16]
 8006ce0:	f7fb fb10 	bl	8002304 <memcpy>
 8006ce4:	89a3      	ldrh	r3, [r4, #12]
 8006ce6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006cea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cee:	81a3      	strh	r3, [r4, #12]
 8006cf0:	ebca 0308 	rsb	r3, sl, r8
 8006cf4:	eb0b 000a 	add.w	r0, fp, sl
 8006cf8:	f8c4 8014 	str.w	r8, [r4, #20]
 8006cfc:	f8c4 b010 	str.w	fp, [r4, #16]
 8006d00:	6020      	str	r0, [r4, #0]
 8006d02:	60a3      	str	r3, [r4, #8]
 8006d04:	46b8      	mov	r8, r7
 8006d06:	46ba      	mov	sl, r7
 8006d08:	e71c      	b.n	8006b44 <__sfvwrite_r+0xb0>
 8006d0a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8006d0e:	42bb      	cmp	r3, r7
 8006d10:	bf28      	it	cs
 8006d12:	463b      	movcs	r3, r7
 8006d14:	464a      	mov	r2, r9
 8006d16:	fb93 f3f1 	sdiv	r3, r3, r1
 8006d1a:	9801      	ldr	r0, [sp, #4]
 8006d1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006d1e:	fb01 f303 	mul.w	r3, r1, r3
 8006d22:	69e1      	ldr	r1, [r4, #28]
 8006d24:	47b0      	blx	r6
 8006d26:	2800      	cmp	r0, #0
 8006d28:	f73f af18 	bgt.w	8006b5c <__sfvwrite_r+0xc8>
 8006d2c:	e74c      	b.n	8006bc8 <__sfvwrite_r+0x134>
 8006d2e:	461a      	mov	r2, r3
 8006d30:	4651      	mov	r1, sl
 8006d32:	9303      	str	r3, [sp, #12]
 8006d34:	f000 fbe4 	bl	8007500 <memmove>
 8006d38:	6822      	ldr	r2, [r4, #0]
 8006d3a:	9b03      	ldr	r3, [sp, #12]
 8006d3c:	9801      	ldr	r0, [sp, #4]
 8006d3e:	441a      	add	r2, r3
 8006d40:	6022      	str	r2, [r4, #0]
 8006d42:	4621      	mov	r1, r4
 8006d44:	f7ff fcd2 	bl	80066ec <_fflush_r>
 8006d48:	9b03      	ldr	r3, [sp, #12]
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	f47f af3c 	bne.w	8006bc8 <__sfvwrite_r+0x134>
 8006d50:	461f      	mov	r7, r3
 8006d52:	e766      	b.n	8006c22 <__sfvwrite_r+0x18e>
 8006d54:	9801      	ldr	r0, [sp, #4]
 8006d56:	f000 ff4b 	bl	8007bf0 <_realloc_r>
 8006d5a:	4683      	mov	fp, r0
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	d1c7      	bne.n	8006cf0 <__sfvwrite_r+0x25c>
 8006d60:	9d01      	ldr	r5, [sp, #4]
 8006d62:	6921      	ldr	r1, [r4, #16]
 8006d64:	4628      	mov	r0, r5
 8006d66:	f7ff fdad 	bl	80068c4 <_free_r>
 8006d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d6e:	220c      	movs	r2, #12
 8006d70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d74:	602a      	str	r2, [r5, #0]
 8006d76:	e729      	b.n	8006bcc <__sfvwrite_r+0x138>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	f109 0801 	add.w	r8, r9, #1
 8006d7e:	9302      	str	r3, [sp, #8]
 8006d80:	e736      	b.n	8006bf0 <__sfvwrite_r+0x15c>
 8006d82:	f04f 30ff 	mov.w	r0, #4294967295
 8006d86:	e6b8      	b.n	8006afa <__sfvwrite_r+0x66>
 8006d88:	9a01      	ldr	r2, [sp, #4]
 8006d8a:	230c      	movs	r3, #12
 8006d8c:	6013      	str	r3, [r2, #0]
 8006d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d92:	e71b      	b.n	8006bcc <__sfvwrite_r+0x138>
 8006d94:	7ffffc00 	.word	0x7ffffc00

08006d98 <_fwalk_reent>:
 8006d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d9c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 8006da0:	d01f      	beq.n	8006de2 <_fwalk_reent+0x4a>
 8006da2:	4688      	mov	r8, r1
 8006da4:	4606      	mov	r6, r0
 8006da6:	f04f 0900 	mov.w	r9, #0
 8006daa:	687d      	ldr	r5, [r7, #4]
 8006dac:	68bc      	ldr	r4, [r7, #8]
 8006dae:	3d01      	subs	r5, #1
 8006db0:	d411      	bmi.n	8006dd6 <_fwalk_reent+0x3e>
 8006db2:	89a3      	ldrh	r3, [r4, #12]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	f105 35ff 	add.w	r5, r5, #4294967295
 8006dba:	d908      	bls.n	8006dce <_fwalk_reent+0x36>
 8006dbc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	4621      	mov	r1, r4
 8006dc4:	4630      	mov	r0, r6
 8006dc6:	d002      	beq.n	8006dce <_fwalk_reent+0x36>
 8006dc8:	47c0      	blx	r8
 8006dca:	ea49 0900 	orr.w	r9, r9, r0
 8006dce:	1c6b      	adds	r3, r5, #1
 8006dd0:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8006dd4:	d1ed      	bne.n	8006db2 <_fwalk_reent+0x1a>
 8006dd6:	683f      	ldr	r7, [r7, #0]
 8006dd8:	2f00      	cmp	r7, #0
 8006dda:	d1e6      	bne.n	8006daa <_fwalk_reent+0x12>
 8006ddc:	4648      	mov	r0, r9
 8006dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006de2:	46b9      	mov	r9, r7
 8006de4:	4648      	mov	r0, r9
 8006de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dea:	bf00      	nop

08006dec <_localeconv_r>:
 8006dec:	4a04      	ldr	r2, [pc, #16]	; (8006e00 <_localeconv_r+0x14>)
 8006dee:	4b05      	ldr	r3, [pc, #20]	; (8006e04 <_localeconv_r+0x18>)
 8006df0:	6812      	ldr	r2, [r2, #0]
 8006df2:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8006df4:	2800      	cmp	r0, #0
 8006df6:	bf08      	it	eq
 8006df8:	4618      	moveq	r0, r3
 8006dfa:	30f0      	adds	r0, #240	; 0xf0
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	20000460 	.word	0x20000460
 8006e04:	20000874 	.word	0x20000874

08006e08 <__swhatbuf_r>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	460d      	mov	r5, r1
 8006e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e10:	2900      	cmp	r1, #0
 8006e12:	b090      	sub	sp, #64	; 0x40
 8006e14:	4614      	mov	r4, r2
 8006e16:	461e      	mov	r6, r3
 8006e18:	db14      	blt.n	8006e44 <__swhatbuf_r+0x3c>
 8006e1a:	aa01      	add	r2, sp, #4
 8006e1c:	f001 faee 	bl	80083fc <_fstat_r>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	db0f      	blt.n	8006e44 <__swhatbuf_r+0x3c>
 8006e24:	9a02      	ldr	r2, [sp, #8]
 8006e26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e2a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
 8006e2e:	fab2 f282 	clz	r2, r2
 8006e32:	0952      	lsrs	r2, r2, #5
 8006e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006e3c:	6032      	str	r2, [r6, #0]
 8006e3e:	6023      	str	r3, [r4, #0]
 8006e40:	b010      	add	sp, #64	; 0x40
 8006e42:	bd70      	pop	{r4, r5, r6, pc}
 8006e44:	89a8      	ldrh	r0, [r5, #12]
 8006e46:	f000 0080 	and.w	r0, r0, #128	; 0x80
 8006e4a:	b282      	uxth	r2, r0
 8006e4c:	2000      	movs	r0, #0
 8006e4e:	6030      	str	r0, [r6, #0]
 8006e50:	b11a      	cbz	r2, 8006e5a <__swhatbuf_r+0x52>
 8006e52:	2340      	movs	r3, #64	; 0x40
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	b010      	add	sp, #64	; 0x40
 8006e58:	bd70      	pop	{r4, r5, r6, pc}
 8006e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e5e:	4610      	mov	r0, r2
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	b010      	add	sp, #64	; 0x40
 8006e64:	bd70      	pop	{r4, r5, r6, pc}
 8006e66:	bf00      	nop

08006e68 <__smakebuf_r>:
 8006e68:	898a      	ldrh	r2, [r1, #12]
 8006e6a:	0792      	lsls	r2, r2, #30
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	d506      	bpl.n	8006e7e <__smakebuf_r+0x16>
 8006e70:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e74:	2101      	movs	r1, #1
 8006e76:	601a      	str	r2, [r3, #0]
 8006e78:	611a      	str	r2, [r3, #16]
 8006e7a:	6159      	str	r1, [r3, #20]
 8006e7c:	4770      	bx	lr
 8006e7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e80:	b083      	sub	sp, #12
 8006e82:	ab01      	add	r3, sp, #4
 8006e84:	466a      	mov	r2, sp
 8006e86:	460c      	mov	r4, r1
 8006e88:	4605      	mov	r5, r0
 8006e8a:	f7ff ffbd 	bl	8006e08 <__swhatbuf_r>
 8006e8e:	9900      	ldr	r1, [sp, #0]
 8006e90:	4606      	mov	r6, r0
 8006e92:	4628      	mov	r0, r5
 8006e94:	f000 f82c 	bl	8006ef0 <_malloc_r>
 8006e98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e9c:	b1d0      	cbz	r0, 8006ed4 <__smakebuf_r+0x6c>
 8006e9e:	9a01      	ldr	r2, [sp, #4]
 8006ea0:	4f12      	ldr	r7, [pc, #72]	; (8006eec <__smakebuf_r+0x84>)
 8006ea2:	9900      	ldr	r1, [sp, #0]
 8006ea4:	63ef      	str	r7, [r5, #60]	; 0x3c
 8006ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eaa:	81a3      	strh	r3, [r4, #12]
 8006eac:	6020      	str	r0, [r4, #0]
 8006eae:	6120      	str	r0, [r4, #16]
 8006eb0:	6161      	str	r1, [r4, #20]
 8006eb2:	b91a      	cbnz	r2, 8006ebc <__smakebuf_r+0x54>
 8006eb4:	4333      	orrs	r3, r6
 8006eb6:	81a3      	strh	r3, [r4, #12]
 8006eb8:	b003      	add	sp, #12
 8006eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ec2:	f001 faaf 	bl	8008424 <_isatty_r>
 8006ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eca:	2800      	cmp	r0, #0
 8006ecc:	d0f2      	beq.n	8006eb4 <__smakebuf_r+0x4c>
 8006ece:	f043 0301 	orr.w	r3, r3, #1
 8006ed2:	e7ef      	b.n	8006eb4 <__smakebuf_r+0x4c>
 8006ed4:	059a      	lsls	r2, r3, #22
 8006ed6:	d4ef      	bmi.n	8006eb8 <__smakebuf_r+0x50>
 8006ed8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006edc:	f043 0302 	orr.w	r3, r3, #2
 8006ee0:	2101      	movs	r1, #1
 8006ee2:	81a3      	strh	r3, [r4, #12]
 8006ee4:	6022      	str	r2, [r4, #0]
 8006ee6:	6122      	str	r2, [r4, #16]
 8006ee8:	6161      	str	r1, [r4, #20]
 8006eea:	e7e5      	b.n	8006eb8 <__smakebuf_r+0x50>
 8006eec:	08006719 	.word	0x08006719

08006ef0 <_malloc_r>:
 8006ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef4:	f101 050b 	add.w	r5, r1, #11
 8006ef8:	2d16      	cmp	r5, #22
 8006efa:	b083      	sub	sp, #12
 8006efc:	4606      	mov	r6, r0
 8006efe:	f240 809f 	bls.w	8007040 <_malloc_r+0x150>
 8006f02:	f035 0507 	bics.w	r5, r5, #7
 8006f06:	f100 80bf 	bmi.w	8007088 <_malloc_r+0x198>
 8006f0a:	42a9      	cmp	r1, r5
 8006f0c:	f200 80bc 	bhi.w	8007088 <_malloc_r+0x198>
 8006f10:	f000 fb5a 	bl	80075c8 <__malloc_lock>
 8006f14:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8006f18:	f0c0 829c 	bcc.w	8007454 <_malloc_r+0x564>
 8006f1c:	0a6b      	lsrs	r3, r5, #9
 8006f1e:	f000 80ba 	beq.w	8007096 <_malloc_r+0x1a6>
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	f200 8183 	bhi.w	800722e <_malloc_r+0x33e>
 8006f28:	09a8      	lsrs	r0, r5, #6
 8006f2a:	f100 0e39 	add.w	lr, r0, #57	; 0x39
 8006f2e:	ea4f 034e 	mov.w	r3, lr, lsl #1
 8006f32:	3038      	adds	r0, #56	; 0x38
 8006f34:	4fc4      	ldr	r7, [pc, #784]	; (8007248 <_malloc_r+0x358>)
 8006f36:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006f3a:	f1a3 0108 	sub.w	r1, r3, #8
 8006f3e:	685c      	ldr	r4, [r3, #4]
 8006f40:	42a1      	cmp	r1, r4
 8006f42:	d107      	bne.n	8006f54 <_malloc_r+0x64>
 8006f44:	e0ac      	b.n	80070a0 <_malloc_r+0x1b0>
 8006f46:	2a00      	cmp	r2, #0
 8006f48:	f280 80ac 	bge.w	80070a4 <_malloc_r+0x1b4>
 8006f4c:	68e4      	ldr	r4, [r4, #12]
 8006f4e:	42a1      	cmp	r1, r4
 8006f50:	f000 80a6 	beq.w	80070a0 <_malloc_r+0x1b0>
 8006f54:	6863      	ldr	r3, [r4, #4]
 8006f56:	f023 0303 	bic.w	r3, r3, #3
 8006f5a:	1b5a      	subs	r2, r3, r5
 8006f5c:	2a0f      	cmp	r2, #15
 8006f5e:	ddf2      	ble.n	8006f46 <_malloc_r+0x56>
 8006f60:	49b9      	ldr	r1, [pc, #740]	; (8007248 <_malloc_r+0x358>)
 8006f62:	693c      	ldr	r4, [r7, #16]
 8006f64:	f101 0e08 	add.w	lr, r1, #8
 8006f68:	4574      	cmp	r4, lr
 8006f6a:	f000 81b3 	beq.w	80072d4 <_malloc_r+0x3e4>
 8006f6e:	6863      	ldr	r3, [r4, #4]
 8006f70:	f023 0303 	bic.w	r3, r3, #3
 8006f74:	1b5a      	subs	r2, r3, r5
 8006f76:	2a0f      	cmp	r2, #15
 8006f78:	f300 8199 	bgt.w	80072ae <_malloc_r+0x3be>
 8006f7c:	2a00      	cmp	r2, #0
 8006f7e:	f8c1 e014 	str.w	lr, [r1, #20]
 8006f82:	f8c1 e010 	str.w	lr, [r1, #16]
 8006f86:	f280 809e 	bge.w	80070c6 <_malloc_r+0x1d6>
 8006f8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f8e:	f080 8167 	bcs.w	8007260 <_malloc_r+0x370>
 8006f92:	08db      	lsrs	r3, r3, #3
 8006f94:	f103 0c01 	add.w	ip, r3, #1
 8006f98:	2201      	movs	r2, #1
 8006f9a:	109b      	asrs	r3, r3, #2
 8006f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa0:	684a      	ldr	r2, [r1, #4]
 8006fa2:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
 8006fa6:	f8c4 8008 	str.w	r8, [r4, #8]
 8006faa:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
 8006fae:	431a      	orrs	r2, r3
 8006fb0:	f1a9 0308 	sub.w	r3, r9, #8
 8006fb4:	60e3      	str	r3, [r4, #12]
 8006fb6:	604a      	str	r2, [r1, #4]
 8006fb8:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
 8006fbc:	f8c8 400c 	str.w	r4, [r8, #12]
 8006fc0:	1083      	asrs	r3, r0, #2
 8006fc2:	2401      	movs	r4, #1
 8006fc4:	409c      	lsls	r4, r3
 8006fc6:	4294      	cmp	r4, r2
 8006fc8:	f200 808a 	bhi.w	80070e0 <_malloc_r+0x1f0>
 8006fcc:	4214      	tst	r4, r2
 8006fce:	d106      	bne.n	8006fde <_malloc_r+0xee>
 8006fd0:	f020 0003 	bic.w	r0, r0, #3
 8006fd4:	0064      	lsls	r4, r4, #1
 8006fd6:	4214      	tst	r4, r2
 8006fd8:	f100 0004 	add.w	r0, r0, #4
 8006fdc:	d0fa      	beq.n	8006fd4 <_malloc_r+0xe4>
 8006fde:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8006fe2:	46cc      	mov	ip, r9
 8006fe4:	4680      	mov	r8, r0
 8006fe6:	f8dc 100c 	ldr.w	r1, [ip, #12]
 8006fea:	458c      	cmp	ip, r1
 8006fec:	d107      	bne.n	8006ffe <_malloc_r+0x10e>
 8006fee:	e173      	b.n	80072d8 <_malloc_r+0x3e8>
 8006ff0:	2a00      	cmp	r2, #0
 8006ff2:	f280 8181 	bge.w	80072f8 <_malloc_r+0x408>
 8006ff6:	68c9      	ldr	r1, [r1, #12]
 8006ff8:	458c      	cmp	ip, r1
 8006ffa:	f000 816d 	beq.w	80072d8 <_malloc_r+0x3e8>
 8006ffe:	684b      	ldr	r3, [r1, #4]
 8007000:	f023 0303 	bic.w	r3, r3, #3
 8007004:	1b5a      	subs	r2, r3, r5
 8007006:	2a0f      	cmp	r2, #15
 8007008:	ddf2      	ble.n	8006ff0 <_malloc_r+0x100>
 800700a:	460c      	mov	r4, r1
 800700c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8007010:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8007014:	194b      	adds	r3, r1, r5
 8007016:	f045 0501 	orr.w	r5, r5, #1
 800701a:	604d      	str	r5, [r1, #4]
 800701c:	f042 0101 	orr.w	r1, r2, #1
 8007020:	f8c8 c00c 	str.w	ip, [r8, #12]
 8007024:	4630      	mov	r0, r6
 8007026:	f8cc 8008 	str.w	r8, [ip, #8]
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	613b      	str	r3, [r7, #16]
 800702e:	f8c3 e00c 	str.w	lr, [r3, #12]
 8007032:	f8c3 e008 	str.w	lr, [r3, #8]
 8007036:	6059      	str	r1, [r3, #4]
 8007038:	509a      	str	r2, [r3, r2]
 800703a:	f000 fac7 	bl	80075cc <__malloc_unlock>
 800703e:	e01f      	b.n	8007080 <_malloc_r+0x190>
 8007040:	2910      	cmp	r1, #16
 8007042:	d821      	bhi.n	8007088 <_malloc_r+0x198>
 8007044:	f000 fac0 	bl	80075c8 <__malloc_lock>
 8007048:	2510      	movs	r5, #16
 800704a:	2306      	movs	r3, #6
 800704c:	2002      	movs	r0, #2
 800704e:	4f7e      	ldr	r7, [pc, #504]	; (8007248 <_malloc_r+0x358>)
 8007050:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007054:	f1a3 0208 	sub.w	r2, r3, #8
 8007058:	685c      	ldr	r4, [r3, #4]
 800705a:	4294      	cmp	r4, r2
 800705c:	f000 8145 	beq.w	80072ea <_malloc_r+0x3fa>
 8007060:	6863      	ldr	r3, [r4, #4]
 8007062:	68e1      	ldr	r1, [r4, #12]
 8007064:	68a5      	ldr	r5, [r4, #8]
 8007066:	f023 0303 	bic.w	r3, r3, #3
 800706a:	4423      	add	r3, r4
 800706c:	4630      	mov	r0, r6
 800706e:	685a      	ldr	r2, [r3, #4]
 8007070:	60e9      	str	r1, [r5, #12]
 8007072:	f042 0201 	orr.w	r2, r2, #1
 8007076:	608d      	str	r5, [r1, #8]
 8007078:	605a      	str	r2, [r3, #4]
 800707a:	f000 faa7 	bl	80075cc <__malloc_unlock>
 800707e:	3408      	adds	r4, #8
 8007080:	4620      	mov	r0, r4
 8007082:	b003      	add	sp, #12
 8007084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007088:	2400      	movs	r4, #0
 800708a:	230c      	movs	r3, #12
 800708c:	4620      	mov	r0, r4
 800708e:	6033      	str	r3, [r6, #0]
 8007090:	b003      	add	sp, #12
 8007092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007096:	2380      	movs	r3, #128	; 0x80
 8007098:	f04f 0e40 	mov.w	lr, #64	; 0x40
 800709c:	203f      	movs	r0, #63	; 0x3f
 800709e:	e749      	b.n	8006f34 <_malloc_r+0x44>
 80070a0:	4670      	mov	r0, lr
 80070a2:	e75d      	b.n	8006f60 <_malloc_r+0x70>
 80070a4:	4423      	add	r3, r4
 80070a6:	68e1      	ldr	r1, [r4, #12]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	68a5      	ldr	r5, [r4, #8]
 80070ac:	f042 0201 	orr.w	r2, r2, #1
 80070b0:	60e9      	str	r1, [r5, #12]
 80070b2:	4630      	mov	r0, r6
 80070b4:	608d      	str	r5, [r1, #8]
 80070b6:	605a      	str	r2, [r3, #4]
 80070b8:	f000 fa88 	bl	80075cc <__malloc_unlock>
 80070bc:	3408      	adds	r4, #8
 80070be:	4620      	mov	r0, r4
 80070c0:	b003      	add	sp, #12
 80070c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c6:	4423      	add	r3, r4
 80070c8:	4630      	mov	r0, r6
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	f042 0201 	orr.w	r2, r2, #1
 80070d0:	605a      	str	r2, [r3, #4]
 80070d2:	f000 fa7b 	bl	80075cc <__malloc_unlock>
 80070d6:	3408      	adds	r4, #8
 80070d8:	4620      	mov	r0, r4
 80070da:	b003      	add	sp, #12
 80070dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e0:	68bc      	ldr	r4, [r7, #8]
 80070e2:	6863      	ldr	r3, [r4, #4]
 80070e4:	f023 0803 	bic.w	r8, r3, #3
 80070e8:	45a8      	cmp	r8, r5
 80070ea:	d304      	bcc.n	80070f6 <_malloc_r+0x206>
 80070ec:	ebc5 0308 	rsb	r3, r5, r8
 80070f0:	2b0f      	cmp	r3, #15
 80070f2:	f300 808c 	bgt.w	800720e <_malloc_r+0x31e>
 80070f6:	4b55      	ldr	r3, [pc, #340]	; (800724c <_malloc_r+0x35c>)
 80070f8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 800725c <_malloc_r+0x36c>
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	f8d9 3000 	ldr.w	r3, [r9]
 8007102:	3301      	adds	r3, #1
 8007104:	442a      	add	r2, r5
 8007106:	eb04 0a08 	add.w	sl, r4, r8
 800710a:	f000 8160 	beq.w	80073ce <_malloc_r+0x4de>
 800710e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007112:	320f      	adds	r2, #15
 8007114:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8007118:	f022 020f 	bic.w	r2, r2, #15
 800711c:	4611      	mov	r1, r2
 800711e:	4630      	mov	r0, r6
 8007120:	9201      	str	r2, [sp, #4]
 8007122:	f000 ff55 	bl	8007fd0 <_sbrk_r>
 8007126:	f1b0 3fff 	cmp.w	r0, #4294967295
 800712a:	4683      	mov	fp, r0
 800712c:	9a01      	ldr	r2, [sp, #4]
 800712e:	f000 8158 	beq.w	80073e2 <_malloc_r+0x4f2>
 8007132:	4582      	cmp	sl, r0
 8007134:	f200 80fc 	bhi.w	8007330 <_malloc_r+0x440>
 8007138:	4b45      	ldr	r3, [pc, #276]	; (8007250 <_malloc_r+0x360>)
 800713a:	6819      	ldr	r1, [r3, #0]
 800713c:	45da      	cmp	sl, fp
 800713e:	4411      	add	r1, r2
 8007140:	6019      	str	r1, [r3, #0]
 8007142:	f000 8153 	beq.w	80073ec <_malloc_r+0x4fc>
 8007146:	f8d9 0000 	ldr.w	r0, [r9]
 800714a:	f8df e110 	ldr.w	lr, [pc, #272]	; 800725c <_malloc_r+0x36c>
 800714e:	3001      	adds	r0, #1
 8007150:	bf1b      	ittet	ne
 8007152:	ebca 0a0b 	rsbne	sl, sl, fp
 8007156:	4451      	addne	r1, sl
 8007158:	f8ce b000 	streq.w	fp, [lr]
 800715c:	6019      	strne	r1, [r3, #0]
 800715e:	f01b 0107 	ands.w	r1, fp, #7
 8007162:	f000 8117 	beq.w	8007394 <_malloc_r+0x4a4>
 8007166:	f1c1 0008 	rsb	r0, r1, #8
 800716a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 800716e:	4483      	add	fp, r0
 8007170:	3108      	adds	r1, #8
 8007172:	445a      	add	r2, fp
 8007174:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8007178:	ebc2 0901 	rsb	r9, r2, r1
 800717c:	4649      	mov	r1, r9
 800717e:	4630      	mov	r0, r6
 8007180:	9301      	str	r3, [sp, #4]
 8007182:	f000 ff25 	bl	8007fd0 <_sbrk_r>
 8007186:	1c43      	adds	r3, r0, #1
 8007188:	9b01      	ldr	r3, [sp, #4]
 800718a:	f000 813f 	beq.w	800740c <_malloc_r+0x51c>
 800718e:	ebcb 0200 	rsb	r2, fp, r0
 8007192:	444a      	add	r2, r9
 8007194:	f042 0201 	orr.w	r2, r2, #1
 8007198:	6819      	ldr	r1, [r3, #0]
 800719a:	f8c7 b008 	str.w	fp, [r7, #8]
 800719e:	4449      	add	r1, r9
 80071a0:	42bc      	cmp	r4, r7
 80071a2:	f8cb 2004 	str.w	r2, [fp, #4]
 80071a6:	6019      	str	r1, [r3, #0]
 80071a8:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8007250 <_malloc_r+0x360>
 80071ac:	d016      	beq.n	80071dc <_malloc_r+0x2ec>
 80071ae:	f1b8 0f0f 	cmp.w	r8, #15
 80071b2:	f240 80fd 	bls.w	80073b0 <_malloc_r+0x4c0>
 80071b6:	6862      	ldr	r2, [r4, #4]
 80071b8:	f1a8 030c 	sub.w	r3, r8, #12
 80071bc:	f023 0307 	bic.w	r3, r3, #7
 80071c0:	18e0      	adds	r0, r4, r3
 80071c2:	f002 0201 	and.w	r2, r2, #1
 80071c6:	f04f 0e05 	mov.w	lr, #5
 80071ca:	431a      	orrs	r2, r3
 80071cc:	2b0f      	cmp	r3, #15
 80071ce:	6062      	str	r2, [r4, #4]
 80071d0:	f8c0 e004 	str.w	lr, [r0, #4]
 80071d4:	f8c0 e008 	str.w	lr, [r0, #8]
 80071d8:	f200 811c 	bhi.w	8007414 <_malloc_r+0x524>
 80071dc:	4b1d      	ldr	r3, [pc, #116]	; (8007254 <_malloc_r+0x364>)
 80071de:	68bc      	ldr	r4, [r7, #8]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	4291      	cmp	r1, r2
 80071e4:	bf88      	it	hi
 80071e6:	6019      	strhi	r1, [r3, #0]
 80071e8:	4b1b      	ldr	r3, [pc, #108]	; (8007258 <_malloc_r+0x368>)
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	4291      	cmp	r1, r2
 80071ee:	6862      	ldr	r2, [r4, #4]
 80071f0:	bf88      	it	hi
 80071f2:	6019      	strhi	r1, [r3, #0]
 80071f4:	f022 0203 	bic.w	r2, r2, #3
 80071f8:	4295      	cmp	r5, r2
 80071fa:	eba2 0305 	sub.w	r3, r2, r5
 80071fe:	d801      	bhi.n	8007204 <_malloc_r+0x314>
 8007200:	2b0f      	cmp	r3, #15
 8007202:	dc04      	bgt.n	800720e <_malloc_r+0x31e>
 8007204:	4630      	mov	r0, r6
 8007206:	f000 f9e1 	bl	80075cc <__malloc_unlock>
 800720a:	2400      	movs	r4, #0
 800720c:	e738      	b.n	8007080 <_malloc_r+0x190>
 800720e:	1962      	adds	r2, r4, r5
 8007210:	f043 0301 	orr.w	r3, r3, #1
 8007214:	f045 0501 	orr.w	r5, r5, #1
 8007218:	6065      	str	r5, [r4, #4]
 800721a:	4630      	mov	r0, r6
 800721c:	60ba      	str	r2, [r7, #8]
 800721e:	6053      	str	r3, [r2, #4]
 8007220:	f000 f9d4 	bl	80075cc <__malloc_unlock>
 8007224:	3408      	adds	r4, #8
 8007226:	4620      	mov	r0, r4
 8007228:	b003      	add	sp, #12
 800722a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800722e:	2b14      	cmp	r3, #20
 8007230:	d971      	bls.n	8007316 <_malloc_r+0x426>
 8007232:	2b54      	cmp	r3, #84	; 0x54
 8007234:	f200 80a4 	bhi.w	8007380 <_malloc_r+0x490>
 8007238:	0b28      	lsrs	r0, r5, #12
 800723a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
 800723e:	ea4f 034e 	mov.w	r3, lr, lsl #1
 8007242:	306e      	adds	r0, #110	; 0x6e
 8007244:	e676      	b.n	8006f34 <_malloc_r+0x44>
 8007246:	bf00      	nop
 8007248:	20000464 	.word	0x20000464
 800724c:	20000a48 	.word	0x20000a48
 8007250:	20000a4c 	.word	0x20000a4c
 8007254:	20000a44 	.word	0x20000a44
 8007258:	20000a40 	.word	0x20000a40
 800725c:	20000870 	.word	0x20000870
 8007260:	0a5a      	lsrs	r2, r3, #9
 8007262:	2a04      	cmp	r2, #4
 8007264:	d95e      	bls.n	8007324 <_malloc_r+0x434>
 8007266:	2a14      	cmp	r2, #20
 8007268:	f200 80b3 	bhi.w	80073d2 <_malloc_r+0x4e2>
 800726c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 8007270:	0049      	lsls	r1, r1, #1
 8007272:	325b      	adds	r2, #91	; 0x5b
 8007274:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
 8007278:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800727c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 800745c <_malloc_r+0x56c>
 8007280:	f1ac 0c08 	sub.w	ip, ip, #8
 8007284:	458c      	cmp	ip, r1
 8007286:	f000 8088 	beq.w	800739a <_malloc_r+0x4aa>
 800728a:	684a      	ldr	r2, [r1, #4]
 800728c:	f022 0203 	bic.w	r2, r2, #3
 8007290:	4293      	cmp	r3, r2
 8007292:	d202      	bcs.n	800729a <_malloc_r+0x3aa>
 8007294:	6889      	ldr	r1, [r1, #8]
 8007296:	458c      	cmp	ip, r1
 8007298:	d1f7      	bne.n	800728a <_malloc_r+0x39a>
 800729a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	f8c4 c00c 	str.w	ip, [r4, #12]
 80072a4:	60a1      	str	r1, [r4, #8]
 80072a6:	f8cc 4008 	str.w	r4, [ip, #8]
 80072aa:	60cc      	str	r4, [r1, #12]
 80072ac:	e688      	b.n	8006fc0 <_malloc_r+0xd0>
 80072ae:	1963      	adds	r3, r4, r5
 80072b0:	f042 0701 	orr.w	r7, r2, #1
 80072b4:	f045 0501 	orr.w	r5, r5, #1
 80072b8:	6065      	str	r5, [r4, #4]
 80072ba:	4630      	mov	r0, r6
 80072bc:	614b      	str	r3, [r1, #20]
 80072be:	610b      	str	r3, [r1, #16]
 80072c0:	f8c3 e00c 	str.w	lr, [r3, #12]
 80072c4:	f8c3 e008 	str.w	lr, [r3, #8]
 80072c8:	605f      	str	r7, [r3, #4]
 80072ca:	509a      	str	r2, [r3, r2]
 80072cc:	3408      	adds	r4, #8
 80072ce:	f000 f97d 	bl	80075cc <__malloc_unlock>
 80072d2:	e6d5      	b.n	8007080 <_malloc_r+0x190>
 80072d4:	684a      	ldr	r2, [r1, #4]
 80072d6:	e673      	b.n	8006fc0 <_malloc_r+0xd0>
 80072d8:	f108 0801 	add.w	r8, r8, #1
 80072dc:	f018 0f03 	tst.w	r8, #3
 80072e0:	f10c 0c08 	add.w	ip, ip, #8
 80072e4:	f47f ae7f 	bne.w	8006fe6 <_malloc_r+0xf6>
 80072e8:	e030      	b.n	800734c <_malloc_r+0x45c>
 80072ea:	68dc      	ldr	r4, [r3, #12]
 80072ec:	42a3      	cmp	r3, r4
 80072ee:	bf08      	it	eq
 80072f0:	3002      	addeq	r0, #2
 80072f2:	f43f ae35 	beq.w	8006f60 <_malloc_r+0x70>
 80072f6:	e6b3      	b.n	8007060 <_malloc_r+0x170>
 80072f8:	440b      	add	r3, r1
 80072fa:	460c      	mov	r4, r1
 80072fc:	685a      	ldr	r2, [r3, #4]
 80072fe:	68c9      	ldr	r1, [r1, #12]
 8007300:	f854 5f08 	ldr.w	r5, [r4, #8]!
 8007304:	f042 0201 	orr.w	r2, r2, #1
 8007308:	605a      	str	r2, [r3, #4]
 800730a:	4630      	mov	r0, r6
 800730c:	60e9      	str	r1, [r5, #12]
 800730e:	608d      	str	r5, [r1, #8]
 8007310:	f000 f95c 	bl	80075cc <__malloc_unlock>
 8007314:	e6b4      	b.n	8007080 <_malloc_r+0x190>
 8007316:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
 800731a:	f103 005b 	add.w	r0, r3, #91	; 0x5b
 800731e:	ea4f 034e 	mov.w	r3, lr, lsl #1
 8007322:	e607      	b.n	8006f34 <_malloc_r+0x44>
 8007324:	099a      	lsrs	r2, r3, #6
 8007326:	f102 0139 	add.w	r1, r2, #57	; 0x39
 800732a:	0049      	lsls	r1, r1, #1
 800732c:	3238      	adds	r2, #56	; 0x38
 800732e:	e7a1      	b.n	8007274 <_malloc_r+0x384>
 8007330:	42bc      	cmp	r4, r7
 8007332:	4b4a      	ldr	r3, [pc, #296]	; (800745c <_malloc_r+0x56c>)
 8007334:	f43f af00 	beq.w	8007138 <_malloc_r+0x248>
 8007338:	689c      	ldr	r4, [r3, #8]
 800733a:	6862      	ldr	r2, [r4, #4]
 800733c:	f022 0203 	bic.w	r2, r2, #3
 8007340:	e75a      	b.n	80071f8 <_malloc_r+0x308>
 8007342:	f859 3908 	ldr.w	r3, [r9], #-8
 8007346:	4599      	cmp	r9, r3
 8007348:	f040 8082 	bne.w	8007450 <_malloc_r+0x560>
 800734c:	f010 0f03 	tst.w	r0, #3
 8007350:	f100 30ff 	add.w	r0, r0, #4294967295
 8007354:	d1f5      	bne.n	8007342 <_malloc_r+0x452>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	ea23 0304 	bic.w	r3, r3, r4
 800735c:	607b      	str	r3, [r7, #4]
 800735e:	0064      	lsls	r4, r4, #1
 8007360:	429c      	cmp	r4, r3
 8007362:	f63f aebd 	bhi.w	80070e0 <_malloc_r+0x1f0>
 8007366:	2c00      	cmp	r4, #0
 8007368:	f43f aeba 	beq.w	80070e0 <_malloc_r+0x1f0>
 800736c:	421c      	tst	r4, r3
 800736e:	4640      	mov	r0, r8
 8007370:	f47f ae35 	bne.w	8006fde <_malloc_r+0xee>
 8007374:	0064      	lsls	r4, r4, #1
 8007376:	421c      	tst	r4, r3
 8007378:	f100 0004 	add.w	r0, r0, #4
 800737c:	d0fa      	beq.n	8007374 <_malloc_r+0x484>
 800737e:	e62e      	b.n	8006fde <_malloc_r+0xee>
 8007380:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007384:	d818      	bhi.n	80073b8 <_malloc_r+0x4c8>
 8007386:	0be8      	lsrs	r0, r5, #15
 8007388:	f100 0e78 	add.w	lr, r0, #120	; 0x78
 800738c:	ea4f 034e 	mov.w	r3, lr, lsl #1
 8007390:	3077      	adds	r0, #119	; 0x77
 8007392:	e5cf      	b.n	8006f34 <_malloc_r+0x44>
 8007394:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007398:	e6eb      	b.n	8007172 <_malloc_r+0x282>
 800739a:	2101      	movs	r1, #1
 800739c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80073a0:	1092      	asrs	r2, r2, #2
 80073a2:	fa01 f202 	lsl.w	r2, r1, r2
 80073a6:	431a      	orrs	r2, r3
 80073a8:	f8c8 2004 	str.w	r2, [r8, #4]
 80073ac:	4661      	mov	r1, ip
 80073ae:	e777      	b.n	80072a0 <_malloc_r+0x3b0>
 80073b0:	2301      	movs	r3, #1
 80073b2:	f8cb 3004 	str.w	r3, [fp, #4]
 80073b6:	e725      	b.n	8007204 <_malloc_r+0x314>
 80073b8:	f240 5254 	movw	r2, #1364	; 0x554
 80073bc:	4293      	cmp	r3, r2
 80073be:	d820      	bhi.n	8007402 <_malloc_r+0x512>
 80073c0:	0ca8      	lsrs	r0, r5, #18
 80073c2:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
 80073c6:	ea4f 034e 	mov.w	r3, lr, lsl #1
 80073ca:	307c      	adds	r0, #124	; 0x7c
 80073cc:	e5b2      	b.n	8006f34 <_malloc_r+0x44>
 80073ce:	3210      	adds	r2, #16
 80073d0:	e6a4      	b.n	800711c <_malloc_r+0x22c>
 80073d2:	2a54      	cmp	r2, #84	; 0x54
 80073d4:	d826      	bhi.n	8007424 <_malloc_r+0x534>
 80073d6:	0b1a      	lsrs	r2, r3, #12
 80073d8:	f102 016f 	add.w	r1, r2, #111	; 0x6f
 80073dc:	0049      	lsls	r1, r1, #1
 80073de:	326e      	adds	r2, #110	; 0x6e
 80073e0:	e748      	b.n	8007274 <_malloc_r+0x384>
 80073e2:	68bc      	ldr	r4, [r7, #8]
 80073e4:	6862      	ldr	r2, [r4, #4]
 80073e6:	f022 0203 	bic.w	r2, r2, #3
 80073ea:	e705      	b.n	80071f8 <_malloc_r+0x308>
 80073ec:	f3ca 000b 	ubfx	r0, sl, #0, #12
 80073f0:	2800      	cmp	r0, #0
 80073f2:	f47f aea8 	bne.w	8007146 <_malloc_r+0x256>
 80073f6:	4442      	add	r2, r8
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	f042 0201 	orr.w	r2, r2, #1
 80073fe:	605a      	str	r2, [r3, #4]
 8007400:	e6ec      	b.n	80071dc <_malloc_r+0x2ec>
 8007402:	23fe      	movs	r3, #254	; 0xfe
 8007404:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
 8007408:	207e      	movs	r0, #126	; 0x7e
 800740a:	e593      	b.n	8006f34 <_malloc_r+0x44>
 800740c:	2201      	movs	r2, #1
 800740e:	f04f 0900 	mov.w	r9, #0
 8007412:	e6c1      	b.n	8007198 <_malloc_r+0x2a8>
 8007414:	f104 0108 	add.w	r1, r4, #8
 8007418:	4630      	mov	r0, r6
 800741a:	f7ff fa53 	bl	80068c4 <_free_r>
 800741e:	f8d9 1000 	ldr.w	r1, [r9]
 8007422:	e6db      	b.n	80071dc <_malloc_r+0x2ec>
 8007424:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007428:	d805      	bhi.n	8007436 <_malloc_r+0x546>
 800742a:	0bda      	lsrs	r2, r3, #15
 800742c:	f102 0178 	add.w	r1, r2, #120	; 0x78
 8007430:	0049      	lsls	r1, r1, #1
 8007432:	3277      	adds	r2, #119	; 0x77
 8007434:	e71e      	b.n	8007274 <_malloc_r+0x384>
 8007436:	f240 5154 	movw	r1, #1364	; 0x554
 800743a:	428a      	cmp	r2, r1
 800743c:	d805      	bhi.n	800744a <_malloc_r+0x55a>
 800743e:	0c9a      	lsrs	r2, r3, #18
 8007440:	f102 017d 	add.w	r1, r2, #125	; 0x7d
 8007444:	0049      	lsls	r1, r1, #1
 8007446:	327c      	adds	r2, #124	; 0x7c
 8007448:	e714      	b.n	8007274 <_malloc_r+0x384>
 800744a:	21fe      	movs	r1, #254	; 0xfe
 800744c:	227e      	movs	r2, #126	; 0x7e
 800744e:	e711      	b.n	8007274 <_malloc_r+0x384>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	e784      	b.n	800735e <_malloc_r+0x46e>
 8007454:	08e8      	lsrs	r0, r5, #3
 8007456:	1c43      	adds	r3, r0, #1
 8007458:	005b      	lsls	r3, r3, #1
 800745a:	e5f8      	b.n	800704e <_malloc_r+0x15e>
 800745c:	20000464 	.word	0x20000464

08007460 <memchr>:
 8007460:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8007464:	2a10      	cmp	r2, #16
 8007466:	db2b      	blt.n	80074c0 <memchr+0x60>
 8007468:	f010 0f07 	tst.w	r0, #7
 800746c:	d008      	beq.n	8007480 <memchr+0x20>
 800746e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007472:	3a01      	subs	r2, #1
 8007474:	428b      	cmp	r3, r1
 8007476:	d02d      	beq.n	80074d4 <memchr+0x74>
 8007478:	f010 0f07 	tst.w	r0, #7
 800747c:	b342      	cbz	r2, 80074d0 <memchr+0x70>
 800747e:	d1f6      	bne.n	800746e <memchr+0xe>
 8007480:	b4f0      	push	{r4, r5, r6, r7}
 8007482:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8007486:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800748a:	f022 0407 	bic.w	r4, r2, #7
 800748e:	f07f 0700 	mvns.w	r7, #0
 8007492:	2300      	movs	r3, #0
 8007494:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8007498:	3c08      	subs	r4, #8
 800749a:	ea85 0501 	eor.w	r5, r5, r1
 800749e:	ea86 0601 	eor.w	r6, r6, r1
 80074a2:	fa85 f547 	uadd8	r5, r5, r7
 80074a6:	faa3 f587 	sel	r5, r3, r7
 80074aa:	fa86 f647 	uadd8	r6, r6, r7
 80074ae:	faa5 f687 	sel	r6, r5, r7
 80074b2:	b98e      	cbnz	r6, 80074d8 <memchr+0x78>
 80074b4:	d1ee      	bne.n	8007494 <memchr+0x34>
 80074b6:	bcf0      	pop	{r4, r5, r6, r7}
 80074b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80074bc:	f002 0207 	and.w	r2, r2, #7
 80074c0:	b132      	cbz	r2, 80074d0 <memchr+0x70>
 80074c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80074c6:	3a01      	subs	r2, #1
 80074c8:	ea83 0301 	eor.w	r3, r3, r1
 80074cc:	b113      	cbz	r3, 80074d4 <memchr+0x74>
 80074ce:	d1f8      	bne.n	80074c2 <memchr+0x62>
 80074d0:	2000      	movs	r0, #0
 80074d2:	4770      	bx	lr
 80074d4:	3801      	subs	r0, #1
 80074d6:	4770      	bx	lr
 80074d8:	2d00      	cmp	r5, #0
 80074da:	bf06      	itte	eq
 80074dc:	4635      	moveq	r5, r6
 80074de:	3803      	subeq	r0, #3
 80074e0:	3807      	subne	r0, #7
 80074e2:	f015 0f01 	tst.w	r5, #1
 80074e6:	d107      	bne.n	80074f8 <memchr+0x98>
 80074e8:	3001      	adds	r0, #1
 80074ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80074ee:	bf02      	ittt	eq
 80074f0:	3001      	addeq	r0, #1
 80074f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80074f6:	3001      	addeq	r0, #1
 80074f8:	bcf0      	pop	{r4, r5, r6, r7}
 80074fa:	3801      	subs	r0, #1
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop

08007500 <memmove>:
 8007500:	4288      	cmp	r0, r1
 8007502:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007504:	d90d      	bls.n	8007522 <memmove+0x22>
 8007506:	188b      	adds	r3, r1, r2
 8007508:	4298      	cmp	r0, r3
 800750a:	d20a      	bcs.n	8007522 <memmove+0x22>
 800750c:	1881      	adds	r1, r0, r2
 800750e:	2a00      	cmp	r2, #0
 8007510:	d051      	beq.n	80075b6 <memmove+0xb6>
 8007512:	1a9a      	subs	r2, r3, r2
 8007514:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007518:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800751c:	4293      	cmp	r3, r2
 800751e:	d1f9      	bne.n	8007514 <memmove+0x14>
 8007520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007522:	2a0f      	cmp	r2, #15
 8007524:	d948      	bls.n	80075b8 <memmove+0xb8>
 8007526:	ea41 0300 	orr.w	r3, r1, r0
 800752a:	079b      	lsls	r3, r3, #30
 800752c:	d146      	bne.n	80075bc <memmove+0xbc>
 800752e:	f100 0410 	add.w	r4, r0, #16
 8007532:	f101 0310 	add.w	r3, r1, #16
 8007536:	4615      	mov	r5, r2
 8007538:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800753c:	f844 6c10 	str.w	r6, [r4, #-16]
 8007540:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8007544:	f844 6c0c 	str.w	r6, [r4, #-12]
 8007548:	f853 6c08 	ldr.w	r6, [r3, #-8]
 800754c:	f844 6c08 	str.w	r6, [r4, #-8]
 8007550:	3d10      	subs	r5, #16
 8007552:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8007556:	f844 6c04 	str.w	r6, [r4, #-4]
 800755a:	2d0f      	cmp	r5, #15
 800755c:	f103 0310 	add.w	r3, r3, #16
 8007560:	f104 0410 	add.w	r4, r4, #16
 8007564:	d8e8      	bhi.n	8007538 <memmove+0x38>
 8007566:	f1a2 0310 	sub.w	r3, r2, #16
 800756a:	f023 030f 	bic.w	r3, r3, #15
 800756e:	f002 0e0f 	and.w	lr, r2, #15
 8007572:	3310      	adds	r3, #16
 8007574:	f1be 0f03 	cmp.w	lr, #3
 8007578:	4419      	add	r1, r3
 800757a:	4403      	add	r3, r0
 800757c:	d921      	bls.n	80075c2 <memmove+0xc2>
 800757e:	1f1e      	subs	r6, r3, #4
 8007580:	460d      	mov	r5, r1
 8007582:	4674      	mov	r4, lr
 8007584:	3c04      	subs	r4, #4
 8007586:	f855 7b04 	ldr.w	r7, [r5], #4
 800758a:	f846 7f04 	str.w	r7, [r6, #4]!
 800758e:	2c03      	cmp	r4, #3
 8007590:	d8f8      	bhi.n	8007584 <memmove+0x84>
 8007592:	f1ae 0404 	sub.w	r4, lr, #4
 8007596:	f024 0403 	bic.w	r4, r4, #3
 800759a:	3404      	adds	r4, #4
 800759c:	4423      	add	r3, r4
 800759e:	4421      	add	r1, r4
 80075a0:	f002 0203 	and.w	r2, r2, #3
 80075a4:	b162      	cbz	r2, 80075c0 <memmove+0xc0>
 80075a6:	3b01      	subs	r3, #1
 80075a8:	440a      	add	r2, r1
 80075aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075b2:	428a      	cmp	r2, r1
 80075b4:	d1f9      	bne.n	80075aa <memmove+0xaa>
 80075b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075b8:	4603      	mov	r3, r0
 80075ba:	e7f3      	b.n	80075a4 <memmove+0xa4>
 80075bc:	4603      	mov	r3, r0
 80075be:	e7f2      	b.n	80075a6 <memmove+0xa6>
 80075c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075c2:	4672      	mov	r2, lr
 80075c4:	e7ee      	b.n	80075a4 <memmove+0xa4>
 80075c6:	bf00      	nop

080075c8 <__malloc_lock>:
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop

080075cc <__malloc_unlock>:
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop

080075d0 <_Balloc>:
 80075d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80075d2:	b570      	push	{r4, r5, r6, lr}
 80075d4:	4605      	mov	r5, r0
 80075d6:	460c      	mov	r4, r1
 80075d8:	b14b      	cbz	r3, 80075ee <_Balloc+0x1e>
 80075da:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80075de:	b180      	cbz	r0, 8007602 <_Balloc+0x32>
 80075e0:	6802      	ldr	r2, [r0, #0]
 80075e2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80075e6:	2300      	movs	r3, #0
 80075e8:	6103      	str	r3, [r0, #16]
 80075ea:	60c3      	str	r3, [r0, #12]
 80075ec:	bd70      	pop	{r4, r5, r6, pc}
 80075ee:	2221      	movs	r2, #33	; 0x21
 80075f0:	2104      	movs	r1, #4
 80075f2:	f000 fe1f 	bl	8008234 <_calloc_r>
 80075f6:	64e8      	str	r0, [r5, #76]	; 0x4c
 80075f8:	4603      	mov	r3, r0
 80075fa:	2800      	cmp	r0, #0
 80075fc:	d1ed      	bne.n	80075da <_Balloc+0xa>
 80075fe:	2000      	movs	r0, #0
 8007600:	bd70      	pop	{r4, r5, r6, pc}
 8007602:	2101      	movs	r1, #1
 8007604:	fa01 f604 	lsl.w	r6, r1, r4
 8007608:	1d72      	adds	r2, r6, #5
 800760a:	4628      	mov	r0, r5
 800760c:	0092      	lsls	r2, r2, #2
 800760e:	f000 fe11 	bl	8008234 <_calloc_r>
 8007612:	2800      	cmp	r0, #0
 8007614:	d0f3      	beq.n	80075fe <_Balloc+0x2e>
 8007616:	6044      	str	r4, [r0, #4]
 8007618:	6086      	str	r6, [r0, #8]
 800761a:	e7e4      	b.n	80075e6 <_Balloc+0x16>

0800761c <_Bfree>:
 800761c:	b131      	cbz	r1, 800762c <_Bfree+0x10>
 800761e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007620:	684a      	ldr	r2, [r1, #4]
 8007622:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007626:	6008      	str	r0, [r1, #0]
 8007628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop

08007630 <__multadd>:
 8007630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007632:	690c      	ldr	r4, [r1, #16]
 8007634:	b083      	sub	sp, #12
 8007636:	460d      	mov	r5, r1
 8007638:	4606      	mov	r6, r0
 800763a:	f101 0e14 	add.w	lr, r1, #20
 800763e:	2700      	movs	r7, #0
 8007640:	f8de 0000 	ldr.w	r0, [lr]
 8007644:	b281      	uxth	r1, r0
 8007646:	fb02 3101 	mla	r1, r2, r1, r3
 800764a:	0c0b      	lsrs	r3, r1, #16
 800764c:	0c00      	lsrs	r0, r0, #16
 800764e:	fb02 3300 	mla	r3, r2, r0, r3
 8007652:	b289      	uxth	r1, r1
 8007654:	3701      	adds	r7, #1
 8007656:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800765a:	42bc      	cmp	r4, r7
 800765c:	f84e 1b04 	str.w	r1, [lr], #4
 8007660:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8007664:	dcec      	bgt.n	8007640 <__multadd+0x10>
 8007666:	b13b      	cbz	r3, 8007678 <__multadd+0x48>
 8007668:	68aa      	ldr	r2, [r5, #8]
 800766a:	4294      	cmp	r4, r2
 800766c:	da07      	bge.n	800767e <__multadd+0x4e>
 800766e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 8007672:	3401      	adds	r4, #1
 8007674:	6153      	str	r3, [r2, #20]
 8007676:	612c      	str	r4, [r5, #16]
 8007678:	4628      	mov	r0, r5
 800767a:	b003      	add	sp, #12
 800767c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800767e:	6869      	ldr	r1, [r5, #4]
 8007680:	9301      	str	r3, [sp, #4]
 8007682:	3101      	adds	r1, #1
 8007684:	4630      	mov	r0, r6
 8007686:	f7ff ffa3 	bl	80075d0 <_Balloc>
 800768a:	692a      	ldr	r2, [r5, #16]
 800768c:	3202      	adds	r2, #2
 800768e:	f105 010c 	add.w	r1, r5, #12
 8007692:	4607      	mov	r7, r0
 8007694:	0092      	lsls	r2, r2, #2
 8007696:	300c      	adds	r0, #12
 8007698:	f7fa fe34 	bl	8002304 <memcpy>
 800769c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800769e:	6869      	ldr	r1, [r5, #4]
 80076a0:	9b01      	ldr	r3, [sp, #4]
 80076a2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 80076a6:	6028      	str	r0, [r5, #0]
 80076a8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 80076ac:	463d      	mov	r5, r7
 80076ae:	e7de      	b.n	800766e <__multadd+0x3e>

080076b0 <__hi0bits>:
 80076b0:	0c03      	lsrs	r3, r0, #16
 80076b2:	041b      	lsls	r3, r3, #16
 80076b4:	b9b3      	cbnz	r3, 80076e4 <__hi0bits+0x34>
 80076b6:	0400      	lsls	r0, r0, #16
 80076b8:	2310      	movs	r3, #16
 80076ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80076be:	bf04      	itt	eq
 80076c0:	0200      	lsleq	r0, r0, #8
 80076c2:	3308      	addeq	r3, #8
 80076c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80076c8:	bf04      	itt	eq
 80076ca:	0100      	lsleq	r0, r0, #4
 80076cc:	3304      	addeq	r3, #4
 80076ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80076d2:	bf04      	itt	eq
 80076d4:	0080      	lsleq	r0, r0, #2
 80076d6:	3302      	addeq	r3, #2
 80076d8:	2800      	cmp	r0, #0
 80076da:	db07      	blt.n	80076ec <__hi0bits+0x3c>
 80076dc:	0042      	lsls	r2, r0, #1
 80076de:	d403      	bmi.n	80076e8 <__hi0bits+0x38>
 80076e0:	2020      	movs	r0, #32
 80076e2:	4770      	bx	lr
 80076e4:	2300      	movs	r3, #0
 80076e6:	e7e8      	b.n	80076ba <__hi0bits+0xa>
 80076e8:	1c58      	adds	r0, r3, #1
 80076ea:	4770      	bx	lr
 80076ec:	4618      	mov	r0, r3
 80076ee:	4770      	bx	lr

080076f0 <__lo0bits>:
 80076f0:	6803      	ldr	r3, [r0, #0]
 80076f2:	f013 0207 	ands.w	r2, r3, #7
 80076f6:	d007      	beq.n	8007708 <__lo0bits+0x18>
 80076f8:	07d9      	lsls	r1, r3, #31
 80076fa:	d420      	bmi.n	800773e <__lo0bits+0x4e>
 80076fc:	079a      	lsls	r2, r3, #30
 80076fe:	d420      	bmi.n	8007742 <__lo0bits+0x52>
 8007700:	089b      	lsrs	r3, r3, #2
 8007702:	6003      	str	r3, [r0, #0]
 8007704:	2002      	movs	r0, #2
 8007706:	4770      	bx	lr
 8007708:	b299      	uxth	r1, r3
 800770a:	b909      	cbnz	r1, 8007710 <__lo0bits+0x20>
 800770c:	0c1b      	lsrs	r3, r3, #16
 800770e:	2210      	movs	r2, #16
 8007710:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007714:	bf04      	itt	eq
 8007716:	0a1b      	lsreq	r3, r3, #8
 8007718:	3208      	addeq	r2, #8
 800771a:	0719      	lsls	r1, r3, #28
 800771c:	bf04      	itt	eq
 800771e:	091b      	lsreq	r3, r3, #4
 8007720:	3204      	addeq	r2, #4
 8007722:	0799      	lsls	r1, r3, #30
 8007724:	bf04      	itt	eq
 8007726:	089b      	lsreq	r3, r3, #2
 8007728:	3202      	addeq	r2, #2
 800772a:	07d9      	lsls	r1, r3, #31
 800772c:	d404      	bmi.n	8007738 <__lo0bits+0x48>
 800772e:	085b      	lsrs	r3, r3, #1
 8007730:	d101      	bne.n	8007736 <__lo0bits+0x46>
 8007732:	2020      	movs	r0, #32
 8007734:	4770      	bx	lr
 8007736:	3201      	adds	r2, #1
 8007738:	6003      	str	r3, [r0, #0]
 800773a:	4610      	mov	r0, r2
 800773c:	4770      	bx	lr
 800773e:	2000      	movs	r0, #0
 8007740:	4770      	bx	lr
 8007742:	085b      	lsrs	r3, r3, #1
 8007744:	6003      	str	r3, [r0, #0]
 8007746:	2001      	movs	r0, #1
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop

0800774c <__i2b>:
 800774c:	b510      	push	{r4, lr}
 800774e:	460c      	mov	r4, r1
 8007750:	2101      	movs	r1, #1
 8007752:	f7ff ff3d 	bl	80075d0 <_Balloc>
 8007756:	2201      	movs	r2, #1
 8007758:	6144      	str	r4, [r0, #20]
 800775a:	6102      	str	r2, [r0, #16]
 800775c:	bd10      	pop	{r4, pc}
 800775e:	bf00      	nop

08007760 <__multiply>:
 8007760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007764:	690d      	ldr	r5, [r1, #16]
 8007766:	6917      	ldr	r7, [r2, #16]
 8007768:	42bd      	cmp	r5, r7
 800776a:	b083      	sub	sp, #12
 800776c:	460c      	mov	r4, r1
 800776e:	4616      	mov	r6, r2
 8007770:	da04      	bge.n	800777c <__multiply+0x1c>
 8007772:	462a      	mov	r2, r5
 8007774:	4634      	mov	r4, r6
 8007776:	463d      	mov	r5, r7
 8007778:	460e      	mov	r6, r1
 800777a:	4617      	mov	r7, r2
 800777c:	68a3      	ldr	r3, [r4, #8]
 800777e:	6861      	ldr	r1, [r4, #4]
 8007780:	eb05 0807 	add.w	r8, r5, r7
 8007784:	4598      	cmp	r8, r3
 8007786:	bfc8      	it	gt
 8007788:	3101      	addgt	r1, #1
 800778a:	f7ff ff21 	bl	80075d0 <_Balloc>
 800778e:	f100 0c14 	add.w	ip, r0, #20
 8007792:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 8007796:	45cc      	cmp	ip, r9
 8007798:	9000      	str	r0, [sp, #0]
 800779a:	d205      	bcs.n	80077a8 <__multiply+0x48>
 800779c:	4663      	mov	r3, ip
 800779e:	2100      	movs	r1, #0
 80077a0:	f843 1b04 	str.w	r1, [r3], #4
 80077a4:	4599      	cmp	r9, r3
 80077a6:	d8fb      	bhi.n	80077a0 <__multiply+0x40>
 80077a8:	f106 0214 	add.w	r2, r6, #20
 80077ac:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 80077b0:	f104 0314 	add.w	r3, r4, #20
 80077b4:	4552      	cmp	r2, sl
 80077b6:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
 80077ba:	d254      	bcs.n	8007866 <__multiply+0x106>
 80077bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80077c0:	4699      	mov	r9, r3
 80077c2:	f852 3b04 	ldr.w	r3, [r2], #4
 80077c6:	fa1f fb83 	uxth.w	fp, r3
 80077ca:	f1bb 0f00 	cmp.w	fp, #0
 80077ce:	d020      	beq.n	8007812 <__multiply+0xb2>
 80077d0:	2000      	movs	r0, #0
 80077d2:	464f      	mov	r7, r9
 80077d4:	4666      	mov	r6, ip
 80077d6:	4605      	mov	r5, r0
 80077d8:	e000      	b.n	80077dc <__multiply+0x7c>
 80077da:	461e      	mov	r6, r3
 80077dc:	f857 4b04 	ldr.w	r4, [r7], #4
 80077e0:	6830      	ldr	r0, [r6, #0]
 80077e2:	b2a1      	uxth	r1, r4
 80077e4:	b283      	uxth	r3, r0
 80077e6:	fb0b 3101 	mla	r1, fp, r1, r3
 80077ea:	0c24      	lsrs	r4, r4, #16
 80077ec:	0c00      	lsrs	r0, r0, #16
 80077ee:	194b      	adds	r3, r1, r5
 80077f0:	fb0b 0004 	mla	r0, fp, r4, r0
 80077f4:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 80077f8:	b299      	uxth	r1, r3
 80077fa:	4633      	mov	r3, r6
 80077fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007800:	45be      	cmp	lr, r7
 8007802:	ea4f 4510 	mov.w	r5, r0, lsr #16
 8007806:	f843 1b04 	str.w	r1, [r3], #4
 800780a:	d8e6      	bhi.n	80077da <__multiply+0x7a>
 800780c:	6075      	str	r5, [r6, #4]
 800780e:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8007812:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 8007816:	d020      	beq.n	800785a <__multiply+0xfa>
 8007818:	f8dc 3000 	ldr.w	r3, [ip]
 800781c:	4667      	mov	r7, ip
 800781e:	4618      	mov	r0, r3
 8007820:	464d      	mov	r5, r9
 8007822:	2100      	movs	r1, #0
 8007824:	e000      	b.n	8007828 <__multiply+0xc8>
 8007826:	4637      	mov	r7, r6
 8007828:	882c      	ldrh	r4, [r5, #0]
 800782a:	0c00      	lsrs	r0, r0, #16
 800782c:	fb0b 0004 	mla	r0, fp, r4, r0
 8007830:	4401      	add	r1, r0
 8007832:	b29c      	uxth	r4, r3
 8007834:	463e      	mov	r6, r7
 8007836:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 800783a:	f846 3b04 	str.w	r3, [r6], #4
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f855 4b04 	ldr.w	r4, [r5], #4
 8007844:	b283      	uxth	r3, r0
 8007846:	0c24      	lsrs	r4, r4, #16
 8007848:	fb0b 3404 	mla	r4, fp, r4, r3
 800784c:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 8007850:	45ae      	cmp	lr, r5
 8007852:	ea4f 4113 	mov.w	r1, r3, lsr #16
 8007856:	d8e6      	bhi.n	8007826 <__multiply+0xc6>
 8007858:	607b      	str	r3, [r7, #4]
 800785a:	4592      	cmp	sl, r2
 800785c:	f10c 0c04 	add.w	ip, ip, #4
 8007860:	d8af      	bhi.n	80077c2 <__multiply+0x62>
 8007862:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007866:	f1b8 0f00 	cmp.w	r8, #0
 800786a:	dd0b      	ble.n	8007884 <__multiply+0x124>
 800786c:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8007870:	f1a9 0904 	sub.w	r9, r9, #4
 8007874:	b11b      	cbz	r3, 800787e <__multiply+0x11e>
 8007876:	e005      	b.n	8007884 <__multiply+0x124>
 8007878:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 800787c:	b913      	cbnz	r3, 8007884 <__multiply+0x124>
 800787e:	f1b8 0801 	subs.w	r8, r8, #1
 8007882:	d1f9      	bne.n	8007878 <__multiply+0x118>
 8007884:	9800      	ldr	r0, [sp, #0]
 8007886:	f8c0 8010 	str.w	r8, [r0, #16]
 800788a:	b003      	add	sp, #12
 800788c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007890 <__pow5mult>:
 8007890:	f012 0303 	ands.w	r3, r2, #3
 8007894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007898:	4614      	mov	r4, r2
 800789a:	4607      	mov	r7, r0
 800789c:	d12e      	bne.n	80078fc <__pow5mult+0x6c>
 800789e:	460e      	mov	r6, r1
 80078a0:	10a4      	asrs	r4, r4, #2
 80078a2:	d01c      	beq.n	80078de <__pow5mult+0x4e>
 80078a4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 80078a6:	b395      	cbz	r5, 800790e <__pow5mult+0x7e>
 80078a8:	07e3      	lsls	r3, r4, #31
 80078aa:	f04f 0800 	mov.w	r8, #0
 80078ae:	d406      	bmi.n	80078be <__pow5mult+0x2e>
 80078b0:	1064      	asrs	r4, r4, #1
 80078b2:	d014      	beq.n	80078de <__pow5mult+0x4e>
 80078b4:	6828      	ldr	r0, [r5, #0]
 80078b6:	b1a8      	cbz	r0, 80078e4 <__pow5mult+0x54>
 80078b8:	4605      	mov	r5, r0
 80078ba:	07e3      	lsls	r3, r4, #31
 80078bc:	d5f8      	bpl.n	80078b0 <__pow5mult+0x20>
 80078be:	462a      	mov	r2, r5
 80078c0:	4631      	mov	r1, r6
 80078c2:	4638      	mov	r0, r7
 80078c4:	f7ff ff4c 	bl	8007760 <__multiply>
 80078c8:	b1b6      	cbz	r6, 80078f8 <__pow5mult+0x68>
 80078ca:	6872      	ldr	r2, [r6, #4]
 80078cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078ce:	1064      	asrs	r4, r4, #1
 80078d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078d4:	6031      	str	r1, [r6, #0]
 80078d6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 80078da:	4606      	mov	r6, r0
 80078dc:	d1ea      	bne.n	80078b4 <__pow5mult+0x24>
 80078de:	4630      	mov	r0, r6
 80078e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078e4:	462a      	mov	r2, r5
 80078e6:	4629      	mov	r1, r5
 80078e8:	4638      	mov	r0, r7
 80078ea:	f7ff ff39 	bl	8007760 <__multiply>
 80078ee:	6028      	str	r0, [r5, #0]
 80078f0:	f8c0 8000 	str.w	r8, [r0]
 80078f4:	4605      	mov	r5, r0
 80078f6:	e7e0      	b.n	80078ba <__pow5mult+0x2a>
 80078f8:	4606      	mov	r6, r0
 80078fa:	e7d9      	b.n	80078b0 <__pow5mult+0x20>
 80078fc:	1e5a      	subs	r2, r3, #1
 80078fe:	4d0b      	ldr	r5, [pc, #44]	; (800792c <__pow5mult+0x9c>)
 8007900:	2300      	movs	r3, #0
 8007902:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8007906:	f7ff fe93 	bl	8007630 <__multadd>
 800790a:	4606      	mov	r6, r0
 800790c:	e7c8      	b.n	80078a0 <__pow5mult+0x10>
 800790e:	2101      	movs	r1, #1
 8007910:	4638      	mov	r0, r7
 8007912:	f7ff fe5d 	bl	80075d0 <_Balloc>
 8007916:	f240 2171 	movw	r1, #625	; 0x271
 800791a:	2201      	movs	r2, #1
 800791c:	2300      	movs	r3, #0
 800791e:	6141      	str	r1, [r0, #20]
 8007920:	6102      	str	r2, [r0, #16]
 8007922:	4605      	mov	r5, r0
 8007924:	64b8      	str	r0, [r7, #72]	; 0x48
 8007926:	6003      	str	r3, [r0, #0]
 8007928:	e7be      	b.n	80078a8 <__pow5mult+0x18>
 800792a:	bf00      	nop
 800792c:	080095d0 	.word	0x080095d0

08007930 <__lshift>:
 8007930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007934:	4691      	mov	r9, r2
 8007936:	690a      	ldr	r2, [r1, #16]
 8007938:	688b      	ldr	r3, [r1, #8]
 800793a:	ea4f 1469 	mov.w	r4, r9, asr #5
 800793e:	eb04 0802 	add.w	r8, r4, r2
 8007942:	f108 0501 	add.w	r5, r8, #1
 8007946:	429d      	cmp	r5, r3
 8007948:	460e      	mov	r6, r1
 800794a:	4682      	mov	sl, r0
 800794c:	6849      	ldr	r1, [r1, #4]
 800794e:	dd04      	ble.n	800795a <__lshift+0x2a>
 8007950:	005b      	lsls	r3, r3, #1
 8007952:	429d      	cmp	r5, r3
 8007954:	f101 0101 	add.w	r1, r1, #1
 8007958:	dcfa      	bgt.n	8007950 <__lshift+0x20>
 800795a:	4650      	mov	r0, sl
 800795c:	f7ff fe38 	bl	80075d0 <_Balloc>
 8007960:	2c00      	cmp	r4, #0
 8007962:	f100 0214 	add.w	r2, r0, #20
 8007966:	dd38      	ble.n	80079da <__lshift+0xaa>
 8007968:	eb02 0384 	add.w	r3, r2, r4, lsl #2
 800796c:	2100      	movs	r1, #0
 800796e:	f842 1b04 	str.w	r1, [r2], #4
 8007972:	4293      	cmp	r3, r2
 8007974:	d1fb      	bne.n	800796e <__lshift+0x3e>
 8007976:	6934      	ldr	r4, [r6, #16]
 8007978:	f106 0114 	add.w	r1, r6, #20
 800797c:	f019 091f 	ands.w	r9, r9, #31
 8007980:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
 8007984:	d021      	beq.n	80079ca <__lshift+0x9a>
 8007986:	f1c9 0220 	rsb	r2, r9, #32
 800798a:	2400      	movs	r4, #0
 800798c:	680f      	ldr	r7, [r1, #0]
 800798e:	fa07 fc09 	lsl.w	ip, r7, r9
 8007992:	ea4c 0404 	orr.w	r4, ip, r4
 8007996:	469c      	mov	ip, r3
 8007998:	f843 4b04 	str.w	r4, [r3], #4
 800799c:	f851 4b04 	ldr.w	r4, [r1], #4
 80079a0:	458e      	cmp	lr, r1
 80079a2:	fa24 f402 	lsr.w	r4, r4, r2
 80079a6:	d8f1      	bhi.n	800798c <__lshift+0x5c>
 80079a8:	f8cc 4004 	str.w	r4, [ip, #4]
 80079ac:	b10c      	cbz	r4, 80079b2 <__lshift+0x82>
 80079ae:	f108 0502 	add.w	r5, r8, #2
 80079b2:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 80079b6:	6872      	ldr	r2, [r6, #4]
 80079b8:	3d01      	subs	r5, #1
 80079ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079be:	6105      	str	r5, [r0, #16]
 80079c0:	6031      	str	r1, [r6, #0]
 80079c2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 80079c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ca:	3b04      	subs	r3, #4
 80079cc:	f851 2b04 	ldr.w	r2, [r1], #4
 80079d0:	f843 2f04 	str.w	r2, [r3, #4]!
 80079d4:	458e      	cmp	lr, r1
 80079d6:	d8f9      	bhi.n	80079cc <__lshift+0x9c>
 80079d8:	e7eb      	b.n	80079b2 <__lshift+0x82>
 80079da:	4613      	mov	r3, r2
 80079dc:	e7cb      	b.n	8007976 <__lshift+0x46>
 80079de:	bf00      	nop

080079e0 <__mcmp>:
 80079e0:	6902      	ldr	r2, [r0, #16]
 80079e2:	690b      	ldr	r3, [r1, #16]
 80079e4:	1ad2      	subs	r2, r2, r3
 80079e6:	d113      	bne.n	8007a10 <__mcmp+0x30>
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	3014      	adds	r0, #20
 80079ec:	3114      	adds	r1, #20
 80079ee:	4419      	add	r1, r3
 80079f0:	b410      	push	{r4}
 80079f2:	4403      	add	r3, r0
 80079f4:	e001      	b.n	80079fa <__mcmp+0x1a>
 80079f6:	4298      	cmp	r0, r3
 80079f8:	d20c      	bcs.n	8007a14 <__mcmp+0x34>
 80079fa:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80079fe:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a02:	4294      	cmp	r4, r2
 8007a04:	d0f7      	beq.n	80079f6 <__mcmp+0x16>
 8007a06:	d309      	bcc.n	8007a1c <__mcmp+0x3c>
 8007a08:	2001      	movs	r0, #1
 8007a0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a0e:	4770      	bx	lr
 8007a10:	4610      	mov	r0, r2
 8007a12:	4770      	bx	lr
 8007a14:	2000      	movs	r0, #0
 8007a16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a20:	e7f3      	b.n	8007a0a <__mcmp+0x2a>
 8007a22:	bf00      	nop

08007a24 <__mdiff>:
 8007a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a28:	690b      	ldr	r3, [r1, #16]
 8007a2a:	460f      	mov	r7, r1
 8007a2c:	6911      	ldr	r1, [r2, #16]
 8007a2e:	1a5b      	subs	r3, r3, r1
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	4690      	mov	r8, r2
 8007a34:	d117      	bne.n	8007a66 <__mdiff+0x42>
 8007a36:	0089      	lsls	r1, r1, #2
 8007a38:	f107 0214 	add.w	r2, r7, #20
 8007a3c:	f108 0514 	add.w	r5, r8, #20
 8007a40:	1853      	adds	r3, r2, r1
 8007a42:	4429      	add	r1, r5
 8007a44:	e001      	b.n	8007a4a <__mdiff+0x26>
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d25e      	bcs.n	8007b08 <__mdiff+0xe4>
 8007a4a:	f853 6d04 	ldr.w	r6, [r3, #-4]!
 8007a4e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007a52:	42a6      	cmp	r6, r4
 8007a54:	d0f7      	beq.n	8007a46 <__mdiff+0x22>
 8007a56:	d260      	bcs.n	8007b1a <__mdiff+0xf6>
 8007a58:	463b      	mov	r3, r7
 8007a5a:	4614      	mov	r4, r2
 8007a5c:	4647      	mov	r7, r8
 8007a5e:	f04f 0901 	mov.w	r9, #1
 8007a62:	4698      	mov	r8, r3
 8007a64:	e006      	b.n	8007a74 <__mdiff+0x50>
 8007a66:	db5d      	blt.n	8007b24 <__mdiff+0x100>
 8007a68:	f107 0514 	add.w	r5, r7, #20
 8007a6c:	f102 0414 	add.w	r4, r2, #20
 8007a70:	f04f 0900 	mov.w	r9, #0
 8007a74:	6879      	ldr	r1, [r7, #4]
 8007a76:	f7ff fdab 	bl	80075d0 <_Balloc>
 8007a7a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007a7e:	693e      	ldr	r6, [r7, #16]
 8007a80:	f8c0 900c 	str.w	r9, [r0, #12]
 8007a84:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 8007a88:	46a6      	mov	lr, r4
 8007a8a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 8007a8e:	f100 0414 	add.w	r4, r0, #20
 8007a92:	2300      	movs	r3, #0
 8007a94:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007a98:	f855 8b04 	ldr.w	r8, [r5], #4
 8007a9c:	b28a      	uxth	r2, r1
 8007a9e:	fa13 f388 	uxtah	r3, r3, r8
 8007aa2:	0c09      	lsrs	r1, r1, #16
 8007aa4:	1a9a      	subs	r2, r3, r2
 8007aa6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
 8007aaa:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8007aae:	b292      	uxth	r2, r2
 8007ab0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007ab4:	45f4      	cmp	ip, lr
 8007ab6:	f844 2b04 	str.w	r2, [r4], #4
 8007aba:	ea4f 4323 	mov.w	r3, r3, asr #16
 8007abe:	d8e9      	bhi.n	8007a94 <__mdiff+0x70>
 8007ac0:	42af      	cmp	r7, r5
 8007ac2:	d917      	bls.n	8007af4 <__mdiff+0xd0>
 8007ac4:	46a4      	mov	ip, r4
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	f851 eb04 	ldr.w	lr, [r1], #4
 8007acc:	fa13 f28e 	uxtah	r2, r3, lr
 8007ad0:	1413      	asrs	r3, r2, #16
 8007ad2:	eb03 431e 	add.w	r3, r3, lr, lsr #16
 8007ad6:	b292      	uxth	r2, r2
 8007ad8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007adc:	428f      	cmp	r7, r1
 8007ade:	f84c 2b04 	str.w	r2, [ip], #4
 8007ae2:	ea4f 4323 	mov.w	r3, r3, asr #16
 8007ae6:	d8ef      	bhi.n	8007ac8 <__mdiff+0xa4>
 8007ae8:	43ed      	mvns	r5, r5
 8007aea:	443d      	add	r5, r7
 8007aec:	f025 0503 	bic.w	r5, r5, #3
 8007af0:	3504      	adds	r5, #4
 8007af2:	442c      	add	r4, r5
 8007af4:	3c04      	subs	r4, #4
 8007af6:	b922      	cbnz	r2, 8007b02 <__mdiff+0xde>
 8007af8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 8007afc:	3e01      	subs	r6, #1
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0fa      	beq.n	8007af8 <__mdiff+0xd4>
 8007b02:	6106      	str	r6, [r0, #16]
 8007b04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b08:	2100      	movs	r1, #0
 8007b0a:	f7ff fd61 	bl	80075d0 <_Balloc>
 8007b0e:	2201      	movs	r2, #1
 8007b10:	2300      	movs	r3, #0
 8007b12:	6102      	str	r2, [r0, #16]
 8007b14:	6143      	str	r3, [r0, #20]
 8007b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b1a:	462c      	mov	r4, r5
 8007b1c:	f04f 0900 	mov.w	r9, #0
 8007b20:	4615      	mov	r5, r2
 8007b22:	e7a7      	b.n	8007a74 <__mdiff+0x50>
 8007b24:	463b      	mov	r3, r7
 8007b26:	f107 0414 	add.w	r4, r7, #20
 8007b2a:	f108 0514 	add.w	r5, r8, #20
 8007b2e:	4647      	mov	r7, r8
 8007b30:	f04f 0901 	mov.w	r9, #1
 8007b34:	4698      	mov	r8, r3
 8007b36:	e79d      	b.n	8007a74 <__mdiff+0x50>

08007b38 <__d2b>:
 8007b38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b3c:	b083      	sub	sp, #12
 8007b3e:	2101      	movs	r1, #1
 8007b40:	461c      	mov	r4, r3
 8007b42:	f3c3 550a 	ubfx	r5, r3, #20, #11
 8007b46:	4617      	mov	r7, r2
 8007b48:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007b4a:	f7ff fd41 	bl	80075d0 <_Balloc>
 8007b4e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007b52:	4681      	mov	r9, r0
 8007b54:	b10d      	cbz	r5, 8007b5a <__d2b+0x22>
 8007b56:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8007b5a:	9401      	str	r4, [sp, #4]
 8007b5c:	b31f      	cbz	r7, 8007ba6 <__d2b+0x6e>
 8007b5e:	a802      	add	r0, sp, #8
 8007b60:	f840 7d08 	str.w	r7, [r0, #-8]!
 8007b64:	f7ff fdc4 	bl	80076f0 <__lo0bits>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	d135      	bne.n	8007bd8 <__d2b+0xa0>
 8007b6c:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8007b70:	f8c9 2014 	str.w	r2, [r9, #20]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	bf0c      	ite	eq
 8007b78:	2101      	moveq	r1, #1
 8007b7a:	2102      	movne	r1, #2
 8007b7c:	f8c9 3018 	str.w	r3, [r9, #24]
 8007b80:	f8c9 1010 	str.w	r1, [r9, #16]
 8007b84:	b9dd      	cbnz	r5, 8007bbe <__d2b+0x86>
 8007b86:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 8007b8a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007b8e:	6030      	str	r0, [r6, #0]
 8007b90:	6918      	ldr	r0, [r3, #16]
 8007b92:	f7ff fd8d 	bl	80076b0 <__hi0bits>
 8007b96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b98:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007b9c:	6018      	str	r0, [r3, #0]
 8007b9e:	4648      	mov	r0, r9
 8007ba0:	b003      	add	sp, #12
 8007ba2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ba6:	a801      	add	r0, sp, #4
 8007ba8:	f7ff fda2 	bl	80076f0 <__lo0bits>
 8007bac:	9b01      	ldr	r3, [sp, #4]
 8007bae:	f8c9 3014 	str.w	r3, [r9, #20]
 8007bb2:	2101      	movs	r1, #1
 8007bb4:	3020      	adds	r0, #32
 8007bb6:	f8c9 1010 	str.w	r1, [r9, #16]
 8007bba:	2d00      	cmp	r5, #0
 8007bbc:	d0e3      	beq.n	8007b86 <__d2b+0x4e>
 8007bbe:	f2a5 4833 	subw	r8, r5, #1075	; 0x433
 8007bc2:	eb08 0300 	add.w	r3, r8, r0
 8007bc6:	6033      	str	r3, [r6, #0]
 8007bc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007bce:	6018      	str	r0, [r3, #0]
 8007bd0:	4648      	mov	r0, r9
 8007bd2:	b003      	add	sp, #12
 8007bd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bd8:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8007bdc:	f1c0 0120 	rsb	r1, r0, #32
 8007be0:	fa03 f101 	lsl.w	r1, r3, r1
 8007be4:	430a      	orrs	r2, r1
 8007be6:	40c3      	lsrs	r3, r0
 8007be8:	9301      	str	r3, [sp, #4]
 8007bea:	f8c9 2014 	str.w	r2, [r9, #20]
 8007bee:	e7c1      	b.n	8007b74 <__d2b+0x3c>

08007bf0 <_realloc_r>:
 8007bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bf4:	4617      	mov	r7, r2
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	2900      	cmp	r1, #0
 8007bfa:	f000 80c1 	beq.w	8007d80 <_realloc_r+0x190>
 8007bfe:	460e      	mov	r6, r1
 8007c00:	4681      	mov	r9, r0
 8007c02:	f107 050b 	add.w	r5, r7, #11
 8007c06:	f7ff fcdf 	bl	80075c8 <__malloc_lock>
 8007c0a:	f856 ec04 	ldr.w	lr, [r6, #-4]
 8007c0e:	2d16      	cmp	r5, #22
 8007c10:	f02e 0403 	bic.w	r4, lr, #3
 8007c14:	f1a6 0808 	sub.w	r8, r6, #8
 8007c18:	d840      	bhi.n	8007c9c <_realloc_r+0xac>
 8007c1a:	2210      	movs	r2, #16
 8007c1c:	4615      	mov	r5, r2
 8007c1e:	42af      	cmp	r7, r5
 8007c20:	d841      	bhi.n	8007ca6 <_realloc_r+0xb6>
 8007c22:	4294      	cmp	r4, r2
 8007c24:	da75      	bge.n	8007d12 <_realloc_r+0x122>
 8007c26:	4bc9      	ldr	r3, [pc, #804]	; (8007f4c <_realloc_r+0x35c>)
 8007c28:	6899      	ldr	r1, [r3, #8]
 8007c2a:	eb08 0004 	add.w	r0, r8, r4
 8007c2e:	4288      	cmp	r0, r1
 8007c30:	6841      	ldr	r1, [r0, #4]
 8007c32:	f000 80d9 	beq.w	8007de8 <_realloc_r+0x1f8>
 8007c36:	f021 0301 	bic.w	r3, r1, #1
 8007c3a:	4403      	add	r3, r0
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	07db      	lsls	r3, r3, #31
 8007c40:	d57d      	bpl.n	8007d3e <_realloc_r+0x14e>
 8007c42:	f01e 0f01 	tst.w	lr, #1
 8007c46:	d035      	beq.n	8007cb4 <_realloc_r+0xc4>
 8007c48:	4639      	mov	r1, r7
 8007c4a:	4648      	mov	r0, r9
 8007c4c:	f7ff f950 	bl	8006ef0 <_malloc_r>
 8007c50:	4607      	mov	r7, r0
 8007c52:	b1e0      	cbz	r0, 8007c8e <_realloc_r+0x9e>
 8007c54:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007c58:	f023 0301 	bic.w	r3, r3, #1
 8007c5c:	4443      	add	r3, r8
 8007c5e:	f1a0 0208 	sub.w	r2, r0, #8
 8007c62:	429a      	cmp	r2, r3
 8007c64:	f000 8144 	beq.w	8007ef0 <_realloc_r+0x300>
 8007c68:	1f22      	subs	r2, r4, #4
 8007c6a:	2a24      	cmp	r2, #36	; 0x24
 8007c6c:	f200 8131 	bhi.w	8007ed2 <_realloc_r+0x2e2>
 8007c70:	2a13      	cmp	r2, #19
 8007c72:	f200 8104 	bhi.w	8007e7e <_realloc_r+0x28e>
 8007c76:	4603      	mov	r3, r0
 8007c78:	4632      	mov	r2, r6
 8007c7a:	6811      	ldr	r1, [r2, #0]
 8007c7c:	6019      	str	r1, [r3, #0]
 8007c7e:	6851      	ldr	r1, [r2, #4]
 8007c80:	6059      	str	r1, [r3, #4]
 8007c82:	6892      	ldr	r2, [r2, #8]
 8007c84:	609a      	str	r2, [r3, #8]
 8007c86:	4631      	mov	r1, r6
 8007c88:	4648      	mov	r0, r9
 8007c8a:	f7fe fe1b 	bl	80068c4 <_free_r>
 8007c8e:	4648      	mov	r0, r9
 8007c90:	f7ff fc9c 	bl	80075cc <__malloc_unlock>
 8007c94:	4638      	mov	r0, r7
 8007c96:	b003      	add	sp, #12
 8007c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9c:	f025 0507 	bic.w	r5, r5, #7
 8007ca0:	2d00      	cmp	r5, #0
 8007ca2:	462a      	mov	r2, r5
 8007ca4:	dabb      	bge.n	8007c1e <_realloc_r+0x2e>
 8007ca6:	230c      	movs	r3, #12
 8007ca8:	2000      	movs	r0, #0
 8007caa:	f8c9 3000 	str.w	r3, [r9]
 8007cae:	b003      	add	sp, #12
 8007cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb4:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8007cb8:	ebc3 0a08 	rsb	sl, r3, r8
 8007cbc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007cc0:	f023 0c03 	bic.w	ip, r3, #3
 8007cc4:	eb04 030c 	add.w	r3, r4, ip
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	dbbd      	blt.n	8007c48 <_realloc_r+0x58>
 8007ccc:	4657      	mov	r7, sl
 8007cce:	f8da 100c 	ldr.w	r1, [sl, #12]
 8007cd2:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8007cd6:	1f22      	subs	r2, r4, #4
 8007cd8:	2a24      	cmp	r2, #36	; 0x24
 8007cda:	60c1      	str	r1, [r0, #12]
 8007cdc:	6088      	str	r0, [r1, #8]
 8007cde:	f200 8117 	bhi.w	8007f10 <_realloc_r+0x320>
 8007ce2:	2a13      	cmp	r2, #19
 8007ce4:	f240 8112 	bls.w	8007f0c <_realloc_r+0x31c>
 8007ce8:	6831      	ldr	r1, [r6, #0]
 8007cea:	f8ca 1008 	str.w	r1, [sl, #8]
 8007cee:	6871      	ldr	r1, [r6, #4]
 8007cf0:	f8ca 100c 	str.w	r1, [sl, #12]
 8007cf4:	2a1b      	cmp	r2, #27
 8007cf6:	f200 812b 	bhi.w	8007f50 <_realloc_r+0x360>
 8007cfa:	3608      	adds	r6, #8
 8007cfc:	f10a 0210 	add.w	r2, sl, #16
 8007d00:	6831      	ldr	r1, [r6, #0]
 8007d02:	6011      	str	r1, [r2, #0]
 8007d04:	6871      	ldr	r1, [r6, #4]
 8007d06:	6051      	str	r1, [r2, #4]
 8007d08:	68b1      	ldr	r1, [r6, #8]
 8007d0a:	6091      	str	r1, [r2, #8]
 8007d0c:	463e      	mov	r6, r7
 8007d0e:	461c      	mov	r4, r3
 8007d10:	46d0      	mov	r8, sl
 8007d12:	1b63      	subs	r3, r4, r5
 8007d14:	2b0f      	cmp	r3, #15
 8007d16:	d81d      	bhi.n	8007d54 <_realloc_r+0x164>
 8007d18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007d1c:	f003 0301 	and.w	r3, r3, #1
 8007d20:	4323      	orrs	r3, r4
 8007d22:	4444      	add	r4, r8
 8007d24:	f8c8 3004 	str.w	r3, [r8, #4]
 8007d28:	6863      	ldr	r3, [r4, #4]
 8007d2a:	f043 0301 	orr.w	r3, r3, #1
 8007d2e:	6063      	str	r3, [r4, #4]
 8007d30:	4648      	mov	r0, r9
 8007d32:	f7ff fc4b 	bl	80075cc <__malloc_unlock>
 8007d36:	4630      	mov	r0, r6
 8007d38:	b003      	add	sp, #12
 8007d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d3e:	f021 0103 	bic.w	r1, r1, #3
 8007d42:	4421      	add	r1, r4
 8007d44:	4291      	cmp	r1, r2
 8007d46:	db21      	blt.n	8007d8c <_realloc_r+0x19c>
 8007d48:	68c3      	ldr	r3, [r0, #12]
 8007d4a:	6882      	ldr	r2, [r0, #8]
 8007d4c:	460c      	mov	r4, r1
 8007d4e:	60d3      	str	r3, [r2, #12]
 8007d50:	609a      	str	r2, [r3, #8]
 8007d52:	e7de      	b.n	8007d12 <_realloc_r+0x122>
 8007d54:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007d58:	eb08 0105 	add.w	r1, r8, r5
 8007d5c:	f002 0201 	and.w	r2, r2, #1
 8007d60:	4315      	orrs	r5, r2
 8007d62:	f043 0201 	orr.w	r2, r3, #1
 8007d66:	440b      	add	r3, r1
 8007d68:	f8c8 5004 	str.w	r5, [r8, #4]
 8007d6c:	604a      	str	r2, [r1, #4]
 8007d6e:	685a      	ldr	r2, [r3, #4]
 8007d70:	f042 0201 	orr.w	r2, r2, #1
 8007d74:	3108      	adds	r1, #8
 8007d76:	605a      	str	r2, [r3, #4]
 8007d78:	4648      	mov	r0, r9
 8007d7a:	f7fe fda3 	bl	80068c4 <_free_r>
 8007d7e:	e7d7      	b.n	8007d30 <_realloc_r+0x140>
 8007d80:	4611      	mov	r1, r2
 8007d82:	b003      	add	sp, #12
 8007d84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d88:	f7ff b8b2 	b.w	8006ef0 <_malloc_r>
 8007d8c:	f01e 0f01 	tst.w	lr, #1
 8007d90:	f47f af5a 	bne.w	8007c48 <_realloc_r+0x58>
 8007d94:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8007d98:	ebc3 0a08 	rsb	sl, r3, r8
 8007d9c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007da0:	f023 0c03 	bic.w	ip, r3, #3
 8007da4:	eb01 0e0c 	add.w	lr, r1, ip
 8007da8:	4596      	cmp	lr, r2
 8007daa:	db8b      	blt.n	8007cc4 <_realloc_r+0xd4>
 8007dac:	68c3      	ldr	r3, [r0, #12]
 8007dae:	6882      	ldr	r2, [r0, #8]
 8007db0:	4657      	mov	r7, sl
 8007db2:	60d3      	str	r3, [r2, #12]
 8007db4:	609a      	str	r2, [r3, #8]
 8007db6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8007dba:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007dbe:	60cb      	str	r3, [r1, #12]
 8007dc0:	1f22      	subs	r2, r4, #4
 8007dc2:	2a24      	cmp	r2, #36	; 0x24
 8007dc4:	6099      	str	r1, [r3, #8]
 8007dc6:	f200 8099 	bhi.w	8007efc <_realloc_r+0x30c>
 8007dca:	2a13      	cmp	r2, #19
 8007dcc:	d962      	bls.n	8007e94 <_realloc_r+0x2a4>
 8007dce:	6833      	ldr	r3, [r6, #0]
 8007dd0:	f8ca 3008 	str.w	r3, [sl, #8]
 8007dd4:	6873      	ldr	r3, [r6, #4]
 8007dd6:	f8ca 300c 	str.w	r3, [sl, #12]
 8007dda:	2a1b      	cmp	r2, #27
 8007ddc:	f200 80a0 	bhi.w	8007f20 <_realloc_r+0x330>
 8007de0:	3608      	adds	r6, #8
 8007de2:	f10a 0310 	add.w	r3, sl, #16
 8007de6:	e056      	b.n	8007e96 <_realloc_r+0x2a6>
 8007de8:	f021 0b03 	bic.w	fp, r1, #3
 8007dec:	44a3      	add	fp, r4
 8007dee:	f105 0010 	add.w	r0, r5, #16
 8007df2:	4583      	cmp	fp, r0
 8007df4:	da59      	bge.n	8007eaa <_realloc_r+0x2ba>
 8007df6:	f01e 0f01 	tst.w	lr, #1
 8007dfa:	f47f af25 	bne.w	8007c48 <_realloc_r+0x58>
 8007dfe:	f856 1c08 	ldr.w	r1, [r6, #-8]
 8007e02:	ebc1 0a08 	rsb	sl, r1, r8
 8007e06:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007e0a:	f021 0c03 	bic.w	ip, r1, #3
 8007e0e:	44e3      	add	fp, ip
 8007e10:	4558      	cmp	r0, fp
 8007e12:	f73f af57 	bgt.w	8007cc4 <_realloc_r+0xd4>
 8007e16:	4657      	mov	r7, sl
 8007e18:	f8da 100c 	ldr.w	r1, [sl, #12]
 8007e1c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8007e20:	1f22      	subs	r2, r4, #4
 8007e22:	2a24      	cmp	r2, #36	; 0x24
 8007e24:	60c1      	str	r1, [r0, #12]
 8007e26:	6088      	str	r0, [r1, #8]
 8007e28:	f200 80b4 	bhi.w	8007f94 <_realloc_r+0x3a4>
 8007e2c:	2a13      	cmp	r2, #19
 8007e2e:	f240 80a5 	bls.w	8007f7c <_realloc_r+0x38c>
 8007e32:	6831      	ldr	r1, [r6, #0]
 8007e34:	f8ca 1008 	str.w	r1, [sl, #8]
 8007e38:	6871      	ldr	r1, [r6, #4]
 8007e3a:	f8ca 100c 	str.w	r1, [sl, #12]
 8007e3e:	2a1b      	cmp	r2, #27
 8007e40:	f200 80af 	bhi.w	8007fa2 <_realloc_r+0x3b2>
 8007e44:	3608      	adds	r6, #8
 8007e46:	f10a 0210 	add.w	r2, sl, #16
 8007e4a:	6831      	ldr	r1, [r6, #0]
 8007e4c:	6011      	str	r1, [r2, #0]
 8007e4e:	6871      	ldr	r1, [r6, #4]
 8007e50:	6051      	str	r1, [r2, #4]
 8007e52:	68b1      	ldr	r1, [r6, #8]
 8007e54:	6091      	str	r1, [r2, #8]
 8007e56:	eb0a 0105 	add.w	r1, sl, r5
 8007e5a:	ebc5 020b 	rsb	r2, r5, fp
 8007e5e:	f042 0201 	orr.w	r2, r2, #1
 8007e62:	6099      	str	r1, [r3, #8]
 8007e64:	604a      	str	r2, [r1, #4]
 8007e66:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007e6a:	f003 0301 	and.w	r3, r3, #1
 8007e6e:	431d      	orrs	r5, r3
 8007e70:	4648      	mov	r0, r9
 8007e72:	f8ca 5004 	str.w	r5, [sl, #4]
 8007e76:	f7ff fba9 	bl	80075cc <__malloc_unlock>
 8007e7a:	4638      	mov	r0, r7
 8007e7c:	e75c      	b.n	8007d38 <_realloc_r+0x148>
 8007e7e:	6833      	ldr	r3, [r6, #0]
 8007e80:	6003      	str	r3, [r0, #0]
 8007e82:	6873      	ldr	r3, [r6, #4]
 8007e84:	6043      	str	r3, [r0, #4]
 8007e86:	2a1b      	cmp	r2, #27
 8007e88:	d827      	bhi.n	8007eda <_realloc_r+0x2ea>
 8007e8a:	f100 0308 	add.w	r3, r0, #8
 8007e8e:	f106 0208 	add.w	r2, r6, #8
 8007e92:	e6f2      	b.n	8007c7a <_realloc_r+0x8a>
 8007e94:	463b      	mov	r3, r7
 8007e96:	6832      	ldr	r2, [r6, #0]
 8007e98:	601a      	str	r2, [r3, #0]
 8007e9a:	6872      	ldr	r2, [r6, #4]
 8007e9c:	605a      	str	r2, [r3, #4]
 8007e9e:	68b2      	ldr	r2, [r6, #8]
 8007ea0:	609a      	str	r2, [r3, #8]
 8007ea2:	463e      	mov	r6, r7
 8007ea4:	4674      	mov	r4, lr
 8007ea6:	46d0      	mov	r8, sl
 8007ea8:	e733      	b.n	8007d12 <_realloc_r+0x122>
 8007eaa:	eb08 0105 	add.w	r1, r8, r5
 8007eae:	ebc5 0b0b 	rsb	fp, r5, fp
 8007eb2:	f04b 0201 	orr.w	r2, fp, #1
 8007eb6:	6099      	str	r1, [r3, #8]
 8007eb8:	604a      	str	r2, [r1, #4]
 8007eba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	431d      	orrs	r5, r3
 8007ec4:	4648      	mov	r0, r9
 8007ec6:	f846 5c04 	str.w	r5, [r6, #-4]
 8007eca:	f7ff fb7f 	bl	80075cc <__malloc_unlock>
 8007ece:	4630      	mov	r0, r6
 8007ed0:	e732      	b.n	8007d38 <_realloc_r+0x148>
 8007ed2:	4631      	mov	r1, r6
 8007ed4:	f7ff fb14 	bl	8007500 <memmove>
 8007ed8:	e6d5      	b.n	8007c86 <_realloc_r+0x96>
 8007eda:	68b3      	ldr	r3, [r6, #8]
 8007edc:	6083      	str	r3, [r0, #8]
 8007ede:	68f3      	ldr	r3, [r6, #12]
 8007ee0:	60c3      	str	r3, [r0, #12]
 8007ee2:	2a24      	cmp	r2, #36	; 0x24
 8007ee4:	d028      	beq.n	8007f38 <_realloc_r+0x348>
 8007ee6:	f100 0310 	add.w	r3, r0, #16
 8007eea:	f106 0210 	add.w	r2, r6, #16
 8007eee:	e6c4      	b.n	8007c7a <_realloc_r+0x8a>
 8007ef0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8007ef4:	f023 0303 	bic.w	r3, r3, #3
 8007ef8:	441c      	add	r4, r3
 8007efa:	e70a      	b.n	8007d12 <_realloc_r+0x122>
 8007efc:	4631      	mov	r1, r6
 8007efe:	4638      	mov	r0, r7
 8007f00:	4674      	mov	r4, lr
 8007f02:	46d0      	mov	r8, sl
 8007f04:	f7ff fafc 	bl	8007500 <memmove>
 8007f08:	463e      	mov	r6, r7
 8007f0a:	e702      	b.n	8007d12 <_realloc_r+0x122>
 8007f0c:	463a      	mov	r2, r7
 8007f0e:	e6f7      	b.n	8007d00 <_realloc_r+0x110>
 8007f10:	4631      	mov	r1, r6
 8007f12:	4638      	mov	r0, r7
 8007f14:	461c      	mov	r4, r3
 8007f16:	46d0      	mov	r8, sl
 8007f18:	f7ff faf2 	bl	8007500 <memmove>
 8007f1c:	463e      	mov	r6, r7
 8007f1e:	e6f8      	b.n	8007d12 <_realloc_r+0x122>
 8007f20:	68b3      	ldr	r3, [r6, #8]
 8007f22:	f8ca 3010 	str.w	r3, [sl, #16]
 8007f26:	68f3      	ldr	r3, [r6, #12]
 8007f28:	f8ca 3014 	str.w	r3, [sl, #20]
 8007f2c:	2a24      	cmp	r2, #36	; 0x24
 8007f2e:	d01b      	beq.n	8007f68 <_realloc_r+0x378>
 8007f30:	3610      	adds	r6, #16
 8007f32:	f10a 0318 	add.w	r3, sl, #24
 8007f36:	e7ae      	b.n	8007e96 <_realloc_r+0x2a6>
 8007f38:	6933      	ldr	r3, [r6, #16]
 8007f3a:	6103      	str	r3, [r0, #16]
 8007f3c:	6973      	ldr	r3, [r6, #20]
 8007f3e:	6143      	str	r3, [r0, #20]
 8007f40:	f106 0218 	add.w	r2, r6, #24
 8007f44:	f100 0318 	add.w	r3, r0, #24
 8007f48:	e697      	b.n	8007c7a <_realloc_r+0x8a>
 8007f4a:	bf00      	nop
 8007f4c:	20000464 	.word	0x20000464
 8007f50:	68b1      	ldr	r1, [r6, #8]
 8007f52:	f8ca 1010 	str.w	r1, [sl, #16]
 8007f56:	68f1      	ldr	r1, [r6, #12]
 8007f58:	f8ca 1014 	str.w	r1, [sl, #20]
 8007f5c:	2a24      	cmp	r2, #36	; 0x24
 8007f5e:	d00f      	beq.n	8007f80 <_realloc_r+0x390>
 8007f60:	3610      	adds	r6, #16
 8007f62:	f10a 0218 	add.w	r2, sl, #24
 8007f66:	e6cb      	b.n	8007d00 <_realloc_r+0x110>
 8007f68:	6933      	ldr	r3, [r6, #16]
 8007f6a:	f8ca 3018 	str.w	r3, [sl, #24]
 8007f6e:	6973      	ldr	r3, [r6, #20]
 8007f70:	f8ca 301c 	str.w	r3, [sl, #28]
 8007f74:	3618      	adds	r6, #24
 8007f76:	f10a 0320 	add.w	r3, sl, #32
 8007f7a:	e78c      	b.n	8007e96 <_realloc_r+0x2a6>
 8007f7c:	463a      	mov	r2, r7
 8007f7e:	e764      	b.n	8007e4a <_realloc_r+0x25a>
 8007f80:	6932      	ldr	r2, [r6, #16]
 8007f82:	f8ca 2018 	str.w	r2, [sl, #24]
 8007f86:	6972      	ldr	r2, [r6, #20]
 8007f88:	f8ca 201c 	str.w	r2, [sl, #28]
 8007f8c:	3618      	adds	r6, #24
 8007f8e:	f10a 0220 	add.w	r2, sl, #32
 8007f92:	e6b5      	b.n	8007d00 <_realloc_r+0x110>
 8007f94:	4631      	mov	r1, r6
 8007f96:	4638      	mov	r0, r7
 8007f98:	9301      	str	r3, [sp, #4]
 8007f9a:	f7ff fab1 	bl	8007500 <memmove>
 8007f9e:	9b01      	ldr	r3, [sp, #4]
 8007fa0:	e759      	b.n	8007e56 <_realloc_r+0x266>
 8007fa2:	68b1      	ldr	r1, [r6, #8]
 8007fa4:	f8ca 1010 	str.w	r1, [sl, #16]
 8007fa8:	68f1      	ldr	r1, [r6, #12]
 8007faa:	f8ca 1014 	str.w	r1, [sl, #20]
 8007fae:	2a24      	cmp	r2, #36	; 0x24
 8007fb0:	d003      	beq.n	8007fba <_realloc_r+0x3ca>
 8007fb2:	3610      	adds	r6, #16
 8007fb4:	f10a 0218 	add.w	r2, sl, #24
 8007fb8:	e747      	b.n	8007e4a <_realloc_r+0x25a>
 8007fba:	6932      	ldr	r2, [r6, #16]
 8007fbc:	f8ca 2018 	str.w	r2, [sl, #24]
 8007fc0:	6972      	ldr	r2, [r6, #20]
 8007fc2:	f8ca 201c 	str.w	r2, [sl, #28]
 8007fc6:	3618      	adds	r6, #24
 8007fc8:	f10a 0220 	add.w	r2, sl, #32
 8007fcc:	e73d      	b.n	8007e4a <_realloc_r+0x25a>
 8007fce:	bf00      	nop

08007fd0 <_sbrk_r>:
 8007fd0:	b538      	push	{r3, r4, r5, lr}
 8007fd2:	4c07      	ldr	r4, [pc, #28]	; (8007ff0 <_sbrk_r+0x20>)
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	4605      	mov	r5, r0
 8007fd8:	4608      	mov	r0, r1
 8007fda:	6023      	str	r3, [r4, #0]
 8007fdc:	f7f9 fac2 	bl	8001564 <_sbrk>
 8007fe0:	1c43      	adds	r3, r0, #1
 8007fe2:	d000      	beq.n	8007fe6 <_sbrk_r+0x16>
 8007fe4:	bd38      	pop	{r3, r4, r5, pc}
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d0fb      	beq.n	8007fe4 <_sbrk_r+0x14>
 8007fec:	602b      	str	r3, [r5, #0]
 8007fee:	bd38      	pop	{r3, r4, r5, pc}
 8007ff0:	20000a7c 	.word	0x20000a7c

08007ff4 <__sread>:
 8007ff4:	b510      	push	{r4, lr}
 8007ff6:	460c      	mov	r4, r1
 8007ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ffc:	f000 fa5e 	bl	80084bc <_read_r>
 8008000:	2800      	cmp	r0, #0
 8008002:	db03      	blt.n	800800c <__sread+0x18>
 8008004:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8008006:	4403      	add	r3, r0
 8008008:	6523      	str	r3, [r4, #80]	; 0x50
 800800a:	bd10      	pop	{r4, pc}
 800800c:	89a3      	ldrh	r3, [r4, #12]
 800800e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008012:	81a3      	strh	r3, [r4, #12]
 8008014:	bd10      	pop	{r4, pc}
 8008016:	bf00      	nop

08008018 <__swrite>:
 8008018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800801c:	4616      	mov	r6, r2
 800801e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008022:	461f      	mov	r7, r3
 8008024:	05d3      	lsls	r3, r2, #23
 8008026:	460c      	mov	r4, r1
 8008028:	4605      	mov	r5, r0
 800802a:	d507      	bpl.n	800803c <__swrite+0x24>
 800802c:	2200      	movs	r2, #0
 800802e:	2302      	movs	r3, #2
 8008030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008034:	f000 fa16 	bl	8008464 <_lseek_r>
 8008038:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800803c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008040:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008044:	81a2      	strh	r2, [r4, #12]
 8008046:	463b      	mov	r3, r7
 8008048:	4632      	mov	r2, r6
 800804a:	4628      	mov	r0, r5
 800804c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008050:	f000 b8da 	b.w	8008208 <_write_r>

08008054 <__sseek>:
 8008054:	b510      	push	{r4, lr}
 8008056:	460c      	mov	r4, r1
 8008058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800805c:	f000 fa02 	bl	8008464 <_lseek_r>
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	1c42      	adds	r2, r0, #1
 8008064:	bf0e      	itee	eq
 8008066:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800806a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800806e:	6520      	strne	r0, [r4, #80]	; 0x50
 8008070:	81a3      	strh	r3, [r4, #12]
 8008072:	bd10      	pop	{r4, pc}

08008074 <__sclose>:
 8008074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008078:	f000 b90c 	b.w	8008294 <_close_r>

0800807c <__ssprint_r>:
 800807c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008080:	6893      	ldr	r3, [r2, #8]
 8008082:	b083      	sub	sp, #12
 8008084:	4690      	mov	r8, r2
 8008086:	2b00      	cmp	r3, #0
 8008088:	d072      	beq.n	8008170 <__ssprint_r+0xf4>
 800808a:	4683      	mov	fp, r0
 800808c:	f04f 0900 	mov.w	r9, #0
 8008090:	6816      	ldr	r6, [r2, #0]
 8008092:	6808      	ldr	r0, [r1, #0]
 8008094:	688b      	ldr	r3, [r1, #8]
 8008096:	460d      	mov	r5, r1
 8008098:	464c      	mov	r4, r9
 800809a:	2c00      	cmp	r4, #0
 800809c:	d045      	beq.n	800812a <__ssprint_r+0xae>
 800809e:	429c      	cmp	r4, r3
 80080a0:	461f      	mov	r7, r3
 80080a2:	469a      	mov	sl, r3
 80080a4:	d346      	bcc.n	8008134 <__ssprint_r+0xb8>
 80080a6:	89ab      	ldrh	r3, [r5, #12]
 80080a8:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80080ac:	d02d      	beq.n	800810a <__ssprint_r+0x8e>
 80080ae:	696f      	ldr	r7, [r5, #20]
 80080b0:	6929      	ldr	r1, [r5, #16]
 80080b2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 80080b6:	ebc1 0a00 	rsb	sl, r1, r0
 80080ba:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 80080be:	1c60      	adds	r0, r4, #1
 80080c0:	107f      	asrs	r7, r7, #1
 80080c2:	4450      	add	r0, sl
 80080c4:	42b8      	cmp	r0, r7
 80080c6:	463a      	mov	r2, r7
 80080c8:	bf84      	itt	hi
 80080ca:	4607      	movhi	r7, r0
 80080cc:	463a      	movhi	r2, r7
 80080ce:	055b      	lsls	r3, r3, #21
 80080d0:	d533      	bpl.n	800813a <__ssprint_r+0xbe>
 80080d2:	4611      	mov	r1, r2
 80080d4:	4658      	mov	r0, fp
 80080d6:	f7fe ff0b 	bl	8006ef0 <_malloc_r>
 80080da:	2800      	cmp	r0, #0
 80080dc:	d037      	beq.n	800814e <__ssprint_r+0xd2>
 80080de:	4652      	mov	r2, sl
 80080e0:	6929      	ldr	r1, [r5, #16]
 80080e2:	9001      	str	r0, [sp, #4]
 80080e4:	f7fa f90e 	bl	8002304 <memcpy>
 80080e8:	89aa      	ldrh	r2, [r5, #12]
 80080ea:	9b01      	ldr	r3, [sp, #4]
 80080ec:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80080f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80080f4:	81aa      	strh	r2, [r5, #12]
 80080f6:	ebca 0207 	rsb	r2, sl, r7
 80080fa:	eb03 000a 	add.w	r0, r3, sl
 80080fe:	616f      	str	r7, [r5, #20]
 8008100:	612b      	str	r3, [r5, #16]
 8008102:	6028      	str	r0, [r5, #0]
 8008104:	60aa      	str	r2, [r5, #8]
 8008106:	4627      	mov	r7, r4
 8008108:	46a2      	mov	sl, r4
 800810a:	4652      	mov	r2, sl
 800810c:	4649      	mov	r1, r9
 800810e:	f7ff f9f7 	bl	8007500 <memmove>
 8008112:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8008116:	68ab      	ldr	r3, [r5, #8]
 8008118:	6828      	ldr	r0, [r5, #0]
 800811a:	1bdb      	subs	r3, r3, r7
 800811c:	4450      	add	r0, sl
 800811e:	1b14      	subs	r4, r2, r4
 8008120:	60ab      	str	r3, [r5, #8]
 8008122:	6028      	str	r0, [r5, #0]
 8008124:	f8c8 4008 	str.w	r4, [r8, #8]
 8008128:	b314      	cbz	r4, 8008170 <__ssprint_r+0xf4>
 800812a:	f8d6 9000 	ldr.w	r9, [r6]
 800812e:	6874      	ldr	r4, [r6, #4]
 8008130:	3608      	adds	r6, #8
 8008132:	e7b2      	b.n	800809a <__ssprint_r+0x1e>
 8008134:	4627      	mov	r7, r4
 8008136:	46a2      	mov	sl, r4
 8008138:	e7e7      	b.n	800810a <__ssprint_r+0x8e>
 800813a:	4658      	mov	r0, fp
 800813c:	f7ff fd58 	bl	8007bf0 <_realloc_r>
 8008140:	4603      	mov	r3, r0
 8008142:	2800      	cmp	r0, #0
 8008144:	d1d7      	bne.n	80080f6 <__ssprint_r+0x7a>
 8008146:	6929      	ldr	r1, [r5, #16]
 8008148:	4658      	mov	r0, fp
 800814a:	f7fe fbbb 	bl	80068c4 <_free_r>
 800814e:	230c      	movs	r3, #12
 8008150:	f8cb 3000 	str.w	r3, [fp]
 8008154:	89ab      	ldrh	r3, [r5, #12]
 8008156:	2200      	movs	r2, #0
 8008158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	81ab      	strh	r3, [r5, #12]
 8008162:	f8c8 2008 	str.w	r2, [r8, #8]
 8008166:	f8c8 2004 	str.w	r2, [r8, #4]
 800816a:	b003      	add	sp, #12
 800816c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008170:	2000      	movs	r0, #0
 8008172:	f8c8 0004 	str.w	r0, [r8, #4]
 8008176:	b003      	add	sp, #12
 8008178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800817c <__sprint_r.part.0>:
 800817c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800817e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008182:	049c      	lsls	r4, r3, #18
 8008184:	4692      	mov	sl, r2
 8008186:	d52c      	bpl.n	80081e2 <__sprint_r.part.0+0x66>
 8008188:	6893      	ldr	r3, [r2, #8]
 800818a:	6812      	ldr	r2, [r2, #0]
 800818c:	b33b      	cbz	r3, 80081de <__sprint_r.part.0+0x62>
 800818e:	460f      	mov	r7, r1
 8008190:	4680      	mov	r8, r0
 8008192:	f102 0908 	add.w	r9, r2, #8
 8008196:	e919 0060 	ldmdb	r9, {r5, r6}
 800819a:	08b6      	lsrs	r6, r6, #2
 800819c:	d017      	beq.n	80081ce <__sprint_r.part.0+0x52>
 800819e:	3d04      	subs	r5, #4
 80081a0:	2400      	movs	r4, #0
 80081a2:	e001      	b.n	80081a8 <__sprint_r.part.0+0x2c>
 80081a4:	42a6      	cmp	r6, r4
 80081a6:	d010      	beq.n	80081ca <__sprint_r.part.0+0x4e>
 80081a8:	463a      	mov	r2, r7
 80081aa:	f855 1f04 	ldr.w	r1, [r5, #4]!
 80081ae:	4640      	mov	r0, r8
 80081b0:	f000 f910 	bl	80083d4 <_fputwc_r>
 80081b4:	1c43      	adds	r3, r0, #1
 80081b6:	f104 0401 	add.w	r4, r4, #1
 80081ba:	d1f3      	bne.n	80081a4 <__sprint_r.part.0+0x28>
 80081bc:	2300      	movs	r3, #0
 80081be:	f8ca 3008 	str.w	r3, [sl, #8]
 80081c2:	f8ca 3004 	str.w	r3, [sl, #4]
 80081c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ca:	f8da 3008 	ldr.w	r3, [sl, #8]
 80081ce:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 80081d2:	f8ca 3008 	str.w	r3, [sl, #8]
 80081d6:	f109 0908 	add.w	r9, r9, #8
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1db      	bne.n	8008196 <__sprint_r.part.0+0x1a>
 80081de:	2000      	movs	r0, #0
 80081e0:	e7ec      	b.n	80081bc <__sprint_r.part.0+0x40>
 80081e2:	f7fe fc57 	bl	8006a94 <__sfvwrite_r>
 80081e6:	2300      	movs	r3, #0
 80081e8:	f8ca 3008 	str.w	r3, [sl, #8]
 80081ec:	f8ca 3004 	str.w	r3, [sl, #4]
 80081f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080081f4 <__sprint_r>:
 80081f4:	6893      	ldr	r3, [r2, #8]
 80081f6:	b10b      	cbz	r3, 80081fc <__sprint_r+0x8>
 80081f8:	f7ff bfc0 	b.w	800817c <__sprint_r.part.0>
 80081fc:	b410      	push	{r4}
 80081fe:	4618      	mov	r0, r3
 8008200:	6053      	str	r3, [r2, #4]
 8008202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008206:	4770      	bx	lr

08008208 <_write_r>:
 8008208:	b570      	push	{r4, r5, r6, lr}
 800820a:	460d      	mov	r5, r1
 800820c:	4c08      	ldr	r4, [pc, #32]	; (8008230 <_write_r+0x28>)
 800820e:	4611      	mov	r1, r2
 8008210:	4606      	mov	r6, r0
 8008212:	461a      	mov	r2, r3
 8008214:	4628      	mov	r0, r5
 8008216:	2300      	movs	r3, #0
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	f7f8 fde7 	bl	8000dec <_write>
 800821e:	1c43      	adds	r3, r0, #1
 8008220:	d000      	beq.n	8008224 <_write_r+0x1c>
 8008222:	bd70      	pop	{r4, r5, r6, pc}
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d0fb      	beq.n	8008222 <_write_r+0x1a>
 800822a:	6033      	str	r3, [r6, #0]
 800822c:	bd70      	pop	{r4, r5, r6, pc}
 800822e:	bf00      	nop
 8008230:	20000a7c 	.word	0x20000a7c

08008234 <_calloc_r>:
 8008234:	b510      	push	{r4, lr}
 8008236:	fb02 f101 	mul.w	r1, r2, r1
 800823a:	f7fe fe59 	bl	8006ef0 <_malloc_r>
 800823e:	4604      	mov	r4, r0
 8008240:	b1d8      	cbz	r0, 800827a <_calloc_r+0x46>
 8008242:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008246:	f022 0203 	bic.w	r2, r2, #3
 800824a:	3a04      	subs	r2, #4
 800824c:	2a24      	cmp	r2, #36	; 0x24
 800824e:	d818      	bhi.n	8008282 <_calloc_r+0x4e>
 8008250:	2a13      	cmp	r2, #19
 8008252:	d914      	bls.n	800827e <_calloc_r+0x4a>
 8008254:	2300      	movs	r3, #0
 8008256:	2a1b      	cmp	r2, #27
 8008258:	6003      	str	r3, [r0, #0]
 800825a:	6043      	str	r3, [r0, #4]
 800825c:	d916      	bls.n	800828c <_calloc_r+0x58>
 800825e:	2a24      	cmp	r2, #36	; 0x24
 8008260:	6083      	str	r3, [r0, #8]
 8008262:	60c3      	str	r3, [r0, #12]
 8008264:	bf11      	iteee	ne
 8008266:	f100 0210 	addne.w	r2, r0, #16
 800826a:	6103      	streq	r3, [r0, #16]
 800826c:	6143      	streq	r3, [r0, #20]
 800826e:	f100 0218 	addeq.w	r2, r0, #24
 8008272:	2300      	movs	r3, #0
 8008274:	6013      	str	r3, [r2, #0]
 8008276:	6053      	str	r3, [r2, #4]
 8008278:	6093      	str	r3, [r2, #8]
 800827a:	4620      	mov	r0, r4
 800827c:	bd10      	pop	{r4, pc}
 800827e:	4602      	mov	r2, r0
 8008280:	e7f7      	b.n	8008272 <_calloc_r+0x3e>
 8008282:	2100      	movs	r1, #0
 8008284:	f7fa f8d8 	bl	8002438 <memset>
 8008288:	4620      	mov	r0, r4
 800828a:	bd10      	pop	{r4, pc}
 800828c:	f100 0208 	add.w	r2, r0, #8
 8008290:	e7ef      	b.n	8008272 <_calloc_r+0x3e>
 8008292:	bf00      	nop

08008294 <_close_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4c07      	ldr	r4, [pc, #28]	; (80082b4 <_close_r+0x20>)
 8008298:	2300      	movs	r3, #0
 800829a:	4605      	mov	r5, r0
 800829c:	4608      	mov	r0, r1
 800829e:	6023      	str	r3, [r4, #0]
 80082a0:	f7f9 f942 	bl	8001528 <_close>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	d000      	beq.n	80082aa <_close_r+0x16>
 80082a8:	bd38      	pop	{r3, r4, r5, pc}
 80082aa:	6823      	ldr	r3, [r4, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d0fb      	beq.n	80082a8 <_close_r+0x14>
 80082b0:	602b      	str	r3, [r5, #0]
 80082b2:	bd38      	pop	{r3, r4, r5, pc}
 80082b4:	20000a7c 	.word	0x20000a7c

080082b8 <_fclose_r>:
 80082b8:	2900      	cmp	r1, #0
 80082ba:	d03d      	beq.n	8008338 <_fclose_r+0x80>
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	4605      	mov	r5, r0
 80082c0:	460c      	mov	r4, r1
 80082c2:	b108      	cbz	r0, 80082c8 <_fclose_r+0x10>
 80082c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80082c6:	b37b      	cbz	r3, 8008328 <_fclose_r+0x70>
 80082c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082cc:	b90b      	cbnz	r3, 80082d2 <_fclose_r+0x1a>
 80082ce:	2000      	movs	r0, #0
 80082d0:	bd70      	pop	{r4, r5, r6, pc}
 80082d2:	4621      	mov	r1, r4
 80082d4:	4628      	mov	r0, r5
 80082d6:	f7fe f965 	bl	80065a4 <__sflush_r>
 80082da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80082dc:	4606      	mov	r6, r0
 80082de:	b133      	cbz	r3, 80082ee <_fclose_r+0x36>
 80082e0:	69e1      	ldr	r1, [r4, #28]
 80082e2:	4628      	mov	r0, r5
 80082e4:	4798      	blx	r3
 80082e6:	2800      	cmp	r0, #0
 80082e8:	bfb8      	it	lt
 80082ea:	f04f 36ff 	movlt.w	r6, #4294967295
 80082ee:	89a3      	ldrh	r3, [r4, #12]
 80082f0:	061b      	lsls	r3, r3, #24
 80082f2:	d41c      	bmi.n	800832e <_fclose_r+0x76>
 80082f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80082f6:	b141      	cbz	r1, 800830a <_fclose_r+0x52>
 80082f8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80082fc:	4299      	cmp	r1, r3
 80082fe:	d002      	beq.n	8008306 <_fclose_r+0x4e>
 8008300:	4628      	mov	r0, r5
 8008302:	f7fe fadf 	bl	80068c4 <_free_r>
 8008306:	2300      	movs	r3, #0
 8008308:	6323      	str	r3, [r4, #48]	; 0x30
 800830a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800830c:	b121      	cbz	r1, 8008318 <_fclose_r+0x60>
 800830e:	4628      	mov	r0, r5
 8008310:	f7fe fad8 	bl	80068c4 <_free_r>
 8008314:	2300      	movs	r3, #0
 8008316:	6463      	str	r3, [r4, #68]	; 0x44
 8008318:	f7fe fa82 	bl	8006820 <__sfp_lock_acquire>
 800831c:	2300      	movs	r3, #0
 800831e:	81a3      	strh	r3, [r4, #12]
 8008320:	f7fe fa80 	bl	8006824 <__sfp_lock_release>
 8008324:	4630      	mov	r0, r6
 8008326:	bd70      	pop	{r4, r5, r6, pc}
 8008328:	f7fe fa74 	bl	8006814 <__sinit>
 800832c:	e7cc      	b.n	80082c8 <_fclose_r+0x10>
 800832e:	6921      	ldr	r1, [r4, #16]
 8008330:	4628      	mov	r0, r5
 8008332:	f7fe fac7 	bl	80068c4 <_free_r>
 8008336:	e7dd      	b.n	80082f4 <_fclose_r+0x3c>
 8008338:	2000      	movs	r0, #0
 800833a:	4770      	bx	lr

0800833c <__fputwc>:
 800833c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008340:	b082      	sub	sp, #8
 8008342:	4680      	mov	r8, r0
 8008344:	4689      	mov	r9, r1
 8008346:	4614      	mov	r4, r2
 8008348:	f000 f87e 	bl	8008448 <__locale_mb_cur_max>
 800834c:	2801      	cmp	r0, #1
 800834e:	d033      	beq.n	80083b8 <__fputwc+0x7c>
 8008350:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8008354:	464a      	mov	r2, r9
 8008356:	a901      	add	r1, sp, #4
 8008358:	4640      	mov	r0, r8
 800835a:	f000 f91b 	bl	8008594 <_wcrtomb_r>
 800835e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008362:	4682      	mov	sl, r0
 8008364:	d021      	beq.n	80083aa <__fputwc+0x6e>
 8008366:	b388      	cbz	r0, 80083cc <__fputwc+0x90>
 8008368:	f89d 6004 	ldrb.w	r6, [sp, #4]
 800836c:	2500      	movs	r5, #0
 800836e:	e008      	b.n	8008382 <__fputwc+0x46>
 8008370:	6823      	ldr	r3, [r4, #0]
 8008372:	1c5a      	adds	r2, r3, #1
 8008374:	6022      	str	r2, [r4, #0]
 8008376:	701e      	strb	r6, [r3, #0]
 8008378:	3501      	adds	r5, #1
 800837a:	4555      	cmp	r5, sl
 800837c:	d226      	bcs.n	80083cc <__fputwc+0x90>
 800837e:	ab01      	add	r3, sp, #4
 8008380:	5d5e      	ldrb	r6, [r3, r5]
 8008382:	68a3      	ldr	r3, [r4, #8]
 8008384:	3b01      	subs	r3, #1
 8008386:	2b00      	cmp	r3, #0
 8008388:	60a3      	str	r3, [r4, #8]
 800838a:	daf1      	bge.n	8008370 <__fputwc+0x34>
 800838c:	69a7      	ldr	r7, [r4, #24]
 800838e:	42bb      	cmp	r3, r7
 8008390:	4631      	mov	r1, r6
 8008392:	4622      	mov	r2, r4
 8008394:	4640      	mov	r0, r8
 8008396:	db01      	blt.n	800839c <__fputwc+0x60>
 8008398:	2e0a      	cmp	r6, #10
 800839a:	d1e9      	bne.n	8008370 <__fputwc+0x34>
 800839c:	f000 f8a4 	bl	80084e8 <__swbuf_r>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d1e9      	bne.n	8008378 <__fputwc+0x3c>
 80083a4:	b002      	add	sp, #8
 80083a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083aa:	89a3      	ldrh	r3, [r4, #12]
 80083ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083b0:	81a3      	strh	r3, [r4, #12]
 80083b2:	b002      	add	sp, #8
 80083b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b8:	f109 33ff 	add.w	r3, r9, #4294967295
 80083bc:	2bfe      	cmp	r3, #254	; 0xfe
 80083be:	d8c7      	bhi.n	8008350 <__fputwc+0x14>
 80083c0:	fa5f f689 	uxtb.w	r6, r9
 80083c4:	4682      	mov	sl, r0
 80083c6:	f88d 6004 	strb.w	r6, [sp, #4]
 80083ca:	e7cf      	b.n	800836c <__fputwc+0x30>
 80083cc:	4648      	mov	r0, r9
 80083ce:	b002      	add	sp, #8
 80083d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080083d4 <_fputwc_r>:
 80083d4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 80083d8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80083dc:	d10b      	bne.n	80083f6 <_fputwc_r+0x22>
 80083de:	b410      	push	{r4}
 80083e0:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80083e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80083e6:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 80083ea:	6654      	str	r4, [r2, #100]	; 0x64
 80083ec:	8193      	strh	r3, [r2, #12]
 80083ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083f2:	f7ff bfa3 	b.w	800833c <__fputwc>
 80083f6:	f7ff bfa1 	b.w	800833c <__fputwc>
 80083fa:	bf00      	nop

080083fc <_fstat_r>:
 80083fc:	b538      	push	{r3, r4, r5, lr}
 80083fe:	460b      	mov	r3, r1
 8008400:	4c07      	ldr	r4, [pc, #28]	; (8008420 <_fstat_r+0x24>)
 8008402:	4605      	mov	r5, r0
 8008404:	4611      	mov	r1, r2
 8008406:	4618      	mov	r0, r3
 8008408:	2300      	movs	r3, #0
 800840a:	6023      	str	r3, [r4, #0]
 800840c:	f7f9 f896 	bl	800153c <_fstat>
 8008410:	1c43      	adds	r3, r0, #1
 8008412:	d000      	beq.n	8008416 <_fstat_r+0x1a>
 8008414:	bd38      	pop	{r3, r4, r5, pc}
 8008416:	6823      	ldr	r3, [r4, #0]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d0fb      	beq.n	8008414 <_fstat_r+0x18>
 800841c:	602b      	str	r3, [r5, #0]
 800841e:	bd38      	pop	{r3, r4, r5, pc}
 8008420:	20000a7c 	.word	0x20000a7c

08008424 <_isatty_r>:
 8008424:	b538      	push	{r3, r4, r5, lr}
 8008426:	4c07      	ldr	r4, [pc, #28]	; (8008444 <_isatty_r+0x20>)
 8008428:	2300      	movs	r3, #0
 800842a:	4605      	mov	r5, r0
 800842c:	4608      	mov	r0, r1
 800842e:	6023      	str	r3, [r4, #0]
 8008430:	f7f9 f8d8 	bl	80015e4 <_isatty>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d000      	beq.n	800843a <_isatty_r+0x16>
 8008438:	bd38      	pop	{r3, r4, r5, pc}
 800843a:	6823      	ldr	r3, [r4, #0]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d0fb      	beq.n	8008438 <_isatty_r+0x14>
 8008440:	602b      	str	r3, [r5, #0]
 8008442:	bd38      	pop	{r3, r4, r5, pc}
 8008444:	20000a7c 	.word	0x20000a7c

08008448 <__locale_mb_cur_max>:
 8008448:	4b04      	ldr	r3, [pc, #16]	; (800845c <__locale_mb_cur_max+0x14>)
 800844a:	4a05      	ldr	r2, [pc, #20]	; (8008460 <__locale_mb_cur_max+0x18>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008450:	2b00      	cmp	r3, #0
 8008452:	bf08      	it	eq
 8008454:	4613      	moveq	r3, r2
 8008456:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800845a:	4770      	bx	lr
 800845c:	20000460 	.word	0x20000460
 8008460:	20000874 	.word	0x20000874

08008464 <_lseek_r>:
 8008464:	b570      	push	{r4, r5, r6, lr}
 8008466:	460d      	mov	r5, r1
 8008468:	4c08      	ldr	r4, [pc, #32]	; (800848c <_lseek_r+0x28>)
 800846a:	4611      	mov	r1, r2
 800846c:	4606      	mov	r6, r0
 800846e:	461a      	mov	r2, r3
 8008470:	4628      	mov	r0, r5
 8008472:	2300      	movs	r3, #0
 8008474:	6023      	str	r3, [r4, #0]
 8008476:	f7f9 f83b 	bl	80014f0 <_lseek>
 800847a:	1c43      	adds	r3, r0, #1
 800847c:	d000      	beq.n	8008480 <_lseek_r+0x1c>
 800847e:	bd70      	pop	{r4, r5, r6, pc}
 8008480:	6823      	ldr	r3, [r4, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d0fb      	beq.n	800847e <_lseek_r+0x1a>
 8008486:	6033      	str	r3, [r6, #0]
 8008488:	bd70      	pop	{r4, r5, r6, pc}
 800848a:	bf00      	nop
 800848c:	20000a7c 	.word	0x20000a7c

08008490 <__ascii_mbtowc>:
 8008490:	b082      	sub	sp, #8
 8008492:	b149      	cbz	r1, 80084a8 <__ascii_mbtowc+0x18>
 8008494:	b15a      	cbz	r2, 80084ae <__ascii_mbtowc+0x1e>
 8008496:	b16b      	cbz	r3, 80084b4 <__ascii_mbtowc+0x24>
 8008498:	7813      	ldrb	r3, [r2, #0]
 800849a:	600b      	str	r3, [r1, #0]
 800849c:	7812      	ldrb	r2, [r2, #0]
 800849e:	1c10      	adds	r0, r2, #0
 80084a0:	bf18      	it	ne
 80084a2:	2001      	movne	r0, #1
 80084a4:	b002      	add	sp, #8
 80084a6:	4770      	bx	lr
 80084a8:	a901      	add	r1, sp, #4
 80084aa:	2a00      	cmp	r2, #0
 80084ac:	d1f3      	bne.n	8008496 <__ascii_mbtowc+0x6>
 80084ae:	4610      	mov	r0, r2
 80084b0:	b002      	add	sp, #8
 80084b2:	4770      	bx	lr
 80084b4:	f06f 0001 	mvn.w	r0, #1
 80084b8:	e7f4      	b.n	80084a4 <__ascii_mbtowc+0x14>
 80084ba:	bf00      	nop

080084bc <_read_r>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	460d      	mov	r5, r1
 80084c0:	4c08      	ldr	r4, [pc, #32]	; (80084e4 <_read_r+0x28>)
 80084c2:	4611      	mov	r1, r2
 80084c4:	4606      	mov	r6, r0
 80084c6:	461a      	mov	r2, r3
 80084c8:	4628      	mov	r0, r5
 80084ca:	2300      	movs	r3, #0
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	f7f9 f81d 	bl	800150c <_read>
 80084d2:	1c43      	adds	r3, r0, #1
 80084d4:	d000      	beq.n	80084d8 <_read_r+0x1c>
 80084d6:	bd70      	pop	{r4, r5, r6, pc}
 80084d8:	6823      	ldr	r3, [r4, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d0fb      	beq.n	80084d6 <_read_r+0x1a>
 80084de:	6033      	str	r3, [r6, #0]
 80084e0:	bd70      	pop	{r4, r5, r6, pc}
 80084e2:	bf00      	nop
 80084e4:	20000a7c 	.word	0x20000a7c

080084e8 <__swbuf_r>:
 80084e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ea:	460d      	mov	r5, r1
 80084ec:	4614      	mov	r4, r2
 80084ee:	4606      	mov	r6, r0
 80084f0:	b110      	cbz	r0, 80084f8 <__swbuf_r+0x10>
 80084f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d04a      	beq.n	800858e <__swbuf_r+0xa6>
 80084f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084fc:	69a3      	ldr	r3, [r4, #24]
 80084fe:	60a3      	str	r3, [r4, #8]
 8008500:	b291      	uxth	r1, r2
 8008502:	0708      	lsls	r0, r1, #28
 8008504:	d538      	bpl.n	8008578 <__swbuf_r+0x90>
 8008506:	6923      	ldr	r3, [r4, #16]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d035      	beq.n	8008578 <__swbuf_r+0x90>
 800850c:	0489      	lsls	r1, r1, #18
 800850e:	b2ef      	uxtb	r7, r5
 8008510:	d515      	bpl.n	800853e <__swbuf_r+0x56>
 8008512:	6822      	ldr	r2, [r4, #0]
 8008514:	6961      	ldr	r1, [r4, #20]
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	428b      	cmp	r3, r1
 800851a:	da1c      	bge.n	8008556 <__swbuf_r+0x6e>
 800851c:	3301      	adds	r3, #1
 800851e:	68a1      	ldr	r1, [r4, #8]
 8008520:	1c50      	adds	r0, r2, #1
 8008522:	3901      	subs	r1, #1
 8008524:	60a1      	str	r1, [r4, #8]
 8008526:	6020      	str	r0, [r4, #0]
 8008528:	7015      	strb	r5, [r2, #0]
 800852a:	6962      	ldr	r2, [r4, #20]
 800852c:	429a      	cmp	r2, r3
 800852e:	d01a      	beq.n	8008566 <__swbuf_r+0x7e>
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	07db      	lsls	r3, r3, #31
 8008534:	d501      	bpl.n	800853a <__swbuf_r+0x52>
 8008536:	2f0a      	cmp	r7, #10
 8008538:	d015      	beq.n	8008566 <__swbuf_r+0x7e>
 800853a:	4638      	mov	r0, r7
 800853c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800853e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008544:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8008548:	81a2      	strh	r2, [r4, #12]
 800854a:	6822      	ldr	r2, [r4, #0]
 800854c:	6661      	str	r1, [r4, #100]	; 0x64
 800854e:	6961      	ldr	r1, [r4, #20]
 8008550:	1ad3      	subs	r3, r2, r3
 8008552:	428b      	cmp	r3, r1
 8008554:	dbe2      	blt.n	800851c <__swbuf_r+0x34>
 8008556:	4621      	mov	r1, r4
 8008558:	4630      	mov	r0, r6
 800855a:	f7fe f8c7 	bl	80066ec <_fflush_r>
 800855e:	b940      	cbnz	r0, 8008572 <__swbuf_r+0x8a>
 8008560:	6822      	ldr	r2, [r4, #0]
 8008562:	2301      	movs	r3, #1
 8008564:	e7db      	b.n	800851e <__swbuf_r+0x36>
 8008566:	4621      	mov	r1, r4
 8008568:	4630      	mov	r0, r6
 800856a:	f7fe f8bf 	bl	80066ec <_fflush_r>
 800856e:	2800      	cmp	r0, #0
 8008570:	d0e3      	beq.n	800853a <__swbuf_r+0x52>
 8008572:	f04f 37ff 	mov.w	r7, #4294967295
 8008576:	e7e0      	b.n	800853a <__swbuf_r+0x52>
 8008578:	4621      	mov	r1, r4
 800857a:	4630      	mov	r0, r6
 800857c:	f7fd f804 	bl	8005588 <__swsetup_r>
 8008580:	2800      	cmp	r0, #0
 8008582:	d1f6      	bne.n	8008572 <__swbuf_r+0x8a>
 8008584:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008588:	6923      	ldr	r3, [r4, #16]
 800858a:	b291      	uxth	r1, r2
 800858c:	e7be      	b.n	800850c <__swbuf_r+0x24>
 800858e:	f7fe f941 	bl	8006814 <__sinit>
 8008592:	e7b1      	b.n	80084f8 <__swbuf_r+0x10>

08008594 <_wcrtomb_r>:
 8008594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008596:	4606      	mov	r6, r0
 8008598:	b085      	sub	sp, #20
 800859a:	461f      	mov	r7, r3
 800859c:	b189      	cbz	r1, 80085c2 <_wcrtomb_r+0x2e>
 800859e:	4c10      	ldr	r4, [pc, #64]	; (80085e0 <_wcrtomb_r+0x4c>)
 80085a0:	4d10      	ldr	r5, [pc, #64]	; (80085e4 <_wcrtomb_r+0x50>)
 80085a2:	6824      	ldr	r4, [r4, #0]
 80085a4:	6b64      	ldr	r4, [r4, #52]	; 0x34
 80085a6:	2c00      	cmp	r4, #0
 80085a8:	bf08      	it	eq
 80085aa:	462c      	moveq	r4, r5
 80085ac:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 80085b0:	47a0      	blx	r4
 80085b2:	1c43      	adds	r3, r0, #1
 80085b4:	d103      	bne.n	80085be <_wcrtomb_r+0x2a>
 80085b6:	2200      	movs	r2, #0
 80085b8:	238a      	movs	r3, #138	; 0x8a
 80085ba:	603a      	str	r2, [r7, #0]
 80085bc:	6033      	str	r3, [r6, #0]
 80085be:	b005      	add	sp, #20
 80085c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085c2:	460c      	mov	r4, r1
 80085c4:	4906      	ldr	r1, [pc, #24]	; (80085e0 <_wcrtomb_r+0x4c>)
 80085c6:	4a07      	ldr	r2, [pc, #28]	; (80085e4 <_wcrtomb_r+0x50>)
 80085c8:	6809      	ldr	r1, [r1, #0]
 80085ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80085cc:	2900      	cmp	r1, #0
 80085ce:	bf08      	it	eq
 80085d0:	4611      	moveq	r1, r2
 80085d2:	4622      	mov	r2, r4
 80085d4:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
 80085d8:	a901      	add	r1, sp, #4
 80085da:	47a0      	blx	r4
 80085dc:	e7e9      	b.n	80085b2 <_wcrtomb_r+0x1e>
 80085de:	bf00      	nop
 80085e0:	20000460 	.word	0x20000460
 80085e4:	20000874 	.word	0x20000874

080085e8 <__ascii_wctomb>:
 80085e8:	b121      	cbz	r1, 80085f4 <__ascii_wctomb+0xc>
 80085ea:	2aff      	cmp	r2, #255	; 0xff
 80085ec:	d804      	bhi.n	80085f8 <__ascii_wctomb+0x10>
 80085ee:	700a      	strb	r2, [r1, #0]
 80085f0:	2001      	movs	r0, #1
 80085f2:	4770      	bx	lr
 80085f4:	4608      	mov	r0, r1
 80085f6:	4770      	bx	lr
 80085f8:	238a      	movs	r3, #138	; 0x8a
 80085fa:	6003      	str	r3, [r0, #0]
 80085fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop

08008604 <__aeabi_drsub>:
 8008604:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8008608:	e002      	b.n	8008610 <__adddf3>
 800860a:	bf00      	nop

0800860c <__aeabi_dsub>:
 800860c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08008610 <__adddf3>:
 8008610:	b530      	push	{r4, r5, lr}
 8008612:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008616:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800861a:	ea94 0f05 	teq	r4, r5
 800861e:	bf08      	it	eq
 8008620:	ea90 0f02 	teqeq	r0, r2
 8008624:	bf1f      	itttt	ne
 8008626:	ea54 0c00 	orrsne.w	ip, r4, r0
 800862a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800862e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8008632:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008636:	f000 80e2 	beq.w	80087fe <__adddf3+0x1ee>
 800863a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800863e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8008642:	bfb8      	it	lt
 8008644:	426d      	neglt	r5, r5
 8008646:	dd0c      	ble.n	8008662 <__adddf3+0x52>
 8008648:	442c      	add	r4, r5
 800864a:	ea80 0202 	eor.w	r2, r0, r2
 800864e:	ea81 0303 	eor.w	r3, r1, r3
 8008652:	ea82 0000 	eor.w	r0, r2, r0
 8008656:	ea83 0101 	eor.w	r1, r3, r1
 800865a:	ea80 0202 	eor.w	r2, r0, r2
 800865e:	ea81 0303 	eor.w	r3, r1, r3
 8008662:	2d36      	cmp	r5, #54	; 0x36
 8008664:	bf88      	it	hi
 8008666:	bd30      	pophi	{r4, r5, pc}
 8008668:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800866c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008670:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008674:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008678:	d002      	beq.n	8008680 <__adddf3+0x70>
 800867a:	4240      	negs	r0, r0
 800867c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008680:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008684:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008688:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800868c:	d002      	beq.n	8008694 <__adddf3+0x84>
 800868e:	4252      	negs	r2, r2
 8008690:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008694:	ea94 0f05 	teq	r4, r5
 8008698:	f000 80a7 	beq.w	80087ea <__adddf3+0x1da>
 800869c:	f1a4 0401 	sub.w	r4, r4, #1
 80086a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80086a4:	db0d      	blt.n	80086c2 <__adddf3+0xb2>
 80086a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80086aa:	fa22 f205 	lsr.w	r2, r2, r5
 80086ae:	1880      	adds	r0, r0, r2
 80086b0:	f141 0100 	adc.w	r1, r1, #0
 80086b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80086b8:	1880      	adds	r0, r0, r2
 80086ba:	fa43 f305 	asr.w	r3, r3, r5
 80086be:	4159      	adcs	r1, r3
 80086c0:	e00e      	b.n	80086e0 <__adddf3+0xd0>
 80086c2:	f1a5 0520 	sub.w	r5, r5, #32
 80086c6:	f10e 0e20 	add.w	lr, lr, #32
 80086ca:	2a01      	cmp	r2, #1
 80086cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80086d0:	bf28      	it	cs
 80086d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80086d6:	fa43 f305 	asr.w	r3, r3, r5
 80086da:	18c0      	adds	r0, r0, r3
 80086dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80086e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80086e4:	d507      	bpl.n	80086f6 <__adddf3+0xe6>
 80086e6:	f04f 0e00 	mov.w	lr, #0
 80086ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80086ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80086f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80086f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80086fa:	d31b      	bcc.n	8008734 <__adddf3+0x124>
 80086fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008700:	d30c      	bcc.n	800871c <__adddf3+0x10c>
 8008702:	0849      	lsrs	r1, r1, #1
 8008704:	ea5f 0030 	movs.w	r0, r0, rrx
 8008708:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800870c:	f104 0401 	add.w	r4, r4, #1
 8008710:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008714:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008718:	f080 809a 	bcs.w	8008850 <__adddf3+0x240>
 800871c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8008720:	bf08      	it	eq
 8008722:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008726:	f150 0000 	adcs.w	r0, r0, #0
 800872a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800872e:	ea41 0105 	orr.w	r1, r1, r5
 8008732:	bd30      	pop	{r4, r5, pc}
 8008734:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008738:	4140      	adcs	r0, r0
 800873a:	eb41 0101 	adc.w	r1, r1, r1
 800873e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008742:	f1a4 0401 	sub.w	r4, r4, #1
 8008746:	d1e9      	bne.n	800871c <__adddf3+0x10c>
 8008748:	f091 0f00 	teq	r1, #0
 800874c:	bf04      	itt	eq
 800874e:	4601      	moveq	r1, r0
 8008750:	2000      	moveq	r0, #0
 8008752:	fab1 f381 	clz	r3, r1
 8008756:	bf08      	it	eq
 8008758:	3320      	addeq	r3, #32
 800875a:	f1a3 030b 	sub.w	r3, r3, #11
 800875e:	f1b3 0220 	subs.w	r2, r3, #32
 8008762:	da0c      	bge.n	800877e <__adddf3+0x16e>
 8008764:	320c      	adds	r2, #12
 8008766:	dd08      	ble.n	800877a <__adddf3+0x16a>
 8008768:	f102 0c14 	add.w	ip, r2, #20
 800876c:	f1c2 020c 	rsb	r2, r2, #12
 8008770:	fa01 f00c 	lsl.w	r0, r1, ip
 8008774:	fa21 f102 	lsr.w	r1, r1, r2
 8008778:	e00c      	b.n	8008794 <__adddf3+0x184>
 800877a:	f102 0214 	add.w	r2, r2, #20
 800877e:	bfd8      	it	le
 8008780:	f1c2 0c20 	rsble	ip, r2, #32
 8008784:	fa01 f102 	lsl.w	r1, r1, r2
 8008788:	fa20 fc0c 	lsr.w	ip, r0, ip
 800878c:	bfdc      	itt	le
 800878e:	ea41 010c 	orrle.w	r1, r1, ip
 8008792:	4090      	lslle	r0, r2
 8008794:	1ae4      	subs	r4, r4, r3
 8008796:	bfa2      	ittt	ge
 8008798:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800879c:	4329      	orrge	r1, r5
 800879e:	bd30      	popge	{r4, r5, pc}
 80087a0:	ea6f 0404 	mvn.w	r4, r4
 80087a4:	3c1f      	subs	r4, #31
 80087a6:	da1c      	bge.n	80087e2 <__adddf3+0x1d2>
 80087a8:	340c      	adds	r4, #12
 80087aa:	dc0e      	bgt.n	80087ca <__adddf3+0x1ba>
 80087ac:	f104 0414 	add.w	r4, r4, #20
 80087b0:	f1c4 0220 	rsb	r2, r4, #32
 80087b4:	fa20 f004 	lsr.w	r0, r0, r4
 80087b8:	fa01 f302 	lsl.w	r3, r1, r2
 80087bc:	ea40 0003 	orr.w	r0, r0, r3
 80087c0:	fa21 f304 	lsr.w	r3, r1, r4
 80087c4:	ea45 0103 	orr.w	r1, r5, r3
 80087c8:	bd30      	pop	{r4, r5, pc}
 80087ca:	f1c4 040c 	rsb	r4, r4, #12
 80087ce:	f1c4 0220 	rsb	r2, r4, #32
 80087d2:	fa20 f002 	lsr.w	r0, r0, r2
 80087d6:	fa01 f304 	lsl.w	r3, r1, r4
 80087da:	ea40 0003 	orr.w	r0, r0, r3
 80087de:	4629      	mov	r1, r5
 80087e0:	bd30      	pop	{r4, r5, pc}
 80087e2:	fa21 f004 	lsr.w	r0, r1, r4
 80087e6:	4629      	mov	r1, r5
 80087e8:	bd30      	pop	{r4, r5, pc}
 80087ea:	f094 0f00 	teq	r4, #0
 80087ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80087f2:	bf06      	itte	eq
 80087f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80087f8:	3401      	addeq	r4, #1
 80087fa:	3d01      	subne	r5, #1
 80087fc:	e74e      	b.n	800869c <__adddf3+0x8c>
 80087fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008802:	bf18      	it	ne
 8008804:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008808:	d029      	beq.n	800885e <__adddf3+0x24e>
 800880a:	ea94 0f05 	teq	r4, r5
 800880e:	bf08      	it	eq
 8008810:	ea90 0f02 	teqeq	r0, r2
 8008814:	d005      	beq.n	8008822 <__adddf3+0x212>
 8008816:	ea54 0c00 	orrs.w	ip, r4, r0
 800881a:	bf04      	itt	eq
 800881c:	4619      	moveq	r1, r3
 800881e:	4610      	moveq	r0, r2
 8008820:	bd30      	pop	{r4, r5, pc}
 8008822:	ea91 0f03 	teq	r1, r3
 8008826:	bf1e      	ittt	ne
 8008828:	2100      	movne	r1, #0
 800882a:	2000      	movne	r0, #0
 800882c:	bd30      	popne	{r4, r5, pc}
 800882e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8008832:	d105      	bne.n	8008840 <__adddf3+0x230>
 8008834:	0040      	lsls	r0, r0, #1
 8008836:	4149      	adcs	r1, r1
 8008838:	bf28      	it	cs
 800883a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800883e:	bd30      	pop	{r4, r5, pc}
 8008840:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008844:	bf3c      	itt	cc
 8008846:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800884a:	bd30      	popcc	{r4, r5, pc}
 800884c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008850:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008854:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008858:	f04f 0000 	mov.w	r0, #0
 800885c:	bd30      	pop	{r4, r5, pc}
 800885e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008862:	bf1a      	itte	ne
 8008864:	4619      	movne	r1, r3
 8008866:	4610      	movne	r0, r2
 8008868:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800886c:	bf1c      	itt	ne
 800886e:	460b      	movne	r3, r1
 8008870:	4602      	movne	r2, r0
 8008872:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008876:	bf06      	itte	eq
 8008878:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800887c:	ea91 0f03 	teqeq	r1, r3
 8008880:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008884:	bd30      	pop	{r4, r5, pc}
 8008886:	bf00      	nop

08008888 <__aeabi_ui2d>:
 8008888:	f090 0f00 	teq	r0, #0
 800888c:	bf04      	itt	eq
 800888e:	2100      	moveq	r1, #0
 8008890:	4770      	bxeq	lr
 8008892:	b530      	push	{r4, r5, lr}
 8008894:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008898:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800889c:	f04f 0500 	mov.w	r5, #0
 80088a0:	f04f 0100 	mov.w	r1, #0
 80088a4:	e750      	b.n	8008748 <__adddf3+0x138>
 80088a6:	bf00      	nop

080088a8 <__aeabi_i2d>:
 80088a8:	f090 0f00 	teq	r0, #0
 80088ac:	bf04      	itt	eq
 80088ae:	2100      	moveq	r1, #0
 80088b0:	4770      	bxeq	lr
 80088b2:	b530      	push	{r4, r5, lr}
 80088b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80088b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80088bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80088c0:	bf48      	it	mi
 80088c2:	4240      	negmi	r0, r0
 80088c4:	f04f 0100 	mov.w	r1, #0
 80088c8:	e73e      	b.n	8008748 <__adddf3+0x138>
 80088ca:	bf00      	nop

080088cc <__aeabi_f2d>:
 80088cc:	0042      	lsls	r2, r0, #1
 80088ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80088d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80088d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80088da:	bf1f      	itttt	ne
 80088dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80088e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80088e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80088e8:	4770      	bxne	lr
 80088ea:	f092 0f00 	teq	r2, #0
 80088ee:	bf14      	ite	ne
 80088f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80088f4:	4770      	bxeq	lr
 80088f6:	b530      	push	{r4, r5, lr}
 80088f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80088fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008900:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008904:	e720      	b.n	8008748 <__adddf3+0x138>
 8008906:	bf00      	nop

08008908 <__aeabi_ul2d>:
 8008908:	ea50 0201 	orrs.w	r2, r0, r1
 800890c:	bf08      	it	eq
 800890e:	4770      	bxeq	lr
 8008910:	b530      	push	{r4, r5, lr}
 8008912:	f04f 0500 	mov.w	r5, #0
 8008916:	e00a      	b.n	800892e <__aeabi_l2d+0x16>

08008918 <__aeabi_l2d>:
 8008918:	ea50 0201 	orrs.w	r2, r0, r1
 800891c:	bf08      	it	eq
 800891e:	4770      	bxeq	lr
 8008920:	b530      	push	{r4, r5, lr}
 8008922:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8008926:	d502      	bpl.n	800892e <__aeabi_l2d+0x16>
 8008928:	4240      	negs	r0, r0
 800892a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800892e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008932:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008936:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800893a:	f43f aedc 	beq.w	80086f6 <__adddf3+0xe6>
 800893e:	f04f 0203 	mov.w	r2, #3
 8008942:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008946:	bf18      	it	ne
 8008948:	3203      	addne	r2, #3
 800894a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800894e:	bf18      	it	ne
 8008950:	3203      	addne	r2, #3
 8008952:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8008956:	f1c2 0320 	rsb	r3, r2, #32
 800895a:	fa00 fc03 	lsl.w	ip, r0, r3
 800895e:	fa20 f002 	lsr.w	r0, r0, r2
 8008962:	fa01 fe03 	lsl.w	lr, r1, r3
 8008966:	ea40 000e 	orr.w	r0, r0, lr
 800896a:	fa21 f102 	lsr.w	r1, r1, r2
 800896e:	4414      	add	r4, r2
 8008970:	e6c1      	b.n	80086f6 <__adddf3+0xe6>
 8008972:	bf00      	nop

08008974 <__aeabi_dmul>:
 8008974:	b570      	push	{r4, r5, r6, lr}
 8008976:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800897a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800897e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008982:	bf1d      	ittte	ne
 8008984:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008988:	ea94 0f0c 	teqne	r4, ip
 800898c:	ea95 0f0c 	teqne	r5, ip
 8008990:	f000 f8de 	bleq	8008b50 <__aeabi_dmul+0x1dc>
 8008994:	442c      	add	r4, r5
 8008996:	ea81 0603 	eor.w	r6, r1, r3
 800899a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800899e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80089a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80089a6:	bf18      	it	ne
 80089a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80089ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80089b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089b4:	d038      	beq.n	8008a28 <__aeabi_dmul+0xb4>
 80089b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80089ba:	f04f 0500 	mov.w	r5, #0
 80089be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80089c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80089c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80089ca:	f04f 0600 	mov.w	r6, #0
 80089ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80089d2:	f09c 0f00 	teq	ip, #0
 80089d6:	bf18      	it	ne
 80089d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80089dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80089e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80089e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80089e8:	d204      	bcs.n	80089f4 <__aeabi_dmul+0x80>
 80089ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80089ee:	416d      	adcs	r5, r5
 80089f0:	eb46 0606 	adc.w	r6, r6, r6
 80089f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80089f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80089fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8008a00:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008a04:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8008a08:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008a0c:	bf88      	it	hi
 8008a0e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008a12:	d81e      	bhi.n	8008a52 <__aeabi_dmul+0xde>
 8008a14:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8008a18:	bf08      	it	eq
 8008a1a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008a1e:	f150 0000 	adcs.w	r0, r0, #0
 8008a22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008a26:	bd70      	pop	{r4, r5, r6, pc}
 8008a28:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008a2c:	ea46 0101 	orr.w	r1, r6, r1
 8008a30:	ea40 0002 	orr.w	r0, r0, r2
 8008a34:	ea81 0103 	eor.w	r1, r1, r3
 8008a38:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008a3c:	bfc2      	ittt	gt
 8008a3e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008a42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008a46:	bd70      	popgt	{r4, r5, r6, pc}
 8008a48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a4c:	f04f 0e00 	mov.w	lr, #0
 8008a50:	3c01      	subs	r4, #1
 8008a52:	f300 80ab 	bgt.w	8008bac <__aeabi_dmul+0x238>
 8008a56:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8008a5a:	bfde      	ittt	le
 8008a5c:	2000      	movle	r0, #0
 8008a5e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008a62:	bd70      	pople	{r4, r5, r6, pc}
 8008a64:	f1c4 0400 	rsb	r4, r4, #0
 8008a68:	3c20      	subs	r4, #32
 8008a6a:	da35      	bge.n	8008ad8 <__aeabi_dmul+0x164>
 8008a6c:	340c      	adds	r4, #12
 8008a6e:	dc1b      	bgt.n	8008aa8 <__aeabi_dmul+0x134>
 8008a70:	f104 0414 	add.w	r4, r4, #20
 8008a74:	f1c4 0520 	rsb	r5, r4, #32
 8008a78:	fa00 f305 	lsl.w	r3, r0, r5
 8008a7c:	fa20 f004 	lsr.w	r0, r0, r4
 8008a80:	fa01 f205 	lsl.w	r2, r1, r5
 8008a84:	ea40 0002 	orr.w	r0, r0, r2
 8008a88:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008a8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008a90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008a94:	fa21 f604 	lsr.w	r6, r1, r4
 8008a98:	eb42 0106 	adc.w	r1, r2, r6
 8008a9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008aa0:	bf08      	it	eq
 8008aa2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008aa6:	bd70      	pop	{r4, r5, r6, pc}
 8008aa8:	f1c4 040c 	rsb	r4, r4, #12
 8008aac:	f1c4 0520 	rsb	r5, r4, #32
 8008ab0:	fa00 f304 	lsl.w	r3, r0, r4
 8008ab4:	fa20 f005 	lsr.w	r0, r0, r5
 8008ab8:	fa01 f204 	lsl.w	r2, r1, r4
 8008abc:	ea40 0002 	orr.w	r0, r0, r2
 8008ac0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008ac4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008ac8:	f141 0100 	adc.w	r1, r1, #0
 8008acc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008ad0:	bf08      	it	eq
 8008ad2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008ad6:	bd70      	pop	{r4, r5, r6, pc}
 8008ad8:	f1c4 0520 	rsb	r5, r4, #32
 8008adc:	fa00 f205 	lsl.w	r2, r0, r5
 8008ae0:	ea4e 0e02 	orr.w	lr, lr, r2
 8008ae4:	fa20 f304 	lsr.w	r3, r0, r4
 8008ae8:	fa01 f205 	lsl.w	r2, r1, r5
 8008aec:	ea43 0302 	orr.w	r3, r3, r2
 8008af0:	fa21 f004 	lsr.w	r0, r1, r4
 8008af4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008af8:	fa21 f204 	lsr.w	r2, r1, r4
 8008afc:	ea20 0002 	bic.w	r0, r0, r2
 8008b00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008b04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008b08:	bf08      	it	eq
 8008b0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008b0e:	bd70      	pop	{r4, r5, r6, pc}
 8008b10:	f094 0f00 	teq	r4, #0
 8008b14:	d10f      	bne.n	8008b36 <__aeabi_dmul+0x1c2>
 8008b16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8008b1a:	0040      	lsls	r0, r0, #1
 8008b1c:	eb41 0101 	adc.w	r1, r1, r1
 8008b20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008b24:	bf08      	it	eq
 8008b26:	3c01      	subeq	r4, #1
 8008b28:	d0f7      	beq.n	8008b1a <__aeabi_dmul+0x1a6>
 8008b2a:	ea41 0106 	orr.w	r1, r1, r6
 8008b2e:	f095 0f00 	teq	r5, #0
 8008b32:	bf18      	it	ne
 8008b34:	4770      	bxne	lr
 8008b36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8008b3a:	0052      	lsls	r2, r2, #1
 8008b3c:	eb43 0303 	adc.w	r3, r3, r3
 8008b40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008b44:	bf08      	it	eq
 8008b46:	3d01      	subeq	r5, #1
 8008b48:	d0f7      	beq.n	8008b3a <__aeabi_dmul+0x1c6>
 8008b4a:	ea43 0306 	orr.w	r3, r3, r6
 8008b4e:	4770      	bx	lr
 8008b50:	ea94 0f0c 	teq	r4, ip
 8008b54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008b58:	bf18      	it	ne
 8008b5a:	ea95 0f0c 	teqne	r5, ip
 8008b5e:	d00c      	beq.n	8008b7a <__aeabi_dmul+0x206>
 8008b60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008b64:	bf18      	it	ne
 8008b66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008b6a:	d1d1      	bne.n	8008b10 <__aeabi_dmul+0x19c>
 8008b6c:	ea81 0103 	eor.w	r1, r1, r3
 8008b70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008b74:	f04f 0000 	mov.w	r0, #0
 8008b78:	bd70      	pop	{r4, r5, r6, pc}
 8008b7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008b7e:	bf06      	itte	eq
 8008b80:	4610      	moveq	r0, r2
 8008b82:	4619      	moveq	r1, r3
 8008b84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008b88:	d019      	beq.n	8008bbe <__aeabi_dmul+0x24a>
 8008b8a:	ea94 0f0c 	teq	r4, ip
 8008b8e:	d102      	bne.n	8008b96 <__aeabi_dmul+0x222>
 8008b90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008b94:	d113      	bne.n	8008bbe <__aeabi_dmul+0x24a>
 8008b96:	ea95 0f0c 	teq	r5, ip
 8008b9a:	d105      	bne.n	8008ba8 <__aeabi_dmul+0x234>
 8008b9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008ba0:	bf1c      	itt	ne
 8008ba2:	4610      	movne	r0, r2
 8008ba4:	4619      	movne	r1, r3
 8008ba6:	d10a      	bne.n	8008bbe <__aeabi_dmul+0x24a>
 8008ba8:	ea81 0103 	eor.w	r1, r1, r3
 8008bac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008bb0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008bb4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008bb8:	f04f 0000 	mov.w	r0, #0
 8008bbc:	bd70      	pop	{r4, r5, r6, pc}
 8008bbe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008bc2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}

08008bc8 <__aeabi_ddiv>:
 8008bc8:	b570      	push	{r4, r5, r6, lr}
 8008bca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8008bce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008bd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008bd6:	bf1d      	ittte	ne
 8008bd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008bdc:	ea94 0f0c 	teqne	r4, ip
 8008be0:	ea95 0f0c 	teqne	r5, ip
 8008be4:	f000 f8a7 	bleq	8008d36 <__aeabi_ddiv+0x16e>
 8008be8:	eba4 0405 	sub.w	r4, r4, r5
 8008bec:	ea81 0e03 	eor.w	lr, r1, r3
 8008bf0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008bf4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008bf8:	f000 8088 	beq.w	8008d0c <__aeabi_ddiv+0x144>
 8008bfc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008c00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8008c04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8008c08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008c0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008c10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008c14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8008c18:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008c1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008c20:	429d      	cmp	r5, r3
 8008c22:	bf08      	it	eq
 8008c24:	4296      	cmpeq	r6, r2
 8008c26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8008c2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008c2e:	d202      	bcs.n	8008c36 <__aeabi_ddiv+0x6e>
 8008c30:	085b      	lsrs	r3, r3, #1
 8008c32:	ea4f 0232 	mov.w	r2, r2, rrx
 8008c36:	1ab6      	subs	r6, r6, r2
 8008c38:	eb65 0503 	sbc.w	r5, r5, r3
 8008c3c:	085b      	lsrs	r3, r3, #1
 8008c3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008c42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008c46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8008c4a:	ebb6 0e02 	subs.w	lr, r6, r2
 8008c4e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008c52:	bf22      	ittt	cs
 8008c54:	1ab6      	subcs	r6, r6, r2
 8008c56:	4675      	movcs	r5, lr
 8008c58:	ea40 000c 	orrcs.w	r0, r0, ip
 8008c5c:	085b      	lsrs	r3, r3, #1
 8008c5e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008c62:	ebb6 0e02 	subs.w	lr, r6, r2
 8008c66:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008c6a:	bf22      	ittt	cs
 8008c6c:	1ab6      	subcs	r6, r6, r2
 8008c6e:	4675      	movcs	r5, lr
 8008c70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008c74:	085b      	lsrs	r3, r3, #1
 8008c76:	ea4f 0232 	mov.w	r2, r2, rrx
 8008c7a:	ebb6 0e02 	subs.w	lr, r6, r2
 8008c7e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008c82:	bf22      	ittt	cs
 8008c84:	1ab6      	subcs	r6, r6, r2
 8008c86:	4675      	movcs	r5, lr
 8008c88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008c8c:	085b      	lsrs	r3, r3, #1
 8008c8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008c92:	ebb6 0e02 	subs.w	lr, r6, r2
 8008c96:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008c9a:	bf22      	ittt	cs
 8008c9c:	1ab6      	subcs	r6, r6, r2
 8008c9e:	4675      	movcs	r5, lr
 8008ca0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008ca4:	ea55 0e06 	orrs.w	lr, r5, r6
 8008ca8:	d018      	beq.n	8008cdc <__aeabi_ddiv+0x114>
 8008caa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8008cae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8008cb2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8008cb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008cba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8008cbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008cc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8008cc6:	d1c0      	bne.n	8008c4a <__aeabi_ddiv+0x82>
 8008cc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008ccc:	d10b      	bne.n	8008ce6 <__aeabi_ddiv+0x11e>
 8008cce:	ea41 0100 	orr.w	r1, r1, r0
 8008cd2:	f04f 0000 	mov.w	r0, #0
 8008cd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8008cda:	e7b6      	b.n	8008c4a <__aeabi_ddiv+0x82>
 8008cdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008ce0:	bf04      	itt	eq
 8008ce2:	4301      	orreq	r1, r0
 8008ce4:	2000      	moveq	r0, #0
 8008ce6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008cea:	bf88      	it	hi
 8008cec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008cf0:	f63f aeaf 	bhi.w	8008a52 <__aeabi_dmul+0xde>
 8008cf4:	ebb5 0c03 	subs.w	ip, r5, r3
 8008cf8:	bf04      	itt	eq
 8008cfa:	ebb6 0c02 	subseq.w	ip, r6, r2
 8008cfe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008d02:	f150 0000 	adcs.w	r0, r0, #0
 8008d06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008d0a:	bd70      	pop	{r4, r5, r6, pc}
 8008d0c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008d10:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008d14:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008d18:	bfc2      	ittt	gt
 8008d1a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008d1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008d22:	bd70      	popgt	{r4, r5, r6, pc}
 8008d24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008d28:	f04f 0e00 	mov.w	lr, #0
 8008d2c:	3c01      	subs	r4, #1
 8008d2e:	e690      	b.n	8008a52 <__aeabi_dmul+0xde>
 8008d30:	ea45 0e06 	orr.w	lr, r5, r6
 8008d34:	e68d      	b.n	8008a52 <__aeabi_dmul+0xde>
 8008d36:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008d3a:	ea94 0f0c 	teq	r4, ip
 8008d3e:	bf08      	it	eq
 8008d40:	ea95 0f0c 	teqeq	r5, ip
 8008d44:	f43f af3b 	beq.w	8008bbe <__aeabi_dmul+0x24a>
 8008d48:	ea94 0f0c 	teq	r4, ip
 8008d4c:	d10a      	bne.n	8008d64 <__aeabi_ddiv+0x19c>
 8008d4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008d52:	f47f af34 	bne.w	8008bbe <__aeabi_dmul+0x24a>
 8008d56:	ea95 0f0c 	teq	r5, ip
 8008d5a:	f47f af25 	bne.w	8008ba8 <__aeabi_dmul+0x234>
 8008d5e:	4610      	mov	r0, r2
 8008d60:	4619      	mov	r1, r3
 8008d62:	e72c      	b.n	8008bbe <__aeabi_dmul+0x24a>
 8008d64:	ea95 0f0c 	teq	r5, ip
 8008d68:	d106      	bne.n	8008d78 <__aeabi_ddiv+0x1b0>
 8008d6a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008d6e:	f43f aefd 	beq.w	8008b6c <__aeabi_dmul+0x1f8>
 8008d72:	4610      	mov	r0, r2
 8008d74:	4619      	mov	r1, r3
 8008d76:	e722      	b.n	8008bbe <__aeabi_dmul+0x24a>
 8008d78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008d7c:	bf18      	it	ne
 8008d7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008d82:	f47f aec5 	bne.w	8008b10 <__aeabi_dmul+0x19c>
 8008d86:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008d8a:	f47f af0d 	bne.w	8008ba8 <__aeabi_dmul+0x234>
 8008d8e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008d92:	f47f aeeb 	bne.w	8008b6c <__aeabi_dmul+0x1f8>
 8008d96:	e712      	b.n	8008bbe <__aeabi_dmul+0x24a>

08008d98 <__gedf2>:
 8008d98:	f04f 3cff 	mov.w	ip, #4294967295
 8008d9c:	e006      	b.n	8008dac <__cmpdf2+0x4>
 8008d9e:	bf00      	nop

08008da0 <__ledf2>:
 8008da0:	f04f 0c01 	mov.w	ip, #1
 8008da4:	e002      	b.n	8008dac <__cmpdf2+0x4>
 8008da6:	bf00      	nop

08008da8 <__cmpdf2>:
 8008da8:	f04f 0c01 	mov.w	ip, #1
 8008dac:	f84d cd04 	str.w	ip, [sp, #-4]!
 8008db0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008db4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008db8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008dbc:	bf18      	it	ne
 8008dbe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8008dc2:	d01b      	beq.n	8008dfc <__cmpdf2+0x54>
 8008dc4:	b001      	add	sp, #4
 8008dc6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008dca:	bf0c      	ite	eq
 8008dcc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8008dd0:	ea91 0f03 	teqne	r1, r3
 8008dd4:	bf02      	ittt	eq
 8008dd6:	ea90 0f02 	teqeq	r0, r2
 8008dda:	2000      	moveq	r0, #0
 8008ddc:	4770      	bxeq	lr
 8008dde:	f110 0f00 	cmn.w	r0, #0
 8008de2:	ea91 0f03 	teq	r1, r3
 8008de6:	bf58      	it	pl
 8008de8:	4299      	cmppl	r1, r3
 8008dea:	bf08      	it	eq
 8008dec:	4290      	cmpeq	r0, r2
 8008dee:	bf2c      	ite	cs
 8008df0:	17d8      	asrcs	r0, r3, #31
 8008df2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008df6:	f040 0001 	orr.w	r0, r0, #1
 8008dfa:	4770      	bx	lr
 8008dfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008e00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008e04:	d102      	bne.n	8008e0c <__cmpdf2+0x64>
 8008e06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008e0a:	d107      	bne.n	8008e1c <__cmpdf2+0x74>
 8008e0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008e10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008e14:	d1d6      	bne.n	8008dc4 <__cmpdf2+0x1c>
 8008e16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008e1a:	d0d3      	beq.n	8008dc4 <__cmpdf2+0x1c>
 8008e1c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop

08008e24 <__aeabi_cdrcmple>:
 8008e24:	4684      	mov	ip, r0
 8008e26:	4610      	mov	r0, r2
 8008e28:	4662      	mov	r2, ip
 8008e2a:	468c      	mov	ip, r1
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	4663      	mov	r3, ip
 8008e30:	e000      	b.n	8008e34 <__aeabi_cdcmpeq>
 8008e32:	bf00      	nop

08008e34 <__aeabi_cdcmpeq>:
 8008e34:	b501      	push	{r0, lr}
 8008e36:	f7ff ffb7 	bl	8008da8 <__cmpdf2>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	bf48      	it	mi
 8008e3e:	f110 0f00 	cmnmi.w	r0, #0
 8008e42:	bd01      	pop	{r0, pc}

08008e44 <__aeabi_dcmpeq>:
 8008e44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008e48:	f7ff fff4 	bl	8008e34 <__aeabi_cdcmpeq>
 8008e4c:	bf0c      	ite	eq
 8008e4e:	2001      	moveq	r0, #1
 8008e50:	2000      	movne	r0, #0
 8008e52:	f85d fb08 	ldr.w	pc, [sp], #8
 8008e56:	bf00      	nop

08008e58 <__aeabi_dcmplt>:
 8008e58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008e5c:	f7ff ffea 	bl	8008e34 <__aeabi_cdcmpeq>
 8008e60:	bf34      	ite	cc
 8008e62:	2001      	movcc	r0, #1
 8008e64:	2000      	movcs	r0, #0
 8008e66:	f85d fb08 	ldr.w	pc, [sp], #8
 8008e6a:	bf00      	nop

08008e6c <__aeabi_dcmple>:
 8008e6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008e70:	f7ff ffe0 	bl	8008e34 <__aeabi_cdcmpeq>
 8008e74:	bf94      	ite	ls
 8008e76:	2001      	movls	r0, #1
 8008e78:	2000      	movhi	r0, #0
 8008e7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8008e7e:	bf00      	nop

08008e80 <__aeabi_dcmpge>:
 8008e80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008e84:	f7ff ffce 	bl	8008e24 <__aeabi_cdrcmple>
 8008e88:	bf94      	ite	ls
 8008e8a:	2001      	movls	r0, #1
 8008e8c:	2000      	movhi	r0, #0
 8008e8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008e92:	bf00      	nop

08008e94 <__aeabi_dcmpgt>:
 8008e94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008e98:	f7ff ffc4 	bl	8008e24 <__aeabi_cdrcmple>
 8008e9c:	bf34      	ite	cc
 8008e9e:	2001      	movcc	r0, #1
 8008ea0:	2000      	movcs	r0, #0
 8008ea2:	f85d fb08 	ldr.w	pc, [sp], #8
 8008ea6:	bf00      	nop

08008ea8 <__aeabi_dcmpun>:
 8008ea8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008eac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008eb0:	d102      	bne.n	8008eb8 <__aeabi_dcmpun+0x10>
 8008eb2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008eb6:	d10a      	bne.n	8008ece <__aeabi_dcmpun+0x26>
 8008eb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008ebc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008ec0:	d102      	bne.n	8008ec8 <__aeabi_dcmpun+0x20>
 8008ec2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008ec6:	d102      	bne.n	8008ece <__aeabi_dcmpun+0x26>
 8008ec8:	f04f 0000 	mov.w	r0, #0
 8008ecc:	4770      	bx	lr
 8008ece:	f04f 0001 	mov.w	r0, #1
 8008ed2:	4770      	bx	lr

08008ed4 <__aeabi_d2iz>:
 8008ed4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008ed8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008edc:	d215      	bcs.n	8008f0a <__aeabi_d2iz+0x36>
 8008ede:	d511      	bpl.n	8008f04 <__aeabi_d2iz+0x30>
 8008ee0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008ee4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008ee8:	d912      	bls.n	8008f10 <__aeabi_d2iz+0x3c>
 8008eea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008eee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ef2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008ef6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008efa:	fa23 f002 	lsr.w	r0, r3, r2
 8008efe:	bf18      	it	ne
 8008f00:	4240      	negne	r0, r0
 8008f02:	4770      	bx	lr
 8008f04:	f04f 0000 	mov.w	r0, #0
 8008f08:	4770      	bx	lr
 8008f0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008f0e:	d105      	bne.n	8008f1c <__aeabi_d2iz+0x48>
 8008f10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008f14:	bf08      	it	eq
 8008f16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008f1a:	4770      	bx	lr
 8008f1c:	f04f 0000 	mov.w	r0, #0
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop

08008f24 <__aeabi_uldivmod>:
 8008f24:	b953      	cbnz	r3, 8008f3c <__aeabi_uldivmod+0x18>
 8008f26:	b94a      	cbnz	r2, 8008f3c <__aeabi_uldivmod+0x18>
 8008f28:	2900      	cmp	r1, #0
 8008f2a:	bf08      	it	eq
 8008f2c:	2800      	cmpeq	r0, #0
 8008f2e:	bf1c      	itt	ne
 8008f30:	f04f 31ff 	movne.w	r1, #4294967295
 8008f34:	f04f 30ff 	movne.w	r0, #4294967295
 8008f38:	f000 b97e 	b.w	8009238 <__aeabi_idiv0>
 8008f3c:	f1ad 0c08 	sub.w	ip, sp, #8
 8008f40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008f44:	f000 f806 	bl	8008f54 <__udivmoddi4>
 8008f48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008f4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f50:	b004      	add	sp, #16
 8008f52:	4770      	bx	lr

08008f54 <__udivmoddi4>:
 8008f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f58:	468c      	mov	ip, r1
 8008f5a:	460e      	mov	r6, r1
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	9d08      	ldr	r5, [sp, #32]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d150      	bne.n	8009006 <__udivmoddi4+0xb2>
 8008f64:	428a      	cmp	r2, r1
 8008f66:	4617      	mov	r7, r2
 8008f68:	d96c      	bls.n	8009044 <__udivmoddi4+0xf0>
 8008f6a:	fab2 fe82 	clz	lr, r2
 8008f6e:	f1be 0f00 	cmp.w	lr, #0
 8008f72:	d00b      	beq.n	8008f8c <__udivmoddi4+0x38>
 8008f74:	f1ce 0420 	rsb	r4, lr, #32
 8008f78:	fa20 f404 	lsr.w	r4, r0, r4
 8008f7c:	fa01 f60e 	lsl.w	r6, r1, lr
 8008f80:	ea44 0c06 	orr.w	ip, r4, r6
 8008f84:	fa02 f70e 	lsl.w	r7, r2, lr
 8008f88:	fa00 f40e 	lsl.w	r4, r0, lr
 8008f8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8008f90:	0c22      	lsrs	r2, r4, #16
 8008f92:	fbbc f0f9 	udiv	r0, ip, r9
 8008f96:	fa1f f887 	uxth.w	r8, r7
 8008f9a:	fb09 c610 	mls	r6, r9, r0, ip
 8008f9e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8008fa2:	fb00 f308 	mul.w	r3, r0, r8
 8008fa6:	42b3      	cmp	r3, r6
 8008fa8:	d909      	bls.n	8008fbe <__udivmoddi4+0x6a>
 8008faa:	19f6      	adds	r6, r6, r7
 8008fac:	f100 32ff 	add.w	r2, r0, #4294967295
 8008fb0:	f080 8122 	bcs.w	80091f8 <__udivmoddi4+0x2a4>
 8008fb4:	42b3      	cmp	r3, r6
 8008fb6:	f240 811f 	bls.w	80091f8 <__udivmoddi4+0x2a4>
 8008fba:	3802      	subs	r0, #2
 8008fbc:	443e      	add	r6, r7
 8008fbe:	1af6      	subs	r6, r6, r3
 8008fc0:	b2a2      	uxth	r2, r4
 8008fc2:	fbb6 f3f9 	udiv	r3, r6, r9
 8008fc6:	fb09 6613 	mls	r6, r9, r3, r6
 8008fca:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8008fce:	fb03 f808 	mul.w	r8, r3, r8
 8008fd2:	45a0      	cmp	r8, r4
 8008fd4:	d909      	bls.n	8008fea <__udivmoddi4+0x96>
 8008fd6:	19e4      	adds	r4, r4, r7
 8008fd8:	f103 32ff 	add.w	r2, r3, #4294967295
 8008fdc:	f080 810a 	bcs.w	80091f4 <__udivmoddi4+0x2a0>
 8008fe0:	45a0      	cmp	r8, r4
 8008fe2:	f240 8107 	bls.w	80091f4 <__udivmoddi4+0x2a0>
 8008fe6:	3b02      	subs	r3, #2
 8008fe8:	443c      	add	r4, r7
 8008fea:	ebc8 0404 	rsb	r4, r8, r4
 8008fee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008ff2:	2100      	movs	r1, #0
 8008ff4:	2d00      	cmp	r5, #0
 8008ff6:	d062      	beq.n	80090be <__udivmoddi4+0x16a>
 8008ff8:	fa24 f40e 	lsr.w	r4, r4, lr
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	602c      	str	r4, [r5, #0]
 8009000:	606b      	str	r3, [r5, #4]
 8009002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009006:	428b      	cmp	r3, r1
 8009008:	d907      	bls.n	800901a <__udivmoddi4+0xc6>
 800900a:	2d00      	cmp	r5, #0
 800900c:	d055      	beq.n	80090ba <__udivmoddi4+0x166>
 800900e:	2100      	movs	r1, #0
 8009010:	e885 0041 	stmia.w	r5, {r0, r6}
 8009014:	4608      	mov	r0, r1
 8009016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800901a:	fab3 f183 	clz	r1, r3
 800901e:	2900      	cmp	r1, #0
 8009020:	f040 8090 	bne.w	8009144 <__udivmoddi4+0x1f0>
 8009024:	42b3      	cmp	r3, r6
 8009026:	d302      	bcc.n	800902e <__udivmoddi4+0xda>
 8009028:	4282      	cmp	r2, r0
 800902a:	f200 80f8 	bhi.w	800921e <__udivmoddi4+0x2ca>
 800902e:	1a84      	subs	r4, r0, r2
 8009030:	eb66 0603 	sbc.w	r6, r6, r3
 8009034:	2001      	movs	r0, #1
 8009036:	46b4      	mov	ip, r6
 8009038:	2d00      	cmp	r5, #0
 800903a:	d040      	beq.n	80090be <__udivmoddi4+0x16a>
 800903c:	e885 1010 	stmia.w	r5, {r4, ip}
 8009040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009044:	b912      	cbnz	r2, 800904c <__udivmoddi4+0xf8>
 8009046:	2701      	movs	r7, #1
 8009048:	fbb7 f7f2 	udiv	r7, r7, r2
 800904c:	fab7 fe87 	clz	lr, r7
 8009050:	f1be 0f00 	cmp.w	lr, #0
 8009054:	d135      	bne.n	80090c2 <__udivmoddi4+0x16e>
 8009056:	1bf3      	subs	r3, r6, r7
 8009058:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800905c:	fa1f fc87 	uxth.w	ip, r7
 8009060:	2101      	movs	r1, #1
 8009062:	fbb3 f0f8 	udiv	r0, r3, r8
 8009066:	0c22      	lsrs	r2, r4, #16
 8009068:	fb08 3610 	mls	r6, r8, r0, r3
 800906c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8009070:	fb0c f300 	mul.w	r3, ip, r0
 8009074:	42b3      	cmp	r3, r6
 8009076:	d907      	bls.n	8009088 <__udivmoddi4+0x134>
 8009078:	19f6      	adds	r6, r6, r7
 800907a:	f100 32ff 	add.w	r2, r0, #4294967295
 800907e:	d202      	bcs.n	8009086 <__udivmoddi4+0x132>
 8009080:	42b3      	cmp	r3, r6
 8009082:	f200 80ce 	bhi.w	8009222 <__udivmoddi4+0x2ce>
 8009086:	4610      	mov	r0, r2
 8009088:	1af6      	subs	r6, r6, r3
 800908a:	b2a2      	uxth	r2, r4
 800908c:	fbb6 f3f8 	udiv	r3, r6, r8
 8009090:	fb08 6613 	mls	r6, r8, r3, r6
 8009094:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8009098:	fb0c fc03 	mul.w	ip, ip, r3
 800909c:	45a4      	cmp	ip, r4
 800909e:	d907      	bls.n	80090b0 <__udivmoddi4+0x15c>
 80090a0:	19e4      	adds	r4, r4, r7
 80090a2:	f103 32ff 	add.w	r2, r3, #4294967295
 80090a6:	d202      	bcs.n	80090ae <__udivmoddi4+0x15a>
 80090a8:	45a4      	cmp	ip, r4
 80090aa:	f200 80b5 	bhi.w	8009218 <__udivmoddi4+0x2c4>
 80090ae:	4613      	mov	r3, r2
 80090b0:	ebcc 0404 	rsb	r4, ip, r4
 80090b4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80090b8:	e79c      	b.n	8008ff4 <__udivmoddi4+0xa0>
 80090ba:	4629      	mov	r1, r5
 80090bc:	4628      	mov	r0, r5
 80090be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c2:	f1ce 0120 	rsb	r1, lr, #32
 80090c6:	fa06 f30e 	lsl.w	r3, r6, lr
 80090ca:	fa07 f70e 	lsl.w	r7, r7, lr
 80090ce:	fa20 f901 	lsr.w	r9, r0, r1
 80090d2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80090d6:	40ce      	lsrs	r6, r1
 80090d8:	ea49 0903 	orr.w	r9, r9, r3
 80090dc:	fbb6 faf8 	udiv	sl, r6, r8
 80090e0:	ea4f 4419 	mov.w	r4, r9, lsr #16
 80090e4:	fb08 661a 	mls	r6, r8, sl, r6
 80090e8:	fa1f fc87 	uxth.w	ip, r7
 80090ec:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 80090f0:	fb0a f20c 	mul.w	r2, sl, ip
 80090f4:	429a      	cmp	r2, r3
 80090f6:	fa00 f40e 	lsl.w	r4, r0, lr
 80090fa:	d90a      	bls.n	8009112 <__udivmoddi4+0x1be>
 80090fc:	19db      	adds	r3, r3, r7
 80090fe:	f10a 31ff 	add.w	r1, sl, #4294967295
 8009102:	f080 8087 	bcs.w	8009214 <__udivmoddi4+0x2c0>
 8009106:	429a      	cmp	r2, r3
 8009108:	f240 8084 	bls.w	8009214 <__udivmoddi4+0x2c0>
 800910c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009110:	443b      	add	r3, r7
 8009112:	1a9b      	subs	r3, r3, r2
 8009114:	fa1f f989 	uxth.w	r9, r9
 8009118:	fbb3 f1f8 	udiv	r1, r3, r8
 800911c:	fb08 3311 	mls	r3, r8, r1, r3
 8009120:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8009124:	fb01 f60c 	mul.w	r6, r1, ip
 8009128:	429e      	cmp	r6, r3
 800912a:	d907      	bls.n	800913c <__udivmoddi4+0x1e8>
 800912c:	19db      	adds	r3, r3, r7
 800912e:	f101 32ff 	add.w	r2, r1, #4294967295
 8009132:	d26b      	bcs.n	800920c <__udivmoddi4+0x2b8>
 8009134:	429e      	cmp	r6, r3
 8009136:	d969      	bls.n	800920c <__udivmoddi4+0x2b8>
 8009138:	3902      	subs	r1, #2
 800913a:	443b      	add	r3, r7
 800913c:	1b9b      	subs	r3, r3, r6
 800913e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009142:	e78e      	b.n	8009062 <__udivmoddi4+0x10e>
 8009144:	f1c1 0e20 	rsb	lr, r1, #32
 8009148:	fa22 f40e 	lsr.w	r4, r2, lr
 800914c:	408b      	lsls	r3, r1
 800914e:	4323      	orrs	r3, r4
 8009150:	fa20 f70e 	lsr.w	r7, r0, lr
 8009154:	fa06 f401 	lsl.w	r4, r6, r1
 8009158:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800915c:	fa26 f60e 	lsr.w	r6, r6, lr
 8009160:	433c      	orrs	r4, r7
 8009162:	fbb6 f9fc 	udiv	r9, r6, ip
 8009166:	0c27      	lsrs	r7, r4, #16
 8009168:	fb0c 6619 	mls	r6, ip, r9, r6
 800916c:	fa1f f883 	uxth.w	r8, r3
 8009170:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8009174:	fb09 f708 	mul.w	r7, r9, r8
 8009178:	42b7      	cmp	r7, r6
 800917a:	fa02 f201 	lsl.w	r2, r2, r1
 800917e:	fa00 fa01 	lsl.w	sl, r0, r1
 8009182:	d908      	bls.n	8009196 <__udivmoddi4+0x242>
 8009184:	18f6      	adds	r6, r6, r3
 8009186:	f109 30ff 	add.w	r0, r9, #4294967295
 800918a:	d241      	bcs.n	8009210 <__udivmoddi4+0x2bc>
 800918c:	42b7      	cmp	r7, r6
 800918e:	d93f      	bls.n	8009210 <__udivmoddi4+0x2bc>
 8009190:	f1a9 0902 	sub.w	r9, r9, #2
 8009194:	441e      	add	r6, r3
 8009196:	1bf6      	subs	r6, r6, r7
 8009198:	b2a0      	uxth	r0, r4
 800919a:	fbb6 f4fc 	udiv	r4, r6, ip
 800919e:	fb0c 6614 	mls	r6, ip, r4, r6
 80091a2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 80091a6:	fb04 f808 	mul.w	r8, r4, r8
 80091aa:	45b8      	cmp	r8, r7
 80091ac:	d907      	bls.n	80091be <__udivmoddi4+0x26a>
 80091ae:	18ff      	adds	r7, r7, r3
 80091b0:	f104 30ff 	add.w	r0, r4, #4294967295
 80091b4:	d228      	bcs.n	8009208 <__udivmoddi4+0x2b4>
 80091b6:	45b8      	cmp	r8, r7
 80091b8:	d926      	bls.n	8009208 <__udivmoddi4+0x2b4>
 80091ba:	3c02      	subs	r4, #2
 80091bc:	441f      	add	r7, r3
 80091be:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 80091c2:	ebc8 0707 	rsb	r7, r8, r7
 80091c6:	fba0 8902 	umull	r8, r9, r0, r2
 80091ca:	454f      	cmp	r7, r9
 80091cc:	4644      	mov	r4, r8
 80091ce:	464e      	mov	r6, r9
 80091d0:	d314      	bcc.n	80091fc <__udivmoddi4+0x2a8>
 80091d2:	d029      	beq.n	8009228 <__udivmoddi4+0x2d4>
 80091d4:	b365      	cbz	r5, 8009230 <__udivmoddi4+0x2dc>
 80091d6:	ebba 0304 	subs.w	r3, sl, r4
 80091da:	eb67 0706 	sbc.w	r7, r7, r6
 80091de:	fa07 fe0e 	lsl.w	lr, r7, lr
 80091e2:	40cb      	lsrs	r3, r1
 80091e4:	40cf      	lsrs	r7, r1
 80091e6:	ea4e 0303 	orr.w	r3, lr, r3
 80091ea:	e885 0088 	stmia.w	r5, {r3, r7}
 80091ee:	2100      	movs	r1, #0
 80091f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091f4:	4613      	mov	r3, r2
 80091f6:	e6f8      	b.n	8008fea <__udivmoddi4+0x96>
 80091f8:	4610      	mov	r0, r2
 80091fa:	e6e0      	b.n	8008fbe <__udivmoddi4+0x6a>
 80091fc:	ebb8 0402 	subs.w	r4, r8, r2
 8009200:	eb69 0603 	sbc.w	r6, r9, r3
 8009204:	3801      	subs	r0, #1
 8009206:	e7e5      	b.n	80091d4 <__udivmoddi4+0x280>
 8009208:	4604      	mov	r4, r0
 800920a:	e7d8      	b.n	80091be <__udivmoddi4+0x26a>
 800920c:	4611      	mov	r1, r2
 800920e:	e795      	b.n	800913c <__udivmoddi4+0x1e8>
 8009210:	4681      	mov	r9, r0
 8009212:	e7c0      	b.n	8009196 <__udivmoddi4+0x242>
 8009214:	468a      	mov	sl, r1
 8009216:	e77c      	b.n	8009112 <__udivmoddi4+0x1be>
 8009218:	3b02      	subs	r3, #2
 800921a:	443c      	add	r4, r7
 800921c:	e748      	b.n	80090b0 <__udivmoddi4+0x15c>
 800921e:	4608      	mov	r0, r1
 8009220:	e70a      	b.n	8009038 <__udivmoddi4+0xe4>
 8009222:	3802      	subs	r0, #2
 8009224:	443e      	add	r6, r7
 8009226:	e72f      	b.n	8009088 <__udivmoddi4+0x134>
 8009228:	45c2      	cmp	sl, r8
 800922a:	d3e7      	bcc.n	80091fc <__udivmoddi4+0x2a8>
 800922c:	463e      	mov	r6, r7
 800922e:	e7d1      	b.n	80091d4 <__udivmoddi4+0x280>
 8009230:	4629      	mov	r1, r5
 8009232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009236:	bf00      	nop

08009238 <__aeabi_idiv0>:
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	64257325 	.word	0x64257325
 8009240:	64257325 	.word	0x64257325
 8009244:	64257325 	.word	0x64257325
 8009248:	64257325 	.word	0x64257325
 800924c:	00000a24 	.word	0x00000a24
 8009250:	0000002c 	.word	0x0000002c
 8009254:	00007325 	.word	0x00007325
 8009258:	58535523 	.word	0x58535523
 800925c:	5523002c 	.word	0x5523002c
 8009260:	002c5844 	.word	0x002c5844
 8009264:	58534423 	.word	0x58534423
 8009268:	4423002c 	.word	0x4423002c
 800926c:	002c5844 	.word	0x002c5844
 8009270:	504f5423 	.word	0x504f5423
 8009274:	4223002c 	.word	0x4223002c
 8009278:	002c544f 	.word	0x002c544f
 800927c:	58585823 	.word	0x58585823
 8009280:	4623002c 	.word	0x4623002c
 8009284:	002c4c41 	.word	0x002c4c41
 8009288:	2b433249 	.word	0x2b433249
 800928c:	54524155 	.word	0x54524155
 8009290:	696e6920 	.word	0x696e6920
 8009294:	6f642074 	.word	0x6f642074
 8009298:	2e2e656e 	.word	0x2e2e656e
 800929c:	0000002e 	.word	0x0000002e
 80092a0:	3353494c 	.word	0x3353494c
 80092a4:	535f4844 	.word	0x535f4844
 80092a8:	444f7465 	.word	0x444f7465
 80092ac:	6f642052 	.word	0x6f642052
 80092b0:	2e2e656e 	.word	0x2e2e656e
 80092b4:	0000002e 	.word	0x0000002e
 80092b8:	3353494c 	.word	0x3353494c
 80092bc:	535f4844 	.word	0x535f4844
 80092c0:	6f4d7465 	.word	0x6f4d7465
 80092c4:	64206564 	.word	0x64206564
 80092c8:	2e656e6f 	.word	0x2e656e6f
 80092cc:	00002e2e 	.word	0x00002e2e
 80092d0:	3353494c 	.word	0x3353494c
 80092d4:	535f4844 	.word	0x535f4844
 80092d8:	75467465 	.word	0x75467465
 80092dc:	63536c6c 	.word	0x63536c6c
 80092e0:	20656c61 	.word	0x20656c61
 80092e4:	656e6f64 	.word	0x656e6f64
 80092e8:	002e2e2e 	.word	0x002e2e2e
 80092ec:	3353494c 	.word	0x3353494c
 80092f0:	535f4844 	.word	0x535f4844
 80092f4:	78417465 	.word	0x78417465
 80092f8:	64207369 	.word	0x64207369
 80092fc:	2e656e6f 	.word	0x2e656e6f
 8009300:	00002e2e 	.word	0x00002e2e
 8009304:	3353494c 	.word	0x3353494c
 8009308:	535f4844 	.word	0x535f4844
 800930c:	6e497465 	.word	0x6e497465
 8009310:	68543174 	.word	0x68543174
 8009314:	68737265 	.word	0x68737265
 8009318:	20646c6f 	.word	0x20646c6f
 800931c:	656e6f64 	.word	0x656e6f64
 8009320:	002e2e2e 	.word	0x002e2e2e
 8009324:	3353494c 	.word	0x3353494c
 8009328:	535f4844 	.word	0x535f4844
 800932c:	6e497465 	.word	0x6e497465
 8009330:	6e6f4374 	.word	0x6e6f4374
 8009334:	75676966 	.word	0x75676966
 8009338:	69746172 	.word	0x69746172
 800933c:	64206e6f 	.word	0x64206e6f
 8009340:	2e656e6f 	.word	0x2e656e6f
 8009344:	00002e2e 	.word	0x00002e2e
 8009348:	3353494c 	.word	0x3353494c
 800934c:	535f4844 	.word	0x535f4844
 8009350:	6e497465 	.word	0x6e497465
 8009354:	646f4d74 	.word	0x646f4d74
 8009358:	6f642065 	.word	0x6f642065
 800935c:	2e2e656e 	.word	0x2e2e656e
 8009360:	0000002e 	.word	0x0000002e
 8009364:	3353494c 	.word	0x3353494c
 8009368:	535f4844 	.word	0x535f4844
 800936c:	44417465 	.word	0x44417465
 8009370:	78754143 	.word	0x78754143
 8009374:	6e6f6420 	.word	0x6e6f6420
 8009378:	2e2e2e65 	.word	0x2e2e2e65
 800937c:	00000000 	.word	0x00000000
 8009380:	3353494c 	.word	0x3353494c
 8009384:	535f4844 	.word	0x535f4844
 8009388:	44427465 	.word	0x44427465
 800938c:	6f642055 	.word	0x6f642055
 8009390:	2e2e656e 	.word	0x2e2e656e
 8009394:	0000002e 	.word	0x0000002e
 8009398:	3353494c 	.word	0x3353494c
 800939c:	535f4844 	.word	0x535f4844
 80093a0:	65547465 	.word	0x65547465
 80093a4:	7265706d 	.word	0x7265706d
 80093a8:	72757461 	.word	0x72757461
 80093ac:	6f642065 	.word	0x6f642065
 80093b0:	2e2e656e 	.word	0x2e2e656e
 80093b4:	0000002e 	.word	0x0000002e
 80093b8:	736f700a 	.word	0x736f700a
 80093bc:	6f697469 	.word	0x6f697469
 80093c0:	203d206e 	.word	0x203d206e
 80093c4:	535f5055 	.word	0x535f5055
 80093c8:	00202058 	.word	0x00202058
 80093cc:	736f700a 	.word	0x736f700a
 80093d0:	6f697469 	.word	0x6f697469
 80093d4:	203d206e 	.word	0x203d206e
 80093d8:	445f5055 	.word	0x445f5055
 80093dc:	00202058 	.word	0x00202058
 80093e0:	736f700a 	.word	0x736f700a
 80093e4:	6f697469 	.word	0x6f697469
 80093e8:	203d206e 	.word	0x203d206e
 80093ec:	535f5744 	.word	0x535f5744
 80093f0:	00202058 	.word	0x00202058
 80093f4:	736f700a 	.word	0x736f700a
 80093f8:	6f697469 	.word	0x6f697469
 80093fc:	203d206e 	.word	0x203d206e
 8009400:	445f5744 	.word	0x445f5744
 8009404:	00202058 	.word	0x00202058
 8009408:	736f700a 	.word	0x736f700a
 800940c:	6f697469 	.word	0x6f697469
 8009410:	203d206e 	.word	0x203d206e
 8009414:	20504f54 	.word	0x20504f54
 8009418:	00202020 	.word	0x00202020
 800941c:	736f700a 	.word	0x736f700a
 8009420:	6f697469 	.word	0x6f697469
 8009424:	203d206e 	.word	0x203d206e
 8009428:	54544f42 	.word	0x54544f42
 800942c:	00204d4f 	.word	0x00204d4f
 8009430:	736f700a 	.word	0x736f700a
 8009434:	6f697469 	.word	0x6f697469
 8009438:	203d206e 	.word	0x203d206e
 800943c:	6e6b6e75 	.word	0x6e6b6e75
 8009440:	006e776f 	.word	0x006e776f
 8009444:	0000000a 	.word	0x0000000a

08009448 <zeroes.7258>:
 8009448:	30303030 30303030 30303030 30303030     0000000000000000
 8009458:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
 8009468:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 8009478:	00000000 33323130 37363534 62613938     ....0123456789ab
 8009488:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
 8009498:	00000030                                0...

0800949c <blanks.7257>:
 800949c:	20202020 20202020 20202020 20202020                     

080094ac <zeroes.7273>:
 80094ac:	30303030 30303030 30303030 30303030     0000000000000000

080094bc <blanks.7272>:
 80094bc:	20202020 20202020 20202020 20202020                     
 80094cc:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
 80094dc:	00000000                                ....

080094e0 <__mprec_tens>:
 80094e0:	00000000 3ff00000 00000000 40240000     .......?......$@
 80094f0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 8009500:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 8009510:	00000000 412e8480 00000000 416312d0     .......A......cA
 8009520:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 8009530:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 8009540:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 8009550:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 8009560:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 8009570:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 8009580:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 8009590:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 80095a0:	79d99db4 44ea7843                       ...yCx.D

080095a8 <__mprec_bigtens>:
 80095a8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 80095b8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 80095c8:	7f73bf3c 75154fdd                       <.s..O.u

080095d0 <p05.6087>:
 80095d0:	00000005 00000019 0000007d 00000043     ........}...C...
 80095e0:	49534f50 00000058 0000002e              POSIX.......

080095ec <_ctype_>:
 80095ec:	20202000 20202020 28282020 20282828     .         ((((( 
 80095fc:	20202020 20202020 20202020 20202020                     
 800960c:	10108820 10101010 10101010 10101010      ...............
 800961c:	04040410 04040404 10040404 10101010     ................
 800962c:	41411010 41414141 01010101 01010101     ..AAAAAA........
 800963c:	01010101 01010101 01010101 10101010     ................
 800964c:	42421010 42424242 02020202 02020202     ..BBBBBB........
 800965c:	02020202 02020202 02020202 10101010     ................
 800966c:	00000020 00000000 00000000 00000000      ...............
	...
