<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>R5 Functions</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">R5 Functions<div class="ingroups"><a class="el" href="group___c_s_l___a_r_m___r5___a_p_i.html">R5 API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga69e271b73198477bd5efda06dea420e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69e271b73198477bd5efda06dea420e9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga69e271b73198477bd5efda06dea420e9">CSL_armR5Dsb</a> (void)</td></tr>
<tr class="memdesc:ga69e271b73198477bd5efda06dea420e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Executes DSB instruction. <br /></td></tr>
<tr class="separator:ga69e271b73198477bd5efda06dea420e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7e86690bc963d524279b63ba657a32"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga6a7e86690bc963d524279b63ba657a32">CSL_armR5FpuEnable</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga6a7e86690bc963d524279b63ba657a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable the Floating Point Unit (FPU)  <a href="#ga6a7e86690bc963d524279b63ba657a32">More...</a><br /></td></tr>
<tr class="separator:ga6a7e86690bc963d524279b63ba657a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dc0ee471ecc616eeb9d52a2b10b258"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaf1dc0ee471ecc616eeb9d52a2b10b258">CSL_armR5IntrEnableFiq</a> (uint32_t enable)</td></tr>
<tr class="memdesc:gaf1dc0ee471ecc616eeb9d52a2b10b258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable FIQ interrupt generation.  <a href="#gaf1dc0ee471ecc616eeb9d52a2b10b258">More...</a><br /></td></tr>
<tr class="separator:gaf1dc0ee471ecc616eeb9d52a2b10b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af53f7197e26a575ee0eaeac1013c05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga0af53f7197e26a575ee0eaeac1013c05">CSL_armR5IntrEnableIrq</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga0af53f7197e26a575ee0eaeac1013c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable IRQ interrupt generation.  <a href="#ga0af53f7197e26a575ee0eaeac1013c05">More...</a><br /></td></tr>
<tr class="separator:ga0af53f7197e26a575ee0eaeac1013c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fde34680e369b25d02fa22d1538905"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga27fde34680e369b25d02fa22d1538905">CSL_armR5IntrEnableVic</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga27fde34680e369b25d02fa22d1538905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable VIC.  <a href="#ga27fde34680e369b25d02fa22d1538905">More...</a><br /></td></tr>
<tr class="separator:ga27fde34680e369b25d02fa22d1538905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b11a1297f9c0309ba1251e13db5844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga80b11a1297f9c0309ba1251e13db5844">CSL_armR5CacheEnableICache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga80b11a1297f9c0309ba1251e13db5844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable instruction caches.  <a href="#ga80b11a1297f9c0309ba1251e13db5844">More...</a><br /></td></tr>
<tr class="separator:ga80b11a1297f9c0309ba1251e13db5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d921f2b44422196294ace8ed136ea38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga6d921f2b44422196294ace8ed136ea38">CSL_armR5CacheEnableDCache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga6d921f2b44422196294ace8ed136ea38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable data caches.  <a href="#ga6d921f2b44422196294ace8ed136ea38">More...</a><br /></td></tr>
<tr class="separator:ga6d921f2b44422196294ace8ed136ea38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb0ba2bb7f1d5baff8225d4ce95bc21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gacbb0ba2bb7f1d5baff8225d4ce95bc21">CSL_armR5CacheEnableAllCache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:gacbb0ba2bb7f1d5baff8225d4ce95bc21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable instruction and data caches.  <a href="#gacbb0ba2bb7f1d5baff8225d4ce95bc21">More...</a><br /></td></tr>
<tr class="separator:gacbb0ba2bb7f1d5baff8225d4ce95bc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc33bc44845a71a2c890f5adb62dc1cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gadc33bc44845a71a2c890f5adb62dc1cd">CSL_armR5CacheInvalidateAllIcache</a> (void)</td></tr>
<tr class="memdesc:gadc33bc44845a71a2c890f5adb62dc1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all instruction caches.  <a href="#gadc33bc44845a71a2c890f5adb62dc1cd">More...</a><br /></td></tr>
<tr class="separator:gadc33bc44845a71a2c890f5adb62dc1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057d75133c1e00c7aabfe9a398acd81a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga057d75133c1e00c7aabfe9a398acd81a">CSL_armR5CacheInvalidateAllDcache</a> (void)</td></tr>
<tr class="memdesc:ga057d75133c1e00c7aabfe9a398acd81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all data caches.  <a href="#ga057d75133c1e00c7aabfe9a398acd81a">More...</a><br /></td></tr>
<tr class="separator:ga057d75133c1e00c7aabfe9a398acd81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c4e63428d108dc675c471980912cac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gae3c4e63428d108dc675c471980912cac">CSL_armR5CacheInvalidateAllCache</a> (void)</td></tr>
<tr class="memdesc:gae3c4e63428d108dc675c471980912cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all instruction and data caches.  <a href="#gae3c4e63428d108dc675c471980912cac">More...</a><br /></td></tr>
<tr class="separator:gae3c4e63428d108dc675c471980912cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b7aee34166870aea232017c207333"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga394b7aee34166870aea232017c207333">CSL_armR5CacheInvalidateIcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga394b7aee34166870aea232017c207333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate an instruction cache line by MVA.  <a href="#ga394b7aee34166870aea232017c207333">More...</a><br /></td></tr>
<tr class="separator:ga394b7aee34166870aea232017c207333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8340c224035fbbef0a30f11e7667ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaab8340c224035fbbef0a30f11e7667ee">CSL_armR5CacheInvalidateDcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:gaab8340c224035fbbef0a30f11e7667ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a data cache line by MVA.  <a href="#gaab8340c224035fbbef0a30f11e7667ee">More...</a><br /></td></tr>
<tr class="separator:gaab8340c224035fbbef0a30f11e7667ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bea3959d3031a93c2583680d38bd8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaa2bea3959d3031a93c2583680d38bd8b">CSL_armR5CacheInvalidateDcacheSetWay</a> (uint32_t set, uint32_t way)</td></tr>
<tr class="memdesc:gaa2bea3959d3031a93c2583680d38bd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a data cache line by set and way.  <a href="#gaa2bea3959d3031a93c2583680d38bd8b">More...</a><br /></td></tr>
<tr class="separator:gaa2bea3959d3031a93c2583680d38bd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e0426a3c0b6a81f47ac024b46f7eac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga33e0426a3c0b6a81f47ac024b46f7eac">CSL_armR5CacheCleanDcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga33e0426a3c0b6a81f47ac024b46f7eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean a data cache line by MVA.  <a href="#ga33e0426a3c0b6a81f47ac024b46f7eac">More...</a><br /></td></tr>
<tr class="separator:ga33e0426a3c0b6a81f47ac024b46f7eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eab4e6ca516e3dd38d0341f0c8d069"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab2eab4e6ca516e3dd38d0341f0c8d069">CSL_armR5CacheCleanDcacheSetWay</a> (uint32_t set, uint32_t way)</td></tr>
<tr class="memdesc:gab2eab4e6ca516e3dd38d0341f0c8d069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean a data cache line by set and way.  <a href="#gab2eab4e6ca516e3dd38d0341f0c8d069">More...</a><br /></td></tr>
<tr class="separator:gab2eab4e6ca516e3dd38d0341f0c8d069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347c3851e2c9e0fc3d8d35a3628dafdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga347c3851e2c9e0fc3d8d35a3628dafdc">CSL_armR5CacheCleanInvalidateDcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga347c3851e2c9e0fc3d8d35a3628dafdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean and invalidate a data cache line by MVA.  <a href="#ga347c3851e2c9e0fc3d8d35a3628dafdc">More...</a><br /></td></tr>
<tr class="separator:ga347c3851e2c9e0fc3d8d35a3628dafdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb4bb16beac10c268beff8c5752fa9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaacb4bb16beac10c268beff8c5752fa9f">CSL_armR5CacheCleanInvalidateDcacheSetWay</a> (uint32_t set, uint32_t way)</td></tr>
<tr class="memdesc:gaacb4bb16beac10c268beff8c5752fa9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean and invalidate a data cache line by set and way.  <a href="#gaacb4bb16beac10c268beff8c5752fa9f">More...</a><br /></td></tr>
<tr class="separator:gaacb4bb16beac10c268beff8c5752fa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c719874233ba656b8c6156713c70f83"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga5c719874233ba656b8c6156713c70f83">CSL_armR5CacheEnableForceWrThru</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga5c719874233ba656b8c6156713c70f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable force write-through (WT) for write-back (WB) regions.  <a href="#ga5c719874233ba656b8c6156713c70f83">More...</a><br /></td></tr>
<tr class="separator:ga5c719874233ba656b8c6156713c70f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d4d8d5e576834b1f4df398acfbd0c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab7d4d8d5e576834b1f4df398acfbd0c7">CSL_armR5CacheDisableEcc</a> (void)</td></tr>
<tr class="memdesc:gab7d4d8d5e576834b1f4df398acfbd0c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ECC (parity) checking on cache rams.  <a href="#gab7d4d8d5e576834b1f4df398acfbd0c7">More...</a><br /></td></tr>
<tr class="separator:gab7d4d8d5e576834b1f4df398acfbd0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c627da695cc94c44644fde86299decc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga1c627da695cc94c44644fde86299decc">CSL_armR5CacheEnableAxiAccess</a> (void)</td></tr>
<tr class="memdesc:ga1c627da695cc94c44644fde86299decc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AXI slave access to cache RAM.  <a href="#ga1c627da695cc94c44644fde86299decc">More...</a><br /></td></tr>
<tr class="separator:ga1c627da695cc94c44644fde86299decc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae4dfa1a0142ea099fc712225a4d8ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaaae4dfa1a0142ea099fc712225a4d8ae">CSL_armR5CacheGetIcacheLineSize</a> (void)</td></tr>
<tr class="memdesc:gaaae4dfa1a0142ea099fc712225a4d8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the instruction cache line size.  <a href="#gaaae4dfa1a0142ea099fc712225a4d8ae">More...</a><br /></td></tr>
<tr class="separator:gaaae4dfa1a0142ea099fc712225a4d8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb97d85650b6c79628460f4d20feb27d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gadb97d85650b6c79628460f4d20feb27d">CSL_armR5CacheGetDcacheLineSize</a> (void)</td></tr>
<tr class="memdesc:gadb97d85650b6c79628460f4d20feb27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data cache line size.  <a href="#gadb97d85650b6c79628460f4d20feb27d">More...</a><br /></td></tr>
<tr class="separator:gadb97d85650b6c79628460f4d20feb27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f9706ca6c8fc4baef0985ad2c9e042"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga37f9706ca6c8fc4baef0985ad2c9e042">CSL_armR5GetCpuID</a> (<a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html">CSL_ArmR5CPUInfo</a> *cpuInfo)</td></tr>
<tr class="memdesc:ga37f9706ca6c8fc4baef0985ad2c9e042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cluster group and CPU ID for current R5 Core.  <a href="#ga37f9706ca6c8fc4baef0985ad2c9e042">More...</a><br /></td></tr>
<tr class="separator:ga37f9706ca6c8fc4baef0985ad2c9e042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497f13112291dae7db4def1ac9e3572f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga497f13112291dae7db4def1ac9e3572f">CSL_armR5ReadMpidrReg</a> (void)</td></tr>
<tr class="memdesc:ga497f13112291dae7db4def1ac9e3572f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the contents fo MPIDR register.  <a href="#ga497f13112291dae7db4def1ac9e3572f">More...</a><br /></td></tr>
<tr class="separator:ga497f13112291dae7db4def1ac9e3572f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86f3ca4be5135b1e17d670ceaf323b3"><td class="memItemLeft" align="right" valign="top">uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab86f3ca4be5135b1e17d670ceaf323b3">CSL_armR5GetCpsrRegVal</a> (void)</td></tr>
<tr class="memdesc:gab86f3ca4be5135b1e17d670ceaf323b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the CPSR register value.  <a href="#gab86f3ca4be5135b1e17d670ceaf323b3">More...</a><br /></td></tr>
<tr class="separator:gab86f3ca4be5135b1e17d670ceaf323b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072b4c86f16d68a476b6d461b72f6e41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga072b4c86f16d68a476b6d461b72f6e41">CSL_armR5DisableIrqFiq</a> (void)</td></tr>
<tr class="memdesc:ga072b4c86f16d68a476b6d461b72f6e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will disable IRQ and FIQ in single instruction.  <a href="#ga072b4c86f16d68a476b6d461b72f6e41">More...</a><br /></td></tr>
<tr class="separator:ga072b4c86f16d68a476b6d461b72f6e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada944f033b234fee145d230625d6d18"><td class="memItemLeft" align="right" valign="top">uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaada944f033b234fee145d230625d6d18">CSL_armR5EnableIrqFiq</a> (uint32_t cookie)</td></tr>
<tr class="memdesc:gaada944f033b234fee145d230625d6d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will enable IRQ and FIQ in single instruction.  <a href="#gaada944f033b234fee145d230625d6d18">More...</a><br /></td></tr>
<tr class="separator:gaada944f033b234fee145d230625d6d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga33e0426a3c0b6a81f47ac024b46f7eac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheCleanDcacheMva </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean a data cache line by MVA. </p>
<p>This function is used to clean a data cache Line by MVA.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>[IN] Modified virtual address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gab2eab4e6ca516e3dd38d0341f0c8d069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheCleanDcacheSetWay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>way</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean a data cache line by set and way. </p>
<p>This function is used to clean a data cache line by set and way.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">set</td><td>[IN] Indicates the cache set to clean </td></tr>
    <tr><td class="paramname">way</td><td>[IN] Indicates the cache way to clean</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga347c3851e2c9e0fc3d8d35a3628dafdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheCleanInvalidateDcacheMva </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean and invalidate a data cache line by MVA. </p>
<p>This function is used to clean and invalidate a data cache Line by MVA.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>[IN] Modified virtual address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gaacb4bb16beac10c268beff8c5752fa9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheCleanInvalidateDcacheSetWay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>way</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean and invalidate a data cache line by set and way. </p>
<p>This function is used to clean and invalidate a data cache line by set and way.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">set</td><td>[IN] Indicates the cache set to clean and invalidate </td></tr>
    <tr><td class="paramname">way</td><td>[IN] Indicates the cache way to clean and invalidate</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gab7d4d8d5e576834b1f4df398acfbd0c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheDisableEcc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable ECC (parity) checking on cache rams. </p>
<p>This function is used to disable ECC (parity) checking on cache rams.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gacbb0ba2bb7f1d5baff8225d4ce95bc21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheEnableAllCache </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable instruction and data caches. </p>
<p>This function is used to enable or disable instruction and data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=All caches are disabled, otherwise they are enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga1c627da695cc94c44644fde86299decc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheEnableAxiAccess </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable AXI slave access to cache RAM. </p>
<p>This function is used to enable AXI slave access to cache RAM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga6d921f2b44422196294ace8ed136ea38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheEnableDCache </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable data caches. </p>
<p>This function is used to enable or disable data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Data cache are disabled, otherwise they are enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga5c719874233ba656b8c6156713c70f83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheEnableForceWrThru </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable force write-through (WT) for write-back (WB) regions. </p>
<p>This function is used to enable or disable force write-through (WT) for write-back (WB) regions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=No forcing of WT, otherwise WT forced for WB regions</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga80b11a1297f9c0309ba1251e13db5844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheEnableICache </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable instruction caches. </p>
<p>This function is used to enable or disable instruction caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Instruction caches are disabled, otherwise they are enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gadb97d85650b6c79628460f4d20feb27d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_armR5CacheGetDcacheLineSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the data cache line size. </p>
<p>This function is used to get the data cache line size for MCU. Implementation of this API/code is use-case specific.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the data cache line size in words </dd></dl>

</div>
</div>
<a class="anchor" id="gaaae4dfa1a0142ea099fc712225a4d8ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_armR5CacheGetIcacheLineSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the instruction cache line size. </p>
<p>This function is used to get the instruction cache line size for MCU. Implementation of this API/code is use-case specific.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the instruction cache line size in words </dd></dl>

</div>
</div>
<a class="anchor" id="gae3c4e63428d108dc675c471980912cac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheInvalidateAllCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all instruction and data caches. </p>
<p>This function is used to invalidate all instruction and data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga057d75133c1e00c7aabfe9a398acd81a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheInvalidateAllDcache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all data caches. </p>
<p>This function is used to invalidate all data caches.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gadc33bc44845a71a2c890f5adb62dc1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheInvalidateAllIcache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all instruction caches. </p>
<p>This function is used to invalidate all instruction cache.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gaab8340c224035fbbef0a30f11e7667ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheInvalidateDcacheMva </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate a data cache line by MVA. </p>
<p>This function is used to invalidate a data cache Line by MVA.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>[IN] Modified virtual address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gaa2bea3959d3031a93c2583680d38bd8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheInvalidateDcacheSetWay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>way</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate a data cache line by set and way. </p>
<p>This function is used to invalidate a data cache line by set and way.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">set</td><td>[IN] Indicates the cache set to invalidate </td></tr>
    <tr><td class="paramname">way</td><td>[IN] Indicates the cache way to invalidate</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga394b7aee34166870aea232017c207333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5CacheInvalidateIcacheMva </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate an instruction cache line by MVA. </p>
<p>This function is used to invalidate an instruction cache Line by MVA.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>[IN] Modified virtual address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga072b4c86f16d68a476b6d461b72f6e41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5DisableIrqFiq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will disable IRQ and FIQ in single instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gaada944f033b234fee145d230625d6d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uintptr_t CSL_armR5EnableIrqFiq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cookie</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will enable IRQ and FIQ in single instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cookie</td><td>CPSR value/ values returned by <a class="el" href="a15_2interrupt_8h.html#a67c41dd88a707773ee5c2054b63acb54" title="This API disables the system interrupt in INTC. ">Intc_SystemDisable()</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga6a7e86690bc963d524279b63ba657a32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5FpuEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable the Floating Point Unit (FPU) </p>
<p>This function is used to enable or disable the FPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=FPU is disabled, otherwise FPU is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gab86f3ca4be5135b1e17d670ceaf323b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uintptr_t CSL_armR5GetCpsrRegVal </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the CPSR register value. </p>
<p>This function is used to get the current value of CPSR value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value CPSR register value </dd></dl>

</div>
</div>
<a class="anchor" id="ga37f9706ca6c8fc4baef0985ad2c9e042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5GetCpuID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html">CSL_ArmR5CPUInfo</a> *&#160;</td>
          <td class="paramname"><em>cpuInfo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the cluster group and CPU ID for current R5 Core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuInfo</td><td>Pointer to CPU info structure Refer struct <a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html" title="Structure containing the Exception Handlers. If application does not want register an exception handl...">CSL_ArmR5CPUInfo</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None Please NOTE that this function has to be called in privileged mode only </dd></dl>

</div>
</div>
<a class="anchor" id="gaf1dc0ee471ecc616eeb9d52a2b10b258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5IntrEnableFiq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable FIQ interrupt generation. </p>
<p>This function is used to enable or disable FIQ interrupt generation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Interrupt generation is disabled, otherwise it is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga0af53f7197e26a575ee0eaeac1013c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5IntrEnableIrq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable IRQ interrupt generation. </p>
<p>This function is used to enable or disable IRQ interrupt generation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=Interrupt generation is disabled, otherwise it is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga27fde34680e369b25d02fa22d1538905"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CSL_armR5IntrEnableVic </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable VIC. </p>
<p>This function is used to enable or disable the VIC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>[IN] 0=VIC is disabled, otherwise it is enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga497f13112291dae7db4def1ac9e3572f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_armR5ReadMpidrReg </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the contents fo MPIDR register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>contents of MPIDR register Please NOTE that this function has to be called in privileged mode only </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
