$comment
	File created using the following command:
		vcd file dbreg.msim.vcd -direction
$end
$date
	Sat Oct 06 20:09:55 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module dbreg_vlg_vec_tst $end
$var reg 1 ! data0 $end
$var reg 1 " data1 $end
$var reg 1 # data2 $end
$var reg 1 $ data3 $end
$var reg 1 % data4 $end
$var reg 1 & data5 $end
$var reg 1 ' data6 $end
$var reg 1 ( data7 $end
$var reg 1 ) data8 $end
$var reg 1 * data9 $end
$var reg 1 + key $end
$var reg 1 , push_button $end
$var reg 1 - rst $end
$var reg 1 . sel_mux $end
$var wire 1 / s0 $end
$var wire 1 0 s1 $end
$var wire 1 1 s2 $end
$var wire 1 2 s3 $end
$var wire 1 3 s4 $end
$var wire 1 4 s5 $end
$var wire 1 5 s6 $end
$var wire 1 6 s7 $end
$var wire 1 7 s8 $end
$var wire 1 8 s9 $end
$var wire 1 9 sampler $end
$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ s9~output_o $end
$var wire 1 A s8~output_o $end
$var wire 1 B s7~output_o $end
$var wire 1 C s6~output_o $end
$var wire 1 D s5~output_o $end
$var wire 1 E s4~output_o $end
$var wire 1 F s3~output_o $end
$var wire 1 G s2~output_o $end
$var wire 1 H s1~output_o $end
$var wire 1 I s0~output_o $end
$var wire 1 J sel_mux~input_o $end
$var wire 1 K rst~input_o $end
$var wire 1 L push_button~input_o $end
$var wire 1 M push_button~inputclkctrl_outclk $end
$var wire 1 N key~input_o $end
$var wire 1 O key~inputclkctrl_outclk $end
$var wire 1 P data9~input_o $end
$var wire 1 Q inst5|s[9]~0_combout $end
$var wire 1 R data8~input_o $end
$var wire 1 S inst5|s[8]~1_combout $end
$var wire 1 T data7~input_o $end
$var wire 1 U inst5|s[7]~2_combout $end
$var wire 1 V data6~input_o $end
$var wire 1 W inst5|s[6]~3_combout $end
$var wire 1 X data5~input_o $end
$var wire 1 Y inst5|s[5]~4_combout $end
$var wire 1 Z data4~input_o $end
$var wire 1 [ inst5|s[4]~5_combout $end
$var wire 1 \ data3~input_o $end
$var wire 1 ] inst5|s[3]~6_combout $end
$var wire 1 ^ data2~input_o $end
$var wire 1 _ inst5|s[2]~7_combout $end
$var wire 1 ` data1~input_o $end
$var wire 1 a inst5|s[1]~8_combout $end
$var wire 1 b data0~input_o $end
$var wire 1 c inst5|s[0]~9_combout $end
$var wire 1 d inst6|s [9] $end
$var wire 1 e inst6|s [8] $end
$var wire 1 f inst6|s [7] $end
$var wire 1 g inst6|s [6] $end
$var wire 1 h inst6|s [5] $end
$var wire 1 i inst6|s [4] $end
$var wire 1 j inst6|s [3] $end
$var wire 1 k inst6|s [2] $end
$var wire 1 l inst6|s [1] $end
$var wire 1 m inst6|s [0] $end
$var wire 1 n inst7|s [9] $end
$var wire 1 o inst7|s [8] $end
$var wire 1 p inst7|s [7] $end
$var wire 1 q inst7|s [6] $end
$var wire 1 r inst7|s [5] $end
$var wire 1 s inst7|s [4] $end
$var wire 1 t inst7|s [3] $end
$var wire 1 u inst7|s [2] $end
$var wire 1 v inst7|s [1] $end
$var wire 1 w inst7|s [0] $end
$var wire 1 x inst2|s1 [9] $end
$var wire 1 y inst2|s1 [8] $end
$var wire 1 z inst2|s1 [7] $end
$var wire 1 { inst2|s1 [6] $end
$var wire 1 | inst2|s1 [5] $end
$var wire 1 } inst2|s1 [4] $end
$var wire 1 ~ inst2|s1 [3] $end
$var wire 1 !! inst2|s1 [2] $end
$var wire 1 "! inst2|s1 [1] $end
$var wire 1 #! inst2|s1 [0] $end
$var wire 1 $! inst2|s0 [9] $end
$var wire 1 %! inst2|s0 [8] $end
$var wire 1 &! inst2|s0 [7] $end
$var wire 1 '! inst2|s0 [6] $end
$var wire 1 (! inst2|s0 [5] $end
$var wire 1 )! inst2|s0 [4] $end
$var wire 1 *! inst2|s0 [3] $end
$var wire 1 +! inst2|s0 [2] $end
$var wire 1 ,! inst2|s0 [1] $end
$var wire 1 -! inst2|s0 [0] $end
$var wire 1 .! inst|s [9] $end
$var wire 1 /! inst|s [8] $end
$var wire 1 0! inst|s [7] $end
$var wire 1 1! inst|s [6] $end
$var wire 1 2! inst|s [5] $end
$var wire 1 3! inst|s [4] $end
$var wire 1 4! inst|s [3] $end
$var wire 1 5! inst|s [2] $end
$var wire 1 6! inst|s [1] $end
$var wire 1 7! inst|s [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
x9
0:
1;
x<
1=
1>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
1R
0S
1T
0U
1V
0W
1X
0Y
1Z
0[
1\
0]
1^
0_
1`
0a
1b
0c
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
$end
#10000
1-
1K
09
#130000
1,
1L
1M
19
xw
xm
17!
xv
xl
16!
xu
xk
15!
xt
xj
14!
xs
xi
13!
xr
xh
12!
xq
xg
11!
xp
xf
10!
xe
xo
1/!
xd
xn
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
xc
xa
x_
x]
x[
xY
xW
xU
xS
xQ
1m
1l
1k
1j
1i
1h
1g
1f
1e
1d
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
1c
1a
1_
1]
1[
1Y
1W
1U
1S
1Q
1I
1H
1G
1F
1E
1D
1C
1B
1A
1@
1/
10
11
12
13
14
15
16
17
18
#140000
0,
0L
0M
09
#200000
1.
1J
19
xc
xa
x_
x]
x[
xY
xW
xU
xS
xQ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
#270000
0*
0)
0(
0'
0&
0%
0P
0R
0T
0V
0X
0Z
09
#280000
1+
1N
1O
19
1#!
1"!
1!!
1~
1}
1|
1{
1z
1y
1x
#340000
1,
1L
1M
09
1w
1v
1u
1t
1s
03!
1r
02!
1q
01!
1p
00!
1o
0/!
1n
0.!
0}
0|
0{
0z
0y
0x
1c
1a
1_
1]
1[
1Y
1W
1U
1S
1Q
0s
0r
0q
0p
0o
0n
1I
1H
1G
1F
1E
1D
1C
1B
1A
1@
1/
10
11
12
13
14
15
16
17
18
0[
0Y
0W
0U
0S
0Q
0E
0D
0C
0B
0A
0@
03
04
05
06
07
08
#350000
0,
0L
0M
19
#460000
0+
0N
0O
09
0)!
0(!
0'!
0&!
0%!
0$!
#560000
0.
0J
19
1[
1Y
1W
1U
1S
1Q
1E
1D
1C
1B
1A
1@
13
14
15
16
17
18
#720000
1.
1J
09
0[
0Y
0W
0U
0S
0Q
0E
0D
0C
0B
0A
0@
03
04
05
06
07
08
#760000
0$
0#
0"
0!
0\
0^
0`
0b
19
#800000
0.
0J
09
1[
1Y
1W
1U
1S
1Q
1E
1D
1C
1B
1A
1@
13
14
15
16
17
18
#1000000
