// Seed: 2638653245
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wire id_6
);
  wire id_8;
  assign id_4 = 1 < 1;
  wor id_9;
  assign id_9 = id_2;
  supply1 id_10;
  assign id_10 = id_3;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1
    , id_19,
    output wand id_2,
    input supply0 id_3,
    output wand id_4,
    input tri id_5,
    input tri1 id_6,
    input wire id_7,
    output tri0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri0 id_15,
    output tri id_16,
    output logic id_17
);
  always_latch #1 begin
    if (1) id_16 = 1;
    id_17 <= 1'b0;
  end
  wire id_20;
  module_0(
      id_15, id_1, id_6, id_13, id_4, id_6, id_6
  );
endmodule
