-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.0 (Build Build 235 06/17/2009)
-- Created on Mon May 17 11:38:20 2010

COMPONENT seg
	PORT
	(
		SEG_CR		:	 IN STD_LOGIC;
		SEG_GEN		:	 IN STD_LOGIC;
		SEG_DATA		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		SEG_ADDR		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		SEG_MREQ		:	 IN STD_LOGIC;
		SEG_WR		:	 IN STD_LOGIC;
		SEG_RD		:	 IN STD_LOGIC;
		SEG_OUT		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;