{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651341632713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651341632715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 21:00:32 2022 " "Processing started: Sat Apr 30 21:00:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651341632715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341632715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341632715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651341633830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651341633830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment05parta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file experiment05parta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Experiment05PartA-behavioural " "Found design unit 1: Experiment05PartA-behavioural" {  } { { "Experiment05PartA.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Experiment05PartA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Experiment05PartA " "Found entity 1: Experiment05PartA" {  } { { "Experiment05PartA.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Experiment05PartA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341651934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hextobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEXtoBCD-model " "Found design unit 1: HEXtoBCD-model" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651940 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEXtoBCD " "Found entity 1: HEXtoBCD" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341651940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-model " "Found design unit 1: BCDto7Seg-model" {  } { { "BCDto7Seg.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/BCDto7Seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651945 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7Seg.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/BCDto7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341651945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalProject-model " "Found design unit 1: FinalProject-model" {  } { { "FinalProject.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651951 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341651951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer90-behaviour " "Found design unit 1: Timer90-behaviour" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer90 " "Found entity 1: Timer90" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341651958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiniteStateMachine-model " "Found design unit 1: FiniteStateMachine-model" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651966 ""} { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateMachine " "Found entity 1: FiniteStateMachine" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341651966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter60-behaviour " "Found design unit 1: Counter60-behaviour" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter60 " "Found entity 1: Counter60" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341651973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341651973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651341652134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiniteStateMachine FiniteStateMachine:FSM " "Elaborating entity \"FiniteStateMachine\" for hierarchy \"FiniteStateMachine:FSM\"" {  } { { "FinalProject.vhd" "FSM" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341652137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(51) " "VHDL Process Statement warning at FiniteStateMachine.vhd(51): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652139 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(55) " "VHDL Process Statement warning at FiniteStateMachine.vhd(55): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652139 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(59) " "VHDL Process Statement warning at FiniteStateMachine.vhd(59): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652139 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(63) " "VHDL Process Statement warning at FiniteStateMachine.vhd(63): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652139 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(67) " "VHDL Process Statement warning at FiniteStateMachine.vhd(67): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652140 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(71) " "VHDL Process Statement warning at FiniteStateMachine.vhd(71): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652140 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(76) " "VHDL Process Statement warning at FiniteStateMachine.vhd(76): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652140 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(80) " "VHDL Process Statement warning at FiniteStateMachine.vhd(80): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652140 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(84) " "VHDL Process Statement warning at FiniteStateMachine.vhd(84): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652140 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(88) " "VHDL Process Statement warning at FiniteStateMachine.vhd(88): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652141 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(92) " "VHDL Process Statement warning at FiniteStateMachine.vhd(92): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652141 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(96) " "VHDL Process Statement warning at FiniteStateMachine.vhd(96): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652141 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(100) " "VHDL Process Statement warning at FiniteStateMachine.vhd(100): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652141 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Nst FiniteStateMachine.vhd(47) " "VHDL Process Statement warning at FiniteStateMachine.vhd(47): inferring latch(es) for signal or variable \"Nst\", which holds its previous value in one or more paths through the process" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651341652142 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S12 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S12\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652144 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S11 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S11\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652144 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S10 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S10\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652144 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S9 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S9\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652144 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S8 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S8\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652145 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S7 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S7\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652145 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S6 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S6\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652145 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S5 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S5\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652145 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S4 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S4\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652145 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S3 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S3\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652145 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S2 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S2\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652145 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S1 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S1\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652146 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S0 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S0\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341652146 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Experiment05PartA FiniteStateMachine:FSM\|Experiment05PartA:Clock " "Elaborating entity \"Experiment05PartA\" for hierarchy \"FiniteStateMachine:FSM\|Experiment05PartA:Clock\"" {  } { { "FiniteStateMachine.vhd" "Clock" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341652178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter60 FiniteStateMachine:FSM\|Counter60:C60 " "Elaborating entity \"Counter60\" for hierarchy \"FiniteStateMachine:FSM\|Counter60:C60\"" {  } { { "FiniteStateMachine.vhd" "C60" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341652183 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkout Counter60.vhd(25) " "VHDL Process Statement warning at Counter60.vhd(25): signal \"clkout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652185 "|FinalProject|FiniteStateMachine:FSM|Counter60:C60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer90 Timer90:Timer " "Elaborating entity \"Timer90\" for hierarchy \"Timer90:Timer\"" {  } { { "FinalProject.vhd" "Timer" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341652187 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkout Timer90.vhd(25) " "VHDL Process Statement warning at Timer90.vhd(25): signal \"clkout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341652189 "|FinalProject|Timer90:Timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXtoBCD HEXtoBCD:HEX0Conv " "Elaborating entity \"HEXtoBCD\" for hierarchy \"HEXtoBCD:HEX0Conv\"" {  } { { "FinalProject.vhd" "HEX0Conv" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341652192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:HEX0 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:HEX0\"" {  } { { "FinalProject.vhd" "HEX0" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341652199 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEXtoBCD:HEX0Conv\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEXtoBCD:HEX0Conv\|Mod0\"" {  } { { "HEXtoBCD.vhd" "Mod0" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341653020 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEXtoBCD:HEX0Conv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEXtoBCD:HEX0Conv\|Div0\"" {  } { { "HEXtoBCD.vhd" "Div0" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341653020 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEXtoBCD:HEX0Conv\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEXtoBCD:HEX0Conv\|Mod1\"" {  } { { "HEXtoBCD.vhd" "Mod1" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341653020 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651341653020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\"" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341653127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0 " "Instantiated megafunction \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653127 ""}  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651341653127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\"" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341653729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0 " "Instantiated megafunction \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341653729 ""}  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651341653729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341653947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341653947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341654055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341654055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\"" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341654083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod1 " "Instantiated megafunction \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341654083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341654083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341654083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341654083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341654083 ""}  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651341654083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S6_439 " "Latch FiniteStateMachine:FSM\|Nst.S6_439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654818 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S7_425 " "Latch FiniteStateMachine:FSM\|Nst.S7_425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654818 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S8_411 " "Latch FiniteStateMachine:FSM\|Nst.S8_411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S9_397 " "Latch FiniteStateMachine:FSM\|Nst.S9_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S9 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S9" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S10_383 " "Latch FiniteStateMachine:FSM\|Nst.S10_383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S9 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S9" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S11_369 " "Latch FiniteStateMachine:FSM\|Nst.S11_369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S5_453 " "Latch FiniteStateMachine:FSM\|Nst.S5_453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S12_355 " "Latch FiniteStateMachine:FSM\|Nst.S12_355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S12 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S12" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S0_523 " "Latch FiniteStateMachine:FSM\|Nst.S0_523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S12 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S12" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S1_509 " "Latch FiniteStateMachine:FSM\|Nst.S1_509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654819 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S2_495 " "Latch FiniteStateMachine:FSM\|Nst.S2_495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654820 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S3_481 " "Latch FiniteStateMachine:FSM\|Nst.S3_481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654820 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S4_467 " "Latch FiniteStateMachine:FSM\|Nst.S4_467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341654820 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341654820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651341655080 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[1\] High " "Register Timer90:Timer\|CNT\[1\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341655329 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[6\] High " "Register Timer90:Timer\|CNT\[6\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341655329 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[4\] High " "Register Timer90:Timer\|CNT\[4\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341655329 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[3\] High " "Register Timer90:Timer\|CNT\[3\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341655329 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1651341655329 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_20~18 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_20~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341655664 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_23~26 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_23~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341655664 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~12 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_28_result_int\[0\]~12" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_she.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341655664 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~12 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_30_result_int\[0\]~12" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_she.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341655664 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_24~0 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_24~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341655664 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651341655664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651341656170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341656170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "387 " "Implemented 387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651341656444 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651341656444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651341656444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651341656444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651341656513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 21:00:56 2022 " "Processing ended: Sat Apr 30 21:00:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651341656513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651341656513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651341656513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341656513 ""}
