
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 11.84

==========================================================================
global route report_clock_min_period
--------------------------------------------------------------------------
ring_clk period_min = 8.16 fmax = 122.61

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock ring_clk
   0.61 source latency count1[1]$_DFFE_PP0N_/CLK ^
  -0.54 target latency tval[0]$_DFFE_PP0P_/CLK ^
  -0.02 CRPR
--------------
   0.04 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.12    0.20    0.20 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.12    0.00    0.20 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.33    0.35    0.55 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.33    0.00    0.55 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     1    0.01    0.09    0.62    1.17 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         oscbuf[0] (net)
                  0.09    0.00    1.17 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.17   data arrival time

                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.12    0.22    0.22 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.12    0.00    0.22 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.33    0.39    0.61 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.33    0.00    0.61 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.06    0.55   clock reconvergence pessimism
                          0.14    0.69   library hold time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.12    0.22    0.22 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.12    0.00    0.22 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.33    0.39    0.61 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.33    0.00    0.61 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.04    0.18    0.77    1.38 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.18    0.00    1.38 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.24    0.45    1.83 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.24    0.00    1.83 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.55    2.38 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    2.38 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.25    2.63 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    2.63 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.12    0.30    2.93 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.12    0.00    2.93 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.30    0.21    3.14 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.30    0.00    3.14 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    3.56 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    3.56 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.32    0.62    4.17 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.32    0.00    4.17 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.02    0.19    0.36    4.53 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.19    0.00    4.54 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.34    0.26    4.79 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.34    0.00    4.79 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.72    0.55    5.34 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.72    0.00    5.34 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.05    0.43    0.37    5.71 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.43    0.00    5.71 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.61    0.89    6.60 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.61    0.00    6.60 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.23    0.14    6.75 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.23    0.00    6.75 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.49    0.40    7.14 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.49    0.00    7.14 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.24    0.19    7.33 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.24    0.00    7.33 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.56    0.44    7.77 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.56    0.00    7.77 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.29    0.21    7.98 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.29    0.00    7.98 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.10    0.53    8.51 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.10    0.00    8.51 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.51   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.02    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.12    0.20   20.20 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.12    0.00   20.20 ^ clkbuf_1_1__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.32    0.34   20.54 ^ clkbuf_1_1__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clock (net)
                  0.32    0.00   20.54 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.02   20.56   clock reconvergence pessimism
                         -0.21   20.36   library setup time
                                 20.36   data required time
-----------------------------------------------------------------------------
                                 20.36   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                 11.84   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.12    0.22    0.22 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.12    0.00    0.22 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.33    0.39    0.61 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.33    0.00    0.61 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.04    0.18    0.77    1.38 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.18    0.00    1.38 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.24    0.45    1.83 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.24    0.00    1.83 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.55    2.38 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    2.38 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.25    2.63 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    2.63 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.12    0.30    2.93 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.12    0.00    2.93 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.30    0.21    3.14 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.30    0.00    3.14 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    3.56 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    3.56 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.32    0.62    4.17 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.32    0.00    4.17 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.02    0.19    0.36    4.53 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.19    0.00    4.54 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.34    0.26    4.79 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.34    0.00    4.79 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.72    0.55    5.34 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.72    0.00    5.34 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.05    0.43    0.37    5.71 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.43    0.00    5.71 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.61    0.89    6.60 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.61    0.00    6.60 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.23    0.14    6.75 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.23    0.00    6.75 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.49    0.40    7.14 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.49    0.00    7.14 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.24    0.19    7.33 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.24    0.00    7.33 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.56    0.44    7.77 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.56    0.00    7.77 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.29    0.21    7.98 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.29    0.00    7.98 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.10    0.53    8.51 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.10    0.00    8.51 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.51   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.02    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.12    0.20   20.20 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.12    0.00   20.20 ^ clkbuf_1_1__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.32    0.34   20.54 ^ clkbuf_1_1__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clock (net)
                  0.32    0.00   20.54 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.02   20.56   clock reconvergence pessimism
                         -0.21   20.36   library setup time
                                 20.36   data required time
-----------------------------------------------------------------------------
                                 20.36   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                 11.84   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
3.47517991065979

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6683

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2219744473695755

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.23350001871585846

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9506

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.22    0.22 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.39    0.61 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00    0.61 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.77    1.38 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.45    1.83 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.55    2.38 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
   0.25    2.63 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
   0.30    2.93 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
   0.21    3.14 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.41    3.56 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.62    4.17 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.36    4.53 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.26    4.79 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
   0.55    5.34 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
   0.37    5.71 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
   0.89    6.60 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.14    6.75 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.40    7.14 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
   0.19    7.33 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.44    7.77 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.21    7.98 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
   0.53    8.51 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.00    8.51 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           8.51   data arrival time

  20.00   20.00   clock ring_clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clock (in)
   0.20   20.20 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.34   20.54 ^ clkbuf_1_1__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00   20.54 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.02   20.56   clock reconvergence pessimism
  -0.21   20.36   library setup time
          20.36   data required time
---------------------------------------------------------
          20.36   data required time
          -8.51   data arrival time
---------------------------------------------------------
          11.84   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.20    0.20 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.35    0.55 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00    0.55 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.62    1.17 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00    1.17 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           1.17   data arrival time

   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.22    0.22 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.39    0.61 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00    0.61 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
  -0.06    0.55   clock reconvergence pessimism
   0.14    0.69   library hold time
           0.69   data required time
---------------------------------------------------------
           0.69   data required time
          -1.17   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
8.5131

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
11.8442

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
139.129107

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.30e-04   2.23e-04   5.54e-09   8.54e-04  21.4%
Combinational          2.02e-03   8.68e-04   1.91e-08   2.88e-03  72.4%
Clock                  1.24e-04   1.20e-04   3.18e-09   2.44e-04   6.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.77e-03   1.21e-03   2.78e-08   3.98e-03 100.0%
                          69.6%      30.4%       0.0%
