[INFO]: Run Directory: /openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 893.78 and height 892.16.
[INFO]: Running IO Placement (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/floorplan/4-place_io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/floorplan/6-pdn.log)...
[INFO]: Running Global Placement (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/placement/7-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/placement/8-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/placement/9-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/placement/10-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/placement/11-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/cts/12-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/cts/13-cts_sta.log)...
[ERROR]: run_sta missing required -log
[INFO]: Generating PDN (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/floorplan/14-pdn.log)...
[ERROR]: run_sta missing required -log
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/15-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/16-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/17-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/18-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/19-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Writing Verilog (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/19-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/21-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/22-fill.log)...
[INFO]: Running Detailed Routing (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/23-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/routing/24-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/25-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/26-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/27-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/28-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/29-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/30-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/31-rcx_sta.log)...
[WARNING]: Module sky130_fd_sc_hd__tapvpwrvgnd_1 blackboxed during sta
[WARNING]: Module sky130_ef_sc_hd__decap_12 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_1 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_2 blackboxed during sta
[INFO]: Running Magic DRC (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/32-drc.log)...
[ERROR]: during executing magic script /openlane/scripts/magic/wrapper.tcl
[ERROR]: Log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/32-drc.log
[ERROR]: Last 10 lines:
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
The following types are not handled by extraction and will be treated as non-electrical types:
    ubm 
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Using technology "sky130A", version 1.0.493-0-g0fe599b
Error: can't read "::env(CURRENT_GDS)": no such variable
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload 'designs/FIR_p/runs/RUN_2025.11.15_04.41.11/issue_reproducible' if you're going to submit an issue.
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/33-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/33-lef.log)...
[INFO]: Running Magic DRC (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/34-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Writing Powered Verilog (logs: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/35-write_powered_def.log, designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/35-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/35-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/37-lvs.lef.log)...
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/38-arc.log)...
[ERROR]: run_sta missing required -log
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/floorplan/39-pdn.log)...
[ERROR]: run_sta missing required -log
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/40-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/40-lef.log)...
[INFO]: Writing Powered Verilog (logs: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/41-write_powered_def.log, designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/41-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/41-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/43-lvs.lef.log)...
[INFO]: Writing Powered Verilog (logs: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/44-write_powered_def.log, designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/44-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/44-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/46-lvs.lef.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/47-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/logs/signoff/47-lef.log)...
