Analysis & Synthesis report for FM
Wed Sep 14 15:17:32 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 17. Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 18. Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 23. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated
 24. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p
 25. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p
 26. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram
 27. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 28. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10
 29. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp
 30. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp
 31. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 32. Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14
 33. Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 38. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated
 39. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p
 40. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p
 41. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram
 42. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 43. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10
 44. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp
 45. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp
 46. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 47. Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14
 48. Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 51. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated
 52. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p
 53. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p
 54. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram
 55. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 56. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10
 57. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp
 58. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp
 59. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 60. Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14
 61. Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for sld_signaltap:Integral
 64. Parameter Settings for User Entity Instance: NCO_FM:inst|NCO_FM_NCO_FM:nco_fm
 65. Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller
 66. Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Parameter Settings for User Entity Instance: NCO_150:inst1|NCO_150_NCO_150:nco_150
 69. Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller
 70. Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Parameter Settings for User Entity Instance: NCO_Data:inst12|NCO_Data_NCO_Data:nco_data
 73. Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller
 74. Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Parameter Settings for User Entity Instance: fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 77. Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller
 78. Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Parameter Settings for User Entity Instance: PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i
 81. Parameter Settings for User Entity Instance: NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq
 82. Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller
 83. Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 86. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller
 87. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 90. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller
 91. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. Parameter Settings for User Entity Instance: Integral:inst26
 94. Parameter Settings for Inferred Entity Instance: sld_signaltap:Integral
 95. dcfifo Parameter Settings by Entity Instance
 96. Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 97. Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller"
 98. Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 99. Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller"
100. Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
101. Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller"
102. Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219"
103. Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002"
104. Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i"
105. Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0"
106. Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
107. Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller"
108. Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
109. Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller"
110. Port Connectivity Checks: "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_aprid_dxx:ux0219"
111. Port Connectivity Checks: "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002"
112. Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
113. Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller"
114. Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219"
115. Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002"
116. Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
117. Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller"
118. Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219"
119. Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002"
120. SignalTap II Logic Analyzer Settings
121. Post-Synthesis Netlist Statistics for Top Partition
122. Elapsed Time Per Partition
123. Connections to In-System Debugging Instance "Integral"
124. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 14 15:17:32 2022           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; Project_BDF                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 4771                                            ;
; Total pins                      ; 3                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,080,160                                       ;
; Total DSP Blocks                ; 59                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project_BDF        ; FM                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                      ; Library           ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; LPF_FIR_2_CLK.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd                                                            ;                   ;
; Filters/LPF_FIR_2.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd                                                        ;                   ;
; Filters/TESTCIC2.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd                                                         ;                   ;
; Integral.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd                                                                 ;                   ;
; Filters/CIC1.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd                                                             ;                   ;
; Filters/LPF_V2.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd                                                           ;                   ;
; FFT/synthesis/submodules/FFT_FFT_Comp.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv                                     ; FFT               ;
; FFT_clk.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd                                                                  ;                   ;
; cic_clk.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd                                                                  ;                   ;
; fifo_decimation_3/synthesis/fifo_decimation_3.vhd                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd                            ; fifo_decimation_3 ;
; fifo_decimation_3/synthesis/submodules/altera_reset_controller.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v             ; fifo_decimation_3 ;
; fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v           ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v           ; fifo_decimation_3 ;
; fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v ; fifo_decimation_3 ;
; Clock_Divider_10.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd                                                         ;                   ;
; NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v                              ; NCO_TEST          ;
; data_adder.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd                                                               ;                   ;
; NCO_150/synthesis/NCO_150.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd                                                ; NCO_150           ;
; NCO_150/synthesis/submodules/altera_reset_controller.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v                       ; NCO_150           ;
; NCO_150/synthesis/submodules/altera_reset_synchronizer.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v                     ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v                             ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_mob_rw.v                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v                                ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_isdr.v                                  ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v                                  ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_dxx_g.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v                                     ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_dxx.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v                                       ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_gal.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v                                       ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_nco_as_m_cen.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v                              ; NCO_150           ;
; NCO_150/synthesis/submodules/asj_altqmcpipe.v                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v                                ; NCO_150           ;
; NCO_150/synthesis/submodules/NCO_150_NCO_150_sin.hex                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150_sin.hex                         ; NCO_150           ;
; NCO_150/synthesis/submodules/NCO_150_NCO_150.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v                               ; NCO_150           ;
; fifo_decimation_2/synthesis/fifo_decimation_2.vhd                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd                            ; fifo_decimation_2 ;
; fifo_decimation_2/synthesis/submodules/altera_reset_controller.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v             ; fifo_decimation_2 ;
; fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v           ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v           ; fifo_decimation_2 ;
; fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v ; fifo_decimation_2 ;
; Clock_Divider.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd                                                            ;                   ;
; cordic_v3.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd                                                                ;                   ;
; fifo_decimation/synthesis/fifo_decimation.vhd                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd                                ; fifo_decimation   ;
; fifo_decimation/synthesis/submodules/altera_reset_controller.v               ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v               ; fifo_decimation   ;
; fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v             ; fifo_decimation   ;
; fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v       ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v       ; fifo_decimation   ;
; PLL/synthesis/PLL.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd                                                        ; PLL               ;
; PLL/synthesis/submodules/PLL_pll_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v                                         ; PLL               ;
; NCO_IQ/synthesis/NCO_IQ.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd                                                  ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/altera_reset_controller.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v                        ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v                      ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v                              ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v                                 ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_isdr.v                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v                                   ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_dxx_g.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v                                      ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_dxx.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v                                        ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_gal.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v                                        ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v                               ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/asj_altqmcpipe.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v                                 ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_sin.hex                            ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_sin.hex                            ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_cos.hex                            ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq_cos.hex                            ; NCO_IQ            ;
; NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v                                  ; NCO_IQ            ;
; NCO_Data/synthesis/NCO_Data.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd                                              ; NCO_Data          ;
; NCO_Data/synthesis/submodules/altera_reset_controller.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/altera_reset_synchronizer.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v                    ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_aprid_dxx.v                            ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_aprid_dxx.v                            ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_mob_rw.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v                               ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_isdr.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v                                 ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_dxx_g.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v                                    ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_dxx.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v                                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_gal.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v                                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v                             ; NCO_Data          ;
; NCO_Data/synthesis/submodules/asj_altqmcpipe.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v                               ; NCO_Data          ;
; NCO_Data/synthesis/submodules/NCO_Data_NCO_Data_sin.hex                      ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data_sin.hex                      ; NCO_Data          ;
; NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v                            ; NCO_Data          ;
; NCO_FM/synthesis/NCO_FM.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd                                                  ; NCO_FM            ;
; NCO_FM/synthesis/submodules/altera_reset_controller.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v                        ; NCO_FM            ;
; NCO_FM/synthesis/submodules/altera_reset_synchronizer.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v                      ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_fxx.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v                                    ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v                              ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_mob_rw.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v                                 ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_isdr.v                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v                                   ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_dxx_g.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v                                      ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_dxx.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v                                        ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_gal.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v                                        ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v                               ; NCO_FM            ;
; NCO_FM/synthesis/submodules/asj_altqmcpipe.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v                                 ; NCO_FM            ;
; NCO_FM/synthesis/submodules/NCO_FM_NCO_FM_sin.hex                            ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM_sin.hex                            ; NCO_FM            ;
; NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v                                  ; NCO_FM            ;
; Project_BDF.bdf                                                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf                                                              ;                   ;
; FM_Data_ Adapter.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd                                                         ;                   ;
; output_files/Mul_FM_IQ.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd                                                   ;                   ;
; Phase_Frequency_Converter.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd                                                ;                   ;
; lpm_add_sub.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                 ;                   ;
; addcore.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/addcore.inc                                                                     ;                   ;
; look_add.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/look_add.inc                                                                    ;                   ;
; bypassff.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                    ;                   ;
; altshift.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                                    ;                   ;
; alt_stratix_add_sub.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                         ;                   ;
; aglobal170.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                  ;                   ;
; db/add_sub_n0h.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_n0h.tdf                                                           ;                   ;
; db/add_sub_eth.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_eth.tdf                                                           ;                   ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;                   ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;                   ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;                   ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;                   ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;                   ;
; altrom.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;                   ;
; altram.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                      ;                   ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;                   ;
; db/altsyncram_06g1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf                                                       ;                   ;
; db/mux_ahb.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_ahb.tdf                                                               ;                   ;
; lpm_counter.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;                   ;
; lpm_constant.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;                   ;
; lpm_add_sub.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;                   ;
; cmpconst.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;                   ;
; lpm_compare.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;                   ;
; lpm_counter.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;                   ;
; dffeea.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                      ;                   ;
; alt_counter_stratix.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;                   ;
; db/cntr_rki.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_rki.tdf                                                              ;                   ;
; db/add_sub_gth.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_gth.tdf                                                           ;                   ;
; db/altsyncram_qvf1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qvf1.tdf                                                       ;                   ;
; db/altsyncram_2gg1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2gg1.tdf                                                       ;                   ;
; dcfifo.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                      ;                   ;
; a_graycounter.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_graycounter.inc                                                               ;                   ;
; a_fefifo.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                    ;                   ;
; a_gray2bin.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                  ;                   ;
; dffpipe.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;                   ;
; alt_sync_fifo.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                               ;                   ;
; altsyncram_fifo.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                             ;                   ;
; db/dcfifo_n7u1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf                                                           ;                   ;
; db/a_gray2bin_d9b.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_d9b.tdf                                                        ;                   ;
; db/a_graycounter_cu6.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_cu6.tdf                                                     ;                   ;
; db/a_graycounter_8cc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_8cc.tdf                                                     ;                   ;
; db/altsyncram_s5d1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf                                                       ;                   ;
; db/alt_synch_pipe_tnl.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf                                                    ;                   ;
; db/dffpipe_ed9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_ed9.tdf                                                           ;                   ;
; db/dffpipe_dd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_dd9.tdf                                                           ;                   ;
; db/alt_synch_pipe_unl.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf                                                    ;                   ;
; db/dffpipe_fd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_fd9.tdf                                                           ;                   ;
; db/cmpr_uu5.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_uu5.tdf                                                              ;                   ;
; altera_pll.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                                                                    ;                   ;
; db/add_sub_ith.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_ith.tdf                                                           ;                   ;
; db/altsyncram_e6g1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf                                                       ;                   ;
; db/mux_5hb.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_5hb.tdf                                                               ;                   ;
; db/altsyncram_96g1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_96g1.tdf                                                       ;                   ;
; db/dcfifo_o7u1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf                                                           ;                   ;
; db/a_gray2bin_c9b.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_c9b.tdf                                                        ;                   ;
; db/a_graycounter_bu6.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_bu6.tdf                                                     ;                   ;
; db/a_graycounter_7cc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_7cc.tdf                                                     ;                   ;
; db/altsyncram_q5d1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf                                                       ;                   ;
; db/alt_synch_pipe_snl.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf                                                    ;                   ;
; db/dffpipe_id9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_id9.tdf                                                           ;                   ;
; db/dffpipe_cd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_cd9.tdf                                                           ;                   ;
; db/alt_synch_pipe_1ol.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf                                                    ;                   ;
; db/dffpipe_jd9.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_jd9.tdf                                                           ;                   ;
; db/cmpr_tu5.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_tu5.tdf                                                              ;                   ;
; sld_signaltap.vhd                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;                   ;
; sld_signaltap_impl.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;                   ;
; sld_ela_control.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;                   ;
; lpm_shiftreg.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;                   ;
; sld_mbpmg.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;                   ;
; sld_ela_trigger_flow_mgr.vhd                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;                   ;
; sld_buffer_manager.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;                   ;
; db/altsyncram_hl84.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hl84.tdf                                                       ;                   ;
; altdpram.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;                   ;
; memmodes.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;                   ;
; a_hdffe.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;                   ;
; alt_le_rden_reg.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;                   ;
; altsyncram.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;                   ;
; lpm_mux.tdf                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;                   ;
; muxlut.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                      ;                   ;
; db/mux_dlc.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_dlc.tdf                                                               ;                   ;
; lpm_decode.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;                   ;
; declut.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                                      ;                   ;
; db/decode_vnf.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf                                                            ;                   ;
; db/cntr_mbi.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_mbi.tdf                                                              ;                   ;
; db/cmpr_f9c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_f9c.tdf                                                              ;                   ;
; db/cntr_22j.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_22j.tdf                                                              ;                   ;
; db/cntr_19i.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_19i.tdf                                                              ;                   ;
; db/cmpr_d9c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_d9c.tdf                                                              ;                   ;
; db/cntr_kri.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf                                                              ;                   ;
; db/cmpr_99c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf                                                              ;                   ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;                   ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld        ;
; db/ip/sldf2e8f864/alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v                                              ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;                   ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2590      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2031      ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 239       ;
;     -- 5 input functions                    ; 222       ;
;     -- 4 input functions                    ; 188       ;
;     -- <=3 input functions                  ; 1382      ;
;                                             ;           ;
; Dedicated logic registers                   ; 4771      ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2080160   ;
;                                             ;           ;
; Total DSP Blocks                            ; 59        ;
;                                             ;           ;
; Total PLLs                                  ; 2         ;
;     -- PLLs                                 ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 2416      ;
; Total fan-out                               ; 31786     ;
; Average fan-out                             ; 4.36      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                              ; Library Name      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; |Project_BDF                                                                                                                            ; 2031 (1)            ; 4771 (0)                  ; 2080160           ; 59         ; 3    ; 0            ; |Project_BDF                                                                                                                                                                                                                                                                                                                                            ; Project_BDF                                              ; work              ;
;    |CIC1:inst32|                                                                                                                        ; 256 (256)           ; 587 (587)                 ; 0                 ; 17         ; 0    ; 0            ; |Project_BDF|CIC1:inst32                                                                                                                                                                                                                                                                                                                                ; CIC1                                                     ; work              ;
;    |Clock_Divider:inst14|                                                                                                               ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Clock_Divider:inst14                                                                                                                                                                                                                                                                                                                       ; Clock_Divider                                            ; work              ;
;    |Clock_Divider_10:inst10|                                                                                                            ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Clock_Divider_10:inst10                                                                                                                                                                                                                                                                                                                    ; Clock_Divider_10                                         ; work              ;
;    |FM_Data_Adapter:inst4|                                                                                                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|FM_Data_Adapter:inst4                                                                                                                                                                                                                                                                                                                      ; FM_Data_Adapter                                          ; work              ;
;    |Integral:inst26|                                                                                                                    ; 75 (75)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Integral:inst26                                                                                                                                                                                                                                                                                                                            ; Integral                                                 ; work              ;
;    |LPF_FIR_2:inst6|                                                                                                                    ; 177 (177)           ; 645 (645)                 ; 0                 ; 6          ; 0    ; 0            ; |Project_BDF|LPF_FIR_2:inst6                                                                                                                                                                                                                                                                                                                            ; LPF_FIR_2                                                ; work              ;
;    |LPF_FIR_2_CLK:inst27|                                                                                                               ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|LPF_FIR_2_CLK:inst27                                                                                                                                                                                                                                                                                                                       ; LPF_FIR_2_CLK                                            ; work              ;
;    |LPF_V2:inst29|                                                                                                                      ; 0 (0)               ; 187 (187)                 ; 0                 ; 9          ; 0    ; 0            ; |Project_BDF|LPF_V2:inst29                                                                                                                                                                                                                                                                                                                              ; LPF_V2                                                   ; work              ;
;    |LPF_V2:inst30|                                                                                                                      ; 0 (0)               ; 187 (187)                 ; 0                 ; 9          ; 0    ; 0            ; |Project_BDF|LPF_V2:inst30                                                                                                                                                                                                                                                                                                                              ; LPF_V2                                                   ; work              ;
;    |Mul_FM_IQ:inst5|                                                                                                                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 2          ; 0    ; 0            ; |Project_BDF|Mul_FM_IQ:inst5                                                                                                                                                                                                                                                                                                                            ; Mul_FM_IQ                                                ; work              ;
;    |NCO_150:inst1|                                                                                                                      ; 38 (0)              ; 77 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1                                                                                                                                                                                                                                                                                                                              ; NCO_150                                                  ; nco_150           ;
;       |NCO_150_NCO_150:nco_150|                                                                                                         ; 38 (0)              ; 74 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150                                                                                                                                                                                                                                                                                                      ; NCO_150_NCO_150                                          ; NCO_150           ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 13 (0)              ; 16 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                 ; asj_altqmcpipe                                           ; NCO_150           ;
;             |lpm_add_sub:acc|                                                                                                           ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                 ; lpm_add_sub                                              ; work              ;
;                |add_sub_gth:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated                                                                                                                                                                                                                                      ; add_sub_gth                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 13 (13)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002                                                                                                                                                                                                                                                                                        ; asj_dxx                                                  ; NCO_150           ;
;          |asj_dxx_g:ux001|                                                                                                              ; 12 (12)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                      ; asj_dxx_g                                                ; NCO_150           ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_gal:ux009                                                                                                                                                                                                                                                                                        ; asj_gal                                                  ; NCO_150           ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                              ; asj_nco_as_m_cen                                         ; NCO_150           ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                             ; altsyncram                                               ; work              ;
;                |altsyncram_qvf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated                                                                                                                                                                                                              ; altsyncram_qvf1                                          ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                 ; asj_nco_mob_rw                                           ; NCO_150           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; NCO_150           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; NCO_150           ;
;    |NCO_Data:inst12|                                                                                                                    ; 38 (0)              ; 75 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12                                                                                                                                                                                                                                                                                                                            ; NCO_Data                                                 ; nco_data          ;
;       |NCO_Data_NCO_Data:nco_data|                                                                                                      ; 38 (0)              ; 72 (0)                    ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data                                                                                                                                                                                                                                                                                                 ; NCO_Data_NCO_Data                                        ; NCO_Data          ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 13 (0)              ; 14 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                            ; asj_altqmcpipe                                           ; NCO_Data          ;
;             |lpm_add_sub:acc|                                                                                                           ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                            ; lpm_add_sub                                              ; work              ;
;                |add_sub_gth:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated                                                                                                                                                                                                                                 ; add_sub_gth                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 13 (13)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002                                                                                                                                                                                                                                                                                   ; asj_dxx                                                  ; NCO_Data          ;
;          |asj_dxx_g:ux001|                                                                                                              ; 12 (12)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                 ; asj_dxx_g                                                ; NCO_Data          ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_gal:ux009                                                                                                                                                                                                                                                                                   ; asj_gal                                                  ; NCO_Data          ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                         ; asj_nco_as_m_cen                                         ; NCO_Data          ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                        ; altsyncram                                               ; work              ;
;                |altsyncram_2gg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated                                                                                                                                                                                                         ; altsyncram_2gg1                                          ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                            ; asj_nco_mob_rw                                           ; NCO_Data          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                  ; NCO_Data          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                ; NCO_Data          ;
;    |NCO_FM:inst|                                                                                                                        ; 113 (0)             ; 148 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst                                                                                                                                                                                                                                                                                                                                ; NCO_FM                                                   ; nco_fm            ;
;       |NCO_FM_NCO_FM:nco_fm|                                                                                                            ; 113 (0)             ; 145 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm                                                                                                                                                                                                                                                                                                           ; NCO_FM_NCO_FM                                            ; NCO_FM            ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 20 (0)              ; 39 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                      ; asj_altqmcpipe                                           ; NCO_FM            ;
;             |lpm_add_sub:acc|                                                                                                           ; 20 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                      ; lpm_add_sub                                              ; work              ;
;                |add_sub_eth:auto_generated|                                                                                             ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_eth:auto_generated                                                                                                                                                                                                                                           ; add_sub_eth                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 20 (20)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002                                                                                                                                                                                                                                                                                             ; asj_dxx                                                  ; NCO_FM            ;
;          |asj_dxx_g:ux001|                                                                                                              ; 13 (13)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                           ; asj_dxx_g                                                ; NCO_FM            ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_gal:ux009                                                                                                                                                                                                                                                                                             ; asj_gal                                                  ; NCO_FM            ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 6 (0)                     ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                   ; asj_nco_as_m_cen                                         ; NCO_FM            ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 6 (0)                     ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                  ; altsyncram                                               ; work              ;
;                |altsyncram_06g1:auto_generated|                                                                                         ; 0 (0)               ; 6 (6)                     ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated                                                                                                                                                                                                                   ; altsyncram_06g1                                          ; work              ;
;          |asj_nco_fxx:ux003|                                                                                                            ; 18 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003                                                                                                                                                                                                                                                                                         ; asj_nco_fxx                                              ; NCO_FM            ;
;             |lpm_add_sub:acc|                                                                                                           ; 18 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                                                                                                                                                                                                         ; lpm_add_sub                                              ; work              ;
;                |add_sub_n0h:auto_generated|                                                                                             ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated                                                                                                                                                                                                                                              ; add_sub_n0h                                              ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 42 (42)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                      ; asj_nco_mob_rw                                           ; NCO_FM            ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                  ; NCO_FM            ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                                ; NCO_FM            ;
;    |NCO_IQ:inst2|                                                                                                                       ; 69 (0)              ; 113 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2                                                                                                                                                                                                                                                                                                                               ; NCO_IQ                                                   ; nco_iq            ;
;       |NCO_IQ_nco_iq:nco_iq|                                                                                                            ; 69 (0)              ; 110 (0)                   ; 917504            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq                                                                                                                                                                                                                                                                                                          ; NCO_IQ_nco_iq                                            ; NCO_IQ            ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 15 (0)              ; 16 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                     ; asj_altqmcpipe                                           ; NCO_IQ            ;
;             |lpm_add_sub:acc|                                                                                                           ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                     ; lpm_add_sub                                              ; work              ;
;                |add_sub_ith:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_ith:auto_generated                                                                                                                                                                                                                                          ; add_sub_ith                                              ; work              ;
;          |asj_dxx:ux002|                                                                                                                ; 15 (15)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002                                                                                                                                                                                                                                                                                            ; asj_dxx                                                  ; NCO_IQ            ;
;          |asj_dxx_g:ux001|                                                                                                              ; 11 (11)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                          ; asj_dxx_g                                                ; NCO_IQ            ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_gal:ux009                                                                                                                                                                                                                                                                                            ; asj_gal                                                  ; NCO_IQ            ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                  ; asj_nco_as_m_cen                                         ; NCO_IQ            ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                 ; altsyncram                                               ; work              ;
;                |altsyncram_e6g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated                                                                                                                                                                                                                  ; altsyncram_e6g1                                          ; work              ;
;          |asj_nco_as_m_cen:ux0121|                                                                                                      ; 0 (0)               ; 4 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                                  ; asj_nco_as_m_cen                                         ; NCO_IQ            ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 4 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                 ; altsyncram                                               ; work              ;
;                |altsyncram_96g1:auto_generated|                                                                                         ; 0 (0)               ; 4 (4)                     ; 458752            ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated                                                                                                                                                                                                                  ; altsyncram_96g1                                          ; work              ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                     ; asj_nco_mob_rw                                           ; NCO_IQ            ;
;          |asj_nco_mob_rw:ux123|                                                                                                         ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux123                                                                                                                                                                                                                                                                                     ; asj_nco_mob_rw                                           ; NCO_IQ            ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                  ; NCO_IQ            ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                ; NCO_IQ            ;
;    |PLL:inst15|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|PLL:inst15                                                                                                                                                                                                                                                                                                                                 ; PLL                                                      ; pll               ;
;       |PLL_pll_0:pll_0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|PLL:inst15|PLL_pll_0:pll_0                                                                                                                                                                                                                                                                                                                 ; PLL_pll_0                                                ; PLL               ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                         ; altera_pll                                               ; work              ;
;    |Phase_Frequency_Converter:inst13|                                                                                                   ; 106 (106)           ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|Phase_Frequency_Converter:inst13                                                                                                                                                                                                                                                                                                           ; Phase_Frequency_Converter                                ; work              ;
;    |TESTCIC2:inst33|                                                                                                                    ; 219 (219)           ; 281 (281)                 ; 0                 ; 12         ; 0    ; 0            ; |Project_BDF|TESTCIC2:inst33                                                                                                                                                                                                                                                                                                                            ; TESTCIC2                                                 ; work              ;
;    |cic_clk:inst24|                                                                                                                     ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|cic_clk:inst24                                                                                                                                                                                                                                                                                                                             ; cic_clk                                                  ; work              ;
;    |cordic_v3:inst18|                                                                                                                   ; 149 (149)           ; 215 (215)                 ; 0                 ; 4          ; 0    ; 0            ; |Project_BDF|cordic_v3:inst18                                                                                                                                                                                                                                                                                                                           ; cordic_v3                                                ; work              ;
;    |data_adder:inst16|                                                                                                                  ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|data_adder:inst16                                                                                                                                                                                                                                                                                                                          ; data_adder                                               ; work              ;
;    |fifo_decimation:inst11|                                                                                                             ; 51 (0)              ; 69 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11                                                                                                                                                                                                                                                                                                                     ; fifo_decimation                                          ; fifo_decimation   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                              ; altera_reset_controller                                  ; fifo_decimation   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                ; fifo_decimation   ;
;       |fifo_decimation_fifo_decimation:fifo_decimation|                                                                                 ; 51 (0)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation                                                                                                                                                                                                                                                                     ; fifo_decimation_fifo_decimation                          ; fifo_decimation   ;
;          |fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|                                                ; 51 (1)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                       ; fifo_decimation_fifo_decimation_dcfifo_with_controls     ; fifo_decimation   ;
;             |fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|                                                                ; 50 (4)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo                                                                                                                            ; fifo_decimation_fifo_decimation_dual_clock_fifo          ; fifo_decimation   ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 46 (0)              ; 66 (0)                    ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                     ; dcfifo                                                   ; work              ;
;                   |dcfifo_n7u1:auto_generated|                                                                                          ; 46 (11)             ; 66 (18)                   ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                                          ; dcfifo_n7u1                                              ; work              ;
;                      |a_gray2bin_d9b:wrptr_g_gray2bin|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:wrptr_g_gray2bin                                          ; a_gray2bin_d9b                                           ; work              ;
;                      |a_gray2bin_d9b:ws_dgrp_gray2bin|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:ws_dgrp_gray2bin                                          ; a_gray2bin_d9b                                           ; work              ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p                                              ; a_graycounter_8cc                                        ; work              ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p                                              ; a_graycounter_cu6                                        ; work              ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                               ; alt_synch_pipe_tnl                                       ; work              ;
;                         |dffpipe_ed9:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10                         ; dffpipe_ed9                                              ; work              ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                               ; alt_synch_pipe_unl                                       ; work              ;
;                         |dffpipe_fd9:dffpipe14|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14                         ; dffpipe_fd9                                              ; work              ;
;                      |altsyncram_s5d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 608               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                                 ; altsyncram_s5d1                                          ; work              ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:rdempty_eq_comp                                                 ; cmpr_uu5                                                 ; work              ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                  ; cmpr_uu5                                                 ; work              ;
;                      |dffpipe_dd9:ws_brp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp                                                       ; dffpipe_dd9                                              ; work              ;
;                      |dffpipe_dd9:ws_bwp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp                                                       ; dffpipe_dd9                                              ; work              ;
;    |fifo_decimation_2:inst20|                                                                                                           ; 51 (0)              ; 69 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20                                                                                                                                                                                                                                                                                                                   ; fifo_decimation_2                                        ; fifo_decimation_2 ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; altera_reset_controller                                  ; fifo_decimation_2 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                ; fifo_decimation_2 ;
;       |fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|                                                                           ; 51 (0)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2                                                                                                                                                                                                                                                             ; fifo_decimation_2_fifo_decimation_2                      ; fifo_decimation_2 ;
;          |fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|                                            ; 51 (1)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                           ; fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls ; fifo_decimation_2 ;
;             |fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|                                                            ; 50 (4)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo                                                                                                            ; fifo_decimation_2_fifo_decimation_2_dual_clock_fifo      ; fifo_decimation_2 ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 46 (0)              ; 66 (0)                    ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                     ; dcfifo                                                   ; work              ;
;                   |dcfifo_n7u1:auto_generated|                                                                                          ; 46 (11)             ; 66 (18)                   ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated                                                          ; dcfifo_n7u1                                              ; work              ;
;                      |a_gray2bin_d9b:wrptr_g_gray2bin|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:wrptr_g_gray2bin                          ; a_gray2bin_d9b                                           ; work              ;
;                      |a_gray2bin_d9b:ws_dgrp_gray2bin|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:ws_dgrp_gray2bin                          ; a_gray2bin_d9b                                           ; work              ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p                              ; a_graycounter_8cc                                        ; work              ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p                              ; a_graycounter_cu6                                        ; work              ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                               ; alt_synch_pipe_tnl                                       ; work              ;
;                         |dffpipe_ed9:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10         ; dffpipe_ed9                                              ; work              ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp                               ; alt_synch_pipe_unl                                       ; work              ;
;                         |dffpipe_fd9:dffpipe14|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14         ; dffpipe_fd9                                              ; work              ;
;                      |altsyncram_s5d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 544               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram                                 ; altsyncram_s5d1                                          ; work              ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:rdempty_eq_comp                                 ; cmpr_uu5                                                 ; work              ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:wrfull_eq_comp                                  ; cmpr_uu5                                                 ; work              ;
;                      |dffpipe_dd9:ws_brp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp                                       ; dffpipe_dd9                                              ; work              ;
;                      |dffpipe_dd9:ws_bwp|                                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp                                       ; dffpipe_dd9                                              ; work              ;
;    |fifo_decimation_3:inst23|                                                                                                           ; 40 (0)              ; 58 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23                                                                                                                                                                                                                                                                                                                   ; fifo_decimation_3                                        ; fifo_decimation_3 ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; altera_reset_controller                                  ; fifo_decimation_3 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                ; fifo_decimation_3 ;
;       |fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|                                                                           ; 40 (0)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3                                                                                                                                                                                                                                                             ; fifo_decimation_3_fifo_decimation_3                      ; fifo_decimation_3 ;
;          |fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|                                            ; 40 (1)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                           ; fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls ; fifo_decimation_3 ;
;             |fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|                                                            ; 39 (3)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo                                                                                                            ; fifo_decimation_3_fifo_decimation_3_dual_clock_fifo      ; fifo_decimation_3 ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 36 (0)              ; 55 (0)                    ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                     ; dcfifo                                                   ; work              ;
;                   |dcfifo_o7u1:auto_generated|                                                                                          ; 36 (11)             ; 55 (15)                   ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated                                                          ; dcfifo_o7u1                                              ; work              ;
;                      |a_gray2bin_c9b:wrptr_g_gray2bin|                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_gray2bin_c9b:wrptr_g_gray2bin                          ; a_gray2bin_c9b                                           ; work              ;
;                      |a_gray2bin_c9b:ws_dgrp_gray2bin|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_gray2bin_c9b:ws_dgrp_gray2bin                          ; a_gray2bin_c9b                                           ; work              ;
;                      |a_graycounter_7cc:wrptr_g1p|                                                                                      ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p                              ; a_graycounter_7cc                                        ; work              ;
;                      |a_graycounter_bu6:rdptr_g1p|                                                                                      ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p                              ; a_graycounter_bu6                                        ; work              ;
;                      |alt_synch_pipe_1ol:ws_dgrp|                                                                                       ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                               ; alt_synch_pipe_1ol                                       ; work              ;
;                         |dffpipe_jd9:dffpipe14|                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14         ; dffpipe_jd9                                              ; work              ;
;                      |alt_synch_pipe_snl:rs_dgwp|                                                                                       ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp                               ; alt_synch_pipe_snl                                       ; work              ;
;                         |dffpipe_id9:dffpipe10|                                                                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10         ; dffpipe_id9                                              ; work              ;
;                      |altsyncram_q5d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram                                 ; altsyncram_q5d1                                          ; work              ;
;                      |cmpr_tu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|cmpr_tu5:rdempty_eq_comp                                 ; cmpr_tu5                                                 ; work              ;
;                      |dffpipe_cd9:ws_brp|                                                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp                                       ; dffpipe_cd9                                              ; work              ;
;                      |dffpipe_cd9:ws_bwp|                                                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp                                       ; dffpipe_cd9                                              ; work              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                  ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                              ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                              ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                             ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                               ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                           ; altera_sld        ;
;    |sld_signaltap:Integral|                                                                                                             ; 370 (2)             ; 1659 (218)                ; 223232            ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                                            ; work              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 368 (0)             ; 1441 (0)                  ; 223232            ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                                       ; work              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 368 (67)            ; 1441 (518)                ; 223232            ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                        ; sld_signaltap_implb                                      ; work              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                         ; altdpram                                                 ; work              ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                     ; lpm_decode                                               ; work              ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                           ; decode_vnf                                               ; work              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 223232            ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                        ; altsyncram                                               ; work              ;
;                |altsyncram_hl84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 223232            ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hl84:auto_generated                                                                                                                                                         ; altsyncram_hl84                                          ; work              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                         ; lpm_shiftreg                                             ; work              ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                           ; lpm_shiftreg                                             ; work              ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                ; serial_crc_16                                            ; work              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                             ; sld_buffer_manager                                       ; work              ;
;             |sld_ela_control:ela_control|                                                                                               ; 134 (1)             ; 561 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                            ; sld_ela_control                                          ; work              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                    ; lpm_shiftreg                                             ; work              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 109 (0)             ; 545 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                     ; sld_ela_basic_multi_level_trigger                        ; work              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 327 (327)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                          ; lpm_shiftreg                                             ; work              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 109 (0)             ; 218 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                      ; sld_mbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1              ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1               ; sld_sbpmg                                                ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                ; sld_sbpmg                                                ; work              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 24 (24)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                              ; sld_ela_trigger_flow_mgr                                 ; work              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                      ; lpm_shiftreg                                             ; work              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (12)             ; 179 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                       ; sld_offload_buffer_mgr                                   ; work              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                             ; lpm_counter                                              ; work              ;
;                   |cntr_mbi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mbi:auto_generated                                                                     ; cntr_mbi                                                 ; work              ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                      ; lpm_counter                                              ; work              ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                              ; cntr_22j                                                 ; work              ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                            ; lpm_counter                                              ; work              ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                                    ; cntr_19i                                                 ; work              ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                               ; lpm_counter                                              ; work              ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                       ; cntr_kri                                                 ; work              ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                      ; lpm_shiftreg                                             ; work              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 109 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                       ; lpm_shiftreg                                             ; work              ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                    ; lpm_shiftreg                                             ; work              ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project_BDF|sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                  ; sld_rom_sr                                               ; work              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_150_NCO_150_sin.hex   ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_Data_NCO_Data_sin.hex ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; ROM              ; 65536        ; 14           ; --           ; --           ; 917504 ; NCO_FM_NCO_FM_sin.hex     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_sin.hex     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; ROM              ; 32768        ; 14           ; --           ; --           ; 458752 ; NCO_IQ_nco_iq_cos.hex     ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                      ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hl84:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 109          ; 2048         ; 109          ; 223232 ; None                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 14          ;
; Independent 18x18 plus 36                ; 23          ;
; Sum of two 18x18                         ; 20          ;
; Independent 27x27                        ; 2           ;
; Total number of DSP blocks               ; 59          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 14          ;
; Fixed Point Mixed Sign Multiplier        ; 65          ;
; Fixed Point Dedicated Output Adder Chain ; 8           ;
+------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File        ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                        ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |Project_BDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                        ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_FM:inst                                                                                                                                                                                                                                                         ; NCO_FM.qsys            ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm                                                                                                                                                                                                                                    ; NCO_FM.qsys            ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000                                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001                                                                                                                                                                                                                    ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002                                                                                                                                                                                                                      ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003                                                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_gal:ux009                                                                                                                                                                                                                      ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                            ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122                                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                           ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr                                                                                                                                                                                                             ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_FM:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; NCO_FM.qsys            ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_150:inst1                                                                                                                                                                                                                                                       ; NCO_150.qsys           ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150                                                                                                                                                                                                                               ; NCO_150.qsys           ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001                                                                                                                                                                                                               ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002                                                                                                                                                                                                                 ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_gal:ux009                                                                                                                                                                                                                 ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                       ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_mob_rw:ux122                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                      ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr                                                                                                                                                                                                        ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_150:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; NCO_150.qsys           ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_IQ:inst2                                                                                                                                                                                                                                                        ; NCO_IQ.qsys            ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq                                                                                                                                                                                                                                   ; NCO_IQ.qsys            ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000                                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001                                                                                                                                                                                                                   ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002                                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_gal:ux009                                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                           ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                           ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux122                                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux123                                                                                                                                                                                                              ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr                                                                                                                                                                                                            ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_IQ:inst2|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; NCO_IQ.qsys            ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation:inst11                                                                                                                                                                                                                                              ; fifo_decimation.qsys   ;
; Altera ; altera_avalon_fifo      ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation                                                                                                                                                                                              ; fifo_decimation.qsys   ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation:inst11|altera_reset_controller:rst_controller                                                                                                                                                                                                       ; fifo_decimation.qsys   ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_Data:inst12                                                                                                                                                                                                                                                     ; NCO_Data.qsys          ;
; Altera ; altera_nco_ii           ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data                                                                                                                                                                                                                          ; NCO_Data.qsys          ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001                                                                                                                                                                                                          ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002                                                                                                                                                                                                            ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_gal:ux009                                                                                                                                                                                                            ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                  ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_mob_rw:ux122                                                                                                                                                                                                     ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                 ;                        ;
; Altera ; NCO Compiler            ; N/A     ; N/A          ; Licensed     ; |Project_BDF|NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr                                                                                                                                                                                                   ;                        ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|NCO_Data:inst12|altera_reset_controller:rst_controller                                                                                                                                                                                                              ; NCO_Data.qsys          ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|PLL:inst15                                                                                                                                                                                                                                                          ; PLL.qsys               ;
; Altera ; altera_pll              ; 17.0    ; N/A          ; N/A          ; |Project_BDF|PLL:inst15|PLL_pll_0:pll_0                                                                                                                                                                                                                                          ; PLL.qsys               ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_2:inst20                                                                                                                                                                                                                                            ; fifo_decimation_2.qsys ;
; Altera ; altera_avalon_fifo      ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2                                                                                                                                                                                      ; fifo_decimation_2.qsys ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_2:inst20|altera_reset_controller:rst_controller                                                                                                                                                                                                     ; fifo_decimation_2.qsys ;
; N/A    ; Qsys                    ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_3:inst23                                                                                                                                                                                                                                            ; fifo_decimation_3.qsys ;
; Altera ; altera_avalon_fifo      ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3                                                                                                                                                                                      ; fifo_decimation_3.qsys ;
; Altera ; altera_reset_controller ; 17.0    ; N/A          ; N/A          ; |Project_BDF|fifo_decimation_3:inst23|altera_reset_controller:rst_controller                                                                                                                                                                                                     ; fifo_decimation_3.qsys ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe16a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14|dffe15a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[4]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[5]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[2]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[3]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[0]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1]                 ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 82                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CIC1:inst32|output_register[4..17]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|phi_int_arr_reg[1,4,5,8,9,12..14]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|phi_int_arr_reg[1..12]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|phi_int_arr_reg[1,4,6..12]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; FM_Data_Adapter:inst4|nco_FM_data_in[11,13,16,17,20,21,24,25,28..30]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                                        ; Lost fanout                                                                                                                                                ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                               ; Lost fanout                                                                                                                                                ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                                    ; Lost fanout                                                                                                                                                ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated|counter_reg_bit[0..2]                                                                                                                                                                         ; Lost fanout                                                                                                                                                ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp|dffe13a[4] ; Lost fanout                                                                                                                                                ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp|dffe13a[4] ; Lost fanout                                                                                                                                                ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp|dffe13a[5] ; Lost fanout                                                                                                                                                ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp|dffe13a[5] ; Lost fanout                                                                                                                                                ;
; Phase_Frequency_Converter:inst13|stage_1[17..31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp|dffe13a[5]                 ; Lost fanout                                                                                                                                                ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp|dffe13a[5]                 ; Lost fanout                                                                                                                                                ;
; FM_Data_Adapter:inst4|nco_FM_data_in[12]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[14]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[14]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[15]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[15]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[18]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[18]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[19]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[19]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[22]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[22]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[23]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[23]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[26]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[26]                                                                                                                                                                                                                                                                        ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[27]                                                                                                       ;
; FM_Data_Adapter:inst4|nco_FM_data_in[27]                                                                                                                                                                                                                                                                        ; Merged with cordic_v3:inst18|state                                                                                                                         ;
; LPF_FIR_2:inst6|sumpipe1_1[33,34]                                                                                                                                                                                                                                                                               ; Merged with LPF_FIR_2:inst6|sumpipe1_1[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe1_2[33,34]                                                                                                                                                                                                                                                                               ; Merged with LPF_FIR_2:inst6|sumpipe1_2[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe1_3[33,34]                                                                                                                                                                                                                                                                               ; Merged with LPF_FIR_2:inst6|sumpipe1_3[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe1_4[33,34]                                                                                                                                                                                                                                                                               ; Merged with LPF_FIR_2:inst6|sumpipe1_4[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe1_5[33,34]                                                                                                                                                                                                                                                                               ; Merged with LPF_FIR_2:inst6|sumpipe1_5[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe1_6[28..31]                                                                                                                                                                                                                                                                              ; Merged with LPF_FIR_2:inst6|sumpipe1_6[32]                                                                                                                 ;
; CIC1:inst32|ce_out_reg                                                                                                                                                                                                                                                                                          ; Merged with CIC1:inst32|ring_count[6]                                                                                                                      ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|address_reg_a[1]                                                                                                                                                                      ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|address_reg_a[1]     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|address_reg_a[0]                                                                                                                                                                      ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|address_reg_a[0]     ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|out_address_reg_a[1]                                                                                                                                                                  ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|out_address_reg_a[1] ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|out_address_reg_a[0]                                                                                                                                                                  ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated|out_address_reg_a[0] ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|phi_int_arr_reg[2,3,6,7,10,11]                                                                                                                                                                                                                           ; Merged with NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                      ;
; cordic_v3:inst18|x[36..43]                                                                                                                                                                                                                                                                                      ; Merged with cordic_v3:inst18|x[44]                                                                                                                         ;
; cordic_v3:inst18|y[36..43]                                                                                                                                                                                                                                                                                      ; Merged with cordic_v3:inst18|y[44]                                                                                                                         ;
; data_adder:inst16|out_data[9]                                                                                                                                                                                                                                                                                   ; Merged with data_adder:inst16|out_data[10]                                                                                                                 ;
; FM_Data_Adapter:inst4|nco_FM_data_in[9]                                                                                                                                                                                                                                                                         ; Merged with FM_Data_Adapter:inst4|nco_FM_data_in[10]                                                                                                       ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated|pipeline_dffe[18]                                                                                                                                                                                                 ; Merged with NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated|pipeline_dffe[19]                                ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|phi_int_arr_reg[19]                                                                                                                                                                                                                                       ; Merged with NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                      ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|phi_int_arr_reg[5]                                                                                                                                                                                                                                   ; Merged with NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                  ;
; LPF_FIR_2:inst6|sumpipe2_1[34]                                                                                                                                                                                                                                                                                  ; Merged with LPF_FIR_2:inst6|sumpipe2_1[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe2_2[34]                                                                                                                                                                                                                                                                                  ; Merged with LPF_FIR_2:inst6|sumpipe2_2[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe2_3[34]                                                                                                                                                                                                                                                                                  ; Merged with LPF_FIR_2:inst6|sumpipe2_3[35]                                                                                                                 ;
; LPF_FIR_2:inst6|sumpipe3_2[34]                                                                                                                                                                                                                                                                                  ; Merged with LPF_FIR_2:inst6|sumpipe3_2[35]                                                                                                                 ;
; cordic_v3:inst18|ram_2i~0                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~1                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~2                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~3                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~4                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~5                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~6                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~7                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~8                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~9                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~10                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~11                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~12                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~13                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~14                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~15                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~16                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~17                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~18                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~19                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~20                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~21                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~22                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~23                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~24                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~25                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~26                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~27                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~28                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~29                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~30                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~31                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~32                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~33                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~34                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~35                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~36                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~37                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~38                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~39                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~40                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~41                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~42                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~43                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~44                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~45                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~46                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~47                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~48                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~49                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~50                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~51                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~52                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~53                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~54                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~55                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~56                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~57                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~58                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~59                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~60                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~61                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~62                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~63                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~64                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~65                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~66                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~67                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~68                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~69                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~70                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~71                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~72                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~73                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~74                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~75                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~76                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~77                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~78                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; cordic_v3:inst18|ram_2i~79                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                       ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001|dxxrv[1]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001|dxxrv[1]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001|dxxrv[1]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                ;
; NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001|dxxrv[2]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                ;
; cordic_v3:inst18|angle[17..31]                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                ;
; Total Number of Removed Registers = 249                                                                                                                                                                                                                                                                         ;                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4771  ;
; Number of registers using Synchronous Clear  ; 615   ;
; Number of registers using Synchronous Load   ; 322   ;
; Number of registers using Asynchronous Clear ; 3259  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1767  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LPF_FIR_2_CLK:inst27|count[0]                                                                                                                                                                                                                                                                                                   ; 2       ;
; cic_clk:inst24|count[0]                                                                                                                                                                                                                                                                                                         ; 2       ;
; TESTCIC2:inst33|ring_count[0]                                                                                                                                                                                                                                                                                                   ; 37      ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 1       ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0        ; 8       ;
; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0        ; 7       ;
; Clock_Divider:inst14|count[0]                                                                                                                                                                                                                                                                                                   ; 2       ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; CIC1:inst32|ring_count[0]                                                                                                                                                                                                                                                                                                       ; 69      ;
; fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 1       ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0        ; 7       ;
; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0        ; 8       ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 1       ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                        ; 7       ;
; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                        ; 8       ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 106     ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 139     ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 72      ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 74      ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; Clock_Divider_10:inst10|count[0]                                                                                                                                                                                                                                                                                                ; 2       ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                          ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                          ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                           ; 1       ;
; sld_signaltap:Integral|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                           ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 74 bits   ; 148 LEs       ; 0 LEs                ; 148 LEs                ; Yes        ; |Project_BDF|cordic_v3:inst18|xt[18]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Project_BDF|cordic_v3:inst18|yt[6]                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Project_BDF|cordic_v3:inst18|angle[13]                                          ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |Project_BDF|NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux123|data_out[13] ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |Project_BDF|Phase_Frequency_Converter:inst13|holder[6]                          ;
; 9:1                ; 14 bits   ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; Yes        ; |Project_BDF|NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122|data_out[6]   ;
; 8:1                ; 11 bits   ; 55 LEs        ; 22 LEs               ; 33 LEs                 ; Yes        ; |Project_BDF|Phase_Frequency_Converter:inst13|o_omega[2]                         ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Project_BDF|Phase_Frequency_Converter:inst13|o_omega[14]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project_BDF|cordic_v3:inst18|angle[0]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                                ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                           ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                                ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                           ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for sld_signaltap:Integral ;
+-----------------+-------+------+--------------+
; Assignment      ; Value ; From ; To           ;
+-----------------+-------+------+--------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -            ;
+-----------------+-------+------+--------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|NCO_FM_NCO_FM:nco_fm ;
+----------------+-----------------------+--------------------------------------+
; Parameter Name ; Value                 ; Type                                 ;
+----------------+-----------------------+--------------------------------------+
; mpr            ; 14                    ; Signed Integer                       ;
; apr            ; 20                    ; Signed Integer                       ;
; apri           ; 16                    ; Signed Integer                       ;
; aprf           ; 11                    ; Signed Integer                       ;
; aprp           ; 16                    ; Signed Integer                       ;
; aprid          ; 21                    ; Signed Integer                       ;
; dpri           ; 4                     ; Signed Integer                       ;
; rdw            ; 14                    ; Signed Integer                       ;
; raw            ; 16                    ; Signed Integer                       ;
; rnw            ; 65536                 ; Signed Integer                       ;
; rsf            ; NCO_FM_NCO_FM_sin.hex ; String                               ;
; nc             ; 1                     ; Signed Integer                       ;
; log2nc         ; 0                     ; Signed Integer                       ;
; outselinit     ; -1                    ; Signed Integer                       ;
; paci0          ; 0                     ; Signed Integer                       ;
; paci1          ; 0                     ; Signed Integer                       ;
; paci2          ; 0                     ; Signed Integer                       ;
; paci3          ; 0                     ; Signed Integer                       ;
; paci4          ; 0                     ; Signed Integer                       ;
; paci5          ; 0                     ; Signed Integer                       ;
; paci6          ; 0                     ; Signed Integer                       ;
; paci7          ; 0                     ; Signed Integer                       ;
; hyper_pipeline ; 0                     ; Signed Integer                       ;
+----------------+-----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|NCO_150_NCO_150:nco_150 ;
+----------------+-------------------------+-----------------------------------------+
; Parameter Name ; Value                   ; Type                                    ;
+----------------+-------------------------+-----------------------------------------+
; mpr            ; 10                      ; Signed Integer                          ;
; apr            ; 13                      ; Signed Integer                          ;
; apri           ; 10                      ; Signed Integer                          ;
; aprf           ; 32                      ; Signed Integer                          ;
; aprp           ; 16                      ; Signed Integer                          ;
; aprid          ; 15                      ; Signed Integer                          ;
; dpri           ; 4                       ; Signed Integer                          ;
; rdw            ; 10                      ; Signed Integer                          ;
; raw            ; 10                      ; Signed Integer                          ;
; rnw            ; 1024                    ; Signed Integer                          ;
; rsf            ; NCO_150_NCO_150_sin.hex ; String                                  ;
; nc             ; 1                       ; Signed Integer                          ;
; log2nc         ; 0                       ; Signed Integer                          ;
; outselinit     ; -1                      ; Signed Integer                          ;
; paci0          ; 0                       ; Signed Integer                          ;
; paci1          ; 0                       ; Signed Integer                          ;
; paci2          ; 0                       ; Signed Integer                          ;
; paci3          ; 0                       ; Signed Integer                          ;
; paci4          ; 0                       ; Signed Integer                          ;
; paci5          ; 0                       ; Signed Integer                          ;
; paci6          ; 0                       ; Signed Integer                          ;
; paci7          ; 0                       ; Signed Integer                          ;
; hyper_pipeline ; 0                       ; Signed Integer                          ;
+----------------+-------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|NCO_Data_NCO_Data:nco_data ;
+----------------+---------------------------+--------------------------------------------+
; Parameter Name ; Value                     ; Type                                       ;
+----------------+---------------------------+--------------------------------------------+
; mpr            ; 10                        ; Signed Integer                             ;
; apr            ; 13                        ; Signed Integer                             ;
; apri           ; 10                        ; Signed Integer                             ;
; aprf           ; 32                        ; Signed Integer                             ;
; aprp           ; 16                        ; Signed Integer                             ;
; aprid          ; 15                        ; Signed Integer                             ;
; dpri           ; 4                         ; Signed Integer                             ;
; rdw            ; 10                        ; Signed Integer                             ;
; raw            ; 10                        ; Signed Integer                             ;
; rnw            ; 1024                      ; Signed Integer                             ;
; rsf            ; NCO_Data_NCO_Data_sin.hex ; String                                     ;
; nc             ; 1                         ; Signed Integer                             ;
; log2nc         ; 0                         ; Signed Integer                             ;
; outselinit     ; -1                        ; Signed Integer                             ;
; paci0          ; 0                         ; Signed Integer                             ;
; paci1          ; 0                         ; Signed Integer                             ;
; paci2          ; 0                         ; Signed Integer                             ;
; paci3          ; 0                         ; Signed Integer                             ;
; paci4          ; 0                         ; Signed Integer                             ;
; paci5          ; 0                         ; Signed Integer                             ;
; paci6          ; 0                         ; Signed Integer                             ;
; paci7          ; 0                         ; Signed Integer                             ;
; hyper_pipeline ; 0                         ; Signed Integer                             ;
+----------------+---------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_n7u1 ; Untyped                                                                                                                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                  ;
; operation_mode                       ; direct                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 2.941176 MHz           ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq ;
+----------------+-----------------------+---------------------------------------+
; Parameter Name ; Value                 ; Type                                  ;
+----------------+-----------------------+---------------------------------------+
; mpr            ; 14                    ; Signed Integer                        ;
; apr            ; 15                    ; Signed Integer                        ;
; apri           ; 15                    ; Signed Integer                        ;
; aprf           ; 32                    ; Signed Integer                        ;
; aprp           ; 16                    ; Signed Integer                        ;
; aprid          ; 20                    ; Signed Integer                        ;
; dpri           ; 4                     ; Signed Integer                        ;
; rdw            ; 14                    ; Signed Integer                        ;
; raw            ; 15                    ; Signed Integer                        ;
; rnw            ; 32768                 ; Signed Integer                        ;
; rsf            ; NCO_IQ_nco_iq_sin.hex ; String                                ;
; rcf            ; NCO_IQ_nco_iq_cos.hex ; String                                ;
; nc             ; 1                     ; Signed Integer                        ;
; log2nc         ; 0                     ; Signed Integer                        ;
; outselinit     ; -1                    ; Signed Integer                        ;
; paci0          ; 0                     ; Signed Integer                        ;
; paci1          ; 0                     ; Signed Integer                        ;
; paci2          ; 0                     ; Signed Integer                        ;
; paci3          ; 0                     ; Signed Integer                        ;
; paci4          ; 0                     ; Signed Integer                        ;
; paci5          ; 0                     ; Signed Integer                        ;
; paci6          ; 0                     ; Signed Integer                        ;
; paci7          ; 0                     ; Signed Integer                        ;
; hyper_pipeline ; 0                     ; Signed Integer                        ;
+----------------+-----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_n7u1 ; Untyped                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_o7u1 ; Untyped                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integral:inst26 ;
+------------------+-------+-----------------------------------+
; Parameter Name   ; Value ; Type                              ;
+------------------+-------+-----------------------------------+
; data_vector_size ; 20    ; Signed Integer                    ;
+------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Integral                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334542                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 109                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 109                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 352                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 109                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                                                                      ;
; Entity Instance            ; fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                 ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                     ;
; Entity Instance            ; fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                     ;
; Entity Instance            ; fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_3:inst23|altera_reset_controller:rst_controller"                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation_2:inst20|altera_reset_controller:rst_controller"                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|altera_reset_controller:rst_controller"                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219"                                                                   ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (21 bits) is wider than the port expression (20 bits) it drives; bit(s) "pcc_d[20..20]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002"                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:inst15|PLL_pll_0:pll_0"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_decimation:inst11|altera_reset_controller:rst_controller"                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_Data:inst12|altera_reset_controller:rst_controller"                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_aprid_dxx:ux0219"                                                          ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "pcc_d[15..15]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002"                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|altera_reset_controller:rst_controller"                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219"                                                               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "pcc_d[15..15]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002"                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|altera_reset_controller:rst_controller"                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219"                                                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (22 bits) is wider than the port expression (21 bits) it drives; bit(s) "pcc_d[21..21]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002"                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 14             ; Integral      ; 109                 ; 109              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3021                        ;
;     CLR               ; 1390                        ;
;     CLR SCLR          ; 188                         ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 968                         ;
;     ENA CLR SCLR      ; 38                          ;
;     ENA CLR SLD       ; 74                          ;
;     SCLR              ; 268                         ;
;     SLD               ; 4                           ;
;     plain             ; 51                          ;
; arriav_lcell_comb     ; 1569                        ;
;     arith             ; 789                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 235                         ;
;         2 data inputs ; 406                         ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 109                         ;
;         5 data inputs ; 12                          ;
;     normal            ; 391                         ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 37                          ;
;         5 data inputs ; 54                          ;
;         6 data inputs ; 142                         ;
;     shared            ; 389                         ;
;         0 data inputs ; 4                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 288                         ;
; arriav_mac            ; 59                          ;
; boundary_port         ; 113                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 298                         ;
;                       ;                             ;
; Max LUT depth         ; 6.60                        ;
; Average LUT depth     ; 2.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "Integral"                                                                                                  ;
+--------------------------------+---------------+-----------+------------------------+-------------------+-------------------------------------+---------+
; Name                           ; Type          ; Status    ; Partition Name         ; Netlist Type Used ; Actual Connection                   ; Details ;
+--------------------------------+---------------+-----------+------------------------+-------------------+-------------------------------------+---------+
; FIR2_CLK                       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2_CLK:inst27|tmp            ; N/A     ;
; Integral:inst26|count[0]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[0]            ; N/A     ;
; Integral:inst26|count[0]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[0]            ; N/A     ;
; Integral:inst26|count[1]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[1]            ; N/A     ;
; Integral:inst26|count[1]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[1]            ; N/A     ;
; Integral:inst26|count[2]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[2]            ; N/A     ;
; Integral:inst26|count[2]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|count[2]            ; N/A     ;
; Integral:inst26|flag_150       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|flag_150            ; N/A     ;
; Integral:inst26|flag_150       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|flag_150            ; N/A     ;
; Integral:inst26|sum[0]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[0]              ; N/A     ;
; Integral:inst26|sum[0]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[0]              ; N/A     ;
; Integral:inst26|sum[10]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[10]             ; N/A     ;
; Integral:inst26|sum[10]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[10]             ; N/A     ;
; Integral:inst26|sum[11]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[11]             ; N/A     ;
; Integral:inst26|sum[11]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[11]             ; N/A     ;
; Integral:inst26|sum[12]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[12]             ; N/A     ;
; Integral:inst26|sum[12]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[12]             ; N/A     ;
; Integral:inst26|sum[13]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[13]             ; N/A     ;
; Integral:inst26|sum[13]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[13]             ; N/A     ;
; Integral:inst26|sum[14]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[14]             ; N/A     ;
; Integral:inst26|sum[14]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[14]             ; N/A     ;
; Integral:inst26|sum[15]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[15]             ; N/A     ;
; Integral:inst26|sum[15]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[15]             ; N/A     ;
; Integral:inst26|sum[16]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[16]             ; N/A     ;
; Integral:inst26|sum[16]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[16]             ; N/A     ;
; Integral:inst26|sum[17]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[17]             ; N/A     ;
; Integral:inst26|sum[17]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[17]             ; N/A     ;
; Integral:inst26|sum[18]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[18]             ; N/A     ;
; Integral:inst26|sum[18]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[18]             ; N/A     ;
; Integral:inst26|sum[19]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[19]             ; N/A     ;
; Integral:inst26|sum[19]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[19]             ; N/A     ;
; Integral:inst26|sum[1]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[1]              ; N/A     ;
; Integral:inst26|sum[1]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[1]              ; N/A     ;
; Integral:inst26|sum[20]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[20]             ; N/A     ;
; Integral:inst26|sum[20]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[20]             ; N/A     ;
; Integral:inst26|sum[21]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[21]             ; N/A     ;
; Integral:inst26|sum[21]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[21]             ; N/A     ;
; Integral:inst26|sum[22]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[22]             ; N/A     ;
; Integral:inst26|sum[22]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[22]             ; N/A     ;
; Integral:inst26|sum[23]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[23]             ; N/A     ;
; Integral:inst26|sum[23]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[23]             ; N/A     ;
; Integral:inst26|sum[24]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[24]             ; N/A     ;
; Integral:inst26|sum[24]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[24]             ; N/A     ;
; Integral:inst26|sum[25]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[25]             ; N/A     ;
; Integral:inst26|sum[25]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[25]             ; N/A     ;
; Integral:inst26|sum[26]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[26]             ; N/A     ;
; Integral:inst26|sum[26]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[26]             ; N/A     ;
; Integral:inst26|sum[27]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[27]             ; N/A     ;
; Integral:inst26|sum[27]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[27]             ; N/A     ;
; Integral:inst26|sum[28]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[28]             ; N/A     ;
; Integral:inst26|sum[28]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[28]             ; N/A     ;
; Integral:inst26|sum[29]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[29]             ; N/A     ;
; Integral:inst26|sum[29]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[29]             ; N/A     ;
; Integral:inst26|sum[2]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[2]              ; N/A     ;
; Integral:inst26|sum[2]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[2]              ; N/A     ;
; Integral:inst26|sum[30]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[30]             ; N/A     ;
; Integral:inst26|sum[30]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[30]             ; N/A     ;
; Integral:inst26|sum[31]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[31]             ; N/A     ;
; Integral:inst26|sum[31]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[31]             ; N/A     ;
; Integral:inst26|sum[3]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[3]              ; N/A     ;
; Integral:inst26|sum[3]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[3]              ; N/A     ;
; Integral:inst26|sum[4]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[4]              ; N/A     ;
; Integral:inst26|sum[4]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[4]              ; N/A     ;
; Integral:inst26|sum[5]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[5]              ; N/A     ;
; Integral:inst26|sum[5]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[5]              ; N/A     ;
; Integral:inst26|sum[6]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[6]              ; N/A     ;
; Integral:inst26|sum[6]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[6]              ; N/A     ;
; Integral:inst26|sum[7]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[7]              ; N/A     ;
; Integral:inst26|sum[7]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[7]              ; N/A     ;
; Integral:inst26|sum[8]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[8]              ; N/A     ;
; Integral:inst26|sum[8]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[8]              ; N/A     ;
; Integral:inst26|sum[9]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[9]              ; N/A     ;
; Integral:inst26|sum[9]         ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; Integral:inst26|sum[9]              ; N/A     ;
; LPF_FIR_2:inst6|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[0]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[0]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[10] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[10] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[11] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[11] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[12] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[12] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[13] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[13] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[14] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[14] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[15] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[15] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[16] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[16] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[17] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[17] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[18] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[18] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[19] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[19] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[1]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[1]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[20] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[20] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[21] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[21] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[22] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[22] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[23] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[23] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[24] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[24] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[25] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[25] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[26] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[26] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[27] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[27] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[28] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[28] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[29] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[29] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[2]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[2]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[30] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[30] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[31] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[31] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[32] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[32] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[33] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[33] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[34] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[34] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[35] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[35] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[35] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[35] ; N/A     ;
; LPF_FIR_2:inst6|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[3]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[3]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[4]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[4]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[5]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[5]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[6]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[6]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[7]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[7]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[8]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[8]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[9]  ; N/A     ;
; LPF_FIR_2:inst6|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; LPF_FIR_2:inst6|output_register[9]  ; N/A     ;
; TESTCIC2:inst33|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[0]  ; N/A     ;
; TESTCIC2:inst33|filter_out[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[0]  ; N/A     ;
; TESTCIC2:inst33|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[10] ; N/A     ;
; TESTCIC2:inst33|filter_out[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[10] ; N/A     ;
; TESTCIC2:inst33|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[11] ; N/A     ;
; TESTCIC2:inst33|filter_out[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[11] ; N/A     ;
; TESTCIC2:inst33|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[12] ; N/A     ;
; TESTCIC2:inst33|filter_out[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[12] ; N/A     ;
; TESTCIC2:inst33|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[13] ; N/A     ;
; TESTCIC2:inst33|filter_out[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[13] ; N/A     ;
; TESTCIC2:inst33|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[14] ; N/A     ;
; TESTCIC2:inst33|filter_out[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[14] ; N/A     ;
; TESTCIC2:inst33|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[15] ; N/A     ;
; TESTCIC2:inst33|filter_out[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[15] ; N/A     ;
; TESTCIC2:inst33|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[16] ; N/A     ;
; TESTCIC2:inst33|filter_out[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[16] ; N/A     ;
; TESTCIC2:inst33|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[17] ; N/A     ;
; TESTCIC2:inst33|filter_out[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[17] ; N/A     ;
; TESTCIC2:inst33|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[18] ; N/A     ;
; TESTCIC2:inst33|filter_out[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[18] ; N/A     ;
; TESTCIC2:inst33|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[19] ; N/A     ;
; TESTCIC2:inst33|filter_out[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[19] ; N/A     ;
; TESTCIC2:inst33|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[1]  ; N/A     ;
; TESTCIC2:inst33|filter_out[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[1]  ; N/A     ;
; TESTCIC2:inst33|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[20] ; N/A     ;
; TESTCIC2:inst33|filter_out[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[20] ; N/A     ;
; TESTCIC2:inst33|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[21] ; N/A     ;
; TESTCIC2:inst33|filter_out[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[21] ; N/A     ;
; TESTCIC2:inst33|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[22] ; N/A     ;
; TESTCIC2:inst33|filter_out[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[22] ; N/A     ;
; TESTCIC2:inst33|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[23] ; N/A     ;
; TESTCIC2:inst33|filter_out[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[23] ; N/A     ;
; TESTCIC2:inst33|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[24] ; N/A     ;
; TESTCIC2:inst33|filter_out[24] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[24] ; N/A     ;
; TESTCIC2:inst33|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[25] ; N/A     ;
; TESTCIC2:inst33|filter_out[25] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[25] ; N/A     ;
; TESTCIC2:inst33|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[26] ; N/A     ;
; TESTCIC2:inst33|filter_out[26] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[26] ; N/A     ;
; TESTCIC2:inst33|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[27] ; N/A     ;
; TESTCIC2:inst33|filter_out[27] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[27] ; N/A     ;
; TESTCIC2:inst33|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[28] ; N/A     ;
; TESTCIC2:inst33|filter_out[28] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[28] ; N/A     ;
; TESTCIC2:inst33|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[29] ; N/A     ;
; TESTCIC2:inst33|filter_out[29] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[29] ; N/A     ;
; TESTCIC2:inst33|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[2]  ; N/A     ;
; TESTCIC2:inst33|filter_out[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[2]  ; N/A     ;
; TESTCIC2:inst33|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[30] ; N/A     ;
; TESTCIC2:inst33|filter_out[30] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[30] ; N/A     ;
; TESTCIC2:inst33|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[31] ; N/A     ;
; TESTCIC2:inst33|filter_out[31] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[31] ; N/A     ;
; TESTCIC2:inst33|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[32] ; N/A     ;
; TESTCIC2:inst33|filter_out[32] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[32] ; N/A     ;
; TESTCIC2:inst33|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[33] ; N/A     ;
; TESTCIC2:inst33|filter_out[33] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[33] ; N/A     ;
; TESTCIC2:inst33|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[34] ; N/A     ;
; TESTCIC2:inst33|filter_out[34] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[34] ; N/A     ;
; TESTCIC2:inst33|filter_out[35] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[35] ; N/A     ;
; TESTCIC2:inst33|filter_out[35] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[35] ; N/A     ;
; TESTCIC2:inst33|filter_out[36] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[36] ; N/A     ;
; TESTCIC2:inst33|filter_out[36] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[36] ; N/A     ;
; TESTCIC2:inst33|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[3]  ; N/A     ;
; TESTCIC2:inst33|filter_out[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[3]  ; N/A     ;
; TESTCIC2:inst33|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[4]  ; N/A     ;
; TESTCIC2:inst33|filter_out[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[4]  ; N/A     ;
; TESTCIC2:inst33|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[5]  ; N/A     ;
; TESTCIC2:inst33|filter_out[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[5]  ; N/A     ;
; TESTCIC2:inst33|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[6]  ; N/A     ;
; TESTCIC2:inst33|filter_out[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[6]  ; N/A     ;
; TESTCIC2:inst33|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[7]  ; N/A     ;
; TESTCIC2:inst33|filter_out[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[7]  ; N/A     ;
; TESTCIC2:inst33|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[8]  ; N/A     ;
; TESTCIC2:inst33|filter_out[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[8]  ; N/A     ;
; TESTCIC2:inst33|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[9]  ; N/A     ;
; TESTCIC2:inst33|filter_out[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; TESTCIC2:inst33|output_register[9]  ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|gnd                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~GND         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
; Integral|vcc                   ; post-fitting  ; connected ; sld_signaltap:Integral ; post-synthesis    ; sld_signaltap:Integral|~VCC         ; N/A     ;
+--------------------------------+---------------+-----------+------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Sep 14 15:15:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FM -c FM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lpf_fir_2_clk.vhd
    Info (12022): Found design unit 1: LPF_FIR_2_CLK-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 10
    Info (12023): Found entity 1: LPF_FIR_2_CLK File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_fir_2.vhd
    Info (12022): Found design unit 1: LPF_FIR_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd Line: 75
    Info (12023): Found entity 1: LPF_FIR_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file filters/testcic2.vhd
    Info (12022): Found design unit 1: TESTCIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd Line: 72
    Info (12023): Found entity 1: TESTCIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file filters/test_1_cic2.vhd
    Info (12022): Found design unit 1: TEST_1_CIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd Line: 73
    Info (12023): Found entity 1: TEST_1_CIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file integral.vhd
    Info (12022): Found design unit 1: Integral-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 19
    Info (12023): Found entity 1: Integral File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic1.vhd
    Info (12022): Found design unit 1: CIC1-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 74
    Info (12023): Found entity 1: CIC1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_v2.vhd
    Info (12022): Found design unit 1: LPF_V2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd Line: 72
    Info (12023): Found entity 1: LPF_V2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic_fifo2.vhd
    Info (12022): Found design unit 1: CIC_FIFO2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd Line: 55
    Info (12023): Found entity 1: CIC_FIFO2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic_fifo.vhd
    Info (12022): Found design unit 1: CIC_FIFO-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd Line: 74
    Info (12023): Found entity 1: CIC_FIFO File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file freq_check.vhd
    Info (12022): Found design unit 1: Freq_Check-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd Line: 16
    Info (12023): Found entity 1: Freq_Check File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reverse_bit.vhd
    Info (12022): Found design unit 1: reverse_bit-indexmaker File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd Line: 14
    Info (12023): Found entity 1: reverse_bit File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pow.vhd
    Info (12022): Found design unit 1: pow-pow_mul File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd Line: 16
    Info (12023): Found entity 1: pow File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd
    Info (12022): Found design unit 1: FFT-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd Line: 28
    Info (12023): Found entity 1: FFT File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_comp.sv
    Info (12023): Found entity 1: FFT_FFT_Comp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file fft_clk.vhd
    Info (12022): Found design unit 1: FFT_clk-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 10
    Info (12023): Found entity 1: FFT_clk File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fft_adapter.vhd
    Info (12022): Found design unit 1: FFT_Adapter-fft_time File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 21
    Info (12023): Found entity 1: FFT_Adapter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file filters/iq_filter.vhd
    Info (12022): Found design unit 1: IQ_Filter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd Line: 73
    Info (12023): Found entity 1: IQ_Filter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic2.vhd
    Info (12022): Found design unit 1: CIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd Line: 74
    Info (12023): Found entity 1: CIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file cic_clk.vhd
    Info (12022): Found design unit 1: cic_clk-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 10
    Info (12023): Found entity 1: cic_clk File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_3/synthesis/fifo_decimation_3.vhd
    Info (12022): Found design unit 1: fifo_decimation_3-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v
    Info (12023): Found entity 1: fifo_decimation_3_fifo_decimation_3_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_3_fifo_decimation_3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file filters/hciccomp2.vhd
    Info (12022): Found design unit 1: Hciccomp2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd Line: 73
    Info (12023): Found entity 1: Hciccomp2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/hciccomp_v1.vhd
    Info (12022): Found design unit 1: Hciccomp_v1-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd Line: 76
    Info (12023): Found entity 1: Hciccomp_v1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider_10.vhd
    Info (12022): Found design unit 1: Clock_Divider_10-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 10
    Info (12023): Found entity 1: Clock_Divider_10 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nco_test/synthesis/nco_test.vhd
    Info (12022): Found design unit 1: NCO_TEST-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd Line: 20
    Info (12023): Found entity 1: NCO_TEST File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_iq.v
    Info (12023): Found entity 1: NCO_TEST_nco_iq File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file data_adder.vhd
    Info (12022): Found design unit 1: data_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd Line: 16
    Info (12023): Found entity 1: data_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nco_150/synthesis/nco_150.vhd
    Info (12022): Found design unit 1: NCO_150-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 20
    Info (12023): Found entity 1: NCO_150 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/nco_150_nco_150.v
    Info (12023): Found entity 1: NCO_150_NCO_150 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file phase_frequency_v2.vhd
    Info (12022): Found design unit 1: Phase_Frequency_v2-Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd Line: 19
    Info (12023): Found entity 1: Phase_Frequency_v2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file filters/data_filter.vhd
    Info (12022): Found design unit 1: Data_Filter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd Line: 72
    Info (12023): Found entity 1: Data_Filter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_2/synthesis/fifo_decimation_2.vhd
    Info (12022): Found design unit 1: fifo_decimation_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v
    Info (12023): Found entity 1: fifo_decimation_2_fifo_decimation_2_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_2_fifo_decimation_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_Divider-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 10
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cordic_v3.vhd
    Info (12022): Found design unit 1: cordic_v3-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 18
    Info (12023): Found entity 1: cordic_v3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation/synthesis/fifo_decimation.vhd
    Info (12022): Found design unit 1: fifo_decimation-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v
    Info (12023): Found entity 1: fifo_decimation_fifo_decimation_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_fifo_decimation_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_fifo_decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 18
    Info (12023): Found entity 1: PLL File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v
    Info (12023): Found entity 1: PLL_pll_0 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file filters/lowpassfilter_fir.vhd
    Info (12022): Found design unit 1: LowPassFilter_FIR-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd Line: 75
    Info (12023): Found entity 1: LowPassFilter_FIR File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file nco_iq/synthesis/nco_iq.vhd
    Info (12022): Found design unit 1: NCO_IQ-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 20
    Info (12023): Found entity 1: NCO_IQ File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/nco_iq_nco_iq.v
    Info (12023): Found entity 1: NCO_IQ_nco_iq File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file nco_data/synthesis/nco_data.vhd
    Info (12022): Found design unit 1: NCO_Data-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 20
    Info (12023): Found entity 1: NCO_Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/nco_data_nco_data.v
    Info (12023): Found entity 1: NCO_Data_NCO_Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file nco_fm/synthesis/nco_fm.vhd
    Info (12022): Found design unit 1: NCO_FM-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 20
    Info (12023): Found entity 1: NCO_FM File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_fxx.v
    Info (12023): Found entity 1: asj_nco_fxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/nco_fm_nco_fm.v
    Info (12023): Found entity 1: NCO_FM_NCO_FM File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file project_bdf.bdf
    Info (12023): Found entity 1: Project_BDF
Info (12021): Found 2 design units, including 1 entities, in source file fm_data_ adapter.vhd
    Info (12022): Found design unit 1: FM_Data_Adapter-Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 21
    Info (12023): Found entity 1: FM_Data_Adapter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file output_files/mul_fm_iq.vhd
    Info (12022): Found design unit 1: Mul_FM_IQ-Mul File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd Line: 17
    Info (12023): Found entity 1: Mul_FM_IQ File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cordic.vhd
    Info (12022): Found design unit 1: cordic-calc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd Line: 16
    Info (12023): Found entity 1: cordic File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file one_mega.vhd
    Info (12022): Found design unit 1: one_mega-sec File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd Line: 10
    Info (12023): Found entity 1: one_mega File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cordic_v2.vhd
    Info (12022): Found design unit 1: cordic_v2-calc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd Line: 16
    Info (12023): Found entity 1: cordic_v2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file phase_frequency_converter.vhd
    Info (12022): Found design unit 1: Phase_Frequency_Converter-Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 19
    Info (12023): Found entity 1: Phase_Frequency_Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file f_arctan.vhd
    Info (12022): Found design unit 1: f_ARCTAN-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd Line: 36
    Info (12023): Found entity 1: f_ARCTAN File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/elia yfrach/desktop/fft_bdf.bdf
    Info (12023): Found entity 1: FFT_BDF
Info (12127): Elaborating entity "Project_BDF" for the top level hierarchy
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275085): Found inconsistent dimensions for element "read_fifo"
Warning (275080): Converted elements in bus name "read_fifo" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "read_fifo[31..0]" to "read_fifo31..0"
    Warning (275081): Converted element name(s) from "read_fifo[16..0]" to "read_fifo16..0"
    Warning (275081): Converted element name(s) from "read_fifo[17]" to "read_fifo17"
    Warning (275081): Converted element name(s) from "read_fifo[18]" to "read_fifo18"
Info (12128): Elaborating entity "NCO_FM" for hierarchy "NCO_FM:inst"
Info (12128): Elaborating entity "NCO_FM_NCO_FM" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 106
Info (12128): Elaborating entity "asj_nco_fxx" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 232
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 59
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 59
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n0h.tdf
    Info (12023): Found entity 1: add_sub_n0h File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_n0h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_n0h" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_n0h:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 242
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eth.tdf
    Info (12023): Found entity 1: add_sub_eth File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_eth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_eth" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_eth:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 260
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 269
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_aprid_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 276
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 286
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_FM_NCO_FM_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06g1.tdf
    Info (12023): Found entity 1: altsyncram_06g1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_06g1" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|mux_ahb:mux2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf Line: 40
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 306
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 316
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rki.tdf
    Info (12023): Found entity 1: cntr_rki File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_rki.tdf Line: 26
Info (12128): Elaborating entity "cntr_rki" for hierarchy "NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_FM:inst|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 117
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_FM:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "FM_Data_Adapter" for hierarchy "FM_Data_Adapter:inst4"
Info (10041): Inferred latch for "inc_150[0]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[1]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[2]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[3]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[4]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[5]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[6]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[7]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[8]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[9]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[10]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[11]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (10041): Inferred latch for "inc_150[12]" at FM_Data_ Adapter.vhd(25) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 25
Info (12128): Elaborating entity "data_adder" for hierarchy "data_adder:inst16"
Info (12128): Elaborating entity "NCO_150" for hierarchy "NCO_150:inst1"
Info (12128): Elaborating entity "NCO_150_NCO_150" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 105
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 208
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gth.tdf
    Info (12023): Found entity 1: add_sub_gth File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_gth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_gth" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_gth:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 226
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 235
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_aprid_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 242
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 252
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 259
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_150_NCO_150_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvf1.tdf
    Info (12023): Found entity 1: altsyncram_qvf1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qvf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qvf1" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 272
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 282
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_150:inst1|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_150:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Clock_Divider_10" for hierarchy "Clock_Divider_10:inst10"
Warning (10492): VHDL Process Statement warning at Clock_Divider_10.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 29
Info (12128): Elaborating entity "NCO_Data" for hierarchy "NCO_Data:inst12"
Info (12128): Elaborating entity "NCO_Data_NCO_Data" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 105
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 208
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 226
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 235
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_aprid_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 242
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 252
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 259
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_Data_NCO_Data_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2gg1.tdf
    Info (12023): Found entity 1: altsyncram_2gg1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2gg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2gg1" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 272
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 282
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_Data:inst12|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_Data:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "fifo_decimation" for hierarchy "fifo_decimation:inst11"
Info (12128): Elaborating entity "fifo_decimation_fifo_decimation" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 112
Info (12128): Elaborating entity "fifo_decimation_fifo_decimation_dcfifo_with_controls" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 206
Info (12128): Elaborating entity "fifo_decimation_fifo_decimation_dual_clock_fifo" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 138
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 66
Info (12130): Elaborated megafunction instantiation "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 66
Info (12133): Instantiated megafunction "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_n7u1.tdf
    Info (12023): Found entity 1: dcfifo_n7u1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_n7u1" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_d9b.tdf
    Info (12023): Found entity 1: a_gray2bin_d9b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_d9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_d9b" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_gray2bin_d9b:wrptr_g_gray2bin" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cu6.tdf
    Info (12023): Found entity 1: a_graycounter_cu6 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_cu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cu6" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_cu6:rdptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8cc.tdf
    Info (12023): Found entity 1: a_graycounter_8cc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_8cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8cc" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|a_graycounter_8cc:wrptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf
    Info (12023): Found entity 1: altsyncram_s5d1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5d1" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|dffpipe_dd9:ws_brp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe14" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|cmpr_uu5:rdempty_eq_comp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf Line: 73
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fifo_decimation:inst11|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation:inst11|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst15"
Info (12128): Elaborating entity "PLL_pll_0" for hierarchy "PLL:inst15|PLL_pll_0:pll_0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 33
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 88
Info (12133): Instantiated megafunction "PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "2.941176 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "cordic_v3" for hierarchy "cordic_v3:inst18"
Warning (10541): VHDL Signal Declaration warning at cordic_v3.vhd(26): used implicit default value for signal "ram_2i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at cordic_v3.vhd(33): used implicit default value for signal "ram_tan" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 33
Info (12128): Elaborating entity "LPF_V2" for hierarchy "LPF_V2:inst29"
Info (12128): Elaborating entity "Mul_FM_IQ" for hierarchy "Mul_FM_IQ:inst5"
Info (12128): Elaborating entity "NCO_IQ" for hierarchy "NCO_IQ:inst2"
Info (12128): Elaborating entity "NCO_IQ_nco_iq" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 107
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 242
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf
    Info (12023): Found entity 1: add_sub_ith File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_ith.tdf Line: 23
Info (12128): Elaborating entity "add_sub_ith" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_ith:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx_g:ux001" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 260
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_dxx:ux002" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 269
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_aprid_dxx:ux0219" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 276
Info (12128): Elaborating entity "asj_gal" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_gal:ux009" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 286
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_IQ_nco_iq_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e6g1.tdf
    Info (12023): Found entity 1: altsyncram_e6g1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_e6g1" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_e6g1:auto_generated|mux_5hb:mux2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf Line: 40
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 304
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_IQ_nco_iq_cos.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_96g1.tdf
    Info (12023): Found entity 1: altsyncram_96g1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_96g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_96g1" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_96g1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_mob_rw:ux122" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 317
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 336
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "NCO_IQ:inst2|NCO_IQ_nco_iq:nco_iq|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NCO_IQ:inst2|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 118
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NCO_IQ:inst2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Phase_Frequency_Converter" for hierarchy "Phase_Frequency_Converter:inst13"
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:inst14"
Warning (10492): VHDL Process Statement warning at Clock_Divider.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 29
Info (12128): Elaborating entity "fifo_decimation_2" for hierarchy "fifo_decimation_2:inst20"
Info (12128): Elaborating entity "fifo_decimation_2_fifo_decimation_2" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 112
Info (12128): Elaborating entity "fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 206
Info (12128): Elaborating entity "fifo_decimation_2_fifo_decimation_2_dual_clock_fifo" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 138
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 66
Info (12130): Elaborated megafunction instantiation "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 66
Info (12133): Instantiated megafunction "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fifo_decimation_2:inst20|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_2:inst20|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "FFT_clk" for hierarchy "FFT_clk:inst21"
Warning (10492): VHDL Process Statement warning at FFT_clk.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 29
Info (12128): Elaborating entity "fifo_decimation_3" for hierarchy "fifo_decimation_3:inst23"
Info (12128): Elaborating entity "fifo_decimation_3_fifo_decimation_3" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 112
Info (12128): Elaborating entity "fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 206
Info (12128): Elaborating entity "fifo_decimation_3_fifo_decimation_3_dual_clock_fifo" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 138
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 66
Info (12130): Elaborated megafunction instantiation "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 66
Info (12133): Instantiated megafunction "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_o7u1.tdf
    Info (12023): Found entity 1: dcfifo_o7u1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_o7u1" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_c9b.tdf
    Info (12023): Found entity 1: a_gray2bin_c9b File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_c9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_c9b" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_gray2bin_c9b:wrptr_g_gray2bin" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_bu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_bu6:rdptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|a_graycounter_7cc:wrptr_g1p" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf
    Info (12023): Found entity 1: altsyncram_q5d1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q5d1" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_id9:dffpipe10" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|dffpipe_cd9:ws_brp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe14" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_tu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|cmpr_tu5:rdempty_eq_comp" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf Line: 73
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fifo_decimation_3:inst23|altera_reset_controller:rst_controller" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fifo_decimation_3:inst23|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "cic_clk" for hierarchy "cic_clk:inst24"
Warning (10492): VHDL Process Statement warning at cic_clk.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 29
Info (12128): Elaborating entity "CIC1" for hierarchy "CIC1:inst32"
Warning (10036): Verilog HDL or VHDL warning at CIC1.vhd(140): object "tapsum1" assigned a value but never read File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at CIC1.vhd(141): object "tapsum2" assigned a value but never read File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 141
Info (12128): Elaborating entity "Integral" for hierarchy "Integral:inst26"
Info (12128): Elaborating entity "LPF_FIR_2_CLK" for hierarchy "LPF_FIR_2_CLK:inst27"
Warning (10492): VHDL Process Statement warning at LPF_FIR_2_CLK.vhd(29): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 29
Info (12128): Elaborating entity "LPF_FIR_2" for hierarchy "LPF_FIR_2:inst6"
Info (12128): Elaborating entity "TESTCIC2" for hierarchy "TESTCIC2:inst33"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hl84.tdf
    Info (12023): Found entity 1: altsyncram_hl84 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_hl84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mbi.tdf
    Info (12023): Found entity 1: cntr_mbi File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_mbi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "Integral"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.09.14.15:16:58 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[0]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 42
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[1]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 74
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[2]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 106
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[3]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 138
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[4]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 170
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[5]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 202
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[6]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 234
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[7]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 266
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[8]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 298
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[9]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 330
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[10]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 362
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[11]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 394
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[12]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 426
        Warning (14320): Synthesized away node "fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|q_b[13]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf Line: 458
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[17]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 586
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[18]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 618
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 650
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 682
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 714
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 746
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 778
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 810
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 842
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 874
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 906
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[28]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 938
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[29]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 970
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[30]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1002
        Warning (14320): Synthesized away node "fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[31]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1034
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[19]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 650
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[20]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 682
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[21]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 714
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[22]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 746
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[23]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 778
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[24]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 810
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[25]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 842
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[26]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 874
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[27]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 906
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[28]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 938
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[29]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 970
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[30]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1002
        Warning (14320): Synthesized away node "fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[31]" File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf Line: 1034
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "cordic_v3:inst18|ram_2i" is uninferred due to inappropriate RAM size File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 26
    Info (276004): RAM logic "cordic_v3:inst18|ram_tan" is uninferred due to inappropriate RAM size File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 33
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Integral:inst26|sum[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register Integral:inst26|sum[31] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register Integral:inst26|holder[31] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register Integral:inst26|holder[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 30
    Critical Warning (18010): Register Phase_Frequency_Converter:inst13|stage_1[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 36
    Critical Warning (18010): Register cordic_v3:inst18|angle[0] will power up to Low File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 63
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "Integral" to all 251 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance PLL:inst15|PLL_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 6142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 5666 logic cells
    Info (21064): Implemented 407 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 59 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 5075 megabytes
    Info: Processing ended: Wed Sep 14 15:17:32 2022
    Info: Elapsed time: 00:01:35
    Info: Total CPU time (on all processors): 00:02:23


