-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/SDx/2017.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/xil_common_vip_v1_0_0 -sv \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/2ad9/hdl/xil_common_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/smartconnect_v1_0 -sv \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/16a2/hdl/sc_util_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/axi_protocol_checker_v1_1_13 -sv \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/abae/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" \
-endlib
-makelib ies/axi_vip_v1_0_1 -sv \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/7cd5/hdl/axi_vip_v1_0_vl_rfs.sv" \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/d5eb/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP_1_Design_1/ip/MP_1_Design_1_processing_system7_0_0/sim/MP_1_Design_1_processing_system7_0_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP_1_Design_1/ipshared/4d36/hdl/axi_ppm_v1_0_S00_AXI.vhd" \
  "../../../bd/MP_1_Design_1/ipshared/4d36/src/ppm_capture.vhd" \
  "../../../bd/MP_1_Design_1/CPRE_488_MP-1/ppm_generation.vhd" \
  "../../../bd/MP_1_Design_1/ipshared/4d36/hdl/axi_ppm_v1_0.vhd" \
  "../../../bd/MP_1_Design_1/ip/MP_1_Design_1_axi_ppm_0_0/sim/MP_1_Design_1_axi_ppm_0_0.vhd" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_10 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP_1_Design_1/ip/MP_1_Design_1_rst_ps7_0_100M_0/sim/MP_1_Design_1_rst_ps7_0_100M_0.vhd" \
  "../../../bd/MP_1_Design_1/hdl/MP_1_Design_1.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/ebc2/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_4 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_11 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_12 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_protocol_converter_v2_1_12 \
  "../../../../MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/MP_1_Design_1/ip/MP_1_Design_1_auto_pc_0/sim/MP_1_Design_1_auto_pc_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

