{"title": "ASIC Design Engineer - Memory Cache Controller", "summary": "Apple is building the world\u2019s fastest highly parallel mobile processing systems...", "description": "Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis...", "key_qualifications": "Development of memory systems., Experience in RTL/micro-architecture definition., Experience in PPA (performance/power/area) analysis., Knowledge of dedication coherent memory system or interconnect architectures., Strong cache design background including good understanding of different memory organizations and tradeoffs., Knowledge of dedication memory subsystem and dram controller., Hands on Experience with multi-processor cache coherence protocols", "preferred_qualifications": "", "education_experience": "Bachelors Degree + 10 Years of Experience.", "additional_requirements": "", "pay_benefits": "", "company": "apple", "url": "https://jobs.apple.com/en-in/details/200549498"}