
*** Running vivado
    with args -log TC_ClockManagementV3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TC_ClockManagementV3.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TC_ClockManagementV3.tcl -notrace
Command: synth_design -top TC_ClockManagementV3 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17102
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.285 ; gain = 0.000 ; free physical = 4006 ; free virtual = 8011
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TC_ClockManagementV3' [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TC_clkManagment/CLOCK_MANAGEMENT.vhd:38]
	Parameter NBITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/hw/src/98_Basic_Component/counter.vhdl:5' bound to instance 'TimeCnt_inst' of component 'counter' [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TC_clkManagment/CLOCK_MANAGEMENT.vhd:143]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/hw/src/98_Basic_Component/counter.vhdl:17]
	Parameter NBITS bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/hw/src/98_Basic_Component/counter.vhdl:17]
	Parameter NBITS bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'GRAY_ENCODER' declared at '/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/hw/src/Round_Buffer/GrayEncoder.vhd:6' bound to instance 'GrayTime' of component 'GRAY_ENCODER' [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TC_clkManagment/CLOCK_MANAGEMENT.vhd:153]
INFO: [Synth 8-638] synthesizing module 'GRAY_ENCODER' [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter NBITS bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GRAY_ENCODER' (2#1) [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDF_WL_CLK' to cell 'OBUFDS' [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TC_clkManagment/CLOCK_MANAGEMENT.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'TC_ClockManagementV3' (3#1) [/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TC_clkManagment/CLOCK_MANAGEMENT.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.285 ; gain = 0.000 ; free physical = 4043 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.285 ; gain = 0.000 ; free physical = 4037 ; free virtual = 8044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 4037 ; free virtual = 8044
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 4037 ; free virtual = 8045
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3768 ; free virtual = 7804
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |    59|
|5     |FDCE   |    64|
|6     |IBUF   |     3|
|7     |OBUF   |   135|
|8     |OBUFDS |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   282|
|2     |  TimeCnt_inst |counter |   142|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3765 ; free virtual = 7801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.203 ; gain = 7.918 ; free physical = 3767 ; free virtual = 7803
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.211 ; gain = 7.918 ; free physical = 3767 ; free virtual = 7803
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.211 ; gain = 0.000 ; free physical = 3835 ; free virtual = 7871
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.215 ; gain = 0.000 ; free physical = 3750 ; free virtual = 7787
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2172.215 ; gain = 32.016 ; free physical = 3890 ; free virtual = 7927
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TC_clkManagment/tc_clk_ipPrj/tc_clk_ipPrj.runs/synth_1/TC_ClockManagementV3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TC_ClockManagementV3_utilization_synth.rpt -pb TC_ClockManagementV3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 30 09:53:58 2021...
