<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sibyte › sb1250_mc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sb1250_mc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  SB1250 Board Support Package</span>
<span class="cm">    *</span>
<span class="cm">    *  Memory Controller constants              File: sb1250_mc.h</span>
<span class="cm">    *</span>
<span class="cm">    *  This module contains constants and macros useful for</span>
<span class="cm">    *  programming the memory controller.</span>
<span class="cm">    *</span>
<span class="cm">    *  SB1250 specification level:  User&#39;s manual 1/02/02</span>
<span class="cm">    *</span>
<span class="cm">    *********************************************************************</span>
<span class="cm">    *</span>
<span class="cm">    *  Copyright 2000, 2001, 2002, 2003</span>
<span class="cm">    *  Broadcom Corporation. All rights reserved.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is free software; you can redistribute it and/or</span>
<span class="cm">    *  modify it under the terms of the GNU General Public License as</span>
<span class="cm">    *  published by the Free Software Foundation; either version 2 of</span>
<span class="cm">    *  the License, or (at your option) any later version.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is distributed in the hope that it will be useful,</span>
<span class="cm">    *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    *  GNU General Public License for more details.</span>
<span class="cm">    *</span>
<span class="cm">    *  You should have received a copy of the GNU General Public License</span>
<span class="cm">    *  along with this program; if not, write to the Free Software</span>
<span class="cm">    *  Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<span class="cm">    *  MA 02111-1307 USA</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cp">#ifndef _SB1250_MC_H</span>
<span class="cp">#define _SB1250_MC_H</span>

<span class="cp">#include &quot;sb1250_defs.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Memory Channel Config Register (table 6-14)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_RESERVED0              0</span>
<span class="cp">#define M_MC_RESERVED0              _SB_MAKEMASK(8, S_MC_RESERVED0)</span>

<span class="cp">#define S_MC_CHANNEL_SEL            8</span>
<span class="cp">#define M_MC_CHANNEL_SEL            _SB_MAKEMASK(8, S_MC_CHANNEL_SEL)</span>
<span class="cp">#define V_MC_CHANNEL_SEL(x)         _SB_MAKEVALUE(x, S_MC_CHANNEL_SEL)</span>
<span class="cp">#define G_MC_CHANNEL_SEL(x)         _SB_GETVALUE(x, S_MC_CHANNEL_SEL, M_MC_CHANNEL_SEL)</span>

<span class="cp">#define S_MC_BANK0_MAP              16</span>
<span class="cp">#define M_MC_BANK0_MAP              _SB_MAKEMASK(4, S_MC_BANK0_MAP)</span>
<span class="cp">#define V_MC_BANK0_MAP(x)           _SB_MAKEVALUE(x, S_MC_BANK0_MAP)</span>
<span class="cp">#define G_MC_BANK0_MAP(x)           _SB_GETVALUE(x, S_MC_BANK0_MAP, M_MC_BANK0_MAP)</span>

<span class="cp">#define K_MC_BANK0_MAP_DEFAULT      0x00</span>
<span class="cp">#define V_MC_BANK0_MAP_DEFAULT      V_MC_BANK0_MAP(K_MC_BANK0_MAP_DEFAULT)</span>

<span class="cp">#define S_MC_BANK1_MAP              20</span>
<span class="cp">#define M_MC_BANK1_MAP              _SB_MAKEMASK(4, S_MC_BANK1_MAP)</span>
<span class="cp">#define V_MC_BANK1_MAP(x)           _SB_MAKEVALUE(x, S_MC_BANK1_MAP)</span>
<span class="cp">#define G_MC_BANK1_MAP(x)           _SB_GETVALUE(x, S_MC_BANK1_MAP, M_MC_BANK1_MAP)</span>

<span class="cp">#define K_MC_BANK1_MAP_DEFAULT      0x08</span>
<span class="cp">#define V_MC_BANK1_MAP_DEFAULT      V_MC_BANK1_MAP(K_MC_BANK1_MAP_DEFAULT)</span>

<span class="cp">#define S_MC_BANK2_MAP              24</span>
<span class="cp">#define M_MC_BANK2_MAP              _SB_MAKEMASK(4, S_MC_BANK2_MAP)</span>
<span class="cp">#define V_MC_BANK2_MAP(x)           _SB_MAKEVALUE(x, S_MC_BANK2_MAP)</span>
<span class="cp">#define G_MC_BANK2_MAP(x)           _SB_GETVALUE(x, S_MC_BANK2_MAP, M_MC_BANK2_MAP)</span>

<span class="cp">#define K_MC_BANK2_MAP_DEFAULT      0x09</span>
<span class="cp">#define V_MC_BANK2_MAP_DEFAULT      V_MC_BANK2_MAP(K_MC_BANK2_MAP_DEFAULT)</span>

<span class="cp">#define S_MC_BANK3_MAP              28</span>
<span class="cp">#define M_MC_BANK3_MAP              _SB_MAKEMASK(4, S_MC_BANK3_MAP)</span>
<span class="cp">#define V_MC_BANK3_MAP(x)           _SB_MAKEVALUE(x, S_MC_BANK3_MAP)</span>
<span class="cp">#define G_MC_BANK3_MAP(x)           _SB_GETVALUE(x, S_MC_BANK3_MAP, M_MC_BANK3_MAP)</span>

<span class="cp">#define K_MC_BANK3_MAP_DEFAULT      0x0C</span>
<span class="cp">#define V_MC_BANK3_MAP_DEFAULT      V_MC_BANK3_MAP(K_MC_BANK3_MAP_DEFAULT)</span>

<span class="cp">#define M_MC_RESERVED1              _SB_MAKEMASK(8, 32)</span>

<span class="cp">#define S_MC_QUEUE_SIZE		    40</span>
<span class="cp">#define M_MC_QUEUE_SIZE             _SB_MAKEMASK(4, S_MC_QUEUE_SIZE)</span>
<span class="cp">#define V_MC_QUEUE_SIZE(x)          _SB_MAKEVALUE(x, S_MC_QUEUE_SIZE)</span>
<span class="cp">#define G_MC_QUEUE_SIZE(x)          _SB_GETVALUE(x, S_MC_QUEUE_SIZE, M_MC_QUEUE_SIZE)</span>
<span class="cp">#define V_MC_QUEUE_SIZE_DEFAULT     V_MC_QUEUE_SIZE(0x0A)</span>

<span class="cp">#define S_MC_AGE_LIMIT              44</span>
<span class="cp">#define M_MC_AGE_LIMIT              _SB_MAKEMASK(4, S_MC_AGE_LIMIT)</span>
<span class="cp">#define V_MC_AGE_LIMIT(x)           _SB_MAKEVALUE(x, S_MC_AGE_LIMIT)</span>
<span class="cp">#define G_MC_AGE_LIMIT(x)           _SB_GETVALUE(x, S_MC_AGE_LIMIT, M_MC_AGE_LIMIT)</span>
<span class="cp">#define V_MC_AGE_LIMIT_DEFAULT      V_MC_AGE_LIMIT(8)</span>

<span class="cp">#define S_MC_WR_LIMIT               48</span>
<span class="cp">#define M_MC_WR_LIMIT               _SB_MAKEMASK(4, S_MC_WR_LIMIT)</span>
<span class="cp">#define V_MC_WR_LIMIT(x)            _SB_MAKEVALUE(x, S_MC_WR_LIMIT)</span>
<span class="cp">#define G_MC_WR_LIMIT(x)            _SB_GETVALUE(x, S_MC_WR_LIMIT, M_MC_WR_LIMIT)</span>
<span class="cp">#define V_MC_WR_LIMIT_DEFAULT       V_MC_WR_LIMIT(5)</span>

<span class="cp">#define M_MC_IOB1HIGHPRIORITY	    _SB_MAKEMASK1(52)</span>

<span class="cp">#define M_MC_RESERVED2              _SB_MAKEMASK(3, 53)</span>

<span class="cp">#define S_MC_CS_MODE                56</span>
<span class="cp">#define M_MC_CS_MODE                _SB_MAKEMASK(4, S_MC_CS_MODE)</span>
<span class="cp">#define V_MC_CS_MODE(x)             _SB_MAKEVALUE(x, S_MC_CS_MODE)</span>
<span class="cp">#define G_MC_CS_MODE(x)             _SB_GETVALUE(x, S_MC_CS_MODE, M_MC_CS_MODE)</span>

<span class="cp">#define K_MC_CS_MODE_MSB_CS         0</span>
<span class="cp">#define K_MC_CS_MODE_INTLV_CS       15</span>
<span class="cp">#define K_MC_CS_MODE_MIXED_CS_10    12</span>
<span class="cp">#define K_MC_CS_MODE_MIXED_CS_30    6</span>
<span class="cp">#define K_MC_CS_MODE_MIXED_CS_32    3</span>

<span class="cp">#define V_MC_CS_MODE_MSB_CS         V_MC_CS_MODE(K_MC_CS_MODE_MSB_CS)</span>
<span class="cp">#define V_MC_CS_MODE_INTLV_CS       V_MC_CS_MODE(K_MC_CS_MODE_INTLV_CS)</span>
<span class="cp">#define V_MC_CS_MODE_MIXED_CS_10    V_MC_CS_MODE(K_MC_CS_MODE_MIXED_CS_10)</span>
<span class="cp">#define V_MC_CS_MODE_MIXED_CS_30    V_MC_CS_MODE(K_MC_CS_MODE_MIXED_CS_30)</span>
<span class="cp">#define V_MC_CS_MODE_MIXED_CS_32    V_MC_CS_MODE(K_MC_CS_MODE_MIXED_CS_32)</span>

<span class="cp">#define M_MC_ECC_DISABLE            _SB_MAKEMASK1(60)</span>
<span class="cp">#define M_MC_BERR_DISABLE           _SB_MAKEMASK1(61)</span>
<span class="cp">#define M_MC_FORCE_SEQ              _SB_MAKEMASK1(62)</span>
<span class="cp">#define M_MC_DEBUG                  _SB_MAKEMASK1(63)</span>

<span class="cp">#define V_MC_CONFIG_DEFAULT     V_MC_WR_LIMIT_DEFAULT | V_MC_AGE_LIMIT_DEFAULT | \</span>
<span class="cp">				V_MC_BANK0_MAP_DEFAULT | V_MC_BANK1_MAP_DEFAULT | \</span>
<span class="cp">				V_MC_BANK2_MAP_DEFAULT | V_MC_BANK3_MAP_DEFAULT | V_MC_CHANNEL_SEL(0) | \</span>
<span class="cp">                                M_MC_IOB1HIGHPRIORITY | V_MC_QUEUE_SIZE_DEFAULT</span>


<span class="cm">/*</span>
<span class="cm"> * Memory clock config register (Table 6-15)</span>
<span class="cm"> *</span>
<span class="cm"> * Note: this field has been updated to be consistent with the errata to 0.2</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_CLK_RATIO              0</span>
<span class="cp">#define M_MC_CLK_RATIO              _SB_MAKEMASK(4, S_MC_CLK_RATIO)</span>
<span class="cp">#define V_MC_CLK_RATIO(x)           _SB_MAKEVALUE(x, S_MC_CLK_RATIO)</span>
<span class="cp">#define G_MC_CLK_RATIO(x)           _SB_GETVALUE(x, S_MC_CLK_RATIO, M_MC_CLK_RATIO)</span>

<span class="cp">#define K_MC_CLK_RATIO_2X           4</span>
<span class="cp">#define K_MC_CLK_RATIO_25X          5</span>
<span class="cp">#define K_MC_CLK_RATIO_3X           6</span>
<span class="cp">#define K_MC_CLK_RATIO_35X          7</span>
<span class="cp">#define K_MC_CLK_RATIO_4X           8</span>
<span class="cp">#define K_MC_CLK_RATIO_45X	    9</span>

<span class="cp">#define V_MC_CLK_RATIO_2X	    V_MC_CLK_RATIO(K_MC_CLK_RATIO_2X)</span>
<span class="cp">#define V_MC_CLK_RATIO_25X          V_MC_CLK_RATIO(K_MC_CLK_RATIO_25X)</span>
<span class="cp">#define V_MC_CLK_RATIO_3X           V_MC_CLK_RATIO(K_MC_CLK_RATIO_3X)</span>
<span class="cp">#define V_MC_CLK_RATIO_35X          V_MC_CLK_RATIO(K_MC_CLK_RATIO_35X)</span>
<span class="cp">#define V_MC_CLK_RATIO_4X           V_MC_CLK_RATIO(K_MC_CLK_RATIO_4X)</span>
<span class="cp">#define V_MC_CLK_RATIO_45X          V_MC_CLK_RATIO(K_MC_CLK_RATIO_45X)</span>
<span class="cp">#define V_MC_CLK_RATIO_DEFAULT      V_MC_CLK_RATIO_25X</span>

<span class="cp">#define S_MC_REF_RATE                8</span>
<span class="cp">#define M_MC_REF_RATE                _SB_MAKEMASK(8, S_MC_REF_RATE)</span>
<span class="cp">#define V_MC_REF_RATE(x)             _SB_MAKEVALUE(x, S_MC_REF_RATE)</span>
<span class="cp">#define G_MC_REF_RATE(x)             _SB_GETVALUE(x, S_MC_REF_RATE, M_MC_REF_RATE)</span>

<span class="cp">#define K_MC_REF_RATE_100MHz         0x62</span>
<span class="cp">#define K_MC_REF_RATE_133MHz         0x81</span>
<span class="cp">#define K_MC_REF_RATE_200MHz         0xC4</span>

<span class="cp">#define V_MC_REF_RATE_100MHz         V_MC_REF_RATE(K_MC_REF_RATE_100MHz)</span>
<span class="cp">#define V_MC_REF_RATE_133MHz         V_MC_REF_RATE(K_MC_REF_RATE_133MHz)</span>
<span class="cp">#define V_MC_REF_RATE_200MHz         V_MC_REF_RATE(K_MC_REF_RATE_200MHz)</span>
<span class="cp">#define V_MC_REF_RATE_DEFAULT        V_MC_REF_RATE_100MHz</span>

<span class="cp">#define S_MC_CLOCK_DRIVE             16</span>
<span class="cp">#define M_MC_CLOCK_DRIVE             _SB_MAKEMASK(4, S_MC_CLOCK_DRIVE)</span>
<span class="cp">#define V_MC_CLOCK_DRIVE(x)          _SB_MAKEVALUE(x, S_MC_CLOCK_DRIVE)</span>
<span class="cp">#define G_MC_CLOCK_DRIVE(x)          _SB_GETVALUE(x, S_MC_CLOCK_DRIVE, M_MC_CLOCK_DRIVE)</span>
<span class="cp">#define V_MC_CLOCK_DRIVE_DEFAULT     V_MC_CLOCK_DRIVE(0xF)</span>

<span class="cp">#define S_MC_DATA_DRIVE              20</span>
<span class="cp">#define M_MC_DATA_DRIVE              _SB_MAKEMASK(4, S_MC_DATA_DRIVE)</span>
<span class="cp">#define V_MC_DATA_DRIVE(x)           _SB_MAKEVALUE(x, S_MC_DATA_DRIVE)</span>
<span class="cp">#define G_MC_DATA_DRIVE(x)           _SB_GETVALUE(x, S_MC_DATA_DRIVE, M_MC_DATA_DRIVE)</span>
<span class="cp">#define V_MC_DATA_DRIVE_DEFAULT      V_MC_DATA_DRIVE(0x0)</span>

<span class="cp">#define S_MC_ADDR_DRIVE              24</span>
<span class="cp">#define M_MC_ADDR_DRIVE              _SB_MAKEMASK(4, S_MC_ADDR_DRIVE)</span>
<span class="cp">#define V_MC_ADDR_DRIVE(x)           _SB_MAKEVALUE(x, S_MC_ADDR_DRIVE)</span>
<span class="cp">#define G_MC_ADDR_DRIVE(x)           _SB_GETVALUE(x, S_MC_ADDR_DRIVE, M_MC_ADDR_DRIVE)</span>
<span class="cp">#define V_MC_ADDR_DRIVE_DEFAULT      V_MC_ADDR_DRIVE(0x0)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define M_MC_REF_DISABLE             _SB_MAKEMASK1(30)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 */</span><span class="cp"></span>

<span class="cp">#define M_MC_DLL_BYPASS              _SB_MAKEMASK1(31)</span>

<span class="cp">#define S_MC_DQI_SKEW               32</span>
<span class="cp">#define M_MC_DQI_SKEW               _SB_MAKEMASK(8, S_MC_DQI_SKEW)</span>
<span class="cp">#define V_MC_DQI_SKEW(x)            _SB_MAKEVALUE(x, S_MC_DQI_SKEW)</span>
<span class="cp">#define G_MC_DQI_SKEW(x)            _SB_GETVALUE(x, S_MC_DQI_SKEW, M_MC_DQI_SKEW)</span>
<span class="cp">#define V_MC_DQI_SKEW_DEFAULT       V_MC_DQI_SKEW(0)</span>

<span class="cp">#define S_MC_DQO_SKEW               40</span>
<span class="cp">#define M_MC_DQO_SKEW               _SB_MAKEMASK(8, S_MC_DQO_SKEW)</span>
<span class="cp">#define V_MC_DQO_SKEW(x)            _SB_MAKEVALUE(x, S_MC_DQO_SKEW)</span>
<span class="cp">#define G_MC_DQO_SKEW(x)            _SB_GETVALUE(x, S_MC_DQO_SKEW, M_MC_DQO_SKEW)</span>
<span class="cp">#define V_MC_DQO_SKEW_DEFAULT       V_MC_DQO_SKEW(0)</span>

<span class="cp">#define S_MC_ADDR_SKEW               48</span>
<span class="cp">#define M_MC_ADDR_SKEW               _SB_MAKEMASK(8, S_MC_ADDR_SKEW)</span>
<span class="cp">#define V_MC_ADDR_SKEW(x)            _SB_MAKEVALUE(x, S_MC_ADDR_SKEW)</span>
<span class="cp">#define G_MC_ADDR_SKEW(x)            _SB_GETVALUE(x, S_MC_ADDR_SKEW, M_MC_ADDR_SKEW)</span>
<span class="cp">#define V_MC_ADDR_SKEW_DEFAULT       V_MC_ADDR_SKEW(0x0F)</span>

<span class="cp">#define S_MC_DLL_DEFAULT             56</span>
<span class="cp">#define M_MC_DLL_DEFAULT             _SB_MAKEMASK(8, S_MC_DLL_DEFAULT)</span>
<span class="cp">#define V_MC_DLL_DEFAULT(x)          _SB_MAKEVALUE(x, S_MC_DLL_DEFAULT)</span>
<span class="cp">#define G_MC_DLL_DEFAULT(x)          _SB_GETVALUE(x, S_MC_DLL_DEFAULT, M_MC_DLL_DEFAULT)</span>
<span class="cp">#define V_MC_DLL_DEFAULT_DEFAULT     V_MC_DLL_DEFAULT(0x10)</span>

<span class="cp">#define V_MC_CLKCONFIG_DEFAULT       V_MC_DLL_DEFAULT_DEFAULT |  \</span>
<span class="cp">                                     V_MC_ADDR_SKEW_DEFAULT | \</span>
<span class="cp">                                     V_MC_DQO_SKEW_DEFAULT | \</span>
<span class="cp">                                     V_MC_DQI_SKEW_DEFAULT | \</span>
<span class="cp">                                     V_MC_ADDR_DRIVE_DEFAULT | \</span>
<span class="cp">                                     V_MC_DATA_DRIVE_DEFAULT | \</span>
<span class="cp">                                     V_MC_CLOCK_DRIVE_DEFAULT | \</span>
<span class="cp">                                     V_MC_REF_RATE_DEFAULT</span>



<span class="cm">/*</span>
<span class="cm"> * DRAM Command Register (Table 6-13)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_COMMAND                0</span>
<span class="cp">#define M_MC_COMMAND                _SB_MAKEMASK(4, S_MC_COMMAND)</span>
<span class="cp">#define V_MC_COMMAND(x)             _SB_MAKEVALUE(x, S_MC_COMMAND)</span>
<span class="cp">#define G_MC_COMMAND(x)             _SB_GETVALUE(x, S_MC_COMMAND, M_MC_COMMAND)</span>

<span class="cp">#define K_MC_COMMAND_EMRS           0</span>
<span class="cp">#define K_MC_COMMAND_MRS            1</span>
<span class="cp">#define K_MC_COMMAND_PRE            2</span>
<span class="cp">#define K_MC_COMMAND_AR             3</span>
<span class="cp">#define K_MC_COMMAND_SETRFSH        4</span>
<span class="cp">#define K_MC_COMMAND_CLRRFSH        5</span>
<span class="cp">#define K_MC_COMMAND_SETPWRDN       6</span>
<span class="cp">#define K_MC_COMMAND_CLRPWRDN       7</span>

<span class="cp">#define V_MC_COMMAND_EMRS           V_MC_COMMAND(K_MC_COMMAND_EMRS)</span>
<span class="cp">#define V_MC_COMMAND_MRS            V_MC_COMMAND(K_MC_COMMAND_MRS)</span>
<span class="cp">#define V_MC_COMMAND_PRE            V_MC_COMMAND(K_MC_COMMAND_PRE)</span>
<span class="cp">#define V_MC_COMMAND_AR             V_MC_COMMAND(K_MC_COMMAND_AR)</span>
<span class="cp">#define V_MC_COMMAND_SETRFSH        V_MC_COMMAND(K_MC_COMMAND_SETRFSH)</span>
<span class="cp">#define V_MC_COMMAND_CLRRFSH        V_MC_COMMAND(K_MC_COMMAND_CLRRFSH)</span>
<span class="cp">#define V_MC_COMMAND_SETPWRDN       V_MC_COMMAND(K_MC_COMMAND_SETPWRDN)</span>
<span class="cp">#define V_MC_COMMAND_CLRPWRDN       V_MC_COMMAND(K_MC_COMMAND_CLRPWRDN)</span>

<span class="cp">#define M_MC_CS0                    _SB_MAKEMASK1(4)</span>
<span class="cp">#define M_MC_CS1                    _SB_MAKEMASK1(5)</span>
<span class="cp">#define M_MC_CS2                    _SB_MAKEMASK1(6)</span>
<span class="cp">#define M_MC_CS3                    _SB_MAKEMASK1(7)</span>

<span class="cm">/*</span>
<span class="cm"> * DRAM Mode Register (Table 6-14)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_EMODE                  0</span>
<span class="cp">#define M_MC_EMODE                  _SB_MAKEMASK(15, S_MC_EMODE)</span>
<span class="cp">#define V_MC_EMODE(x)               _SB_MAKEVALUE(x, S_MC_EMODE)</span>
<span class="cp">#define G_MC_EMODE(x)               _SB_GETVALUE(x, S_MC_EMODE, M_MC_EMODE)</span>
<span class="cp">#define V_MC_EMODE_DEFAULT          V_MC_EMODE(0)</span>

<span class="cp">#define S_MC_MODE                   16</span>
<span class="cp">#define M_MC_MODE                   _SB_MAKEMASK(15, S_MC_MODE)</span>
<span class="cp">#define V_MC_MODE(x)                _SB_MAKEVALUE(x, S_MC_MODE)</span>
<span class="cp">#define G_MC_MODE(x)                _SB_GETVALUE(x, S_MC_MODE, M_MC_MODE)</span>
<span class="cp">#define V_MC_MODE_DEFAULT           V_MC_MODE(0x22)</span>

<span class="cp">#define S_MC_DRAM_TYPE              32</span>
<span class="cp">#define M_MC_DRAM_TYPE              _SB_MAKEMASK(3, S_MC_DRAM_TYPE)</span>
<span class="cp">#define V_MC_DRAM_TYPE(x)           _SB_MAKEVALUE(x, S_MC_DRAM_TYPE)</span>
<span class="cp">#define G_MC_DRAM_TYPE(x)           _SB_GETVALUE(x, S_MC_DRAM_TYPE, M_MC_DRAM_TYPE)</span>

<span class="cp">#define K_MC_DRAM_TYPE_JEDEC        0</span>
<span class="cp">#define K_MC_DRAM_TYPE_FCRAM        1</span>
<span class="cp">#define K_MC_DRAM_TYPE_SGRAM	    2</span>

<span class="cp">#define V_MC_DRAM_TYPE_JEDEC        V_MC_DRAM_TYPE(K_MC_DRAM_TYPE_JEDEC)</span>
<span class="cp">#define V_MC_DRAM_TYPE_FCRAM        V_MC_DRAM_TYPE(K_MC_DRAM_TYPE_FCRAM)</span>
<span class="cp">#define V_MC_DRAM_TYPE_SGRAM        V_MC_DRAM_TYPE(K_MC_DRAM_TYPE_SGRAM)</span>

<span class="cp">#define M_MC_EXTERNALDECODE	    _SB_MAKEMASK1(35)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define M_MC_PRE_ON_A8              _SB_MAKEMASK1(36)</span>
<span class="cp">#define M_MC_RAM_WITH_A13           _SB_MAKEMASK1(37)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 */</span><span class="cp"></span>



<span class="cm">/*</span>
<span class="cm"> * SDRAM Timing Register  (Table 6-15)</span>
<span class="cm"> */</span>

<span class="cp">#define M_MC_w2rIDLE_TWOCYCLES	  _SB_MAKEMASK1(60)</span>
<span class="cp">#define M_MC_r2wIDLE_TWOCYCLES	  _SB_MAKEMASK1(61)</span>
<span class="cp">#define M_MC_r2rIDLE_TWOCYCLES	  _SB_MAKEMASK1(62)</span>

<span class="cp">#define S_MC_tFIFO                56</span>
<span class="cp">#define M_MC_tFIFO                _SB_MAKEMASK(4, S_MC_tFIFO)</span>
<span class="cp">#define V_MC_tFIFO(x)             _SB_MAKEVALUE(x, S_MC_tFIFO)</span>
<span class="cp">#define G_MC_tFIFO(x)             _SB_GETVALUE(x, S_MC_tFIFO, M_MC_tFIFO)</span>
<span class="cp">#define K_MC_tFIFO_DEFAULT        1</span>
<span class="cp">#define V_MC_tFIFO_DEFAULT        V_MC_tFIFO(K_MC_tFIFO_DEFAULT)</span>

<span class="cp">#define S_MC_tRFC                 52</span>
<span class="cp">#define M_MC_tRFC                 _SB_MAKEMASK(4, S_MC_tRFC)</span>
<span class="cp">#define V_MC_tRFC(x)              _SB_MAKEVALUE(x, S_MC_tRFC)</span>
<span class="cp">#define G_MC_tRFC(x)              _SB_GETVALUE(x, S_MC_tRFC, M_MC_tRFC)</span>
<span class="cp">#define K_MC_tRFC_DEFAULT         12</span>
<span class="cp">#define V_MC_tRFC_DEFAULT         V_MC_tRFC(K_MC_tRFC_DEFAULT)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3)</span>
<span class="cp">#define M_MC_tRFC_PLUS16          _SB_MAKEMASK1(51)	</span><span class="cm">/* 1250C3 and later.  */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define S_MC_tCwCr                40</span>
<span class="cp">#define M_MC_tCwCr                _SB_MAKEMASK(4, S_MC_tCwCr)</span>
<span class="cp">#define V_MC_tCwCr(x)             _SB_MAKEVALUE(x, S_MC_tCwCr)</span>
<span class="cp">#define G_MC_tCwCr(x)             _SB_GETVALUE(x, S_MC_tCwCr, M_MC_tCwCr)</span>
<span class="cp">#define K_MC_tCwCr_DEFAULT        4</span>
<span class="cp">#define V_MC_tCwCr_DEFAULT        V_MC_tCwCr(K_MC_tCwCr_DEFAULT)</span>

<span class="cp">#define S_MC_tRCr                 28</span>
<span class="cp">#define M_MC_tRCr                 _SB_MAKEMASK(4, S_MC_tRCr)</span>
<span class="cp">#define V_MC_tRCr(x)              _SB_MAKEVALUE(x, S_MC_tRCr)</span>
<span class="cp">#define G_MC_tRCr(x)              _SB_GETVALUE(x, S_MC_tRCr, M_MC_tRCr)</span>
<span class="cp">#define K_MC_tRCr_DEFAULT         9</span>
<span class="cp">#define V_MC_tRCr_DEFAULT         V_MC_tRCr(K_MC_tRCr_DEFAULT)</span>

<span class="cp">#define S_MC_tRCw                 24</span>
<span class="cp">#define M_MC_tRCw                 _SB_MAKEMASK(4, S_MC_tRCw)</span>
<span class="cp">#define V_MC_tRCw(x)              _SB_MAKEVALUE(x, S_MC_tRCw)</span>
<span class="cp">#define G_MC_tRCw(x)              _SB_GETVALUE(x, S_MC_tRCw, M_MC_tRCw)</span>
<span class="cp">#define K_MC_tRCw_DEFAULT         10</span>
<span class="cp">#define V_MC_tRCw_DEFAULT         V_MC_tRCw(K_MC_tRCw_DEFAULT)</span>

<span class="cp">#define S_MC_tRRD                 20</span>
<span class="cp">#define M_MC_tRRD                 _SB_MAKEMASK(4, S_MC_tRRD)</span>
<span class="cp">#define V_MC_tRRD(x)              _SB_MAKEVALUE(x, S_MC_tRRD)</span>
<span class="cp">#define G_MC_tRRD(x)              _SB_GETVALUE(x, S_MC_tRRD, M_MC_tRRD)</span>
<span class="cp">#define K_MC_tRRD_DEFAULT         2</span>
<span class="cp">#define V_MC_tRRD_DEFAULT         V_MC_tRRD(K_MC_tRRD_DEFAULT)</span>

<span class="cp">#define S_MC_tRP                  16</span>
<span class="cp">#define M_MC_tRP                  _SB_MAKEMASK(4, S_MC_tRP)</span>
<span class="cp">#define V_MC_tRP(x)               _SB_MAKEVALUE(x, S_MC_tRP)</span>
<span class="cp">#define G_MC_tRP(x)               _SB_GETVALUE(x, S_MC_tRP, M_MC_tRP)</span>
<span class="cp">#define K_MC_tRP_DEFAULT          4</span>
<span class="cp">#define V_MC_tRP_DEFAULT          V_MC_tRP(K_MC_tRP_DEFAULT)</span>

<span class="cp">#define S_MC_tCwD                 8</span>
<span class="cp">#define M_MC_tCwD                 _SB_MAKEMASK(4, S_MC_tCwD)</span>
<span class="cp">#define V_MC_tCwD(x)              _SB_MAKEVALUE(x, S_MC_tCwD)</span>
<span class="cp">#define G_MC_tCwD(x)              _SB_GETVALUE(x, S_MC_tCwD, M_MC_tCwD)</span>
<span class="cp">#define K_MC_tCwD_DEFAULT         1</span>
<span class="cp">#define V_MC_tCwD_DEFAULT         V_MC_tCwD(K_MC_tCwD_DEFAULT)</span>

<span class="cp">#define M_tCrDh                   _SB_MAKEMASK1(7)</span>
<span class="cp">#define M_MC_tCrDh		  M_tCrDh</span>

<span class="cp">#define S_MC_tCrD                 4</span>
<span class="cp">#define M_MC_tCrD                 _SB_MAKEMASK(3, S_MC_tCrD)</span>
<span class="cp">#define V_MC_tCrD(x)              _SB_MAKEVALUE(x, S_MC_tCrD)</span>
<span class="cp">#define G_MC_tCrD(x)              _SB_GETVALUE(x, S_MC_tCrD, M_MC_tCrD)</span>
<span class="cp">#define K_MC_tCrD_DEFAULT         2</span>
<span class="cp">#define V_MC_tCrD_DEFAULT         V_MC_tCrD(K_MC_tCrD_DEFAULT)</span>

<span class="cp">#define S_MC_tRCD                 0</span>
<span class="cp">#define M_MC_tRCD                 _SB_MAKEMASK(4, S_MC_tRCD)</span>
<span class="cp">#define V_MC_tRCD(x)              _SB_MAKEVALUE(x, S_MC_tRCD)</span>
<span class="cp">#define G_MC_tRCD(x)              _SB_GETVALUE(x, S_MC_tRCD, M_MC_tRCD)</span>
<span class="cp">#define K_MC_tRCD_DEFAULT         3</span>
<span class="cp">#define V_MC_tRCD_DEFAULT         V_MC_tRCD(K_MC_tRCD_DEFAULT)</span>

<span class="cp">#define V_MC_TIMING_DEFAULT     V_MC_tFIFO(K_MC_tFIFO_DEFAULT) | \</span>
<span class="cp">                                V_MC_tRFC(K_MC_tRFC_DEFAULT) | \</span>
<span class="cp">                                V_MC_tCwCr(K_MC_tCwCr_DEFAULT) | \</span>
<span class="cp">                                V_MC_tRCr(K_MC_tRCr_DEFAULT) | \</span>
<span class="cp">                                V_MC_tRCw(K_MC_tRCw_DEFAULT) | \</span>
<span class="cp">                                V_MC_tRRD(K_MC_tRRD_DEFAULT) | \</span>
<span class="cp">                                V_MC_tRP(K_MC_tRP_DEFAULT) | \</span>
<span class="cp">                                V_MC_tCwD(K_MC_tCwD_DEFAULT) | \</span>
<span class="cp">                                V_MC_tCrD(K_MC_tCrD_DEFAULT) | \</span>
<span class="cp">                                V_MC_tRCD(K_MC_tRCD_DEFAULT) | \</span>
<span class="cp">                                M_MC_r2rIDLE_TWOCYCLES</span>

<span class="cm">/*</span>
<span class="cm"> * Errata says these are not the default</span>
<span class="cm"> *                               M_MC_w2rIDLE_TWOCYCLES | \</span>
<span class="cm"> *                               M_MC_r2wIDLE_TWOCYCLES | \</span>
<span class="cm"> */</span>


<span class="cm">/*</span>
<span class="cm"> * Chip Select Start Address Register (Table 6-17)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_CS0_START              0</span>
<span class="cp">#define M_MC_CS0_START              _SB_MAKEMASK(16, S_MC_CS0_START)</span>
<span class="cp">#define V_MC_CS0_START(x)           _SB_MAKEVALUE(x, S_MC_CS0_START)</span>
<span class="cp">#define G_MC_CS0_START(x)           _SB_GETVALUE(x, S_MC_CS0_START, M_MC_CS0_START)</span>

<span class="cp">#define S_MC_CS1_START              16</span>
<span class="cp">#define M_MC_CS1_START              _SB_MAKEMASK(16, S_MC_CS1_START)</span>
<span class="cp">#define V_MC_CS1_START(x)           _SB_MAKEVALUE(x, S_MC_CS1_START)</span>
<span class="cp">#define G_MC_CS1_START(x)           _SB_GETVALUE(x, S_MC_CS1_START, M_MC_CS1_START)</span>

<span class="cp">#define S_MC_CS2_START              32</span>
<span class="cp">#define M_MC_CS2_START              _SB_MAKEMASK(16, S_MC_CS2_START)</span>
<span class="cp">#define V_MC_CS2_START(x)           _SB_MAKEVALUE(x, S_MC_CS2_START)</span>
<span class="cp">#define G_MC_CS2_START(x)           _SB_GETVALUE(x, S_MC_CS2_START, M_MC_CS2_START)</span>

<span class="cp">#define S_MC_CS3_START              48</span>
<span class="cp">#define M_MC_CS3_START              _SB_MAKEMASK(16, S_MC_CS3_START)</span>
<span class="cp">#define V_MC_CS3_START(x)           _SB_MAKEVALUE(x, S_MC_CS3_START)</span>
<span class="cp">#define G_MC_CS3_START(x)           _SB_GETVALUE(x, S_MC_CS3_START, M_MC_CS3_START)</span>

<span class="cm">/*</span>
<span class="cm"> * Chip Select End Address Register (Table 6-18)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_CS0_END                0</span>
<span class="cp">#define M_MC_CS0_END                _SB_MAKEMASK(16, S_MC_CS0_END)</span>
<span class="cp">#define V_MC_CS0_END(x)             _SB_MAKEVALUE(x, S_MC_CS0_END)</span>
<span class="cp">#define G_MC_CS0_END(x)             _SB_GETVALUE(x, S_MC_CS0_END, M_MC_CS0_END)</span>

<span class="cp">#define S_MC_CS1_END                16</span>
<span class="cp">#define M_MC_CS1_END                _SB_MAKEMASK(16, S_MC_CS1_END)</span>
<span class="cp">#define V_MC_CS1_END(x)             _SB_MAKEVALUE(x, S_MC_CS1_END)</span>
<span class="cp">#define G_MC_CS1_END(x)             _SB_GETVALUE(x, S_MC_CS1_END, M_MC_CS1_END)</span>

<span class="cp">#define S_MC_CS2_END                32</span>
<span class="cp">#define M_MC_CS2_END                _SB_MAKEMASK(16, S_MC_CS2_END)</span>
<span class="cp">#define V_MC_CS2_END(x)             _SB_MAKEVALUE(x, S_MC_CS2_END)</span>
<span class="cp">#define G_MC_CS2_END(x)             _SB_GETVALUE(x, S_MC_CS2_END, M_MC_CS2_END)</span>

<span class="cp">#define S_MC_CS3_END                48</span>
<span class="cp">#define M_MC_CS3_END                _SB_MAKEMASK(16, S_MC_CS3_END)</span>
<span class="cp">#define V_MC_CS3_END(x)             _SB_MAKEVALUE(x, S_MC_CS3_END)</span>
<span class="cp">#define G_MC_CS3_END(x)             _SB_GETVALUE(x, S_MC_CS3_END, M_MC_CS3_END)</span>

<span class="cm">/*</span>
<span class="cm"> * Chip Select Interleave Register (Table 6-19)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_INTLV_RESERVED         0</span>
<span class="cp">#define M_MC_INTLV_RESERVED         _SB_MAKEMASK(5, S_MC_INTLV_RESERVED)</span>

<span class="cp">#define S_MC_INTERLEAVE             7</span>
<span class="cp">#define M_MC_INTERLEAVE             _SB_MAKEMASK(18, S_MC_INTERLEAVE)</span>
<span class="cp">#define V_MC_INTERLEAVE(x)          _SB_MAKEVALUE(x, S_MC_INTERLEAVE)</span>

<span class="cp">#define S_MC_INTLV_MBZ              25</span>
<span class="cp">#define M_MC_INTLV_MBZ              _SB_MAKEMASK(39, S_MC_INTLV_MBZ)</span>

<span class="cm">/*</span>
<span class="cm"> * Row Address Bits Register (Table 6-20)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_RAS_RESERVED           0</span>
<span class="cp">#define M_MC_RAS_RESERVED           _SB_MAKEMASK(5, S_MC_RAS_RESERVED)</span>

<span class="cp">#define S_MC_RAS_SELECT             12</span>
<span class="cp">#define M_MC_RAS_SELECT             _SB_MAKEMASK(25, S_MC_RAS_SELECT)</span>
<span class="cp">#define V_MC_RAS_SELECT(x)          _SB_MAKEVALUE(x, S_MC_RAS_SELECT)</span>

<span class="cp">#define S_MC_RAS_MBZ                37</span>
<span class="cp">#define M_MC_RAS_MBZ                _SB_MAKEMASK(27, S_MC_RAS_MBZ)</span>


<span class="cm">/*</span>
<span class="cm"> * Column Address Bits Register (Table 6-21)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_CAS_RESERVED           0</span>
<span class="cp">#define M_MC_CAS_RESERVED           _SB_MAKEMASK(5, S_MC_CAS_RESERVED)</span>

<span class="cp">#define S_MC_CAS_SELECT             5</span>
<span class="cp">#define M_MC_CAS_SELECT             _SB_MAKEMASK(18, S_MC_CAS_SELECT)</span>
<span class="cp">#define V_MC_CAS_SELECT(x)          _SB_MAKEVALUE(x, S_MC_CAS_SELECT)</span>

<span class="cp">#define S_MC_CAS_MBZ                23</span>
<span class="cp">#define M_MC_CAS_MBZ                _SB_MAKEMASK(41, S_MC_CAS_MBZ)</span>


<span class="cm">/*</span>
<span class="cm"> * Bank Address Address Bits Register (Table 6-22)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_BA_RESERVED            0</span>
<span class="cp">#define M_MC_BA_RESERVED            _SB_MAKEMASK(5, S_MC_BA_RESERVED)</span>

<span class="cp">#define S_MC_BA_SELECT              5</span>
<span class="cp">#define M_MC_BA_SELECT              _SB_MAKEMASK(20, S_MC_BA_SELECT)</span>
<span class="cp">#define V_MC_BA_SELECT(x)           _SB_MAKEVALUE(x, S_MC_BA_SELECT)</span>

<span class="cp">#define S_MC_BA_MBZ                 25</span>
<span class="cp">#define M_MC_BA_MBZ                 _SB_MAKEMASK(39, S_MC_BA_MBZ)</span>

<span class="cm">/*</span>
<span class="cm"> * Chip Select Attribute Register (Table 6-23)</span>
<span class="cm"> */</span>

<span class="cp">#define K_MC_CS_ATTR_CLOSED         0</span>
<span class="cp">#define K_MC_CS_ATTR_CASCHECK       1</span>
<span class="cp">#define K_MC_CS_ATTR_HINT           2</span>
<span class="cp">#define K_MC_CS_ATTR_OPEN           3</span>

<span class="cp">#define S_MC_CS0_PAGE               0</span>
<span class="cp">#define M_MC_CS0_PAGE               _SB_MAKEMASK(2, S_MC_CS0_PAGE)</span>
<span class="cp">#define V_MC_CS0_PAGE(x)            _SB_MAKEVALUE(x, S_MC_CS0_PAGE)</span>
<span class="cp">#define G_MC_CS0_PAGE(x)            _SB_GETVALUE(x, S_MC_CS0_PAGE, M_MC_CS0_PAGE)</span>

<span class="cp">#define S_MC_CS1_PAGE               16</span>
<span class="cp">#define M_MC_CS1_PAGE               _SB_MAKEMASK(2, S_MC_CS1_PAGE)</span>
<span class="cp">#define V_MC_CS1_PAGE(x)            _SB_MAKEVALUE(x, S_MC_CS1_PAGE)</span>
<span class="cp">#define G_MC_CS1_PAGE(x)            _SB_GETVALUE(x, S_MC_CS1_PAGE, M_MC_CS1_PAGE)</span>

<span class="cp">#define S_MC_CS2_PAGE               32</span>
<span class="cp">#define M_MC_CS2_PAGE               _SB_MAKEMASK(2, S_MC_CS2_PAGE)</span>
<span class="cp">#define V_MC_CS2_PAGE(x)            _SB_MAKEVALUE(x, S_MC_CS2_PAGE)</span>
<span class="cp">#define G_MC_CS2_PAGE(x)            _SB_GETVALUE(x, S_MC_CS2_PAGE, M_MC_CS2_PAGE)</span>

<span class="cp">#define S_MC_CS3_PAGE               48</span>
<span class="cp">#define M_MC_CS3_PAGE               _SB_MAKEMASK(2, S_MC_CS3_PAGE)</span>
<span class="cp">#define V_MC_CS3_PAGE(x)            _SB_MAKEVALUE(x, S_MC_CS3_PAGE)</span>
<span class="cp">#define G_MC_CS3_PAGE(x)            _SB_GETVALUE(x, S_MC_CS3_PAGE, M_MC_CS3_PAGE)</span>

<span class="cm">/*</span>
<span class="cm"> * ECC Test ECC Register (Table 6-25)</span>
<span class="cm"> */</span>

<span class="cp">#define S_MC_ECC_INVERT             0</span>
<span class="cp">#define M_MC_ECC_INVERT             _SB_MAKEMASK(8, S_MC_ECC_INVERT)</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
