/// Auto-generated bit field definitions for TC3
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::tc3 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TC3 Bit Field Definitions
// ============================================================================

/// CTRLA - Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// TC Mode
    /// Position: 2, Width: 2
    using MODE = BitField<2, 2>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t COUNT16 = 0;
        constexpr uint32_t COUNT8 = 1;
        constexpr uint32_t COUNT32 = 2;
    }

    /// Waveform Generation Operation
    /// Position: 5, Width: 2
    using WAVEGEN = BitField<5, 2>;
    constexpr uint32_t WAVEGEN_Pos = 5;
    constexpr uint32_t WAVEGEN_Msk = WAVEGEN::mask;
    /// Enumerated values for WAVEGEN
    namespace wavegen {
        constexpr uint32_t NFRQ = 0;
        constexpr uint32_t MFRQ = 1;
        constexpr uint32_t NPWM = 2;
        constexpr uint32_t MPWM = 3;
    }

    /// Prescaler
    /// Position: 8, Width: 3
    using PRESCALER = BitField<8, 3>;
    constexpr uint32_t PRESCALER_Pos = 8;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;
    /// Enumerated values for PRESCALER
    namespace prescaler {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV64 = 5;
        constexpr uint32_t DIV256 = 6;
        constexpr uint32_t DIV1024 = 7;
    }

    /// Run in Standby
    /// Position: 11, Width: 1
    using RUNSTDBY = BitField<11, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 11;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Prescaler and Counter Synchronization
    /// Position: 12, Width: 2
    using PRESCSYNC = BitField<12, 2>;
    constexpr uint32_t PRESCSYNC_Pos = 12;
    constexpr uint32_t PRESCSYNC_Msk = PRESCSYNC::mask;
    /// Enumerated values for PRESCSYNC
    namespace prescsync {
        constexpr uint32_t GCLK = 0;
        constexpr uint32_t PRESC = 1;
        constexpr uint32_t RESYNC = 2;
    }

}  // namespace ctrla

/// CTRLA - Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// TC Mode
    /// Position: 2, Width: 2
    using MODE = BitField<2, 2>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t COUNT16 = 0;
        constexpr uint32_t COUNT8 = 1;
        constexpr uint32_t COUNT32 = 2;
    }

    /// Waveform Generation Operation
    /// Position: 5, Width: 2
    using WAVEGEN = BitField<5, 2>;
    constexpr uint32_t WAVEGEN_Pos = 5;
    constexpr uint32_t WAVEGEN_Msk = WAVEGEN::mask;
    /// Enumerated values for WAVEGEN
    namespace wavegen {
        constexpr uint32_t NFRQ = 0;
        constexpr uint32_t MFRQ = 1;
        constexpr uint32_t NPWM = 2;
        constexpr uint32_t MPWM = 3;
    }

    /// Prescaler
    /// Position: 8, Width: 3
    using PRESCALER = BitField<8, 3>;
    constexpr uint32_t PRESCALER_Pos = 8;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;
    /// Enumerated values for PRESCALER
    namespace prescaler {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV64 = 5;
        constexpr uint32_t DIV256 = 6;
        constexpr uint32_t DIV1024 = 7;
    }

    /// Run in Standby
    /// Position: 11, Width: 1
    using RUNSTDBY = BitField<11, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 11;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Prescaler and Counter Synchronization
    /// Position: 12, Width: 2
    using PRESCSYNC = BitField<12, 2>;
    constexpr uint32_t PRESCSYNC_Pos = 12;
    constexpr uint32_t PRESCSYNC_Msk = PRESCSYNC::mask;
    /// Enumerated values for PRESCSYNC
    namespace prescsync {
        constexpr uint32_t GCLK = 0;
        constexpr uint32_t PRESC = 1;
        constexpr uint32_t RESYNC = 2;
    }

}  // namespace ctrla

/// CTRLA - Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// TC Mode
    /// Position: 2, Width: 2
    using MODE = BitField<2, 2>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t COUNT16 = 0;
        constexpr uint32_t COUNT8 = 1;
        constexpr uint32_t COUNT32 = 2;
    }

    /// Waveform Generation Operation
    /// Position: 5, Width: 2
    using WAVEGEN = BitField<5, 2>;
    constexpr uint32_t WAVEGEN_Pos = 5;
    constexpr uint32_t WAVEGEN_Msk = WAVEGEN::mask;
    /// Enumerated values for WAVEGEN
    namespace wavegen {
        constexpr uint32_t NFRQ = 0;
        constexpr uint32_t MFRQ = 1;
        constexpr uint32_t NPWM = 2;
        constexpr uint32_t MPWM = 3;
    }

    /// Prescaler
    /// Position: 8, Width: 3
    using PRESCALER = BitField<8, 3>;
    constexpr uint32_t PRESCALER_Pos = 8;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;
    /// Enumerated values for PRESCALER
    namespace prescaler {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV64 = 5;
        constexpr uint32_t DIV256 = 6;
        constexpr uint32_t DIV1024 = 7;
    }

    /// Run in Standby
    /// Position: 11, Width: 1
    using RUNSTDBY = BitField<11, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 11;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Prescaler and Counter Synchronization
    /// Position: 12, Width: 2
    using PRESCSYNC = BitField<12, 2>;
    constexpr uint32_t PRESCSYNC_Pos = 12;
    constexpr uint32_t PRESCSYNC_Msk = PRESCSYNC::mask;
    /// Enumerated values for PRESCSYNC
    namespace prescsync {
        constexpr uint32_t GCLK = 0;
        constexpr uint32_t PRESC = 1;
        constexpr uint32_t RESYNC = 2;
    }

}  // namespace ctrla

/// READREQ - Read Request
namespace readreq {
    /// Address
    /// Position: 0, Width: 5
    using ADDR = BitField<0, 5>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Read Continuously
    /// Position: 14, Width: 1
    using RCONT = BitField<14, 1>;
    constexpr uint32_t RCONT_Pos = 14;
    constexpr uint32_t RCONT_Msk = RCONT::mask;

    /// Read Request
    /// Position: 15, Width: 1
    using RREQ = BitField<15, 1>;
    constexpr uint32_t RREQ_Pos = 15;
    constexpr uint32_t RREQ_Msk = RREQ::mask;

}  // namespace readreq

/// READREQ - Read Request
namespace readreq {
    /// Address
    /// Position: 0, Width: 5
    using ADDR = BitField<0, 5>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Read Continuously
    /// Position: 14, Width: 1
    using RCONT = BitField<14, 1>;
    constexpr uint32_t RCONT_Pos = 14;
    constexpr uint32_t RCONT_Msk = RCONT::mask;

    /// Read Request
    /// Position: 15, Width: 1
    using RREQ = BitField<15, 1>;
    constexpr uint32_t RREQ_Pos = 15;
    constexpr uint32_t RREQ_Msk = RREQ::mask;

}  // namespace readreq

/// READREQ - Read Request
namespace readreq {
    /// Address
    /// Position: 0, Width: 5
    using ADDR = BitField<0, 5>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Read Continuously
    /// Position: 14, Width: 1
    using RCONT = BitField<14, 1>;
    constexpr uint32_t RCONT_Pos = 14;
    constexpr uint32_t RCONT_Msk = RCONT::mask;

    /// Read Request
    /// Position: 15, Width: 1
    using RREQ = BitField<15, 1>;
    constexpr uint32_t RREQ_Pos = 15;
    constexpr uint32_t RREQ_Msk = RREQ::mask;

}  // namespace readreq

/// CTRLBCLR - Control B Clear
namespace ctrlbclr {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Command
    /// Position: 6, Width: 2
    using CMD = BitField<6, 2>;
    constexpr uint32_t CMD_Pos = 6;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
    }

}  // namespace ctrlbclr

/// CTRLBCLR - Control B Clear
namespace ctrlbclr {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Command
    /// Position: 6, Width: 2
    using CMD = BitField<6, 2>;
    constexpr uint32_t CMD_Pos = 6;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
    }

}  // namespace ctrlbclr

/// CTRLBCLR - Control B Clear
namespace ctrlbclr {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Command
    /// Position: 6, Width: 2
    using CMD = BitField<6, 2>;
    constexpr uint32_t CMD_Pos = 6;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
    }

}  // namespace ctrlbclr

/// CTRLBSET - Control B Set
namespace ctrlbset {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Command
    /// Position: 6, Width: 2
    using CMD = BitField<6, 2>;
    constexpr uint32_t CMD_Pos = 6;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
    }

}  // namespace ctrlbset

/// CTRLBSET - Control B Set
namespace ctrlbset {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Command
    /// Position: 6, Width: 2
    using CMD = BitField<6, 2>;
    constexpr uint32_t CMD_Pos = 6;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
    }

}  // namespace ctrlbset

/// CTRLBSET - Control B Set
namespace ctrlbset {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Command
    /// Position: 6, Width: 2
    using CMD = BitField<6, 2>;
    constexpr uint32_t CMD_Pos = 6;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
    }

}  // namespace ctrlbset

/// CTRLC - Control C
namespace ctrlc {
    /// Output Waveform 0 Invert Enable
    /// Position: 0, Width: 1
    using INVEN0 = BitField<0, 1>;
    constexpr uint32_t INVEN0_Pos = 0;
    constexpr uint32_t INVEN0_Msk = INVEN0::mask;

    /// Output Waveform 1 Invert Enable
    /// Position: 1, Width: 1
    using INVEN1 = BitField<1, 1>;
    constexpr uint32_t INVEN1_Pos = 1;
    constexpr uint32_t INVEN1_Msk = INVEN1::mask;

    /// Capture Channel 0 Enable
    /// Position: 4, Width: 1
    using CPTEN0 = BitField<4, 1>;
    constexpr uint32_t CPTEN0_Pos = 4;
    constexpr uint32_t CPTEN0_Msk = CPTEN0::mask;

    /// Capture Channel 1 Enable
    /// Position: 5, Width: 1
    using CPTEN1 = BitField<5, 1>;
    constexpr uint32_t CPTEN1_Pos = 5;
    constexpr uint32_t CPTEN1_Msk = CPTEN1::mask;

}  // namespace ctrlc

/// CTRLC - Control C
namespace ctrlc {
    /// Output Waveform 0 Invert Enable
    /// Position: 0, Width: 1
    using INVEN0 = BitField<0, 1>;
    constexpr uint32_t INVEN0_Pos = 0;
    constexpr uint32_t INVEN0_Msk = INVEN0::mask;

    /// Output Waveform 1 Invert Enable
    /// Position: 1, Width: 1
    using INVEN1 = BitField<1, 1>;
    constexpr uint32_t INVEN1_Pos = 1;
    constexpr uint32_t INVEN1_Msk = INVEN1::mask;

    /// Capture Channel 0 Enable
    /// Position: 4, Width: 1
    using CPTEN0 = BitField<4, 1>;
    constexpr uint32_t CPTEN0_Pos = 4;
    constexpr uint32_t CPTEN0_Msk = CPTEN0::mask;

    /// Capture Channel 1 Enable
    /// Position: 5, Width: 1
    using CPTEN1 = BitField<5, 1>;
    constexpr uint32_t CPTEN1_Pos = 5;
    constexpr uint32_t CPTEN1_Msk = CPTEN1::mask;

}  // namespace ctrlc

/// CTRLC - Control C
namespace ctrlc {
    /// Output Waveform 0 Invert Enable
    /// Position: 0, Width: 1
    using INVEN0 = BitField<0, 1>;
    constexpr uint32_t INVEN0_Pos = 0;
    constexpr uint32_t INVEN0_Msk = INVEN0::mask;

    /// Output Waveform 1 Invert Enable
    /// Position: 1, Width: 1
    using INVEN1 = BitField<1, 1>;
    constexpr uint32_t INVEN1_Pos = 1;
    constexpr uint32_t INVEN1_Msk = INVEN1::mask;

    /// Capture Channel 0 Enable
    /// Position: 4, Width: 1
    using CPTEN0 = BitField<4, 1>;
    constexpr uint32_t CPTEN0_Pos = 4;
    constexpr uint32_t CPTEN0_Msk = CPTEN0::mask;

    /// Capture Channel 1 Enable
    /// Position: 5, Width: 1
    using CPTEN1 = BitField<5, 1>;
    constexpr uint32_t CPTEN1_Pos = 5;
    constexpr uint32_t CPTEN1_Msk = CPTEN1::mask;

}  // namespace ctrlc

/// DBGCTRL - Debug Control
namespace dbgctrl {
    /// Debug Run Mode
    /// Position: 0, Width: 1
    using DBGRUN = BitField<0, 1>;
    constexpr uint32_t DBGRUN_Pos = 0;
    constexpr uint32_t DBGRUN_Msk = DBGRUN::mask;

}  // namespace dbgctrl

/// DBGCTRL - Debug Control
namespace dbgctrl {
    /// Debug Run Mode
    /// Position: 0, Width: 1
    using DBGRUN = BitField<0, 1>;
    constexpr uint32_t DBGRUN_Pos = 0;
    constexpr uint32_t DBGRUN_Msk = DBGRUN::mask;

}  // namespace dbgctrl

/// DBGCTRL - Debug Control
namespace dbgctrl {
    /// Debug Run Mode
    /// Position: 0, Width: 1
    using DBGRUN = BitField<0, 1>;
    constexpr uint32_t DBGRUN_Pos = 0;
    constexpr uint32_t DBGRUN_Msk = DBGRUN::mask;

}  // namespace dbgctrl

/// EVCTRL - Event Control
namespace evctrl {
    /// Event Action
    /// Position: 0, Width: 3
    using EVACT = BitField<0, 3>;
    constexpr uint32_t EVACT_Pos = 0;
    constexpr uint32_t EVACT_Msk = EVACT::mask;
    /// Enumerated values for EVACT
    namespace evact {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t COUNT = 2;
        constexpr uint32_t START = 3;
        constexpr uint32_t PPW = 5;
        constexpr uint32_t PWP = 6;
    }

    /// TC Inverted Event Input
    /// Position: 4, Width: 1
    using TCINV = BitField<4, 1>;
    constexpr uint32_t TCINV_Pos = 4;
    constexpr uint32_t TCINV_Msk = TCINV::mask;

    /// TC Event Input
    /// Position: 5, Width: 1
    using TCEI = BitField<5, 1>;
    constexpr uint32_t TCEI_Pos = 5;
    constexpr uint32_t TCEI_Msk = TCEI::mask;

    /// Overflow/Underflow Event Output Enable
    /// Position: 8, Width: 1
    using OVFEO = BitField<8, 1>;
    constexpr uint32_t OVFEO_Pos = 8;
    constexpr uint32_t OVFEO_Msk = OVFEO::mask;

    /// Match or Capture Channel 0 Event Output Enable
    /// Position: 12, Width: 1
    using MCEO0 = BitField<12, 1>;
    constexpr uint32_t MCEO0_Pos = 12;
    constexpr uint32_t MCEO0_Msk = MCEO0::mask;

    /// Match or Capture Channel 1 Event Output Enable
    /// Position: 13, Width: 1
    using MCEO1 = BitField<13, 1>;
    constexpr uint32_t MCEO1_Pos = 13;
    constexpr uint32_t MCEO1_Msk = MCEO1::mask;

}  // namespace evctrl

/// EVCTRL - Event Control
namespace evctrl {
    /// Event Action
    /// Position: 0, Width: 3
    using EVACT = BitField<0, 3>;
    constexpr uint32_t EVACT_Pos = 0;
    constexpr uint32_t EVACT_Msk = EVACT::mask;
    /// Enumerated values for EVACT
    namespace evact {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t COUNT = 2;
        constexpr uint32_t START = 3;
        constexpr uint32_t PPW = 5;
        constexpr uint32_t PWP = 6;
    }

    /// TC Inverted Event Input
    /// Position: 4, Width: 1
    using TCINV = BitField<4, 1>;
    constexpr uint32_t TCINV_Pos = 4;
    constexpr uint32_t TCINV_Msk = TCINV::mask;

    /// TC Event Input
    /// Position: 5, Width: 1
    using TCEI = BitField<5, 1>;
    constexpr uint32_t TCEI_Pos = 5;
    constexpr uint32_t TCEI_Msk = TCEI::mask;

    /// Overflow/Underflow Event Output Enable
    /// Position: 8, Width: 1
    using OVFEO = BitField<8, 1>;
    constexpr uint32_t OVFEO_Pos = 8;
    constexpr uint32_t OVFEO_Msk = OVFEO::mask;

    /// Match or Capture Channel 0 Event Output Enable
    /// Position: 12, Width: 1
    using MCEO0 = BitField<12, 1>;
    constexpr uint32_t MCEO0_Pos = 12;
    constexpr uint32_t MCEO0_Msk = MCEO0::mask;

    /// Match or Capture Channel 1 Event Output Enable
    /// Position: 13, Width: 1
    using MCEO1 = BitField<13, 1>;
    constexpr uint32_t MCEO1_Pos = 13;
    constexpr uint32_t MCEO1_Msk = MCEO1::mask;

}  // namespace evctrl

/// EVCTRL - Event Control
namespace evctrl {
    /// Event Action
    /// Position: 0, Width: 3
    using EVACT = BitField<0, 3>;
    constexpr uint32_t EVACT_Pos = 0;
    constexpr uint32_t EVACT_Msk = EVACT::mask;
    /// Enumerated values for EVACT
    namespace evact {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t COUNT = 2;
        constexpr uint32_t START = 3;
        constexpr uint32_t PPW = 5;
        constexpr uint32_t PWP = 6;
    }

    /// TC Inverted Event Input
    /// Position: 4, Width: 1
    using TCINV = BitField<4, 1>;
    constexpr uint32_t TCINV_Pos = 4;
    constexpr uint32_t TCINV_Msk = TCINV::mask;

    /// TC Event Input
    /// Position: 5, Width: 1
    using TCEI = BitField<5, 1>;
    constexpr uint32_t TCEI_Pos = 5;
    constexpr uint32_t TCEI_Msk = TCEI::mask;

    /// Overflow/Underflow Event Output Enable
    /// Position: 8, Width: 1
    using OVFEO = BitField<8, 1>;
    constexpr uint32_t OVFEO_Pos = 8;
    constexpr uint32_t OVFEO_Msk = OVFEO::mask;

    /// Match or Capture Channel 0 Event Output Enable
    /// Position: 12, Width: 1
    using MCEO0 = BitField<12, 1>;
    constexpr uint32_t MCEO0_Pos = 12;
    constexpr uint32_t MCEO0_Msk = MCEO0::mask;

    /// Match or Capture Channel 1 Event Output Enable
    /// Position: 13, Width: 1
    using MCEO1 = BitField<13, 1>;
    constexpr uint32_t MCEO1_Pos = 13;
    constexpr uint32_t MCEO1_Msk = MCEO1::mask;

}  // namespace evctrl

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intenclr

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intenclr

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intenclr

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intenset

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intenset

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intenset

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// Overflow
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intflag

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// Overflow
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intflag

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// Overflow
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Error
    /// Position: 1, Width: 1
    using ERR = BitField<1, 1>;
    constexpr uint32_t ERR_Pos = 1;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Synchronization Ready
    /// Position: 3, Width: 1
    using SYNCRDY = BitField<3, 1>;
    constexpr uint32_t SYNCRDY_Pos = 3;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Match or Capture Channel 0
    /// Position: 4, Width: 1
    using MC0 = BitField<4, 1>;
    constexpr uint32_t MC0_Pos = 4;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1
    /// Position: 5, Width: 1
    using MC1 = BitField<5, 1>;
    constexpr uint32_t MC1_Pos = 5;
    constexpr uint32_t MC1_Msk = MC1::mask;

}  // namespace intflag

/// STATUS - Status
namespace status {
    /// Stop
    /// Position: 3, Width: 1
    /// Access: read-only
    using STOP = BitField<3, 1>;
    constexpr uint32_t STOP_Pos = 3;
    constexpr uint32_t STOP_Msk = STOP::mask;

    /// Slave
    /// Position: 4, Width: 1
    /// Access: read-only
    using SLAVE = BitField<4, 1>;
    constexpr uint32_t SLAVE_Pos = 4;
    constexpr uint32_t SLAVE_Msk = SLAVE::mask;

    /// Synchronization Busy
    /// Position: 7, Width: 1
    /// Access: read-only
    using SYNCBUSY = BitField<7, 1>;
    constexpr uint32_t SYNCBUSY_Pos = 7;
    constexpr uint32_t SYNCBUSY_Msk = SYNCBUSY::mask;

}  // namespace status

/// STATUS - Status
namespace status {
    /// Stop
    /// Position: 3, Width: 1
    /// Access: read-only
    using STOP = BitField<3, 1>;
    constexpr uint32_t STOP_Pos = 3;
    constexpr uint32_t STOP_Msk = STOP::mask;

    /// Slave
    /// Position: 4, Width: 1
    /// Access: read-only
    using SLAVE = BitField<4, 1>;
    constexpr uint32_t SLAVE_Pos = 4;
    constexpr uint32_t SLAVE_Msk = SLAVE::mask;

    /// Synchronization Busy
    /// Position: 7, Width: 1
    /// Access: read-only
    using SYNCBUSY = BitField<7, 1>;
    constexpr uint32_t SYNCBUSY_Pos = 7;
    constexpr uint32_t SYNCBUSY_Msk = SYNCBUSY::mask;

}  // namespace status

/// STATUS - Status
namespace status {
    /// Stop
    /// Position: 3, Width: 1
    /// Access: read-only
    using STOP = BitField<3, 1>;
    constexpr uint32_t STOP_Pos = 3;
    constexpr uint32_t STOP_Msk = STOP::mask;

    /// Slave
    /// Position: 4, Width: 1
    /// Access: read-only
    using SLAVE = BitField<4, 1>;
    constexpr uint32_t SLAVE_Pos = 4;
    constexpr uint32_t SLAVE_Msk = SLAVE::mask;

    /// Synchronization Busy
    /// Position: 7, Width: 1
    /// Access: read-only
    using SYNCBUSY = BitField<7, 1>;
    constexpr uint32_t SYNCBUSY_Pos = 7;
    constexpr uint32_t SYNCBUSY_Msk = SYNCBUSY::mask;

}  // namespace status

/// COUNT - COUNT8 Counter Value
namespace count {
    /// Counter Value
    /// Position: 0, Width: 8
    using COUNT = BitField<0, 8>;
    constexpr uint32_t COUNT_Pos = 0;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count

/// COUNT - COUNT16 Counter Value
namespace count {
    /// Count Value
    /// Position: 0, Width: 16
    using COUNT = BitField<0, 16>;
    constexpr uint32_t COUNT_Pos = 0;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count

/// COUNT - COUNT32 Counter Value
namespace count {
    /// Count Value
    /// Position: 0, Width: 32
    using COUNT = BitField<0, 32>;
    constexpr uint32_t COUNT_Pos = 0;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count

/// PER - COUNT8 Period Value
namespace per {
    /// Period Value
    /// Position: 0, Width: 8
    using PER = BitField<0, 8>;
    constexpr uint32_t PER_Pos = 0;
    constexpr uint32_t PER_Msk = PER::mask;

}  // namespace per

/// CC[2] - COUNT8 Compare/Capture
namespace cc[2] {
    /// Compare/Capture Value
    /// Position: 0, Width: 8
    using CC = BitField<0, 8>;
    constexpr uint32_t CC_Pos = 0;
    constexpr uint32_t CC_Msk = CC::mask;

}  // namespace cc[2]

/// CC[2] - COUNT16 Compare/Capture
namespace cc[2] {
    /// Compare/Capture Value
    /// Position: 0, Width: 16
    using CC = BitField<0, 16>;
    constexpr uint32_t CC_Pos = 0;
    constexpr uint32_t CC_Msk = CC::mask;

}  // namespace cc[2]

/// CC[2] - COUNT32 Compare/Capture
namespace cc[2] {
    /// Compare/Capture Value
    /// Position: 0, Width: 32
    using CC = BitField<0, 32>;
    constexpr uint32_t CC_Pos = 0;
    constexpr uint32_t CC_Msk = CC::mask;

}  // namespace cc[2]

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::tc3
