-- VHDL for IBM SMS ALD page 12.60.20.1
-- Title: 1401 BRANCHES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/15/2020 1:56:53 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_20_1_1401_BRANCHES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_A_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE:	 in STD_LOGIC;
		PS_EXCLAM_MK_OP_MODIFIER:	 in STD_LOGIC;
		PS_RECORD_MARK_OP_MODIFIER:	 in STD_LOGIC;
		MS_EXCLAM_MK_OP_MODIFIER:	 in STD_LOGIC;
		MS_RECORD_MARK_OP_MODIFIER:	 in STD_LOGIC;
		PS_E_CH_BUSY_BUS:	 in STD_LOGIC;
		MS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_9_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_COML_AT_SYM_OP_MODIFIER:	 in STD_LOGIC;
		MS_PRT_CARR_BUSY:	 in STD_LOGIC;
		MS_1403_PRINT_BUFFER_BUSY:	 in STD_LOGIC;
		MS_TEST_READ_E_OR_F:	 out STD_LOGIC;
		MS_TEST_PUNCH_ERROR:	 out STD_LOGIC;
		MS_TEST_PRINT_ERROR:	 out STD_LOGIC;
		PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD:	 out STD_LOGIC;
		PS_1401_STOP_AND_WAIT:	 out STD_LOGIC;
		PS_COML_AT_OR_9_SYMBOL_OP_MOD:	 out STD_LOGIC);
end ALD_12_60_20_1_1401_BRANCHES_ACC;

architecture behavioral of ALD_12_60_20_1_1401_BRANCHES_ACC is 

	signal OUT_5A_D: STD_LOGIC;
	signal OUT_5B_G: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_5D_K: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_4F_P: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_5H_K: STD_LOGIC;

begin

	OUT_5A_D <= NOT(PS_1401_COND_TEST_OP_CODE AND PS_A_SYMBOL_OP_MODIFIER );
	OUT_5B_G <= NOT(PS_1401_COND_TEST_OP_CODE AND PS_EXCLAM_MK_OP_MODIFIER );
	OUT_5C_C <= NOT(PS_1401_COND_TEST_OP_CODE AND PS_RECORD_MARK_OP_MODIFIER );
	OUT_5D_K <= NOT(MS_EXCLAM_MK_OP_MODIFIER AND MS_RECORD_MARK_OP_MODIFIER );
	OUT_4E_P <= NOT(OUT_5D_K AND PS_E_CH_BUSY_BUS );
	OUT_3E_D <= NOT(OUT_4E_P AND OUT_4F_P AND OUT_4G_R );

	SingleShot_4F: entity SingleShot
	    generic map(PULSETIME => 3000, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		IN3 => MS_LOGIC_GATE_D_1,	-- Pin L
		OUT1 => OUT_4F_P,
		IN1 => OPEN,
		IN2 => OPEN );

	OUT_5G_P <= NOT(MS_9_SYMBOL_OP_MODIFIER AND MS_COML_AT_SYM_OP_MODIFIER );
	OUT_4G_R <= NOT(OUT_5G_P AND OUT_5H_K );
	OUT_5H_K <= NOT(MS_PRT_CARR_BUSY AND MS_1403_PRINT_BUFFER_BUSY );

	MS_TEST_READ_E_OR_F <= OUT_5A_D;
	MS_TEST_PUNCH_ERROR <= OUT_5B_G;
	MS_TEST_PRINT_ERROR <= OUT_5C_C;
	PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD <= OUT_5D_K;
	PS_1401_STOP_AND_WAIT <= OUT_3E_D;
	PS_COML_AT_OR_9_SYMBOL_OP_MOD <= OUT_5G_P;


end;
