#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 15 09:10:51 2022
# Process ID: 2752
# Current directory: E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/_000_distance_meter.runs/synth_1
# Command line: vivado.exe -log distance_meter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source distance_meter.tcl
# Log file: E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/_000_distance_meter.runs/synth_1/distance_meter.vds
# Journal file: E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/_000_distance_meter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source distance_meter.tcl -notrace
Command: synth_design -top distance_meter -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19120 
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_display with formal parameter declaration list [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/nixie_display.v:34]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 405.438 ; gain = 112.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'distance_meter' [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/distance_meter.v:8]
INFO: [Synth 8-6157] synthesizing module 'ultrasound_ctrl' [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/ultrasound_ctrl.v:8]
	Parameter CNT_10US_MAX bound to: 9'b111110100 
	Parameter CNT_100MS_MAX bound to: 23'b10011000100101101000000 
INFO: [Synth 8-6155] done synthesizing module 'ultrasound_ctrl' (1#1) [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/ultrasound_ctrl.v:8]
INFO: [Synth 8-6157] synthesizing module 'filter' [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/filter.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter' (2#1) [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/filter.v:8]
INFO: [Synth 8-6157] synthesizing module 'beep_led_alarm' [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/beep_led_alarm.v:12]
	Parameter CNT_1KHZ_MAX bound to: 15'b110000110101000 
	Parameter CNT_500HZ_MAX bound to: 16'b1100001101010000 
INFO: [Synth 8-6155] done synthesizing module 'beep_led_alarm' (3#1) [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/beep_led_alarm.v:12]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/bin_to_bcd.v:8]
	Parameter SHIFT_CNT_MAX bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (4#1) [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/bin_to_bcd.v:8]
INFO: [Synth 8-6157] synthesizing module 'nixie_display' [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/nixie_display.v:9]
	Parameter CNT_1MS_MAX bound to: 16'b1100001101010000 
	Parameter _0 bound to: 8'b00111111 
	Parameter _1 bound to: 8'b00000110 
	Parameter _2 bound to: 8'b01011011 
	Parameter _3 bound to: 8'b01001111 
	Parameter _4 bound to: 8'b01100110 
	Parameter _5 bound to: 8'b01101101 
	Parameter _6 bound to: 8'b01111101 
	Parameter _7 bound to: 8'b00000111 
	Parameter _8 bound to: 8'b01111111 
	Parameter _9 bound to: 8'b01101111 
	Parameter CNT_1S_MAX bound to: 26'b10111110101111000010000000 
INFO: [Synth 8-6155] done synthesizing module 'nixie_display' (5#1) [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/nixie_display.v:9]
INFO: [Synth 8-6155] done synthesizing module 'distance_meter' (6#1) [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/distance_meter.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 439.027 ; gain = 146.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 439.027 ; gain = 146.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 439.027 ; gain = 146.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/_000_distance_meter.srcs/constrs_1/new/distance_meter.xdc]
Finished Parsing XDC File [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/_000_distance_meter.srcs/constrs_1/new/distance_meter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/_000_distance_meter.srcs/constrs_1/new/distance_meter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/distance_meter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/distance_meter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.402 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.402 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 776.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 776.402 ; gain = 483.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 776.402 ; gain = 483.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 776.402 ; gain = 483.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 776.402 ; gain = 483.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ultrasound_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 8     
Module beep_led_alarm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module bin_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
Module nixie_display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP ultrasound_ctrl_inst_1/data_bin1, operation Mode is: A*(B:0x22).
DSP Report: operator ultrasound_ctrl_inst_1/data_bin1 is absorbed into DSP ultrasound_ctrl_inst_1/data_bin1.
WARNING: [Synth 8-3917] design distance_meter has port nixie_seg[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 776.402 ; gain = 483.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultrasound_ctrl | A*(B:0x22)  | 21     | 6      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/ultrasound_ctrl.v:69]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 819.895 ; gain = 527.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 820.688 ; gain = 527.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/rtl/ultrasound_ctrl.v:69]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    82|
|3     |DSP48E1 |     1|
|4     |LUT1    |     9|
|5     |LUT2    |   105|
|6     |LUT3    |   171|
|7     |LUT4    |    98|
|8     |LUT5    |    77|
|9     |LUT6    |   119|
|10    |FDCE    |   305|
|11    |IBUF    |     3|
|12    |OBUF    |    15|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                |   986|
|2     |  beep_led_alarm_inst_1  |beep_led_alarm  |    73|
|3     |  bin_to_bcd_inst_1      |bin_to_bcd      |    94|
|4     |  filter_inst_1          |filter          |   233|
|5     |  nixie_display_inst_1   |nixie_display   |    55|
|6     |  ultrasound_ctrl_inst_1 |ultrasound_ctrl |   512|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 845.648 ; gain = 552.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 845.648 ; gain = 215.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 845.648 ; gain = 552.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 845.648 ; gain = 566.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 845.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_project/Xilinx_Artix7/_000_distance_meter/_000_distance_meter.runs/synth_1/distance_meter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file distance_meter_utilization_synth.rpt -pb distance_meter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 15 09:11:22 2022...
