#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 25 12:09:12 2024
# Process ID: 14812
# Current directory: C:/Users/haoxu/Documents/m152a/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18196 C:\Users\haoxu\Documents\m152a\lab1\lab1.xpr
# Log file: C:/Users/haoxu/Documents/m152a/lab1/vivado.log
# Journal file: C:/Users/haoxu/Documents/m152a/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/haoxu/Documents/m152a/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 891.254 ; gain = 131.352
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim/seq.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/model_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2458] undeclared symbol tfifo_wr, assumed default net type wire [C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b8548192f84475aa525fe42fb55ce5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" Line 1. Module basys3_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.model_uart(baud=1000000,name="UA...
Compiling module xil_defaultlib.seq_rf_default
Compiling module xil_defaultlib.seq_add_default
Compiling module xil_defaultlib.seq_mult_default
Compiling module xil_defaultlib.seq_alu_default
Compiling module xil_defaultlib.seq_default
Compiling module xil_defaultlib.uart_fifo
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_top_default
Compiling module xil_defaultlib.basys3_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 25 12:12:03 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         5 ... led output changed to 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 937.137 ; gain = 10.027
run all
   1501000 ... Running instruction 00000100
   5243925 ... instruction 00000100 executed
   5243925 ... led output changed to 00000001
   6001000 ... Running instruction 00000000
   9176085 ... instruction 00000000 executed
   9176085 ... led output changed to 00000010
  10501000 ... Running instruction 00010011
  14418965 ... instruction 00010011 executed
  14418965 ... led output changed to 00000011
  15001000 ... Running instruction 10000110
  18351125 ... instruction 10000110 executed
  18351125 ... led output changed to 00000100
  19501000 ... Running instruction 01100011
  23594005 ... instruction 01100011 executed
  23594005 ... led output changed to 00000101
  24001000 ... Running instruction 11000000
  27526165 ... instruction 11000000 executed
  27526165 ... led output changed to 00000110
  27578775 UART0 Received byte 30303430 ( 0040 )
  28501000 ... Running instruction 11010000
  31458325 ... instruction 11010000 executed
  31458325 ... led output changed to 00000111
  31510935 UART0 Received byte 30303033 ( 0003 )
  33001000 ... Running instruction 11100000
  36701205 ... instruction 11100000 executed
  36701205 ... led output changed to 00001000
  36753815 UART0 Received byte 30304330 ( 00C0 )
  37501000 ... Running instruction 11110000
  40633365 ... instruction 11110000 executed
  40633365 ... led output changed to 00001001
  40685975 UART0 Received byte 30313030 ( 0100 )
$finish called at time : 42002 us : File "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" Line 55
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 959.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim/seq.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/model_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2458] undeclared symbol tfifo_wr, assumed default net type wire [C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b8548192f84475aa525fe42fb55ce5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" Line 1. Module basys3_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.model_uart(baud=1000000,name="UA...
Compiling module xil_defaultlib.seq_rf_default
Compiling module xil_defaultlib.seq_add_default
Compiling module xil_defaultlib.seq_mult_default
Compiling module xil_defaultlib.seq_alu_default
Compiling module xil_defaultlib.seq_default
Compiling module xil_defaultlib.uart_fifo
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_top_default
Compiling module xil_defaultlib.basys3_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         5 ... led output changed to 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
   1501000 ... Running instruction 00000100
   5243925 ... instruction 00000100 executed
   5243925 ... led output changed to 00000001
   6001000 ... Running instruction 00000000
   9176085 ... instruction 00000000 executed
   9176085 ... led output changed to 00000010
  10501000 ... Running instruction 00010011
  14418965 ... instruction 00010011 executed
  14418965 ... led output changed to 00000011
  15001000 ... Running instruction 10000110
  18351125 ... instruction 10000110 executed
  18351125 ... led output changed to 00000100
  19501000 ... Running instruction 01100011
  23594005 ... instruction 01100011 executed
  23594005 ... led output changed to 00000101
  24001000 ... Running instruction 11000000
  27526165 ... instruction 11000000 executed
  27526165 ... led output changed to 00000110
  27578775 UART0 Received byte 30303430 ( 0040 )
  28501000 ... Running instruction 11010000
  31458325 ... instruction 11010000 executed
  31458325 ... led output changed to 00000111
  31510935 UART0 Received byte 30303033 ( 0003 )
  33001000 ... Running instruction 11100000
  36701205 ... instruction 11100000 executed
  36701205 ... led output changed to 00001000
  36753815 UART0 Received byte 30304330 ( 00C0 )
  37501000 ... Running instruction 11110000
  40633365 ... instruction 11110000 executed
  40633365 ... led output changed to 00001001
  40685975 UART0 Received byte 30313030 ( 0100 )
$finish called at time : 42002 us : File "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" Line 55
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 969.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim/seq.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/model_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2458] undeclared symbol tfifo_wr, assumed default net type wire [C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b8548192f84475aa525fe42fb55ce5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" Line 1. Module basys3_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.model_uart(baud=1000000,name="UA...
Compiling module xil_defaultlib.seq_rf_default
Compiling module xil_defaultlib.seq_add_default
Compiling module xil_defaultlib.seq_mult_default
Compiling module xil_defaultlib.seq_alu_default
Compiling module xil_defaultlib.seq_default
Compiling module xil_defaultlib.uart_fifo
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_top_default
Compiling module xil_defaultlib.basys3_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         5 ... led output changed to 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
   1501000 ... Running instruction 00000100
   5243925 ... instruction 00000100 executed
   5243925 ... led output changed to 00000001
   6001000 ... Running instruction 00000000
   9176085 ... instruction 00000000 executed
   9176085 ... led output changed to 00000010
  10501000 ... Running instruction 00010011
  14418965 ... instruction 00010011 executed
  14418965 ... led output changed to 00000011
  15001000 ... Running instruction 10000110
  18351125 ... instruction 10000110 executed
  18351125 ... led output changed to 00000100
  19501000 ... Running instruction 01100011
  23594005 ... instruction 01100011 executed
  23594005 ... led output changed to 00000101
  24001000 ... Running instruction 11000000
  27526165 ... instruction 11000000 executed
  27526165 ... led output changed to 00000110
  27578775 UART0 Received byte 30303430 ( 0040 )
  28501000 ... Running instruction 11010000
  31458325 ... instruction 11010000 executed
  31458325 ... led output changed to 00000111
  31510935 UART0 Received byte 30303033 ( 0003 )
  33001000 ... Running instruction 11100000
  36701205 ... instruction 11100000 executed
  36701205 ... led output changed to 00001000
  36753815 UART0 Received byte 30304330 ( 00C0 )
  37501000 ... Running instruction 11110000
  40633365 ... instruction 11110000 executed
  40633365 ... led output changed to 00001001
  40685975 UART0 Received byte 30313030 ( 0100 )
$finish called at time : 42002 us : File "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" Line 55
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 974.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim/seq.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/model_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/seq_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2458] undeclared symbol tfifo_wr, assumed default net type wire [C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/uart_top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b8548192f84475aa525fe42fb55ce5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/rtl/basys3.v" Line 1. Module basys3_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.model_uart(baud=1000000,name="UA...
Compiling module xil_defaultlib.seq_rf_default
Compiling module xil_defaultlib.seq_add_default
Compiling module xil_defaultlib.seq_mult_default
Compiling module xil_defaultlib.seq_alu_default
Compiling module xil_defaultlib.seq_default
Compiling module xil_defaultlib.uart_fifo
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_top_default
Compiling module xil_defaultlib.basys3_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         5 ... led output changed to 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
   1501000 ... Running instruction 00000000
   5243925 ... instruction 00000000 executed
   5243925 ... led output changed to 00000001
   6001000 ... Running instruction 11000000
   9176085 ... instruction 11000000 executed
   9176085 ... led output changed to 00000010
   9228695 UART0 Received byte 30303030 ( 0000 )
  10501000 ... Running instruction 00010001
  14418965 ... instruction 00010001 executed
  14418965 ... led output changed to 00000011
  15001000 ... Running instruction 11010000
  18351125 ... instruction 11010000 executed
  18351125 ... led output changed to 00000100
  18403735 UART0 Received byte 30303031 ( 0001 )
  19501000 ... Running instruction 01000110
  23594005 ... instruction 01000110 executed
  23594005 ... led output changed to 00000101
  24001000 ... Running instruction 11100000
  27526165 ... instruction 11100000 executed
  27526165 ... led output changed to 00000110
  27578775 UART0 Received byte 30303031 ( 0001 )
  28501000 ... Running instruction 01011011
  31458325 ... instruction 01011011 executed
  31458325 ... led output changed to 00000111
  33001000 ... Running instruction 11110000
  36701205 ... instruction 11110000 executed
  36701205 ... led output changed to 00001000
  36753815 UART0 Received byte 30303032 ( 0002 )
  37501000 ... Running instruction 01101100
  40633365 ... instruction 01101100 executed
  40633365 ... led output changed to 00001001
  42001000 ... Running instruction 11000000
  45876245 ... instruction 11000000 executed
  45876245 ... led output changed to 00001010
  45928855 UART0 Received byte 30303033 ( 0003 )
  46501000 ... Running instruction 01001101
  49808405 ... instruction 01001101 executed
  49808405 ... led output changed to 00001011
  51001000 ... Running instruction 11010000
  55051285 ... instruction 11010000 executed
  55051285 ... led output changed to 00001100
  55103895 UART0 Received byte 30303035 ( 0005 )
  55501000 ... Running instruction 01000110
  58983445 ... instruction 01000110 executed
  58983445 ... led output changed to 00001101
  60001000 ... Running instruction 11100000
  62915605 ... instruction 11100000 executed
  62915605 ... led output changed to 00001110
  62968215 UART0 Received byte 30303038 ( 0008 )
  64501000 ... Running instruction 01011011
  68158485 ... instruction 01011011 executed
  68158485 ... led output changed to 00001111
  69001000 ... Running instruction 11110000
  72090645 ... instruction 11110000 executed
  72090645 ... led output changed to 00010000
  72143255 UART0 Received byte 30303044 ( 000D )
  73501000 ... Running instruction 01101100
  77333525 ... instruction 01101100 executed
  77333525 ... led output changed to 00010001
  78001000 ... Running instruction 11000000
  81265685 ... instruction 11000000 executed
  81265685 ... led output changed to 00010010
  81318295 UART0 Received byte 30303135 ( 0015 )
  82501000 ... Running instruction 01110001
  86508565 ... instruction 01110001 executed
  86508565 ... led output changed to 00010011
  87001000 ... Running instruction 11010000
  90440725 ... instruction 11010000 executed
  90440725 ... led output changed to 00010100
  90493335 UART0 Received byte 30303232 ( 0022 )
$finish called at time : 91502 us : File "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" Line 54
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 982.051 ; gain = 6.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim/seq.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b8548192f84475aa525fe42fb55ce5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         5 ... led output changed to 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
   1501000 ... Running instruction 00000000
   5243925 ... instruction 00000000 executed
   5243925 ... led output changed to 00000001
   6001000 ... Running instruction 11000000
   9176085 ... instruction 11000000 executed
   9176085 ... led output changed to 00000010
   9228695 UART0 Received byte 30303030 ( 0000 )
  10501000 ... Running instruction 00010001
  14418965 ... instruction 00010001 executed
  14418965 ... led output changed to 00000011
  15001000 ... Running instruction 11010000
  18351125 ... instruction 11010000 executed
  18351125 ... led output changed to 00000100
  18403735 UART0 Received byte 30303031 ( 0001 )
  19501000 ... Running instruction 01000110
  23594005 ... instruction 01000110 executed
  23594005 ... led output changed to 00000101
  24001000 ... Running instruction 11100000
  27526165 ... instruction 11100000 executed
  27526165 ... led output changed to 00000110
  27578775 UART0 Received byte 30303031 ( 0001 )
  28501000 ... Running instruction 01011011
  31458325 ... instruction 01011011 executed
  31458325 ... led output changed to 00000111
  33001000 ... Running instruction 11110000
  36701205 ... instruction 11110000 executed
  36701205 ... led output changed to 00001000
  36753815 UART0 Received byte 30303032 ( 0002 )
  37501000 ... Running instruction 01101100
  40633365 ... instruction 01101100 executed
  40633365 ... led output changed to 00001001
  42001000 ... Running instruction 11000000
  45876245 ... instruction 11000000 executed
  45876245 ... led output changed to 00001010
  45928855 UART0 Received byte 30303033 ( 0003 )
  46501000 ... Running instruction 01001101
  49808405 ... instruction 01001101 executed
  49808405 ... led output changed to 00001011
  51001000 ... Running instruction 11010000
  55051285 ... instruction 11010000 executed
  55051285 ... led output changed to 00001100
  55103895 UART0 Received byte 30303035 ( 0005 )
  55501000 ... Running instruction 01000110
  58983445 ... instruction 01000110 executed
  58983445 ... led output changed to 00001101
  60001000 ... Running instruction 11100000
  62915605 ... instruction 11100000 executed
  62915605 ... led output changed to 00001110
  62968215 UART0 Received byte 30303038 ( 0008 )
  64501000 ... Running instruction 01011011
  68158485 ... instruction 01011011 executed
  68158485 ... led output changed to 00001111
  69001000 ... Running instruction 11110000
  72090645 ... instruction 11110000 executed
  72090645 ... led output changed to 00010000
  72143255 UART0 Received byte 30303044 ( 000D )
  73501000 ... Running instruction 01101100
  77333525 ... instruction 01101100 executed
  77333525 ... led output changed to 00010001
  78001000 ... Running instruction 11000000
  81265685 ... instruction 11000000 executed
  81265685 ... led output changed to 00010010
  81318295 UART0 Received byte 30303135 ( 0015 )
  82501000 ... Running instruction 01110001
  86508565 ... instruction 01110001 executed
  86508565 ... led output changed to 00010011
  87001000 ... Running instruction 11010000
  90440725 ... instruction 11010000 executed
  90440725 ... led output changed to 00010100
  90493335 UART0 Received byte 30303232 ( 0022 )
$finish called at time : 91502 us : File "C:/Users/haoxu/Downloads/Lab1/Lab1/Src_lab1/tb/tb.v" Line 54
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 984.895 ; gain = 1.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 25 14:17:54 2024...
