{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606548134249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606548134249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:22:13 2020 " "Processing started: Sat Nov 28 14:22:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606548134249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606548134249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16bit_Processer -c 16bit_Processer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16bit_Processer -c 16bit_Processer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606548134250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606548134932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/lab3/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/lab3/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Lab3/RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab4/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab4/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "../../Lab4/DMEM.v" "" { Text "F:/Lab4/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/VerilogHDL/Lab4/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "F:/VerilogHDL/Lab4/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft1.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft1 " "Found entity 1: ShiftLeft1" {  } { { "ShiftLeft1.v" "" { Text "F:/VerilogHDL/Lab4/ShiftLeft1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addconst.v 1 1 " "Found 1 design units, including 1 entities, in source file addconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddConst " "Found entity 1: AddConst" {  } { { "AddConst.v" "" { Text "F:/VerilogHDL/Lab4/AddConst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc2.v 1 1 " "Found 1 design units, including 1 entities, in source file inc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc2 " "Found entity 1: Inc2" {  } { { "Inc2.v" "" { Text "F:/VerilogHDL/Lab4/Inc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5bit " "Found entity 1: Mux5bit" {  } { { "Mux5bit.v" "" { Text "F:/VerilogHDL/Lab4/Mux5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit " "Found entity 1: Mux16bit" {  } { { "Mux16bit.v" "" { Text "F:/VerilogHDL/Lab4/Mux16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "F:/VerilogHDL/Lab4/Datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3bit " "Found entity 1: Mux3bit" {  } { { "Mux3bit.v" "" { Text "F:/VerilogHDL/Lab4/Mux3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processer_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processer_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processer_Controller " "Found entity 1: Processer_Controller" {  } { { "Processer_Controller.v" "" { Text "F:/VerilogHDL/Lab4/Processer_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processer_16bit " "Found entity 1: Processer_16bit" {  } { { "Processer_16bit.v" "" { Text "F:/VerilogHDL/Lab4/Processer_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "F:/VerilogHDL/Lab4/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activate.v 1 1 " "Found 1 design units, including 1 entities, in source file activate.v" { { "Info" "ISGN_ENTITY_NAME" "1 activate " "Found entity 1: activate" {  } { { "activate.v" "" { Text "F:/VerilogHDL/Lab4/activate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606548135121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606548135121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processer_16bit " "Elaborating entity \"Processer_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606548135217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processer_Controller Processer_Controller:Processer_Controller_inst0 " "Elaborating entity \"Processer_Controller\" for hierarchy \"Processer_Controller:Processer_Controller_inst0\"" {  } { { "Processer_16bit.v" "Processer_Controller_inst0" { Text "F:/VerilogHDL/Lab4/Processer_16bit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath_inst1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath_inst1\"" {  } { { "Processer_16bit.v" "Datapath_inst1" { Text "F:/VerilogHDL/Lab4/Processer_16bit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5bit Datapath:Datapath_inst1\|Mux5bit:PCSrcBlock " "Elaborating entity \"Mux5bit\" for hierarchy \"Datapath:Datapath_inst1\|Mux5bit:PCSrcBlock\"" {  } { { "Datapath.v" "PCSrcBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Datapath:Datapath_inst1\|PC:PCBlock " "Elaborating entity \"PC\" for hierarchy \"Datapath:Datapath_inst1\|PC:PCBlock\"" {  } { { "Datapath.v" "PCBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc2 Datapath:Datapath_inst1\|Inc2:Inc2Block " "Elaborating entity \"Inc2\" for hierarchy \"Datapath:Datapath_inst1\|Inc2:Inc2Block\"" {  } { { "Datapath.v" "Inc2Block" { Text "F:/VerilogHDL/Lab4/Datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM Datapath:Datapath_inst1\|IMEM:IMEMBlock " "Elaborating entity \"IMEM\" for hierarchy \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\"" {  } { { "Datapath.v" "IMEMBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135291 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 IMEM.v(6) " "Net \"rom.data_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606548135293 "|Processer_16bit|Datapath:Datapath_inst1|IMEM:IMEM_inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 IMEM.v(6) " "Net \"rom.waddr_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606548135293 "|Processer_16bit|Datapath:Datapath_inst1|IMEM:IMEM_inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 IMEM.v(6) " "Net \"rom.we_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606548135293 "|Processer_16bit|Datapath:Datapath_inst1|IMEM:IMEM_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3bit Datapath:Datapath_inst1\|Mux3bit:RegSrcBlock " "Elaborating entity \"Mux3bit\" for hierarchy \"Datapath:Datapath_inst1\|Mux3bit:RegSrcBlock\"" {  } { { "Datapath.v" "RegSrcBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:Datapath_inst1\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:Datapath_inst1\|RegisterFile:RF\"" {  } { { "Datapath.v" "RF" { Text "F:/VerilogHDL/Lab4/Datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend Datapath:Datapath_inst1\|SignExtend:SignExtendBlock " "Elaborating entity \"SignExtend\" for hierarchy \"Datapath:Datapath_inst1\|SignExtend:SignExtendBlock\"" {  } { { "Datapath.v" "SignExtendBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft1 Datapath:Datapath_inst1\|ShiftLeft1:SL1 " "Elaborating entity \"ShiftLeft1\" for hierarchy \"Datapath:Datapath_inst1\|ShiftLeft1:SL1\"" {  } { { "Datapath.v" "SL1" { Text "F:/VerilogHDL/Lab4/Datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddConst Datapath:Datapath_inst1\|AddConst:AddConstBlock " "Elaborating entity \"AddConst\" for hierarchy \"Datapath:Datapath_inst1\|AddConst:AddConstBlock\"" {  } { { "Datapath.v" "AddConstBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit Datapath:Datapath_inst1\|Mux16bit:ALUSrcBlock " "Elaborating entity \"Mux16bit\" for hierarchy \"Datapath:Datapath_inst1\|Mux16bit:ALUSrcBlock\"" {  } { { "Datapath.v" "ALUSrcBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:Datapath_inst1\|ALU:ALUBlock " "Elaborating entity \"ALU\" for hierarchy \"Datapath:Datapath_inst1\|ALU:ALUBlock\"" {  } { { "Datapath.v" "ALUBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM Datapath:Datapath_inst1\|DMEM:DMEMBlock " "Elaborating entity \"DMEM\" for hierarchy \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\"" {  } { { "Datapath.v" "DMEMBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606548135364 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom " "RAM logic \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom\" is uninferred due to inappropriate RAM size" {  } { { "IMEM.v" "rom" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1606548135809 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem " "RAM logic \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem\" is uninferred due to inappropriate RAM size" {  } { { "../../Lab4/DMEM.v" "dmem" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1606548135809 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1606548135809 ""}
