 
****************************************
Report : qor
Design : FIR
Version: I-2013.12-SP5-5
Date   : Mon May 14 20:45:09 2018
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.46
  Critical Path Slack:           2.38
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.37
  Critical Path Slack:           3.63
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          4.89
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        973
  Leaf Cell Count:               2954
  Buf/Inv Cell Count:             645
  Buf Cell Count:                  25
  Inv Cell Count:                 620
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2446
  Sequential Cell Count:          508
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2800.714013
  Noncombinational Area:  2643.508070
  Buf/Inv Area:            353.780003
  Total Buffer Area:            22.34
  Total Inverter Area:         331.44
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              5444.222083
  Design Area:            5444.222083


  Design Rules
  -----------------------------------
  Total Number of Nets:          3142
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX109

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                6.33
  Overall Compile Wall Clock Time:    19.21

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
