#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec 29 01:21:30 2024
# Process ID: 20812
# Current directory: D:/FPGA_Learning_Journey/Pro/UART/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22596 D:\FPGA_Learning_Journey\Pro\UART\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/UART/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/UART/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/UART/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
reset_project
update_compile_order -fileset sources_1
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 01:25:05 2024...
