<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='187' type='void llvm::CodeGenRegister::addSubRegsPreOrder(SetVector&lt;const llvm::CodeGenRegister *&gt; &amp; OSet, llvm::CodeGenRegBank &amp; ) const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='186'>// Add sub-registers to OSet following a pre-order defined by the .td file.</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='576' ll='589' type='void llvm::CodeGenRegister::addSubRegsPreOrder(SetVector&lt;const llvm::CodeGenRegister *&gt; &amp; OSet, llvm::CodeGenRegBank &amp; RegBank) const'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='583' u='c' c='_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2369' u='c' c='_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='904' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
