|CPU
CLOCK_50 => CII_Starter_USB_API:inst.CLOCK_50
CLOCK_50 => Laser_Controller:inst10.iCLOCK
EXT_CLOCK => CII_Starter_USB_API:inst.EXT_CLOCK
MainsTrigIn => Laser_Controller:inst10.iMAINS_PHASE
MainsTrigIn => LEDG[7].DATAIN
LaserLockIn397_1 => Laser_Controller:inst10.iLaser397aLock
LaserLockIn397_2 => Laser_Controller:inst10.iLaser397bLock
LaserLockInRedSC => Laser_Controller:inst10.iLaser854Lock
LaserLockIn729 => inst18.IN0
LaserLockIn729 => inst12.IN0
PMT_In_A => lpm_counter0:inst1.clock
PMT_In_A => HEX0[0].DATAIN
PMT_In_B => lpm_counter0:inst9.clock
PMT_In_B => HEX1[0].DATAIN
SerialIn => CII_Starter_USB_API:inst.rx_line
CLOCK_24[0] => CII_Starter_USB_API:inst.CLOCK_24[0]
CLOCK_24[1] => CII_Starter_USB_API:inst.CLOCK_24[1]
CLOCK_27[0] => CII_Starter_USB_API:inst.CLOCK_27[0]
CLOCK_27[1] => CII_Starter_USB_API:inst.CLOCK_27[1]
DRAM_DQ[0] <> CII_Starter_USB_API:inst.DRAM_DQ[0]
DRAM_DQ[1] <> CII_Starter_USB_API:inst.DRAM_DQ[1]
DRAM_DQ[2] <> CII_Starter_USB_API:inst.DRAM_DQ[2]
DRAM_DQ[3] <> CII_Starter_USB_API:inst.DRAM_DQ[3]
DRAM_DQ[4] <> CII_Starter_USB_API:inst.DRAM_DQ[4]
DRAM_DQ[5] <> CII_Starter_USB_API:inst.DRAM_DQ[5]
DRAM_DQ[6] <> CII_Starter_USB_API:inst.DRAM_DQ[6]
DRAM_DQ[7] <> CII_Starter_USB_API:inst.DRAM_DQ[7]
DRAM_DQ[8] <> CII_Starter_USB_API:inst.DRAM_DQ[8]
DRAM_DQ[9] <> CII_Starter_USB_API:inst.DRAM_DQ[9]
DRAM_DQ[10] <> CII_Starter_USB_API:inst.DRAM_DQ[10]
DRAM_DQ[11] <> CII_Starter_USB_API:inst.DRAM_DQ[11]
DRAM_DQ[12] <> CII_Starter_USB_API:inst.DRAM_DQ[12]
DRAM_DQ[13] <> CII_Starter_USB_API:inst.DRAM_DQ[13]
DRAM_DQ[14] <> CII_Starter_USB_API:inst.DRAM_DQ[14]
DRAM_DQ[15] <> CII_Starter_USB_API:inst.DRAM_DQ[15]
FL_DQ[0] <> CII_Starter_USB_API:inst.FL_DQ[0]
FL_DQ[1] <> CII_Starter_USB_API:inst.FL_DQ[1]
FL_DQ[2] <> CII_Starter_USB_API:inst.FL_DQ[2]
FL_DQ[3] <> CII_Starter_USB_API:inst.FL_DQ[3]
FL_DQ[4] <> CII_Starter_USB_API:inst.FL_DQ[4]
FL_DQ[5] <> CII_Starter_USB_API:inst.FL_DQ[5]
FL_DQ[6] <> CII_Starter_USB_API:inst.FL_DQ[6]
FL_DQ[7] <> CII_Starter_USB_API:inst.FL_DQ[7]
KEY[0] => CII_Starter_USB_API:inst.KEY[0]
KEY[1] => CII_Starter_USB_API:inst.KEY[1]
KEY[2] => CII_Starter_USB_API:inst.KEY[2]
KEY[3] => CII_Starter_USB_API:inst.KEY[3]
SRAM_DQ[0] <> CII_Starter_USB_API:inst.SRAM_DQ[0]
SRAM_DQ[1] <> CII_Starter_USB_API:inst.SRAM_DQ[1]
SRAM_DQ[2] <> CII_Starter_USB_API:inst.SRAM_DQ[2]
SRAM_DQ[3] <> CII_Starter_USB_API:inst.SRAM_DQ[3]
SRAM_DQ[4] <> CII_Starter_USB_API:inst.SRAM_DQ[4]
SRAM_DQ[5] <> CII_Starter_USB_API:inst.SRAM_DQ[5]
SRAM_DQ[6] <> CII_Starter_USB_API:inst.SRAM_DQ[6]
SRAM_DQ[7] <> CII_Starter_USB_API:inst.SRAM_DQ[7]
SRAM_DQ[8] <> CII_Starter_USB_API:inst.SRAM_DQ[8]
SRAM_DQ[9] <> CII_Starter_USB_API:inst.SRAM_DQ[9]
SRAM_DQ[10] <> CII_Starter_USB_API:inst.SRAM_DQ[10]
SRAM_DQ[11] <> CII_Starter_USB_API:inst.SRAM_DQ[11]
SRAM_DQ[12] <> CII_Starter_USB_API:inst.SRAM_DQ[12]
SRAM_DQ[13] <> CII_Starter_USB_API:inst.SRAM_DQ[13]
SRAM_DQ[14] <> CII_Starter_USB_API:inst.SRAM_DQ[14]
SRAM_DQ[15] <> CII_Starter_USB_API:inst.SRAM_DQ[15]


|CPU|CII_Starter_USB_API:inst
CLOCK_24[0] => ~NO_FANOUT~
CLOCK_24[1] => ~NO_FANOUT~
CLOCK_27[0] => ~NO_FANOUT~
CLOCK_27[1] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN5
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN4
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
UART_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> Multi_Sdram:u3.port28
DRAM_DQ[1] <> Multi_Sdram:u3.port28
DRAM_DQ[2] <> Multi_Sdram:u3.port28
DRAM_DQ[3] <> Multi_Sdram:u3.port28
DRAM_DQ[4] <> Multi_Sdram:u3.port28
DRAM_DQ[5] <> Multi_Sdram:u3.port28
DRAM_DQ[6] <> Multi_Sdram:u3.port28
DRAM_DQ[7] <> Multi_Sdram:u3.port28
DRAM_DQ[8] <> Multi_Sdram:u3.port28
DRAM_DQ[9] <> Multi_Sdram:u3.port28
DRAM_DQ[10] <> Multi_Sdram:u3.port28
DRAM_DQ[11] <> Multi_Sdram:u3.port28
DRAM_DQ[12] <> Multi_Sdram:u3.port28
DRAM_DQ[13] <> Multi_Sdram:u3.port28
DRAM_DQ[14] <> Multi_Sdram:u3.port28
DRAM_DQ[15] <> Multi_Sdram:u3.port28
FL_DQ[0] <> Multi_Flash:u2.port15
FL_DQ[1] <> Multi_Flash:u2.port15
FL_DQ[2] <> Multi_Flash:u2.port15
FL_DQ[3] <> Multi_Flash:u2.port15
FL_DQ[4] <> Multi_Flash:u2.port15
FL_DQ[5] <> Multi_Flash:u2.port15
FL_DQ[6] <> Multi_Flash:u2.port15
FL_DQ[7] <> Multi_Flash:u2.port15
SRAM_DQ[0] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[1] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[2] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[3] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[4] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[5] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[6] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[7] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[8] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[9] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[10] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[11] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[12] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[13] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[14] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[15] <> Multi_Sram:u6.SRAM_DQ
SD_DAT <> SD_DAT
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
TDI => ~NO_FANOUT~
TCK => TCK.IN1
TCS => ~NO_FANOUT~
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]
SD_ADDR[0] => SD_ADDR[0].IN1
SD_ADDR[1] => SD_ADDR[1].IN1
SD_ADDR[2] => SD_ADDR[2].IN1
SD_ADDR[3] => SD_ADDR[3].IN1
SD_ADDR[4] => SD_ADDR[4].IN1
SD_ADDR[5] => SD_ADDR[5].IN1
SD_ADDR[6] => SD_ADDR[6].IN1
SD_ADDR[7] => SD_ADDR[7].IN1
SD_ADDR[8] => SD_ADDR[8].IN1
SD_ADDR[9] => SD_ADDR[9].IN1
SD_ADDR[10] => SD_ADDR[10].IN1
SD_ADDR[11] => SD_ADDR[11].IN1
SD_ADDR[12] => SD_ADDR[12].IN1
SD_ADDR[13] => SD_ADDR[13].IN1
SD_ADDR[14] => SD_ADDR[14].IN1
SD_ADDR[15] => SD_ADDR[15].IN1
SD_ADDR[16] => SD_ADDR[16].IN1
SD_ADDR[17] => SD_ADDR[17].IN1
SD_ADDR[18] => SD_ADDR[18].IN1
SD_ADDR[19] => SD_ADDR[19].IN1
SD_ADDR[20] => SD_ADDR[20].IN1
SD_ADDR[21] => SD_ADDR[21].IN1
SD_DATA_REQUEST => SD_DATA_REQUEST.IN1
iCountReady => iCountReady.IN1
iCountData[0] => iCountData[0].IN1
iCountData[1] => iCountData[1].IN1
iCountData[2] => iCountData[2].IN1
iCountData[3] => iCountData[3].IN1
iCountData[4] => iCountData[4].IN1
iCountData[5] => iCountData[5].IN1
iCountData[6] => iCountData[6].IN1
iCountData[7] => iCountData[7].IN1
iCountData[8] => iCountData[8].IN1
iCountData[9] => iCountData[9].IN1
iCountData[10] => iCountData[10].IN1
iCountData[11] => iCountData[11].IN1
iCountData[12] => iCountData[12].IN1
iCountData[13] => iCountData[13].IN1
iCountData[14] => iCountData[14].IN1
iCountData[15] => iCountData[15].IN1
iCountData[16] => iCountData[16].IN1
iCountData[17] => iCountData[17].IN1
iCountData[18] => iCountData[18].IN1
iCountData[19] => iCountData[19].IN1
iCountData[20] => iCountData[20].IN1
iCountData[21] => iCountData[21].IN1
iCountData[22] => iCountData[22].IN1
iCountData[23] => iCountData[23].IN1
iCountData[24] => iCountData[24].IN1
iCountData[25] => iCountData[25].IN1
iCountData[26] => iCountData[26].IN1
iCountData[27] => iCountData[27].IN1
iCountData[28] => iCountData[28].IN1
iCountData[29] => iCountData[29].IN1
iCountData[30] => iCountData[30].IN1
iCountData[31] => iCountData[31].IN1
iSendData => iSendData.IN1
iExperimentStop => iExperimentStop.IN1
iFreqChange => iFreqChange.IN1
iExptLasers[0] => iExptLasers[0].IN1
iExptLasers[1] => iExptLasers[1].IN1
iExptLasers[2] => iExptLasers[2].IN1
iExptLasers[3] => iExptLasers[3].IN1
iExptLasers[4] => iExptLasers[4].IN1
iExptLasers[5] => iExptLasers[5].IN1
iExptLasers[6] => iExptLasers[6].IN1
iExptLasers[7] => iExptLasers[7].IN1
iExptLasers[8] => iExptLasers[8].IN1
iExptLasers[9] => iExptLasers[9].IN1
rx_line => rx_line.IN1
iErrorSignal[0] => iErrorSignal[0].IN1
iErrorSignal[1] => iErrorSignal[1].IN1
iErrorSignal[2] => iErrorSignal[2].IN1
iErrorSignal[3] => iErrorSignal[3].IN1
iErrorSignal[4] => iErrorSignal[4].IN1
iErrorSignal[5] => iErrorSignal[5].IN1
iErrorSignal[6] => iErrorSignal[6].IN1
iErrorSignal[7] => iErrorSignal[7].IN1
iErrorSignal[8] => iErrorSignal[8].IN1
iErrorSignal[9] => iErrorSignal[9].IN1
iErrorSignal[10] => iErrorSignal[10].IN1
iErrorSignal[11] => iErrorSignal[11].IN1
iErrorSignal[12] => iErrorSignal[12].IN1
iErrorSignal[13] => iErrorSignal[13].IN1
iErrorSignal[14] => iErrorSignal[14].IN1
iErrorSignal[15] => iErrorSignal[15].IN1


|CPU|CII_Starter_USB_API:inst|CLK_LOCK:p0
inclk => sub_wire3[0].IN1


|CPU|CII_Starter_USB_API:inst|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3


|CPU|CII_Starter_USB_API:inst|Reset_Delay:d0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK


|CPU|CII_Starter_USB_API:inst|uart:u1
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_out.CLK
clk => tx_data[0].CLK
clk => tx_data[1].CLK
clk => tx_data[2].CLK
clk => tx_data[3].CLK
clk => tx_data[4].CLK
clk => tx_data[5].CLK
clk => tx_data[6].CLK
clk => tx_data[7].CLK
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => rx_bits_remaining[0].CLK
clk => rx_bits_remaining[1].CLK
clk => rx_bits_remaining[2].CLK
clk => rx_bits_remaining[3].CLK
clk => tx_countdown[0].CLK
clk => tx_countdown[1].CLK
clk => tx_countdown[2].CLK
clk => tx_countdown[3].CLK
clk => tx_countdown[4].CLK
clk => tx_countdown[5].CLK
clk => tx_clk_divider[0].CLK
clk => tx_clk_divider[1].CLK
clk => tx_clk_divider[2].CLK
clk => tx_clk_divider[3].CLK
clk => tx_clk_divider[4].CLK
clk => tx_clk_divider[5].CLK
clk => tx_clk_divider[6].CLK
clk => tx_clk_divider[7].CLK
clk => tx_clk_divider[8].CLK
clk => tx_clk_divider[9].CLK
clk => tx_clk_divider[10].CLK
clk => rx_countdown[0].CLK
clk => rx_countdown[1].CLK
clk => rx_countdown[2].CLK
clk => rx_countdown[3].CLK
clk => rx_countdown[4].CLK
clk => rx_countdown[5].CLK
clk => rx_clk_divider[0].CLK
clk => rx_clk_divider[1].CLK
clk => rx_clk_divider[2].CLK
clk => rx_clk_divider[3].CLK
clk => rx_clk_divider[4].CLK
clk => rx_clk_divider[5].CLK
clk => rx_clk_divider[6].CLK
clk => rx_clk_divider[7].CLK
clk => rx_clk_divider[8].CLK
clk => rx_clk_divider[9].CLK
clk => rx_clk_divider[10].CLK
clk => tx_Done~reg0.CLK
clk => rx.CLK
clk => Buffer[0].CLK
clk => Buffer[1].CLK
clk => Buffer[2].CLK
clk => tx_state~3.DATAIN
clk => recv_state~5.DATAIN
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rx_line => Buffer[2].DATAIN
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_out.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_state.OUTPUTSELECT
transmit => tx_state.OUTPUTSELECT
transmit => tx_state.OUTPUTSELECT
tx_byte[0] => tx_data.DATAB
tx_byte[1] => tx_data.DATAB
tx_byte[2] => tx_data.DATAB
tx_byte[3] => tx_data.DATAB
tx_byte[4] => tx_data.DATAB
tx_byte[5] => tx_data.DATAB
tx_byte[6] => tx_data.DATAB
tx_byte[7] => tx_data.DATAB


|CPU|CII_Starter_USB_API:inst|Multi_Flash:u2
iHS_DATA[0] => iHS_DATA[0].IN1
iHS_DATA[1] => iHS_DATA[1].IN1
iHS_DATA[2] => iHS_DATA[2].IN1
iHS_DATA[3] => iHS_DATA[3].IN1
iHS_DATA[4] => iHS_DATA[4].IN1
iHS_DATA[5] => iHS_DATA[5].IN1
iHS_DATA[6] => iHS_DATA[6].IN1
iHS_DATA[7] => iHS_DATA[7].IN1
iHS_ADDR[0] => iHS_ADDR[0].IN1
iHS_ADDR[1] => iHS_ADDR[1].IN1
iHS_ADDR[2] => iHS_ADDR[2].IN1
iHS_ADDR[3] => iHS_ADDR[3].IN1
iHS_ADDR[4] => iHS_ADDR[4].IN1
iHS_ADDR[5] => iHS_ADDR[5].IN1
iHS_ADDR[6] => iHS_ADDR[6].IN1
iHS_ADDR[7] => iHS_ADDR[7].IN1
iHS_ADDR[8] => iHS_ADDR[8].IN1
iHS_ADDR[9] => iHS_ADDR[9].IN1
iHS_ADDR[10] => iHS_ADDR[10].IN1
iHS_ADDR[11] => iHS_ADDR[11].IN1
iHS_ADDR[12] => iHS_ADDR[12].IN1
iHS_ADDR[13] => iHS_ADDR[13].IN1
iHS_ADDR[14] => iHS_ADDR[14].IN1
iHS_ADDR[15] => iHS_ADDR[15].IN1
iHS_ADDR[16] => iHS_ADDR[16].IN1
iHS_ADDR[17] => iHS_ADDR[17].IN1
iHS_ADDR[18] => iHS_ADDR[18].IN1
iHS_ADDR[19] => iHS_ADDR[19].IN1
iHS_ADDR[20] => iHS_ADDR[20].IN1
iHS_ADDR[21] => iHS_ADDR[21].IN1
iHS_CMD[0] => iHS_CMD[0].IN1
iHS_CMD[1] => iHS_CMD[1].IN1
iHS_CMD[2] => iHS_CMD[2].IN1
iHS_Start => iHS_Start.IN1
iAS1_ADDR[0] => iAS1_ADDR[0].IN1
iAS1_ADDR[1] => iAS1_ADDR[1].IN1
iAS1_ADDR[2] => iAS1_ADDR[2].IN1
iAS1_ADDR[3] => iAS1_ADDR[3].IN1
iAS1_ADDR[4] => iAS1_ADDR[4].IN1
iAS1_ADDR[5] => iAS1_ADDR[5].IN1
iAS1_ADDR[6] => iAS1_ADDR[6].IN1
iAS1_ADDR[7] => iAS1_ADDR[7].IN1
iAS1_ADDR[8] => iAS1_ADDR[8].IN1
iAS1_ADDR[9] => iAS1_ADDR[9].IN1
iAS1_ADDR[10] => iAS1_ADDR[10].IN1
iAS1_ADDR[11] => iAS1_ADDR[11].IN1
iAS1_ADDR[12] => iAS1_ADDR[12].IN1
iAS1_ADDR[13] => iAS1_ADDR[13].IN1
iAS1_ADDR[14] => iAS1_ADDR[14].IN1
iAS1_ADDR[15] => iAS1_ADDR[15].IN1
iAS1_ADDR[16] => iAS1_ADDR[16].IN1
iAS1_ADDR[17] => iAS1_ADDR[17].IN1
iAS1_ADDR[18] => iAS1_ADDR[18].IN1
iAS1_ADDR[19] => iAS1_ADDR[19].IN1
iAS1_ADDR[20] => iAS1_ADDR[20].IN1
iAS1_ADDR[21] => iAS1_ADDR[21].IN1
iAS2_ADDR[0] => iAS2_ADDR[0].IN1
iAS2_ADDR[1] => iAS2_ADDR[1].IN1
iAS2_ADDR[2] => iAS2_ADDR[2].IN1
iAS2_ADDR[3] => iAS2_ADDR[3].IN1
iAS2_ADDR[4] => iAS2_ADDR[4].IN1
iAS2_ADDR[5] => iAS2_ADDR[5].IN1
iAS2_ADDR[6] => iAS2_ADDR[6].IN1
iAS2_ADDR[7] => iAS2_ADDR[7].IN1
iAS2_ADDR[8] => iAS2_ADDR[8].IN1
iAS2_ADDR[9] => iAS2_ADDR[9].IN1
iAS2_ADDR[10] => iAS2_ADDR[10].IN1
iAS2_ADDR[11] => iAS2_ADDR[11].IN1
iAS2_ADDR[12] => iAS2_ADDR[12].IN1
iAS2_ADDR[13] => iAS2_ADDR[13].IN1
iAS2_ADDR[14] => iAS2_ADDR[14].IN1
iAS2_ADDR[15] => iAS2_ADDR[15].IN1
iAS2_ADDR[16] => iAS2_ADDR[16].IN1
iAS2_ADDR[17] => iAS2_ADDR[17].IN1
iAS2_ADDR[18] => iAS2_ADDR[18].IN1
iAS2_ADDR[19] => iAS2_ADDR[19].IN1
iAS2_ADDR[20] => iAS2_ADDR[20].IN1
iAS2_ADDR[21] => iAS2_ADDR[21].IN1
iAS3_ADDR[0] => iAS3_ADDR[0].IN1
iAS3_ADDR[1] => iAS3_ADDR[1].IN1
iAS3_ADDR[2] => iAS3_ADDR[2].IN1
iAS3_ADDR[3] => iAS3_ADDR[3].IN1
iAS3_ADDR[4] => iAS3_ADDR[4].IN1
iAS3_ADDR[5] => iAS3_ADDR[5].IN1
iAS3_ADDR[6] => iAS3_ADDR[6].IN1
iAS3_ADDR[7] => iAS3_ADDR[7].IN1
iAS3_ADDR[8] => iAS3_ADDR[8].IN1
iAS3_ADDR[9] => iAS3_ADDR[9].IN1
iAS3_ADDR[10] => iAS3_ADDR[10].IN1
iAS3_ADDR[11] => iAS3_ADDR[11].IN1
iAS3_ADDR[12] => iAS3_ADDR[12].IN1
iAS3_ADDR[13] => iAS3_ADDR[13].IN1
iAS3_ADDR[14] => iAS3_ADDR[14].IN1
iAS3_ADDR[15] => iAS3_ADDR[15].IN1
iAS3_ADDR[16] => iAS3_ADDR[16].IN1
iAS3_ADDR[17] => iAS3_ADDR[17].IN1
iAS3_ADDR[18] => iAS3_ADDR[18].IN1
iAS3_ADDR[19] => iAS3_ADDR[19].IN1
iAS3_ADDR[20] => iAS3_ADDR[20].IN1
iAS3_ADDR[21] => iAS3_ADDR[21].IN1
iSelect[0] => iSelect[0].IN1
iSelect[1] => iSelect[1].IN1
iCLK => iCLK.IN2
iRST_n => iRST_n.IN2
FL_DQ[0] <> Flash_Controller:u1.port8
FL_DQ[1] <> Flash_Controller:u1.port8
FL_DQ[2] <> Flash_Controller:u1.port8
FL_DQ[3] <> Flash_Controller:u1.port8
FL_DQ[4] <> Flash_Controller:u1.port8
FL_DQ[5] <> Flash_Controller:u1.port8
FL_DQ[6] <> Flash_Controller:u1.port8
FL_DQ[7] <> Flash_Controller:u1.port8


|CPU|CII_Starter_USB_API:inst|Multi_Flash:u2|Flash_Multiplexer:u0
iHS_DATA[0] => oFL_DATA.DATAB
iHS_DATA[1] => oFL_DATA.DATAB
iHS_DATA[2] => oFL_DATA.DATAB
iHS_DATA[3] => oFL_DATA.DATAB
iHS_DATA[4] => oFL_DATA.DATAB
iHS_DATA[5] => oFL_DATA.DATAB
iHS_DATA[6] => oFL_DATA.DATAB
iHS_DATA[7] => oFL_DATA.DATAB
iHS_ADDR[0] => oFL_ADDR.DATAB
iHS_ADDR[1] => oFL_ADDR.DATAB
iHS_ADDR[2] => oFL_ADDR.DATAB
iHS_ADDR[3] => oFL_ADDR.DATAB
iHS_ADDR[4] => oFL_ADDR.DATAB
iHS_ADDR[5] => oFL_ADDR.DATAB
iHS_ADDR[6] => oFL_ADDR.DATAB
iHS_ADDR[7] => oFL_ADDR.DATAB
iHS_ADDR[8] => oFL_ADDR.DATAB
iHS_ADDR[9] => oFL_ADDR.DATAB
iHS_ADDR[10] => oFL_ADDR.DATAB
iHS_ADDR[11] => oFL_ADDR.DATAB
iHS_ADDR[12] => oFL_ADDR.DATAB
iHS_ADDR[13] => oFL_ADDR.DATAB
iHS_ADDR[14] => oFL_ADDR.DATAB
iHS_ADDR[15] => oFL_ADDR.DATAB
iHS_ADDR[16] => oFL_ADDR.DATAB
iHS_ADDR[17] => oFL_ADDR.DATAB
iHS_ADDR[18] => oFL_ADDR.DATAB
iHS_ADDR[19] => oFL_ADDR.DATAB
iHS_ADDR[20] => oFL_ADDR.DATAB
iHS_ADDR[21] => oFL_ADDR.DATAB
iHS_CMD[0] => oFL_CMD.DATAB
iHS_CMD[1] => oFL_CMD.DATAB
iHS_CMD[2] => oFL_CMD.DATAB
iHS_Start => oFL_Start.DATAB
iAS1_ADDR[0] => oFL_ADDR.DATAB
iAS1_ADDR[1] => oFL_ADDR.DATAB
iAS1_ADDR[2] => oFL_ADDR.DATAB
iAS1_ADDR[3] => oFL_ADDR.DATAB
iAS1_ADDR[4] => oFL_ADDR.DATAB
iAS1_ADDR[5] => oFL_ADDR.DATAB
iAS1_ADDR[6] => oFL_ADDR.DATAB
iAS1_ADDR[7] => oFL_ADDR.DATAB
iAS1_ADDR[8] => oFL_ADDR.DATAB
iAS1_ADDR[9] => oFL_ADDR.DATAB
iAS1_ADDR[10] => oFL_ADDR.DATAB
iAS1_ADDR[11] => oFL_ADDR.DATAB
iAS1_ADDR[12] => oFL_ADDR.DATAB
iAS1_ADDR[13] => oFL_ADDR.DATAB
iAS1_ADDR[14] => oFL_ADDR.DATAB
iAS1_ADDR[15] => oFL_ADDR.DATAB
iAS1_ADDR[16] => oFL_ADDR.DATAB
iAS1_ADDR[17] => oFL_ADDR.DATAB
iAS1_ADDR[18] => oFL_ADDR.DATAB
iAS1_ADDR[19] => oFL_ADDR.DATAB
iAS1_ADDR[20] => oFL_ADDR.DATAB
iAS1_ADDR[21] => oFL_ADDR.DATAB
iAS2_ADDR[0] => oFL_ADDR.DATAB
iAS2_ADDR[1] => oFL_ADDR.DATAB
iAS2_ADDR[2] => oFL_ADDR.DATAB
iAS2_ADDR[3] => oFL_ADDR.DATAB
iAS2_ADDR[4] => oFL_ADDR.DATAB
iAS2_ADDR[5] => oFL_ADDR.DATAB
iAS2_ADDR[6] => oFL_ADDR.DATAB
iAS2_ADDR[7] => oFL_ADDR.DATAB
iAS2_ADDR[8] => oFL_ADDR.DATAB
iAS2_ADDR[9] => oFL_ADDR.DATAB
iAS2_ADDR[10] => oFL_ADDR.DATAB
iAS2_ADDR[11] => oFL_ADDR.DATAB
iAS2_ADDR[12] => oFL_ADDR.DATAB
iAS2_ADDR[13] => oFL_ADDR.DATAB
iAS2_ADDR[14] => oFL_ADDR.DATAB
iAS2_ADDR[15] => oFL_ADDR.DATAB
iAS2_ADDR[16] => oFL_ADDR.DATAB
iAS2_ADDR[17] => oFL_ADDR.DATAB
iAS2_ADDR[18] => oFL_ADDR.DATAB
iAS2_ADDR[19] => oFL_ADDR.DATAB
iAS2_ADDR[20] => oFL_ADDR.DATAB
iAS2_ADDR[21] => oFL_ADDR.DATAB
iAS3_ADDR[0] => oFL_ADDR.DATAA
iAS3_ADDR[1] => oFL_ADDR.DATAA
iAS3_ADDR[2] => oFL_ADDR.DATAA
iAS3_ADDR[3] => oFL_ADDR.DATAA
iAS3_ADDR[4] => oFL_ADDR.DATAA
iAS3_ADDR[5] => oFL_ADDR.DATAA
iAS3_ADDR[6] => oFL_ADDR.DATAA
iAS3_ADDR[7] => oFL_ADDR.DATAA
iAS3_ADDR[8] => oFL_ADDR.DATAA
iAS3_ADDR[9] => oFL_ADDR.DATAA
iAS3_ADDR[10] => oFL_ADDR.DATAA
iAS3_ADDR[11] => oFL_ADDR.DATAA
iAS3_ADDR[12] => oFL_ADDR.DATAA
iAS3_ADDR[13] => oFL_ADDR.DATAA
iAS3_ADDR[14] => oFL_ADDR.DATAA
iAS3_ADDR[15] => oFL_ADDR.DATAA
iAS3_ADDR[16] => oFL_ADDR.DATAA
iAS3_ADDR[17] => oFL_ADDR.DATAA
iAS3_ADDR[18] => oFL_ADDR.DATAA
iAS3_ADDR[19] => oFL_ADDR.DATAA
iAS3_ADDR[20] => oFL_ADDR.DATAA
iAS3_ADDR[21] => oFL_ADDR.DATAA
iFL_DATA[0] => oHS_DATA.DATAB
iFL_DATA[0] => mFL_DATA.DATAB
iFL_DATA[1] => oHS_DATA.DATAB
iFL_DATA[1] => mFL_DATA.DATAB
iFL_DATA[2] => oHS_DATA.DATAB
iFL_DATA[2] => mFL_DATA.DATAB
iFL_DATA[3] => oHS_DATA.DATAB
iFL_DATA[3] => mFL_DATA.DATAB
iFL_DATA[4] => oHS_DATA.DATAB
iFL_DATA[4] => mFL_DATA.DATAB
iFL_DATA[5] => oHS_DATA.DATAB
iFL_DATA[5] => mFL_DATA.DATAB
iFL_DATA[6] => oHS_DATA.DATAB
iFL_DATA[6] => mFL_DATA.DATAB
iFL_DATA[7] => oHS_DATA.DATAB
iFL_DATA[7] => mFL_DATA.DATAB
iFL_Ready => oHS_Ready.DATAB
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_Start.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
iSelect[0] => Equal0.IN31
iSelect[0] => Equal1.IN0
iSelect[0] => Equal2.IN31
iSelect[0] => Equal3.IN1
iSelect[1] => Equal0.IN30
iSelect[1] => Equal1.IN31
iSelect[1] => Equal2.IN0
iSelect[1] => Equal3.IN0
iCLK => mFL_Start.CLK
iCLK => mFL_DATA[0].CLK
iCLK => mFL_DATA[1].CLK
iCLK => mFL_DATA[2].CLK
iCLK => mFL_DATA[3].CLK
iCLK => mFL_DATA[4].CLK
iCLK => mFL_DATA[5].CLK
iCLK => mFL_DATA[6].CLK
iCLK => mFL_DATA[7].CLK
iCLK => ST~5.DATAIN
iRST_n => mFL_Start.ACLR
iRST_n => mFL_DATA[0].ACLR
iRST_n => mFL_DATA[1].ACLR
iRST_n => mFL_DATA[2].ACLR
iRST_n => mFL_DATA[3].ACLR
iRST_n => mFL_DATA[4].ACLR
iRST_n => mFL_DATA[5].ACLR
iRST_n => mFL_DATA[6].ACLR
iRST_n => mFL_DATA[7].ACLR
iRST_n => ST~7.DATAIN


|CPU|CII_Starter_USB_API:inst|Multi_Flash:u2|Flash_Controller:u1
iDATA[0] => r_DATA.DATAB
iDATA[1] => r_DATA.DATAB
iDATA[2] => r_DATA.DATAB
iDATA[3] => r_DATA.DATAB
iDATA[4] => r_DATA.DATAB
iDATA[5] => r_DATA.DATAB
iDATA[6] => r_DATA.DATAB
iDATA[7] => r_DATA.DATAB
iADDR[0] => r_ADDR.DATAB
iADDR[1] => r_ADDR.DATAB
iADDR[2] => r_ADDR.DATAB
iADDR[3] => r_ADDR.DATAB
iADDR[4] => r_ADDR.DATAB
iADDR[5] => r_ADDR.DATAB
iADDR[6] => r_ADDR.DATAB
iADDR[7] => r_ADDR.DATAB
iADDR[8] => r_ADDR.DATAB
iADDR[9] => r_ADDR.DATAB
iADDR[10] => r_ADDR.DATAB
iADDR[11] => r_ADDR.DATAB
iADDR[12] => r_ADDR.DATAB
iADDR[13] => r_ADDR.DATAB
iADDR[14] => r_ADDR.DATAB
iADDR[15] => r_ADDR.DATAB
iADDR[16] => r_ADDR.DATAB
iADDR[17] => r_ADDR.DATAB
iADDR[18] => r_ADDR.DATAB
iADDR[19] => r_ADDR.DATAB
iADDR[20] => r_ADDR.DATAB
iADDR[21] => r_ADDR.DATAB
iCMD[0] => r_CMD.DATAB
iCMD[1] => r_CMD.DATAB
iCMD[2] => r_CMD.DATAB
iStart => preStart.DATAIN
iStart => Equal1.IN0
iCLK => CMD_Period[0].CLK
iCLK => CMD_Period[1].CLK
iCLK => CMD_Period[2].CLK
iCLK => CMD_Period[3].CLK
iCLK => CMD_Period[4].CLK
iCLK => CMD_Period[5].CLK
iCLK => CMD_Period[6].CLK
iCLK => CMD_Period[7].CLK
iCLK => CMD_Period[8].CLK
iCLK => CMD_Period[9].CLK
iCLK => CMD_Period[10].CLK
iCLK => CMD_Period[11].CLK
iCLK => CMD_Period[12].CLK
iCLK => CMD_Period[13].CLK
iCLK => CMD_Period[14].CLK
iCLK => CMD_Period[15].CLK
iCLK => CMD_Period[16].CLK
iCLK => CMD_Period[17].CLK
iCLK => CMD_Period[18].CLK
iCLK => CMD_Period[19].CLK
iCLK => CMD_Period[20].CLK
iCLK => CMD_Period[21].CLK
iCLK => Cont_Finish[0].CLK
iCLK => Cont_Finish[1].CLK
iCLK => Cont_Finish[2].CLK
iCLK => Cont_Finish[3].CLK
iCLK => Cont_Finish[4].CLK
iCLK => Cont_Finish[5].CLK
iCLK => Cont_Finish[6].CLK
iCLK => Cont_Finish[7].CLK
iCLK => Cont_Finish[8].CLK
iCLK => Cont_Finish[9].CLK
iCLK => Cont_Finish[10].CLK
iCLK => Cont_Finish[11].CLK
iCLK => Cont_Finish[12].CLK
iCLK => Cont_Finish[13].CLK
iCLK => Cont_Finish[14].CLK
iCLK => Cont_Finish[15].CLK
iCLK => Cont_Finish[16].CLK
iCLK => Cont_Finish[17].CLK
iCLK => Cont_Finish[18].CLK
iCLK => Cont_Finish[19].CLK
iCLK => Cont_Finish[20].CLK
iCLK => Cont_Finish[21].CLK
iCLK => mFinish.CLK
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => r_DATA[0].CLK
iCLK => r_DATA[1].CLK
iCLK => r_DATA[2].CLK
iCLK => r_DATA[3].CLK
iCLK => r_DATA[4].CLK
iCLK => r_DATA[5].CLK
iCLK => r_DATA[6].CLK
iCLK => r_DATA[7].CLK
iCLK => r_ADDR[0].CLK
iCLK => r_ADDR[1].CLK
iCLK => r_ADDR[2].CLK
iCLK => r_ADDR[3].CLK
iCLK => r_ADDR[4].CLK
iCLK => r_ADDR[5].CLK
iCLK => r_ADDR[6].CLK
iCLK => r_ADDR[7].CLK
iCLK => r_ADDR[8].CLK
iCLK => r_ADDR[9].CLK
iCLK => r_ADDR[10].CLK
iCLK => r_ADDR[11].CLK
iCLK => r_ADDR[12].CLK
iCLK => r_ADDR[13].CLK
iCLK => r_ADDR[14].CLK
iCLK => r_ADDR[15].CLK
iCLK => r_ADDR[16].CLK
iCLK => r_ADDR[17].CLK
iCLK => r_ADDR[18].CLK
iCLK => r_ADDR[19].CLK
iCLK => r_ADDR[20].CLK
iCLK => r_ADDR[21].CLK
iCLK => r_CMD[0].CLK
iCLK => r_CMD[1].CLK
iCLK => r_CMD[2].CLK
iCLK => mACT.CLK
iCLK => pre_mCLK.CLK
iCLK => preStart.CLK
iCLK => Start_Delay[0].CLK
iCLK => Start_Delay[1].CLK
iCLK => Start_Delay[2].CLK
iCLK => Start_Delay[3].CLK
iCLK => Start_Delay[4].CLK
iCLK => Start_Delay[5].CLK
iCLK => Start_Delay[6].CLK
iCLK => Start_Delay[7].CLK
iCLK => Start_Delay[8].CLK
iCLK => Start_Delay[9].CLK
iCLK => Start_Delay[10].CLK
iCLK => mStart.CLK
iCLK => WE_CLK_Delay[0].CLK
iCLK => WE_CLK_Delay[1].CLK
iCLK => WE_CLK_Delay[2].CLK
iCLK => WE_CLK_Delay[3].CLK
iCLK => WE_CLK_Delay[4].CLK
iCLK => mCLK.CLK
iCLK => Cont_DIV[0].CLK
iCLK => Cont_DIV[1].CLK
iCLK => Cont_DIV[2].CLK
iCLK => Cont_DIV[3].CLK
iCLK => Cont_DIV[4].CLK
iCLK => Cont_DIV[5].CLK
iCLK => Cont_DIV[6].CLK
iCLK => Cont_DIV[7].CLK
iCLK => Cont_DIV[8].CLK
iCLK => Cont_DIV[9].CLK
iCLK => Cont_DIV[10].CLK
iCLK => ST~11.DATAIN
iRST_n => mACT.ACLR
iRST_n => pre_mCLK.ACLR
iRST_n => preStart.ACLR
iRST_n => Start_Delay[0].ACLR
iRST_n => Start_Delay[1].ACLR
iRST_n => Start_Delay[2].ACLR
iRST_n => Start_Delay[3].ACLR
iRST_n => Start_Delay[4].ACLR
iRST_n => Start_Delay[5].ACLR
iRST_n => Start_Delay[6].ACLR
iRST_n => Start_Delay[7].ACLR
iRST_n => Start_Delay[8].ACLR
iRST_n => Start_Delay[9].ACLR
iRST_n => Start_Delay[10].ACLR
iRST_n => mStart.ACLR
iRST_n => mCLK.ACLR
iRST_n => Cont_DIV[0].ACLR
iRST_n => Cont_DIV[1].ACLR
iRST_n => Cont_DIV[2].ACLR
iRST_n => Cont_DIV[3].ACLR
iRST_n => Cont_DIV[4].ACLR
iRST_n => Cont_DIV[5].ACLR
iRST_n => Cont_DIV[6].ACLR
iRST_n => Cont_DIV[7].ACLR
iRST_n => Cont_DIV[8].ACLR
iRST_n => Cont_DIV[9].ACLR
iRST_n => Cont_DIV[10].ACLR
iRST_n => oDATA[0]~reg0.ACLR
iRST_n => oDATA[1]~reg0.ACLR
iRST_n => oDATA[2]~reg0.ACLR
iRST_n => oDATA[3]~reg0.ACLR
iRST_n => oDATA[4]~reg0.ACLR
iRST_n => oDATA[5]~reg0.ACLR
iRST_n => oDATA[6]~reg0.ACLR
iRST_n => oDATA[7]~reg0.ACLR
iRST_n => WE_CLK_Delay[0].ACLR
iRST_n => WE_CLK_Delay[1].ACLR
iRST_n => WE_CLK_Delay[2].ACLR
iRST_n => WE_CLK_Delay[3].ACLR
iRST_n => WE_CLK_Delay[4].ACLR
iRST_n => Cont_Finish[0].ACLR
iRST_n => Cont_Finish[1].ACLR
iRST_n => Cont_Finish[2].ACLR
iRST_n => Cont_Finish[3].ACLR
iRST_n => Cont_Finish[4].ACLR
iRST_n => Cont_Finish[5].ACLR
iRST_n => Cont_Finish[6].ACLR
iRST_n => Cont_Finish[7].ACLR
iRST_n => Cont_Finish[8].ACLR
iRST_n => Cont_Finish[9].ACLR
iRST_n => Cont_Finish[10].ACLR
iRST_n => Cont_Finish[11].ACLR
iRST_n => Cont_Finish[12].ACLR
iRST_n => Cont_Finish[13].ACLR
iRST_n => Cont_Finish[14].ACLR
iRST_n => Cont_Finish[15].ACLR
iRST_n => Cont_Finish[16].ACLR
iRST_n => Cont_Finish[17].ACLR
iRST_n => Cont_Finish[18].ACLR
iRST_n => Cont_Finish[19].ACLR
iRST_n => Cont_Finish[20].ACLR
iRST_n => Cont_Finish[21].ACLR
iRST_n => mFinish.ACLR
iRST_n => ST~13.DATAIN
iRST_n => r_CMD[2].ENA
iRST_n => r_CMD[1].ENA
iRST_n => r_CMD[0].ENA
iRST_n => r_ADDR[21].ENA
iRST_n => r_ADDR[20].ENA
iRST_n => r_ADDR[19].ENA
iRST_n => r_ADDR[18].ENA
iRST_n => r_ADDR[17].ENA
iRST_n => r_ADDR[16].ENA
iRST_n => r_ADDR[15].ENA
iRST_n => r_ADDR[14].ENA
iRST_n => r_ADDR[13].ENA
iRST_n => r_ADDR[12].ENA
iRST_n => r_ADDR[11].ENA
iRST_n => r_ADDR[10].ENA
iRST_n => r_ADDR[9].ENA
iRST_n => r_ADDR[8].ENA
iRST_n => r_ADDR[7].ENA
iRST_n => r_ADDR[6].ENA
iRST_n => r_ADDR[5].ENA
iRST_n => r_ADDR[4].ENA
iRST_n => r_ADDR[3].ENA
iRST_n => r_ADDR[2].ENA
iRST_n => r_ADDR[1].ENA
iRST_n => r_ADDR[0].ENA
iRST_n => r_DATA[7].ENA
iRST_n => r_DATA[6].ENA
iRST_n => r_DATA[5].ENA
iRST_n => r_DATA[4].ENA
iRST_n => r_DATA[3].ENA
iRST_n => r_DATA[2].ENA
iRST_n => r_DATA[1].ENA
iRST_n => r_DATA[0].ENA
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3
iHS_DATA[0] => iHS_DATA[0].IN1
iHS_DATA[1] => iHS_DATA[1].IN1
iHS_DATA[2] => iHS_DATA[2].IN1
iHS_DATA[3] => iHS_DATA[3].IN1
iHS_DATA[4] => iHS_DATA[4].IN1
iHS_DATA[5] => iHS_DATA[5].IN1
iHS_DATA[6] => iHS_DATA[6].IN1
iHS_DATA[7] => iHS_DATA[7].IN1
iHS_DATA[8] => iHS_DATA[8].IN1
iHS_DATA[9] => iHS_DATA[9].IN1
iHS_DATA[10] => iHS_DATA[10].IN1
iHS_DATA[11] => iHS_DATA[11].IN1
iHS_DATA[12] => iHS_DATA[12].IN1
iHS_DATA[13] => iHS_DATA[13].IN1
iHS_DATA[14] => iHS_DATA[14].IN1
iHS_DATA[15] => iHS_DATA[15].IN1
iHS_ADDR[0] => iHS_ADDR[0].IN1
iHS_ADDR[1] => iHS_ADDR[1].IN1
iHS_ADDR[2] => iHS_ADDR[2].IN1
iHS_ADDR[3] => iHS_ADDR[3].IN1
iHS_ADDR[4] => iHS_ADDR[4].IN1
iHS_ADDR[5] => iHS_ADDR[5].IN1
iHS_ADDR[6] => iHS_ADDR[6].IN1
iHS_ADDR[7] => iHS_ADDR[7].IN1
iHS_ADDR[8] => iHS_ADDR[8].IN1
iHS_ADDR[9] => iHS_ADDR[9].IN1
iHS_ADDR[10] => iHS_ADDR[10].IN1
iHS_ADDR[11] => iHS_ADDR[11].IN1
iHS_ADDR[12] => iHS_ADDR[12].IN1
iHS_ADDR[13] => iHS_ADDR[13].IN1
iHS_ADDR[14] => iHS_ADDR[14].IN1
iHS_ADDR[15] => iHS_ADDR[15].IN1
iHS_ADDR[16] => iHS_ADDR[16].IN1
iHS_ADDR[17] => iHS_ADDR[17].IN1
iHS_ADDR[18] => iHS_ADDR[18].IN1
iHS_ADDR[19] => iHS_ADDR[19].IN1
iHS_ADDR[20] => iHS_ADDR[20].IN1
iHS_ADDR[21] => iHS_ADDR[21].IN1
iHS_RD => iHS_RD.IN1
iHS_WR => iHS_WR.IN1
iAS1_DATA[0] => iAS1_DATA[0].IN1
iAS1_DATA[1] => iAS1_DATA[1].IN1
iAS1_DATA[2] => iAS1_DATA[2].IN1
iAS1_DATA[3] => iAS1_DATA[3].IN1
iAS1_DATA[4] => iAS1_DATA[4].IN1
iAS1_DATA[5] => iAS1_DATA[5].IN1
iAS1_DATA[6] => iAS1_DATA[6].IN1
iAS1_DATA[7] => iAS1_DATA[7].IN1
iAS1_DATA[8] => iAS1_DATA[8].IN1
iAS1_DATA[9] => iAS1_DATA[9].IN1
iAS1_DATA[10] => iAS1_DATA[10].IN1
iAS1_DATA[11] => iAS1_DATA[11].IN1
iAS1_DATA[12] => iAS1_DATA[12].IN1
iAS1_DATA[13] => iAS1_DATA[13].IN1
iAS1_DATA[14] => iAS1_DATA[14].IN1
iAS1_DATA[15] => iAS1_DATA[15].IN1
iAS1_ADDR[0] => iAS1_ADDR[0].IN1
iAS1_ADDR[1] => iAS1_ADDR[1].IN1
iAS1_ADDR[2] => iAS1_ADDR[2].IN1
iAS1_ADDR[3] => iAS1_ADDR[3].IN1
iAS1_ADDR[4] => iAS1_ADDR[4].IN1
iAS1_ADDR[5] => iAS1_ADDR[5].IN1
iAS1_ADDR[6] => iAS1_ADDR[6].IN1
iAS1_ADDR[7] => iAS1_ADDR[7].IN1
iAS1_ADDR[8] => iAS1_ADDR[8].IN1
iAS1_ADDR[9] => iAS1_ADDR[9].IN1
iAS1_ADDR[10] => iAS1_ADDR[10].IN1
iAS1_ADDR[11] => iAS1_ADDR[11].IN1
iAS1_ADDR[12] => iAS1_ADDR[12].IN1
iAS1_ADDR[13] => iAS1_ADDR[13].IN1
iAS1_ADDR[14] => iAS1_ADDR[14].IN1
iAS1_ADDR[15] => iAS1_ADDR[15].IN1
iAS1_ADDR[16] => iAS1_ADDR[16].IN1
iAS1_ADDR[17] => iAS1_ADDR[17].IN1
iAS1_ADDR[18] => iAS1_ADDR[18].IN1
iAS1_ADDR[19] => iAS1_ADDR[19].IN1
iAS1_ADDR[20] => iAS1_ADDR[20].IN1
iAS1_ADDR[21] => iAS1_ADDR[21].IN1
iAS1_WR_n => iAS1_WR_n.IN1
iAS2_DATA[0] => iAS2_DATA[0].IN1
iAS2_DATA[1] => iAS2_DATA[1].IN1
iAS2_DATA[2] => iAS2_DATA[2].IN1
iAS2_DATA[3] => iAS2_DATA[3].IN1
iAS2_DATA[4] => iAS2_DATA[4].IN1
iAS2_DATA[5] => iAS2_DATA[5].IN1
iAS2_DATA[6] => iAS2_DATA[6].IN1
iAS2_DATA[7] => iAS2_DATA[7].IN1
iAS2_DATA[8] => iAS2_DATA[8].IN1
iAS2_DATA[9] => iAS2_DATA[9].IN1
iAS2_DATA[10] => iAS2_DATA[10].IN1
iAS2_DATA[11] => iAS2_DATA[11].IN1
iAS2_DATA[12] => iAS2_DATA[12].IN1
iAS2_DATA[13] => iAS2_DATA[13].IN1
iAS2_DATA[14] => iAS2_DATA[14].IN1
iAS2_DATA[15] => iAS2_DATA[15].IN1
iAS2_ADDR[0] => iAS2_ADDR[0].IN1
iAS2_ADDR[1] => iAS2_ADDR[1].IN1
iAS2_ADDR[2] => iAS2_ADDR[2].IN1
iAS2_ADDR[3] => iAS2_ADDR[3].IN1
iAS2_ADDR[4] => iAS2_ADDR[4].IN1
iAS2_ADDR[5] => iAS2_ADDR[5].IN1
iAS2_ADDR[6] => iAS2_ADDR[6].IN1
iAS2_ADDR[7] => iAS2_ADDR[7].IN1
iAS2_ADDR[8] => iAS2_ADDR[8].IN1
iAS2_ADDR[9] => iAS2_ADDR[9].IN1
iAS2_ADDR[10] => iAS2_ADDR[10].IN1
iAS2_ADDR[11] => iAS2_ADDR[11].IN1
iAS2_ADDR[12] => iAS2_ADDR[12].IN1
iAS2_ADDR[13] => iAS2_ADDR[13].IN1
iAS2_ADDR[14] => iAS2_ADDR[14].IN1
iAS2_ADDR[15] => iAS2_ADDR[15].IN1
iAS2_ADDR[16] => iAS2_ADDR[16].IN1
iAS2_ADDR[17] => iAS2_ADDR[17].IN1
iAS2_ADDR[18] => iAS2_ADDR[18].IN1
iAS2_ADDR[19] => iAS2_ADDR[19].IN1
iAS2_ADDR[20] => iAS2_ADDR[20].IN1
iAS2_ADDR[21] => iAS2_ADDR[21].IN1
iAS2_WR_n => iAS2_WR_n.IN1
iAS3_DATA[0] => iAS3_DATA[0].IN1
iAS3_DATA[1] => iAS3_DATA[1].IN1
iAS3_DATA[2] => iAS3_DATA[2].IN1
iAS3_DATA[3] => iAS3_DATA[3].IN1
iAS3_DATA[4] => iAS3_DATA[4].IN1
iAS3_DATA[5] => iAS3_DATA[5].IN1
iAS3_DATA[6] => iAS3_DATA[6].IN1
iAS3_DATA[7] => iAS3_DATA[7].IN1
iAS3_DATA[8] => iAS3_DATA[8].IN1
iAS3_DATA[9] => iAS3_DATA[9].IN1
iAS3_DATA[10] => iAS3_DATA[10].IN1
iAS3_DATA[11] => iAS3_DATA[11].IN1
iAS3_DATA[12] => iAS3_DATA[12].IN1
iAS3_DATA[13] => iAS3_DATA[13].IN1
iAS3_DATA[14] => iAS3_DATA[14].IN1
iAS3_DATA[15] => iAS3_DATA[15].IN1
iAS3_ADDR[0] => iAS3_ADDR[0].IN1
iAS3_ADDR[1] => iAS3_ADDR[1].IN1
iAS3_ADDR[2] => iAS3_ADDR[2].IN1
iAS3_ADDR[3] => iAS3_ADDR[3].IN1
iAS3_ADDR[4] => iAS3_ADDR[4].IN1
iAS3_ADDR[5] => iAS3_ADDR[5].IN1
iAS3_ADDR[6] => iAS3_ADDR[6].IN1
iAS3_ADDR[7] => iAS3_ADDR[7].IN1
iAS3_ADDR[8] => iAS3_ADDR[8].IN1
iAS3_ADDR[9] => iAS3_ADDR[9].IN1
iAS3_ADDR[10] => iAS3_ADDR[10].IN1
iAS3_ADDR[11] => iAS3_ADDR[11].IN1
iAS3_ADDR[12] => iAS3_ADDR[12].IN1
iAS3_ADDR[13] => iAS3_ADDR[13].IN1
iAS3_ADDR[14] => iAS3_ADDR[14].IN1
iAS3_ADDR[15] => iAS3_ADDR[15].IN1
iAS3_ADDR[16] => iAS3_ADDR[16].IN1
iAS3_ADDR[17] => iAS3_ADDR[17].IN1
iAS3_ADDR[18] => iAS3_ADDR[18].IN1
iAS3_ADDR[19] => iAS3_ADDR[19].IN1
iAS3_ADDR[20] => iAS3_ADDR[20].IN1
iAS3_ADDR[21] => iAS3_ADDR[21].IN1
iAS3_WR_n => iAS3_WR_n.IN1
iSelect[0] => iSelect[0].IN1
iSelect[1] => iSelect[1].IN1
iCLK => iCLK.IN2
iRST_n => iRST_n.IN2
DQ[0] <> Sdram_Controller:u1.DQ
DQ[1] <> Sdram_Controller:u1.DQ
DQ[2] <> Sdram_Controller:u1.DQ
DQ[3] <> Sdram_Controller:u1.DQ
DQ[4] <> Sdram_Controller:u1.DQ
DQ[5] <> Sdram_Controller:u1.DQ
DQ[6] <> Sdram_Controller:u1.DQ
DQ[7] <> Sdram_Controller:u1.DQ
DQ[8] <> Sdram_Controller:u1.DQ
DQ[9] <> Sdram_Controller:u1.DQ
DQ[10] <> Sdram_Controller:u1.DQ
DQ[11] <> Sdram_Controller:u1.DQ
DQ[12] <> Sdram_Controller:u1.DQ
DQ[13] <> Sdram_Controller:u1.DQ
DQ[14] <> Sdram_Controller:u1.DQ
DQ[15] <> Sdram_Controller:u1.DQ


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0
iHS_DATA[0] => oSDR_DATA.DATAB
iHS_DATA[1] => oSDR_DATA.DATAB
iHS_DATA[2] => oSDR_DATA.DATAB
iHS_DATA[3] => oSDR_DATA.DATAB
iHS_DATA[4] => oSDR_DATA.DATAB
iHS_DATA[5] => oSDR_DATA.DATAB
iHS_DATA[6] => oSDR_DATA.DATAB
iHS_DATA[7] => oSDR_DATA.DATAB
iHS_DATA[8] => oSDR_DATA.DATAB
iHS_DATA[9] => oSDR_DATA.DATAB
iHS_DATA[10] => oSDR_DATA.DATAB
iHS_DATA[11] => oSDR_DATA.DATAB
iHS_DATA[12] => oSDR_DATA.DATAB
iHS_DATA[13] => oSDR_DATA.DATAB
iHS_DATA[14] => oSDR_DATA.DATAB
iHS_DATA[15] => oSDR_DATA.DATAB
iHS_ADDR[0] => oSDR_ADDR.DATAB
iHS_ADDR[1] => oSDR_ADDR.DATAB
iHS_ADDR[2] => oSDR_ADDR.DATAB
iHS_ADDR[3] => oSDR_ADDR.DATAB
iHS_ADDR[4] => oSDR_ADDR.DATAB
iHS_ADDR[5] => oSDR_ADDR.DATAB
iHS_ADDR[6] => oSDR_ADDR.DATAB
iHS_ADDR[7] => oSDR_ADDR.DATAB
iHS_ADDR[8] => oSDR_ADDR.DATAB
iHS_ADDR[9] => oSDR_ADDR.DATAB
iHS_ADDR[10] => oSDR_ADDR.DATAB
iHS_ADDR[11] => oSDR_ADDR.DATAB
iHS_ADDR[12] => oSDR_ADDR.DATAB
iHS_ADDR[13] => oSDR_ADDR.DATAB
iHS_ADDR[14] => oSDR_ADDR.DATAB
iHS_ADDR[15] => oSDR_ADDR.DATAB
iHS_ADDR[16] => oSDR_ADDR.DATAB
iHS_ADDR[17] => oSDR_ADDR.DATAB
iHS_ADDR[18] => oSDR_ADDR.DATAB
iHS_ADDR[19] => oSDR_ADDR.DATAB
iHS_ADDR[20] => oSDR_ADDR.DATAB
iHS_ADDR[21] => oSDR_ADDR.DATAB
iHS_RD => oSDR_RD.DATAB
iHS_WR => oSDR_WR.DATAB
iAS1_DATA[0] => oSDR_DATA.DATAB
iAS1_DATA[1] => oSDR_DATA.DATAB
iAS1_DATA[2] => oSDR_DATA.DATAB
iAS1_DATA[3] => oSDR_DATA.DATAB
iAS1_DATA[4] => oSDR_DATA.DATAB
iAS1_DATA[5] => oSDR_DATA.DATAB
iAS1_DATA[6] => oSDR_DATA.DATAB
iAS1_DATA[7] => oSDR_DATA.DATAB
iAS1_DATA[8] => oSDR_DATA.DATAB
iAS1_DATA[9] => oSDR_DATA.DATAB
iAS1_DATA[10] => oSDR_DATA.DATAB
iAS1_DATA[11] => oSDR_DATA.DATAB
iAS1_DATA[12] => oSDR_DATA.DATAB
iAS1_DATA[13] => oSDR_DATA.DATAB
iAS1_DATA[14] => oSDR_DATA.DATAB
iAS1_DATA[15] => oSDR_DATA.DATAB
iAS1_ADDR[0] => oSDR_ADDR.DATAB
iAS1_ADDR[1] => oSDR_ADDR.DATAB
iAS1_ADDR[2] => oSDR_ADDR.DATAB
iAS1_ADDR[3] => oSDR_ADDR.DATAB
iAS1_ADDR[4] => oSDR_ADDR.DATAB
iAS1_ADDR[5] => oSDR_ADDR.DATAB
iAS1_ADDR[6] => oSDR_ADDR.DATAB
iAS1_ADDR[7] => oSDR_ADDR.DATAB
iAS1_ADDR[8] => oSDR_ADDR.DATAB
iAS1_ADDR[9] => oSDR_ADDR.DATAB
iAS1_ADDR[10] => oSDR_ADDR.DATAB
iAS1_ADDR[11] => oSDR_ADDR.DATAB
iAS1_ADDR[12] => oSDR_ADDR.DATAB
iAS1_ADDR[13] => oSDR_ADDR.DATAB
iAS1_ADDR[14] => oSDR_ADDR.DATAB
iAS1_ADDR[15] => oSDR_ADDR.DATAB
iAS1_ADDR[16] => oSDR_ADDR.DATAB
iAS1_ADDR[17] => oSDR_ADDR.DATAB
iAS1_ADDR[18] => oSDR_ADDR.DATAB
iAS1_ADDR[19] => oSDR_ADDR.DATAB
iAS1_ADDR[20] => oSDR_ADDR.DATAB
iAS1_ADDR[21] => oSDR_ADDR.DATAB
iAS1_WR_n => mAS_WR_n.DATAB
iAS2_DATA[0] => oSDR_DATA.DATAB
iAS2_DATA[1] => oSDR_DATA.DATAB
iAS2_DATA[2] => oSDR_DATA.DATAB
iAS2_DATA[3] => oSDR_DATA.DATAB
iAS2_DATA[4] => oSDR_DATA.DATAB
iAS2_DATA[5] => oSDR_DATA.DATAB
iAS2_DATA[6] => oSDR_DATA.DATAB
iAS2_DATA[7] => oSDR_DATA.DATAB
iAS2_DATA[8] => oSDR_DATA.DATAB
iAS2_DATA[9] => oSDR_DATA.DATAB
iAS2_DATA[10] => oSDR_DATA.DATAB
iAS2_DATA[11] => oSDR_DATA.DATAB
iAS2_DATA[12] => oSDR_DATA.DATAB
iAS2_DATA[13] => oSDR_DATA.DATAB
iAS2_DATA[14] => oSDR_DATA.DATAB
iAS2_DATA[15] => oSDR_DATA.DATAB
iAS2_ADDR[0] => oSDR_ADDR.DATAB
iAS2_ADDR[1] => oSDR_ADDR.DATAB
iAS2_ADDR[2] => oSDR_ADDR.DATAB
iAS2_ADDR[3] => oSDR_ADDR.DATAB
iAS2_ADDR[4] => oSDR_ADDR.DATAB
iAS2_ADDR[5] => oSDR_ADDR.DATAB
iAS2_ADDR[6] => oSDR_ADDR.DATAB
iAS2_ADDR[7] => oSDR_ADDR.DATAB
iAS2_ADDR[8] => oSDR_ADDR.DATAB
iAS2_ADDR[9] => oSDR_ADDR.DATAB
iAS2_ADDR[10] => oSDR_ADDR.DATAB
iAS2_ADDR[11] => oSDR_ADDR.DATAB
iAS2_ADDR[12] => oSDR_ADDR.DATAB
iAS2_ADDR[13] => oSDR_ADDR.DATAB
iAS2_ADDR[14] => oSDR_ADDR.DATAB
iAS2_ADDR[15] => oSDR_ADDR.DATAB
iAS2_ADDR[16] => oSDR_ADDR.DATAB
iAS2_ADDR[17] => oSDR_ADDR.DATAB
iAS2_ADDR[18] => oSDR_ADDR.DATAB
iAS2_ADDR[19] => oSDR_ADDR.DATAB
iAS2_ADDR[20] => oSDR_ADDR.DATAB
iAS2_ADDR[21] => oSDR_ADDR.DATAB
iAS2_WR_n => mAS_WR_n.DATAB
iAS3_DATA[0] => oSDR_DATA.DATAA
iAS3_DATA[1] => oSDR_DATA.DATAA
iAS3_DATA[2] => oSDR_DATA.DATAA
iAS3_DATA[3] => oSDR_DATA.DATAA
iAS3_DATA[4] => oSDR_DATA.DATAA
iAS3_DATA[5] => oSDR_DATA.DATAA
iAS3_DATA[6] => oSDR_DATA.DATAA
iAS3_DATA[7] => oSDR_DATA.DATAA
iAS3_DATA[8] => oSDR_DATA.DATAA
iAS3_DATA[9] => oSDR_DATA.DATAA
iAS3_DATA[10] => oSDR_DATA.DATAA
iAS3_DATA[11] => oSDR_DATA.DATAA
iAS3_DATA[12] => oSDR_DATA.DATAA
iAS3_DATA[13] => oSDR_DATA.DATAA
iAS3_DATA[14] => oSDR_DATA.DATAA
iAS3_DATA[15] => oSDR_DATA.DATAA
iAS3_ADDR[0] => oSDR_ADDR.DATAA
iAS3_ADDR[1] => oSDR_ADDR.DATAA
iAS3_ADDR[2] => oSDR_ADDR.DATAA
iAS3_ADDR[3] => oSDR_ADDR.DATAA
iAS3_ADDR[4] => oSDR_ADDR.DATAA
iAS3_ADDR[5] => oSDR_ADDR.DATAA
iAS3_ADDR[6] => oSDR_ADDR.DATAA
iAS3_ADDR[7] => oSDR_ADDR.DATAA
iAS3_ADDR[8] => oSDR_ADDR.DATAA
iAS3_ADDR[9] => oSDR_ADDR.DATAA
iAS3_ADDR[10] => oSDR_ADDR.DATAA
iAS3_ADDR[11] => oSDR_ADDR.DATAA
iAS3_ADDR[12] => oSDR_ADDR.DATAA
iAS3_ADDR[13] => oSDR_ADDR.DATAA
iAS3_ADDR[14] => oSDR_ADDR.DATAA
iAS3_ADDR[15] => oSDR_ADDR.DATAA
iAS3_ADDR[16] => oSDR_ADDR.DATAA
iAS3_ADDR[17] => oSDR_ADDR.DATAA
iAS3_ADDR[18] => oSDR_ADDR.DATAA
iAS3_ADDR[19] => oSDR_ADDR.DATAA
iAS3_ADDR[20] => oSDR_ADDR.DATAA
iAS3_ADDR[21] => oSDR_ADDR.DATAA
iAS3_WR_n => mAS_WR_n.DATAA
iSDR_DATA[0] => oHS_DATA.DATAB
iSDR_DATA[0] => mSDR_DATA.DATAB
iSDR_DATA[1] => oHS_DATA.DATAB
iSDR_DATA[1] => mSDR_DATA.DATAB
iSDR_DATA[2] => oHS_DATA.DATAB
iSDR_DATA[2] => mSDR_DATA.DATAB
iSDR_DATA[3] => oHS_DATA.DATAB
iSDR_DATA[3] => mSDR_DATA.DATAB
iSDR_DATA[4] => oHS_DATA.DATAB
iSDR_DATA[4] => mSDR_DATA.DATAB
iSDR_DATA[5] => oHS_DATA.DATAB
iSDR_DATA[5] => mSDR_DATA.DATAB
iSDR_DATA[6] => oHS_DATA.DATAB
iSDR_DATA[6] => mSDR_DATA.DATAB
iSDR_DATA[7] => oHS_DATA.DATAB
iSDR_DATA[7] => mSDR_DATA.DATAB
iSDR_DATA[8] => oHS_DATA.DATAB
iSDR_DATA[8] => mSDR_DATA.DATAB
iSDR_DATA[9] => oHS_DATA.DATAB
iSDR_DATA[9] => mSDR_DATA.DATAB
iSDR_DATA[10] => oHS_DATA.DATAB
iSDR_DATA[10] => mSDR_DATA.DATAB
iSDR_DATA[11] => oHS_DATA.DATAB
iSDR_DATA[11] => mSDR_DATA.DATAB
iSDR_DATA[12] => oHS_DATA.DATAB
iSDR_DATA[12] => mSDR_DATA.DATAB
iSDR_DATA[13] => oHS_DATA.DATAB
iSDR_DATA[13] => mSDR_DATA.DATAB
iSDR_DATA[14] => oHS_DATA.DATAB
iSDR_DATA[14] => mSDR_DATA.DATAB
iSDR_DATA[15] => oHS_DATA.DATAB
iSDR_DATA[15] => mSDR_DATA.DATAB
iSDR_Done => oHS_Done.DATAB
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_RD.OUTPUTSELECT
iSDR_Done => mSDR_WR.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSelect[0] => Equal0.IN31
iSelect[0] => Equal1.IN0
iSelect[0] => Equal2.IN31
iSelect[0] => Equal3.IN1
iSelect[1] => Equal0.IN30
iSelect[1] => Equal1.IN31
iSelect[1] => Equal2.IN0
iSelect[1] => Equal3.IN0
iCLK => mSDR_WR.CLK
iCLK => mSDR_RD.CLK
iCLK => mSDR_DATA[0].CLK
iCLK => mSDR_DATA[1].CLK
iCLK => mSDR_DATA[2].CLK
iCLK => mSDR_DATA[3].CLK
iCLK => mSDR_DATA[4].CLK
iCLK => mSDR_DATA[5].CLK
iCLK => mSDR_DATA[6].CLK
iCLK => mSDR_DATA[7].CLK
iCLK => mSDR_DATA[8].CLK
iCLK => mSDR_DATA[9].CLK
iCLK => mSDR_DATA[10].CLK
iCLK => mSDR_DATA[11].CLK
iCLK => mSDR_DATA[12].CLK
iCLK => mSDR_DATA[13].CLK
iCLK => mSDR_DATA[14].CLK
iCLK => mSDR_DATA[15].CLK
iCLK => ST~5.DATAIN
iRST_n => mSDR_WR.ACLR
iRST_n => mSDR_RD.ACLR
iRST_n => mSDR_DATA[0].ACLR
iRST_n => mSDR_DATA[1].ACLR
iRST_n => mSDR_DATA[2].ACLR
iRST_n => mSDR_DATA[3].ACLR
iRST_n => mSDR_DATA[4].ACLR
iRST_n => mSDR_DATA[5].ACLR
iRST_n => mSDR_DATA[6].ACLR
iRST_n => mSDR_DATA[7].ACLR
iRST_n => mSDR_DATA[8].ACLR
iRST_n => mSDR_DATA[9].ACLR
iRST_n => mSDR_DATA[10].ACLR
iRST_n => mSDR_DATA[11].ACLR
iRST_n => mSDR_DATA[12].ACLR
iRST_n => mSDR_DATA[13].ACLR
iRST_n => mSDR_DATA[14].ACLR
iRST_n => mSDR_DATA[15].ACLR
iRST_n => ST~7.DATAIN


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1
REF_CLK => REF_CLK.IN1
RESET_N => RESET_N.IN3
ADDR[0] => ADDR[0].IN1
ADDR[1] => ADDR[1].IN1
ADDR[2] => ADDR[2].IN1
ADDR[3] => ADDR[3].IN1
ADDR[4] => ADDR[4].IN1
ADDR[5] => ADDR[5].IN1
ADDR[6] => ADDR[6].IN1
ADDR[7] => ADDR[7].IN1
ADDR[8] => ADDR[8].IN1
ADDR[9] => ADDR[9].IN1
ADDR[10] => ADDR[10].IN1
ADDR[11] => ADDR[11].IN1
ADDR[12] => ADDR[12].IN1
ADDR[13] => ADDR[13].IN1
ADDR[14] => ADDR[14].IN1
ADDR[15] => ADDR[15].IN1
ADDR[16] => ADDR[16].IN1
ADDR[17] => ADDR[17].IN1
ADDR[18] => ADDR[18].IN1
ADDR[19] => ADDR[19].IN1
ADDR[20] => ADDR[20].IN1
ADDR[21] => ADDR[21].IN1
ADDR[22] => ADDR[22].IN1
WR => Pre_WR.DATAIN
WR => Equal2.IN0
WR => always2.IN0
RD => Pre_RD.DATAIN
RD => Equal1.IN0
RD => always2.IN1
RD => DATAOUT[0]~reg0.ENA
RD => DATAOUT[15]~reg0.ENA
RD => DATAOUT[14]~reg0.ENA
RD => DATAOUT[13]~reg0.ENA
RD => DATAOUT[12]~reg0.ENA
RD => DATAOUT[11]~reg0.ENA
RD => DATAOUT[10]~reg0.ENA
RD => DATAOUT[9]~reg0.ENA
RD => DATAOUT[8]~reg0.ENA
RD => DATAOUT[7]~reg0.ENA
RD => DATAOUT[6]~reg0.ENA
RD => DATAOUT[5]~reg0.ENA
RD => DATAOUT[4]~reg0.ENA
RD => DATAOUT[3]~reg0.ENA
RD => DATAOUT[2]~reg0.ENA
RD => DATAOUT[1]~reg0.ENA
LENGTH[0] => Equal6.IN54
LENGTH[0] => Add3.IN1
LENGTH[1] => Add1.IN1
LENGTH[1] => Add3.IN0
LENGTH[2] => Add1.IN0
LENGTH[2] => Add3.IN8
LENGTH[3] => Add1.IN7
LENGTH[3] => Add3.IN7
LENGTH[4] => Add1.IN6
LENGTH[4] => Add3.IN6
LENGTH[5] => Add1.IN5
LENGTH[5] => Add3.IN5
LENGTH[6] => Add1.IN4
LENGTH[6] => Add3.IN4
LENGTH[7] => Add1.IN3
LENGTH[7] => Add3.IN3
DATAIN[0] => DATAIN[0].IN1
DATAIN[1] => DATAIN[1].IN1
DATAIN[2] => DATAIN[2].IN1
DATAIN[3] => DATAIN[3].IN1
DATAIN[4] => DATAIN[4].IN1
DATAIN[5] => DATAIN[5].IN1
DATAIN[6] => DATAIN[6].IN1
DATAIN[7] => DATAIN[7].IN1
DATAIN[8] => DATAIN[8].IN1
DATAIN[9] => DATAIN[9].IN1
DATAIN[10] => DATAIN[10].IN1
DATAIN[11] => DATAIN[11].IN1
DATAIN[12] => DATAIN[12].IN1
DATAIN[13] => DATAIN[13].IN1
DATAIN[14] => DATAIN[14].IN1
DATAIN[15] => DATAIN[15].IN1
DM[0] => DM[0].IN1
DM[1] => DM[1].IN1
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1
inclk0 => sub_wire4[0].IN1


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~


|CPU|CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
CLK => DIN2[0].CLK
CLK => DIN2[1].CLK
CLK => DIN2[2].CLK
CLK => DIN2[3].CLK
CLK => DIN2[4].CLK
CLK => DIN2[5].CLK
CLK => DIN2[6].CLK
CLK => DIN2[7].CLK
CLK => DIN2[8].CLK
CLK => DIN2[9].CLK
CLK => DIN2[10].CLK
CLK => DIN2[11].CLK
CLK => DIN2[12].CLK
CLK => DIN2[13].CLK
CLK => DIN2[14].CLK
CLK => DIN2[15].CLK
CLK => DIN1[0].CLK
CLK => DIN1[1].CLK
CLK => DIN1[2].CLK
CLK => DIN1[3].CLK
CLK => DIN1[4].CLK
CLK => DIN1[5].CLK
CLK => DIN1[6].CLK
CLK => DIN1[7].CLK
CLK => DIN1[8].CLK
CLK => DIN1[9].CLK
CLK => DIN1[10].CLK
CLK => DIN1[11].CLK
CLK => DIN1[12].CLK
CLK => DIN1[13].CLK
CLK => DIN1[14].CLK
CLK => DIN1[15].CLK
RESET_N => DIN2[0].ACLR
RESET_N => DIN2[1].ACLR
RESET_N => DIN2[2].ACLR
RESET_N => DIN2[3].ACLR
RESET_N => DIN2[4].ACLR
RESET_N => DIN2[5].ACLR
RESET_N => DIN2[6].ACLR
RESET_N => DIN2[7].ACLR
RESET_N => DIN2[8].ACLR
RESET_N => DIN2[9].ACLR
RESET_N => DIN2[10].ACLR
RESET_N => DIN2[11].ACLR
RESET_N => DIN2[12].ACLR
RESET_N => DIN2[13].ACLR
RESET_N => DIN2[14].ACLR
RESET_N => DIN2[15].ACLR
RESET_N => DIN1[0].ACLR
RESET_N => DIN1[1].ACLR
RESET_N => DIN1[2].ACLR
RESET_N => DIN1[3].ACLR
RESET_N => DIN1[4].ACLR
RESET_N => DIN1[5].ACLR
RESET_N => DIN1[6].ACLR
RESET_N => DIN1[7].ACLR
RESET_N => DIN1[8].ACLR
RESET_N => DIN1[9].ACLR
RESET_N => DIN1[10].ACLR
RESET_N => DIN1[11].ACLR
RESET_N => DIN1[12].ACLR
RESET_N => DIN1[13].ACLR
RESET_N => DIN1[14].ACLR
RESET_N => DIN1[15].ACLR
RESET_N => DQM[0]~reg0.ENA
RESET_N => DQM[1]~reg0.ENA
DATAIN[0] => DIN1[0].DATAIN
DATAIN[1] => DIN1[1].DATAIN
DATAIN[2] => DIN1[2].DATAIN
DATAIN[3] => DIN1[3].DATAIN
DATAIN[4] => DIN1[4].DATAIN
DATAIN[5] => DIN1[5].DATAIN
DATAIN[6] => DIN1[6].DATAIN
DATAIN[7] => DIN1[7].DATAIN
DATAIN[8] => DIN1[8].DATAIN
DATAIN[9] => DIN1[9].DATAIN
DATAIN[10] => DIN1[10].DATAIN
DATAIN[11] => DIN1[11].DATAIN
DATAIN[12] => DIN1[12].DATAIN
DATAIN[13] => DIN1[13].DATAIN
DATAIN[14] => DIN1[14].DATAIN
DATAIN[15] => DIN1[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN


|CPU|CII_Starter_USB_API:inst|CMD_Decode:u5
iRXD_DATA[0] => CMD_Tmp.DATAB
iRXD_DATA[0] => InstructionBuffer.DATAB
iRXD_DATA[0] => oSDR_DATA.DATAA
iRXD_DATA[1] => CMD_Tmp.DATAB
iRXD_DATA[1] => InstructionBuffer.DATAB
iRXD_DATA[1] => oSDR_DATA.DATAA
iRXD_DATA[2] => CMD_Tmp.DATAB
iRXD_DATA[2] => InstructionBuffer.DATAB
iRXD_DATA[2] => oSDR_DATA.DATAA
iRXD_DATA[3] => CMD_Tmp.DATAB
iRXD_DATA[3] => InstructionBuffer.DATAB
iRXD_DATA[3] => oSDR_DATA.DATAA
iRXD_DATA[4] => CMD_Tmp.DATAB
iRXD_DATA[4] => InstructionBuffer.DATAB
iRXD_DATA[4] => oSDR_DATA.DATAA
iRXD_DATA[5] => CMD_Tmp.DATAB
iRXD_DATA[5] => InstructionBuffer.DATAB
iRXD_DATA[5] => oSDR_DATA.DATAA
iRXD_DATA[6] => CMD_Tmp.DATAB
iRXD_DATA[6] => InstructionBuffer.DATAB
iRXD_DATA[6] => oSDR_DATA.DATAA
iRXD_DATA[7] => CMD_Tmp.DATAB
iRXD_DATA[7] => InstructionBuffer.DATAB
iRXD_DATA[7] => oSDR_DATA.DATAA
iRXD_Ready => always0.IN1
iRXD_Ready => always1.IN1
iRXD_Ready => always2.IN1
iRXD_Ready => always3.IN1
iRXD_Ready => always4.IN1
iRXD_Ready => always5.IN1
iRXD_Ready => always6.IN1
iRXD_Ready => always7.IN1
iRXD_Ready => always8.IN1
iRXD_Ready => always9.IN1
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => CMD_Tmp.OUTPUTSELECT
iRXD_Ready => always13.IN1
iRXD_Ready => always14.IN1
iRXD_Ready => mSDR_Start.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => InstructionBuffer.OUTPUTSELECT
iRXD_Ready => f_InstructionBuffered.OUTPUTSELECT
iRXD_Ready => mSDR_WRn.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_ADDR.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => oSDR_DATA.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iRXD_Ready => NumInstructionsStored.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => RequestInfo_State.OUTPUTSELECT
iTXD_Done => f_RequestInfo.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => sel_Info.OUTPUTSELECT
iTXD_Done => Count_state.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => f_FLASH.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_Start.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => f_SDRAM.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_Start.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iTXD_Done => DataAddrToSend.OUTPUTSELECT
iFL_DATA[0] => ~NO_FANOUT~
iFL_DATA[1] => ~NO_FANOUT~
iFL_DATA[2] => ~NO_FANOUT~
iFL_DATA[3] => ~NO_FANOUT~
iFL_DATA[4] => ~NO_FANOUT~
iFL_DATA[5] => ~NO_FANOUT~
iFL_DATA[6] => ~NO_FANOUT~
iFL_DATA[7] => ~NO_FANOUT~
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => oFL_Start.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => f_FLASH.OUTPUTSELECT
iSDR_DATA[0] => Selector106.IN2
iSDR_DATA[0] => oSD_DATA.DATAB
iSDR_DATA[0] => oSD_DATA.DATAB
iSDR_DATA[1] => Selector105.IN2
iSDR_DATA[1] => oSD_DATA.DATAB
iSDR_DATA[1] => oSD_DATA.DATAB
iSDR_DATA[2] => Selector104.IN2
iSDR_DATA[2] => oSD_DATA.DATAB
iSDR_DATA[2] => oSD_DATA.DATAB
iSDR_DATA[3] => Selector103.IN2
iSDR_DATA[3] => oSD_DATA.DATAB
iSDR_DATA[3] => oSD_DATA.DATAB
iSDR_DATA[4] => Selector102.IN2
iSDR_DATA[4] => oSD_DATA.DATAB
iSDR_DATA[4] => oSD_DATA.DATAB
iSDR_DATA[5] => Selector101.IN2
iSDR_DATA[5] => oSD_DATA.DATAB
iSDR_DATA[5] => oSD_DATA.DATAB
iSDR_DATA[6] => Selector100.IN2
iSDR_DATA[6] => oSD_DATA.DATAB
iSDR_DATA[6] => oSD_DATA.DATAB
iSDR_DATA[7] => Selector99.IN2
iSDR_DATA[7] => oSD_DATA.DATAB
iSDR_DATA[7] => oSD_DATA.DATAB
iSDR_DATA[8] => Selector106.IN1
iSDR_DATA[8] => oSD_DATA.DATAB
iSDR_DATA[8] => oSD_DATA.DATAB
iSDR_DATA[9] => Selector105.IN1
iSDR_DATA[9] => oSD_DATA.DATAB
iSDR_DATA[9] => oSD_DATA.DATAB
iSDR_DATA[10] => Selector104.IN1
iSDR_DATA[10] => oSD_DATA.DATAB
iSDR_DATA[10] => oSD_DATA.DATAB
iSDR_DATA[11] => Selector103.IN1
iSDR_DATA[11] => oSD_DATA.DATAB
iSDR_DATA[11] => oSD_DATA.DATAB
iSDR_DATA[12] => Selector102.IN1
iSDR_DATA[12] => oSD_DATA.DATAB
iSDR_DATA[12] => oSD_DATA.DATAB
iSDR_DATA[13] => Selector101.IN1
iSDR_DATA[13] => oSD_DATA.DATAB
iSDR_DATA[13] => oSD_DATA.DATAB
iSDR_DATA[14] => Selector100.IN1
iSDR_DATA[14] => oSD_DATA.DATAB
iSDR_DATA[14] => oSD_DATA.DATAB
iSDR_DATA[15] => Selector99.IN1
iSDR_DATA[15] => oSD_DATA.DATAB
iSDR_DATA[15] => oSD_DATA.DATAB
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => f_SDRAM.OUTPUTSELECT
iSDR_Done => mSDR_Start.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => mSDR_Start.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSDR_Done => m_SDDataIO_ST.OUTPUTSELECT
iSR_DATA[0] => Selector154.IN2
iSR_DATA[1] => Selector153.IN2
iSR_DATA[2] => Selector152.IN2
iSR_DATA[3] => Selector151.IN2
iSR_DATA[4] => Selector150.IN2
iSR_DATA[5] => Selector149.IN2
iSR_DATA[6] => Selector148.IN2
iSR_DATA[7] => Selector147.IN2
iSR_DATA[8] => Selector154.IN1
iSR_DATA[9] => Selector153.IN1
iSR_DATA[10] => Selector152.IN1
iSR_DATA[11] => Selector151.IN1
iSR_DATA[12] => Selector150.IN1
iSR_DATA[13] => Selector149.IN1
iSR_DATA[14] => Selector148.IN1
iSR_DATA[15] => Selector147.IN1
iCLK => oSR_DATA[0]~reg0.CLK
iCLK => oSR_DATA[1]~reg0.CLK
iCLK => oSR_DATA[2]~reg0.CLK
iCLK => oSR_DATA[3]~reg0.CLK
iCLK => oSR_DATA[4]~reg0.CLK
iCLK => oSR_DATA[5]~reg0.CLK
iCLK => oSR_DATA[6]~reg0.CLK
iCLK => oSR_DATA[7]~reg0.CLK
iCLK => oSR_DATA[8]~reg0.CLK
iCLK => oSR_DATA[9]~reg0.CLK
iCLK => oSR_DATA[10]~reg0.CLK
iCLK => oSR_DATA[11]~reg0.CLK
iCLK => oSR_DATA[12]~reg0.CLK
iCLK => oSR_DATA[13]~reg0.CLK
iCLK => oSR_DATA[14]~reg0.CLK
iCLK => oSR_DATA[15]~reg0.CLK
iCLK => oSR_TXD_DATA[0].CLK
iCLK => oSR_TXD_DATA[1].CLK
iCLK => oSR_TXD_DATA[2].CLK
iCLK => oSR_TXD_DATA[3].CLK
iCLK => oSR_TXD_DATA[4].CLK
iCLK => oSR_TXD_DATA[5].CLK
iCLK => oSR_TXD_DATA[6].CLK
iCLK => oSR_TXD_DATA[7].CLK
iCLK => oSR_ADDR[0]~reg0.CLK
iCLK => oSR_ADDR[1]~reg0.CLK
iCLK => oSR_ADDR[2]~reg0.CLK
iCLK => oSR_ADDR[3]~reg0.CLK
iCLK => oSR_ADDR[4]~reg0.CLK
iCLK => oSR_ADDR[5]~reg0.CLK
iCLK => oSR_ADDR[6]~reg0.CLK
iCLK => oSR_ADDR[7]~reg0.CLK
iCLK => oSR_ADDR[8]~reg0.CLK
iCLK => oSR_ADDR[9]~reg0.CLK
iCLK => oSR_ADDR[10]~reg0.CLK
iCLK => oSR_ADDR[11]~reg0.CLK
iCLK => oSR_ADDR[12]~reg0.CLK
iCLK => oSR_ADDR[13]~reg0.CLK
iCLK => oSR_ADDR[14]~reg0.CLK
iCLK => oSR_ADDR[15]~reg0.CLK
iCLK => oSR_ADDR[16]~reg0.CLK
iCLK => oSR_ADDR[17]~reg0.CLK
iCLK => DataAddrToSend[0].CLK
iCLK => DataAddrToSend[1].CLK
iCLK => DataAddrToSend[2].CLK
iCLK => DataAddrToSend[3].CLK
iCLK => DataAddrToSend[4].CLK
iCLK => DataAddrToSend[5].CLK
iCLK => DataAddrToSend[6].CLK
iCLK => DataAddrToSend[7].CLK
iCLK => DataAddrToSend[8].CLK
iCLK => DataAddrToSend[9].CLK
iCLK => DataAddrToSend[10].CLK
iCLK => DataAddrToSend[11].CLK
iCLK => DataAddrToSend[12].CLK
iCLK => DataAddrToSend[13].CLK
iCLK => DataAddrToSend[14].CLK
iCLK => DataAddrToSend[15].CLK
iCLK => DataAddrToSend[16].CLK
iCLK => DataAddrToSend[17].CLK
iCLK => DataAddrToSend[18].CLK
iCLK => f_StoreCount.CLK
iCLK => NumDataStored[0].CLK
iCLK => NumDataStored[1].CLK
iCLK => NumDataStored[2].CLK
iCLK => NumDataStored[3].CLK
iCLK => NumDataStored[4].CLK
iCLK => NumDataStored[5].CLK
iCLK => NumDataStored[6].CLK
iCLK => NumDataStored[7].CLK
iCLK => NumDataStored[8].CLK
iCLK => NumDataStored[9].CLK
iCLK => NumDataStored[10].CLK
iCLK => NumDataStored[11].CLK
iCLK => NumDataStored[12].CLK
iCLK => NumDataStored[13].CLK
iCLK => NumDataStored[14].CLK
iCLK => NumDataStored[15].CLK
iCLK => NumDataStored[16].CLK
iCLK => NumDataStored[17].CLK
iCLK => NumDataStored[18].CLK
iCLK => mSR_Start.CLK
iCLK => mSR_WRn.CLK
iCLK => oSR_TXD_Start.CLK
iCLK => NumInstructionsStored[0].CLK
iCLK => NumInstructionsStored[1].CLK
iCLK => NumInstructionsStored[2].CLK
iCLK => NumInstructionsStored[3].CLK
iCLK => NumInstructionsStored[4].CLK
iCLK => NumInstructionsStored[5].CLK
iCLK => NumInstructionsStored[6].CLK
iCLK => NumInstructionsStored[7].CLK
iCLK => NumInstructionsStored[8].CLK
iCLK => NumInstructionsStored[9].CLK
iCLK => NumInstructionsStored[10].CLK
iCLK => NumInstructionsStored[11].CLK
iCLK => NumInstructionsStored[12].CLK
iCLK => NumInstructionsStored[13].CLK
iCLK => NumInstructionsStored[14].CLK
iCLK => NumInstructionsStored[15].CLK
iCLK => NumInstructionsStored[16].CLK
iCLK => NumInstructionsStored[17].CLK
iCLK => NumInstructionsStored[18].CLK
iCLK => NumInstructionsStored[19].CLK
iCLK => NumInstructionsStored[20].CLK
iCLK => NumInstructionsStored[21].CLK
iCLK => oSDR_TXD_DATA[0].CLK
iCLK => oSDR_TXD_DATA[1].CLK
iCLK => oSDR_TXD_DATA[2].CLK
iCLK => oSDR_TXD_DATA[3].CLK
iCLK => oSDR_TXD_DATA[4].CLK
iCLK => oSDR_TXD_DATA[5].CLK
iCLK => oSDR_TXD_DATA[6].CLK
iCLK => oSDR_TXD_DATA[7].CLK
iCLK => oSDR_DATA[0]~reg0.CLK
iCLK => oSDR_DATA[1]~reg0.CLK
iCLK => oSDR_DATA[2]~reg0.CLK
iCLK => oSDR_DATA[3]~reg0.CLK
iCLK => oSDR_DATA[4]~reg0.CLK
iCLK => oSDR_DATA[5]~reg0.CLK
iCLK => oSDR_DATA[6]~reg0.CLK
iCLK => oSDR_DATA[7]~reg0.CLK
iCLK => oSDR_DATA[8]~reg0.CLK
iCLK => oSDR_DATA[9]~reg0.CLK
iCLK => oSDR_DATA[10]~reg0.CLK
iCLK => oSDR_DATA[11]~reg0.CLK
iCLK => oSDR_DATA[12]~reg0.CLK
iCLK => oSDR_DATA[13]~reg0.CLK
iCLK => oSDR_DATA[14]~reg0.CLK
iCLK => oSDR_DATA[15]~reg0.CLK
iCLK => oSDR_ADDR[0]~reg0.CLK
iCLK => oSDR_ADDR[1]~reg0.CLK
iCLK => oSDR_ADDR[2]~reg0.CLK
iCLK => oSDR_ADDR[3]~reg0.CLK
iCLK => oSDR_ADDR[4]~reg0.CLK
iCLK => oSDR_ADDR[5]~reg0.CLK
iCLK => oSDR_ADDR[6]~reg0.CLK
iCLK => oSDR_ADDR[7]~reg0.CLK
iCLK => oSDR_ADDR[8]~reg0.CLK
iCLK => oSDR_ADDR[9]~reg0.CLK
iCLK => oSDR_ADDR[10]~reg0.CLK
iCLK => oSDR_ADDR[11]~reg0.CLK
iCLK => oSDR_ADDR[12]~reg0.CLK
iCLK => oSDR_ADDR[13]~reg0.CLK
iCLK => oSDR_ADDR[14]~reg0.CLK
iCLK => oSDR_ADDR[15]~reg0.CLK
iCLK => oSDR_ADDR[16]~reg0.CLK
iCLK => oSDR_ADDR[17]~reg0.CLK
iCLK => oSDR_ADDR[18]~reg0.CLK
iCLK => oSDR_ADDR[19]~reg0.CLK
iCLK => oSDR_ADDR[20]~reg0.CLK
iCLK => oSDR_ADDR[21]~reg0.CLK
iCLK => f_InstructionBuffered.CLK
iCLK => InstructionBuffer[0].CLK
iCLK => InstructionBuffer[1].CLK
iCLK => InstructionBuffer[2].CLK
iCLK => InstructionBuffer[3].CLK
iCLK => InstructionBuffer[4].CLK
iCLK => InstructionBuffer[5].CLK
iCLK => InstructionBuffer[6].CLK
iCLK => InstructionBuffer[7].CLK
iCLK => f_FileUpload.CLK
iCLK => NumInstructions[0].CLK
iCLK => NumInstructions[1].CLK
iCLK => NumInstructions[2].CLK
iCLK => NumInstructions[3].CLK
iCLK => NumInstructions[4].CLK
iCLK => NumInstructions[5].CLK
iCLK => NumInstructions[6].CLK
iCLK => NumInstructions[7].CLK
iCLK => NumInstructions[8].CLK
iCLK => NumInstructions[9].CLK
iCLK => NumInstructions[10].CLK
iCLK => NumInstructions[11].CLK
iCLK => NumInstructions[12].CLK
iCLK => NumInstructions[13].CLK
iCLK => NumInstructions[14].CLK
iCLK => NumInstructions[15].CLK
iCLK => NumInstructions[16].CLK
iCLK => NumInstructions[17].CLK
iCLK => NumInstructions[18].CLK
iCLK => NumInstructions[19].CLK
iCLK => NumInstructions[20].CLK
iCLK => NumInstructions[21].CLK
iCLK => f_SD_READ_REQUEST.CLK
iCLK => oSD_DATA_READY~reg0.CLK
iCLK => oSD_DATA[0]~reg0.CLK
iCLK => oSD_DATA[1]~reg0.CLK
iCLK => oSD_DATA[2]~reg0.CLK
iCLK => oSD_DATA[3]~reg0.CLK
iCLK => oSD_DATA[4]~reg0.CLK
iCLK => oSD_DATA[5]~reg0.CLK
iCLK => oSD_DATA[6]~reg0.CLK
iCLK => oSD_DATA[7]~reg0.CLK
iCLK => oSD_DATA[8]~reg0.CLK
iCLK => oSD_DATA[9]~reg0.CLK
iCLK => oSD_DATA[10]~reg0.CLK
iCLK => oSD_DATA[11]~reg0.CLK
iCLK => oSD_DATA[12]~reg0.CLK
iCLK => oSD_DATA[13]~reg0.CLK
iCLK => oSD_DATA[14]~reg0.CLK
iCLK => oSD_DATA[15]~reg0.CLK
iCLK => oSD_DATA[16]~reg0.CLK
iCLK => oSD_DATA[17]~reg0.CLK
iCLK => oSD_DATA[18]~reg0.CLK
iCLK => oSD_DATA[19]~reg0.CLK
iCLK => oSD_DATA[20]~reg0.CLK
iCLK => oSD_DATA[21]~reg0.CLK
iCLK => oSD_DATA[22]~reg0.CLK
iCLK => oSD_DATA[23]~reg0.CLK
iCLK => oSD_DATA[24]~reg0.CLK
iCLK => oSD_DATA[25]~reg0.CLK
iCLK => oSD_DATA[26]~reg0.CLK
iCLK => oSD_DATA[27]~reg0.CLK
iCLK => oSD_DATA[28]~reg0.CLK
iCLK => oSD_DATA[29]~reg0.CLK
iCLK => oSD_DATA[30]~reg0.CLK
iCLK => oSD_DATA[31]~reg0.CLK
iCLK => f_SDRAM.CLK
iCLK => mSDR_Start.CLK
iCLK => mSDR_WRn.CLK
iCLK => oSDR_TXD_Start.CLK
iCLK => oFL_DATA[0]~reg0.CLK
iCLK => oFL_DATA[1]~reg0.CLK
iCLK => oFL_DATA[2]~reg0.CLK
iCLK => oFL_DATA[3]~reg0.CLK
iCLK => oFL_DATA[4]~reg0.CLK
iCLK => oFL_DATA[5]~reg0.CLK
iCLK => oFL_DATA[6]~reg0.CLK
iCLK => oFL_DATA[7]~reg0.CLK
iCLK => oFL_ADDR[0]~reg0.CLK
iCLK => oFL_ADDR[1]~reg0.CLK
iCLK => oFL_ADDR[2]~reg0.CLK
iCLK => oFL_ADDR[3]~reg0.CLK
iCLK => oFL_ADDR[4]~reg0.CLK
iCLK => oFL_ADDR[5]~reg0.CLK
iCLK => oFL_ADDR[6]~reg0.CLK
iCLK => oFL_ADDR[7]~reg0.CLK
iCLK => oFL_ADDR[8]~reg0.CLK
iCLK => oFL_ADDR[9]~reg0.CLK
iCLK => oFL_ADDR[10]~reg0.CLK
iCLK => oFL_ADDR[11]~reg0.CLK
iCLK => oFL_ADDR[12]~reg0.CLK
iCLK => oFL_ADDR[13]~reg0.CLK
iCLK => oFL_ADDR[14]~reg0.CLK
iCLK => oFL_ADDR[15]~reg0.CLK
iCLK => oFL_ADDR[16]~reg0.CLK
iCLK => oFL_ADDR[17]~reg0.CLK
iCLK => oFL_ADDR[18]~reg0.CLK
iCLK => oFL_ADDR[19]~reg0.CLK
iCLK => oFL_ADDR[20]~reg0.CLK
iCLK => oFL_ADDR[21]~reg0.CLK
iCLK => oFL_CMD[0]~reg0.CLK
iCLK => oFL_CMD[1]~reg0.CLK
iCLK => oFL_CMD[2]~reg0.CLK
iCLK => f_FLASH.CLK
iCLK => oFL_Start~reg0.CLK
iCLK => CMD_Tmp[0].CLK
iCLK => CMD_Tmp[1].CLK
iCLK => CMD_Tmp[2].CLK
iCLK => CMD_Tmp[3].CLK
iCLK => CMD_Tmp[4].CLK
iCLK => CMD_Tmp[5].CLK
iCLK => CMD_Tmp[6].CLK
iCLK => CMD_Tmp[7].CLK
iCLK => CMD_Tmp[8].CLK
iCLK => CMD_Tmp[9].CLK
iCLK => CMD_Tmp[10].CLK
iCLK => CMD_Tmp[11].CLK
iCLK => CMD_Tmp[12].CLK
iCLK => CMD_Tmp[13].CLK
iCLK => CMD_Tmp[14].CLK
iCLK => CMD_Tmp[15].CLK
iCLK => CMD_Tmp[16].CLK
iCLK => CMD_Tmp[17].CLK
iCLK => CMD_Tmp[18].CLK
iCLK => CMD_Tmp[19].CLK
iCLK => CMD_Tmp[20].CLK
iCLK => CMD_Tmp[21].CLK
iCLK => CMD_Tmp[22].CLK
iCLK => CMD_Tmp[23].CLK
iCLK => CMD_Tmp[24].CLK
iCLK => CMD_Tmp[25].CLK
iCLK => CMD_Tmp[26].CLK
iCLK => CMD_Tmp[27].CLK
iCLK => CMD_Tmp[28].CLK
iCLK => CMD_Tmp[29].CLK
iCLK => CMD_Tmp[30].CLK
iCLK => CMD_Tmp[31].CLK
iCLK => CMD_Tmp[32].CLK
iCLK => CMD_Tmp[33].CLK
iCLK => CMD_Tmp[34].CLK
iCLK => CMD_Tmp[35].CLK
iCLK => CMD_Tmp[36].CLK
iCLK => CMD_Tmp[37].CLK
iCLK => CMD_Tmp[38].CLK
iCLK => CMD_Tmp[39].CLK
iCLK => CMD_Tmp[40].CLK
iCLK => CMD_Tmp[41].CLK
iCLK => CMD_Tmp[42].CLK
iCLK => CMD_Tmp[43].CLK
iCLK => CMD_Tmp[44].CLK
iCLK => CMD_Tmp[45].CLK
iCLK => CMD_Tmp[46].CLK
iCLK => CMD_Tmp[47].CLK
iCLK => CMD_Tmp[48].CLK
iCLK => CMD_Tmp[49].CLK
iCLK => CMD_Tmp[50].CLK
iCLK => CMD_Tmp[51].CLK
iCLK => CMD_Tmp[52].CLK
iCLK => CMD_Tmp[53].CLK
iCLK => CMD_Tmp[54].CLK
iCLK => CMD_Tmp[55].CLK
iCLK => CMD_Tmp[56].CLK
iCLK => CMD_Tmp[57].CLK
iCLK => CMD_Tmp[58].CLK
iCLK => CMD_Tmp[59].CLK
iCLK => CMD_Tmp[60].CLK
iCLK => CMD_Tmp[61].CLK
iCLK => CMD_Tmp[62].CLK
iCLK => CMD_Tmp[63].CLK
iCLK => oFreqChangeComplete~reg0.CLK
iCLK => oFinishedSendingData~reg0.CLK
iCLK => Count_Transmit_Data[0].CLK
iCLK => Count_Transmit_Data[1].CLK
iCLK => Count_Transmit_Data[2].CLK
iCLK => Count_Transmit_Data[3].CLK
iCLK => Count_Transmit_Data[4].CLK
iCLK => Count_Transmit_Data[5].CLK
iCLK => Count_Transmit_Data[6].CLK
iCLK => Count_Transmit_Data[7].CLK
iCLK => InfoBuffer[0].CLK
iCLK => InfoBuffer[1].CLK
iCLK => InfoBuffer[2].CLK
iCLK => InfoBuffer[3].CLK
iCLK => InfoBuffer[4].CLK
iCLK => InfoBuffer[5].CLK
iCLK => InfoBuffer[6].CLK
iCLK => InfoBuffer[7].CLK
iCLK => InfoBuffer[8].CLK
iCLK => InfoBuffer[9].CLK
iCLK => InfoBuffer[10].CLK
iCLK => InfoBuffer[11].CLK
iCLK => InfoBuffer[12].CLK
iCLK => InfoBuffer[13].CLK
iCLK => InfoBuffer[14].CLK
iCLK => InfoBuffer[15].CLK
iCLK => InfoBuffer[16].CLK
iCLK => InfoBuffer[17].CLK
iCLK => InfoBuffer[18].CLK
iCLK => InfoBuffer[19].CLK
iCLK => InfoBuffer[20].CLK
iCLK => InfoBuffer[21].CLK
iCLK => InfoBuffer[22].CLK
iCLK => InfoBuffer[23].CLK
iCLK => InfoBuffer[24].CLK
iCLK => InfoBuffer[25].CLK
iCLK => InfoBuffer[26].CLK
iCLK => InfoBuffer[27].CLK
iCLK => InfoBuffer[28].CLK
iCLK => InfoBuffer[29].CLK
iCLK => InfoBuffer[30].CLK
iCLK => InfoBuffer[31].CLK
iCLK => m_ExperimentFinish.CLK
iCLK => sel_Info.CLK
iCLK => sel_SR.CLK
iCLK => f_SendCount.CLK
iCLK => Count_Transmit_Start.CLK
iCLK => sel_SDR.CLK
iCLK => m_FinishRequest.CLK
iCLK => f_FinishRequest.CLK
iCLK => oInfo_TXD_DATA[0].CLK
iCLK => oInfo_TXD_DATA[1].CLK
iCLK => oInfo_TXD_DATA[2].CLK
iCLK => oInfo_TXD_DATA[3].CLK
iCLK => oInfo_TXD_DATA[4].CLK
iCLK => oInfo_TXD_DATA[5].CLK
iCLK => oInfo_TXD_DATA[6].CLK
iCLK => oInfo_TXD_DATA[7].CLK
iCLK => oInfo_TXD_Start.CLK
iCLK => f_RequestInfo.CLK
iCLK => f_SR_SEL.CLK
iCLK => oSR_Select[0]~reg0.CLK
iCLK => oSR_Select[1]~reg0.CLK
iCLK => f_FL_SEL.CLK
iCLK => oFL_Select[0]~reg0.CLK
iCLK => oFL_Select[1]~reg0.CLK
iCLK => f_SDR_SEL.CLK
iCLK => oSDR_Select[0]~reg0.CLK
iCLK => oSDR_Select[1]~reg0.CLK
iCLK => mFreqFinished.CLK
iCLK => f_FreqFinished.CLK
iCLK => mReadingFinished.CLK
iCLK => f_ReadingFinished.CLK
iCLK => f_SETUPFINISH.CLK
iCLK => m_SD_DATA_FINISHED_UPLOAD.CLK
iCLK => m_Lasers[0].CLK
iCLK => m_Lasers[1].CLK
iCLK => m_Lasers[2].CLK
iCLK => m_Lasers[3].CLK
iCLK => m_Lasers[4].CLK
iCLK => m_Lasers[5].CLK
iCLK => m_Lasers[6].CLK
iCLK => m_Lasers[7].CLK
iCLK => m_Lasers[8].CLK
iCLK => m_Lasers[9].CLK
iCLK => f_LaserControls.CLK
iCLK => mResetFPGA.CLK
iCLK => f_ResetFPGA.CLK
iCLK => f_DataState~1.DATAIN
iCLK => mSR_ST~7.DATAIN
iCLK => m_SDDataIO_ST~9.DATAIN
iCLK => mSDR_ST~7.DATAIN
iCLK => mFL_ST~9.DATAIN
iCLK => Final_state~5.DATAIN
iCLK => Count_state~17.DATAIN
iCLK => RequestInfo_State~9.DATAIN
iRST_n => mResetFPGA.ACLR
iRST_n => f_ResetFPGA.ACLR
iSD_ADDR[0] => Add1.IN44
iSD_ADDR[0] => Selector130.IN2
iSD_ADDR[1] => Add1.IN43
iSD_ADDR[1] => Selector129.IN2
iSD_ADDR[2] => Add1.IN42
iSD_ADDR[2] => Selector128.IN2
iSD_ADDR[3] => Add1.IN41
iSD_ADDR[3] => Selector127.IN2
iSD_ADDR[4] => Add1.IN40
iSD_ADDR[4] => Selector126.IN2
iSD_ADDR[5] => Add1.IN39
iSD_ADDR[5] => Selector125.IN2
iSD_ADDR[6] => Add1.IN38
iSD_ADDR[6] => Selector124.IN2
iSD_ADDR[7] => Add1.IN37
iSD_ADDR[7] => Selector123.IN2
iSD_ADDR[8] => Add1.IN36
iSD_ADDR[8] => Selector122.IN2
iSD_ADDR[9] => Add1.IN35
iSD_ADDR[9] => Selector121.IN2
iSD_ADDR[10] => Add1.IN34
iSD_ADDR[10] => Selector120.IN2
iSD_ADDR[11] => Add1.IN33
iSD_ADDR[11] => Selector119.IN2
iSD_ADDR[12] => Add1.IN32
iSD_ADDR[12] => Selector118.IN2
iSD_ADDR[13] => Add1.IN31
iSD_ADDR[13] => Selector117.IN2
iSD_ADDR[14] => Add1.IN30
iSD_ADDR[14] => Selector116.IN2
iSD_ADDR[15] => Add1.IN29
iSD_ADDR[15] => Selector115.IN2
iSD_ADDR[16] => Add1.IN28
iSD_ADDR[16] => Selector114.IN2
iSD_ADDR[17] => Add1.IN27
iSD_ADDR[17] => Selector113.IN2
iSD_ADDR[18] => Add1.IN26
iSD_ADDR[18] => Selector112.IN2
iSD_ADDR[19] => Add1.IN25
iSD_ADDR[19] => Selector111.IN2
iSD_ADDR[20] => Add1.IN24
iSD_ADDR[20] => Selector110.IN2
iSD_ADDR[21] => Add1.IN23
iSD_ADDR[21] => Selector109.IN2
iSD_DATA_REQUEST => f_SD_READ_REQUEST.OUTPUTSELECT
iSD_DATA_REQUEST => oSD_DATA_READY.OUTPUTSELECT
iCountReady => f_StoreCount.OUTPUTSELECT
iCountReady => mSR_WRn.OUTPUTSELECT
iCountReady => always15.IN0
iCountData[0] => Selector189.IN2
iCountData[1] => Selector188.IN2
iCountData[2] => Selector187.IN2
iCountData[3] => Selector186.IN2
iCountData[4] => Selector185.IN2
iCountData[5] => Selector184.IN2
iCountData[6] => Selector183.IN2
iCountData[7] => Selector182.IN2
iCountData[8] => Selector181.IN2
iCountData[9] => Selector180.IN2
iCountData[10] => Selector179.IN2
iCountData[11] => Selector178.IN2
iCountData[12] => Selector177.IN2
iCountData[13] => Selector176.IN2
iCountData[14] => Selector175.IN2
iCountData[15] => Selector174.IN2
iCountData[16] => ~NO_FANOUT~
iCountData[17] => ~NO_FANOUT~
iCountData[18] => ~NO_FANOUT~
iCountData[19] => ~NO_FANOUT~
iCountData[20] => ~NO_FANOUT~
iCountData[21] => ~NO_FANOUT~
iCountData[22] => ~NO_FANOUT~
iCountData[23] => ~NO_FANOUT~
iCountData[24] => ~NO_FANOUT~
iCountData[25] => ~NO_FANOUT~
iCountData[26] => ~NO_FANOUT~
iCountData[27] => ~NO_FANOUT~
iCountData[28] => ~NO_FANOUT~
iCountData[29] => ~NO_FANOUT~
iCountData[30] => ~NO_FANOUT~
iCountData[31] => ~NO_FANOUT~
iSendData => always11.IN1
iSendData => always15.IN1
iSendData => oFinishedSendingData.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => InfoBuffer.OUTPUTSELECT
iSendData => f_SendCount.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iSendData => Count_state.OUTPUTSELECT
iExperimentStop => f_SendCount.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => InfoBuffer.OUTPUTSELECT
iExperimentStop => Final_state.OUTPUTSELECT
iExperimentStop => Final_state.OUTPUTSELECT
iExperimentStop => Final_state.OUTPUTSELECT
iExperimentStop => Final_state.OUTPUTSELECT
iFreqChange => f_SendCount.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => Final_state.OUTPUTSELECT
iFreqChange => Final_state.OUTPUTSELECT
iFreqChange => Final_state.OUTPUTSELECT
iFreqChange => Final_state.OUTPUTSELECT
iFreqChange => oFreqChangeComplete.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => InfoBuffer.OUTPUTSELECT
iFreqChange => f_SendCount.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iFreqChange => Count_state.OUTPUTSELECT
iExptLasers[0] => m_Lasers.DATAB
iExptLasers[1] => m_Lasers.DATAB
iExptLasers[2] => m_Lasers.DATAB
iExptLasers[3] => m_Lasers.DATAB
iExptLasers[4] => m_Lasers.DATAB
iExptLasers[5] => m_Lasers.DATAB
iExptLasers[6] => m_Lasers.DATAB
iExptLasers[7] => m_Lasers.DATAB
iExptLasers[8] => m_Lasers.DATAB
iExptLasers[9] => m_Lasers.DATAB
iErrorSignal[0] => Selector189.IN1
iErrorSignal[1] => Selector188.IN1
iErrorSignal[2] => Selector187.IN1
iErrorSignal[3] => Selector186.IN1
iErrorSignal[4] => Selector185.IN1
iErrorSignal[5] => Selector184.IN1
iErrorSignal[6] => Selector183.IN1
iErrorSignal[7] => Selector182.IN1
iErrorSignal[8] => Selector181.IN1
iErrorSignal[9] => Selector180.IN1
iErrorSignal[10] => Selector179.IN1
iErrorSignal[11] => Selector178.IN1
iErrorSignal[12] => Selector177.IN1
iErrorSignal[13] => Selector176.IN1
iErrorSignal[14] => Selector175.IN1
iErrorSignal[15] => Selector174.IN1


|CPU|CII_Starter_USB_API:inst|Multi_Sram:u6
iHS_DATA[0] => SRAM_DQ.DATAB
iHS_DATA[1] => SRAM_DQ.DATAB
iHS_DATA[2] => SRAM_DQ.DATAB
iHS_DATA[3] => SRAM_DQ.DATAB
iHS_DATA[4] => SRAM_DQ.DATAB
iHS_DATA[5] => SRAM_DQ.DATAB
iHS_DATA[6] => SRAM_DQ.DATAB
iHS_DATA[7] => SRAM_DQ.DATAB
iHS_DATA[8] => SRAM_DQ.DATAB
iHS_DATA[9] => SRAM_DQ.DATAB
iHS_DATA[10] => SRAM_DQ.DATAB
iHS_DATA[11] => SRAM_DQ.DATAB
iHS_DATA[12] => SRAM_DQ.DATAB
iHS_DATA[13] => SRAM_DQ.DATAB
iHS_DATA[14] => SRAM_DQ.DATAB
iHS_DATA[15] => SRAM_DQ.DATAB
iHS_ADDR[0] => SRAM_ADDR.DATAB
iHS_ADDR[1] => SRAM_ADDR.DATAB
iHS_ADDR[2] => SRAM_ADDR.DATAB
iHS_ADDR[3] => SRAM_ADDR.DATAB
iHS_ADDR[4] => SRAM_ADDR.DATAB
iHS_ADDR[5] => SRAM_ADDR.DATAB
iHS_ADDR[6] => SRAM_ADDR.DATAB
iHS_ADDR[7] => SRAM_ADDR.DATAB
iHS_ADDR[8] => SRAM_ADDR.DATAB
iHS_ADDR[9] => SRAM_ADDR.DATAB
iHS_ADDR[10] => SRAM_ADDR.DATAB
iHS_ADDR[11] => SRAM_ADDR.DATAB
iHS_ADDR[12] => SRAM_ADDR.DATAB
iHS_ADDR[13] => SRAM_ADDR.DATAB
iHS_ADDR[14] => SRAM_ADDR.DATAB
iHS_ADDR[15] => SRAM_ADDR.DATAB
iHS_ADDR[16] => SRAM_ADDR.DATAB
iHS_ADDR[17] => SRAM_ADDR.DATAB
iHS_WE_N => SRAM_WE_N.DATAB
iHS_OE_N => SRAM_OE_N.DATAB
iAS1_DATA[0] => SRAM_DQ.DATAB
iAS1_DATA[1] => SRAM_DQ.DATAB
iAS1_DATA[2] => SRAM_DQ.DATAB
iAS1_DATA[3] => SRAM_DQ.DATAB
iAS1_DATA[4] => SRAM_DQ.DATAB
iAS1_DATA[5] => SRAM_DQ.DATAB
iAS1_DATA[6] => SRAM_DQ.DATAB
iAS1_DATA[7] => SRAM_DQ.DATAB
iAS1_DATA[8] => SRAM_DQ.DATAB
iAS1_DATA[9] => SRAM_DQ.DATAB
iAS1_DATA[10] => SRAM_DQ.DATAB
iAS1_DATA[11] => SRAM_DQ.DATAB
iAS1_DATA[12] => SRAM_DQ.DATAB
iAS1_DATA[13] => SRAM_DQ.DATAB
iAS1_DATA[14] => SRAM_DQ.DATAB
iAS1_DATA[15] => SRAM_DQ.DATAB
iAS1_ADDR[0] => SRAM_ADDR.DATAB
iAS1_ADDR[1] => SRAM_ADDR.DATAB
iAS1_ADDR[2] => SRAM_ADDR.DATAB
iAS1_ADDR[3] => SRAM_ADDR.DATAB
iAS1_ADDR[4] => SRAM_ADDR.DATAB
iAS1_ADDR[5] => SRAM_ADDR.DATAB
iAS1_ADDR[6] => SRAM_ADDR.DATAB
iAS1_ADDR[7] => SRAM_ADDR.DATAB
iAS1_ADDR[8] => SRAM_ADDR.DATAB
iAS1_ADDR[9] => SRAM_ADDR.DATAB
iAS1_ADDR[10] => SRAM_ADDR.DATAB
iAS1_ADDR[11] => SRAM_ADDR.DATAB
iAS1_ADDR[12] => SRAM_ADDR.DATAB
iAS1_ADDR[13] => SRAM_ADDR.DATAB
iAS1_ADDR[14] => SRAM_ADDR.DATAB
iAS1_ADDR[15] => SRAM_ADDR.DATAB
iAS1_ADDR[16] => SRAM_ADDR.DATAB
iAS1_ADDR[17] => SRAM_ADDR.DATAB
iAS1_WE_N => SRAM_WE_N.DATAB
iAS1_OE_N => SRAM_OE_N.DATAB
iAS2_DATA[0] => SRAM_DQ.DATAB
iAS2_DATA[1] => SRAM_DQ.DATAB
iAS2_DATA[2] => SRAM_DQ.DATAB
iAS2_DATA[3] => SRAM_DQ.DATAB
iAS2_DATA[4] => SRAM_DQ.DATAB
iAS2_DATA[5] => SRAM_DQ.DATAB
iAS2_DATA[6] => SRAM_DQ.DATAB
iAS2_DATA[7] => SRAM_DQ.DATAB
iAS2_DATA[8] => SRAM_DQ.DATAB
iAS2_DATA[9] => SRAM_DQ.DATAB
iAS2_DATA[10] => SRAM_DQ.DATAB
iAS2_DATA[11] => SRAM_DQ.DATAB
iAS2_DATA[12] => SRAM_DQ.DATAB
iAS2_DATA[13] => SRAM_DQ.DATAB
iAS2_DATA[14] => SRAM_DQ.DATAB
iAS2_DATA[15] => SRAM_DQ.DATAB
iAS2_ADDR[0] => SRAM_ADDR.DATAB
iAS2_ADDR[1] => SRAM_ADDR.DATAB
iAS2_ADDR[2] => SRAM_ADDR.DATAB
iAS2_ADDR[3] => SRAM_ADDR.DATAB
iAS2_ADDR[4] => SRAM_ADDR.DATAB
iAS2_ADDR[5] => SRAM_ADDR.DATAB
iAS2_ADDR[6] => SRAM_ADDR.DATAB
iAS2_ADDR[7] => SRAM_ADDR.DATAB
iAS2_ADDR[8] => SRAM_ADDR.DATAB
iAS2_ADDR[9] => SRAM_ADDR.DATAB
iAS2_ADDR[10] => SRAM_ADDR.DATAB
iAS2_ADDR[11] => SRAM_ADDR.DATAB
iAS2_ADDR[12] => SRAM_ADDR.DATAB
iAS2_ADDR[13] => SRAM_ADDR.DATAB
iAS2_ADDR[14] => SRAM_ADDR.DATAB
iAS2_ADDR[15] => SRAM_ADDR.DATAB
iAS2_ADDR[16] => SRAM_ADDR.DATAB
iAS2_ADDR[17] => SRAM_ADDR.DATAB
iAS2_WE_N => SRAM_WE_N.DATAB
iAS2_OE_N => SRAM_OE_N.DATAB
iAS3_DATA[0] => SRAM_DQ.DATAA
iAS3_DATA[1] => SRAM_DQ.DATAA
iAS3_DATA[2] => SRAM_DQ.DATAA
iAS3_DATA[3] => SRAM_DQ.DATAA
iAS3_DATA[4] => SRAM_DQ.DATAA
iAS3_DATA[5] => SRAM_DQ.DATAA
iAS3_DATA[6] => SRAM_DQ.DATAA
iAS3_DATA[7] => SRAM_DQ.DATAA
iAS3_DATA[8] => SRAM_DQ.DATAA
iAS3_DATA[9] => SRAM_DQ.DATAA
iAS3_DATA[10] => SRAM_DQ.DATAA
iAS3_DATA[11] => SRAM_DQ.DATAA
iAS3_DATA[12] => SRAM_DQ.DATAA
iAS3_DATA[13] => SRAM_DQ.DATAA
iAS3_DATA[14] => SRAM_DQ.DATAA
iAS3_DATA[15] => SRAM_DQ.DATAA
iAS3_ADDR[0] => SRAM_ADDR.DATAA
iAS3_ADDR[1] => SRAM_ADDR.DATAA
iAS3_ADDR[2] => SRAM_ADDR.DATAA
iAS3_ADDR[3] => SRAM_ADDR.DATAA
iAS3_ADDR[4] => SRAM_ADDR.DATAA
iAS3_ADDR[5] => SRAM_ADDR.DATAA
iAS3_ADDR[6] => SRAM_ADDR.DATAA
iAS3_ADDR[7] => SRAM_ADDR.DATAA
iAS3_ADDR[8] => SRAM_ADDR.DATAA
iAS3_ADDR[9] => SRAM_ADDR.DATAA
iAS3_ADDR[10] => SRAM_ADDR.DATAA
iAS3_ADDR[11] => SRAM_ADDR.DATAA
iAS3_ADDR[12] => SRAM_ADDR.DATAA
iAS3_ADDR[13] => SRAM_ADDR.DATAA
iAS3_ADDR[14] => SRAM_ADDR.DATAA
iAS3_ADDR[15] => SRAM_ADDR.DATAA
iAS3_ADDR[16] => SRAM_ADDR.DATAA
iAS3_ADDR[17] => SRAM_ADDR.DATAA
iAS3_WE_N => SRAM_WE_N.DATAA
iAS3_OE_N => SRAM_OE_N.DATAA
iSelect[0] => Equal0.IN31
iSelect[0] => Equal1.IN0
iSelect[0] => Equal2.IN31
iSelect[0] => Equal3.IN1
iSelect[1] => Equal0.IN30
iSelect[1] => Equal1.IN31
iSelect[1] => Equal2.IN0
iSelect[1] => Equal3.IN0
iRST_n => ~NO_FANOUT~
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]


|CPU|Laser_Controller:inst10
iCLOCK => NextInstruction[0].CLK
iCLOCK => NextInstruction[1].CLK
iCLOCK => NextInstruction[2].CLK
iCLOCK => NextInstruction[3].CLK
iCLOCK => NextInstruction[4].CLK
iCLOCK => NextInstruction[5].CLK
iCLOCK => NextInstruction[6].CLK
iCLOCK => NextInstruction[7].CLK
iCLOCK => NextInstruction[8].CLK
iCLOCK => NextInstruction[9].CLK
iCLOCK => NextInstruction[10].CLK
iCLOCK => NextInstruction[11].CLK
iCLOCK => NextInstruction[12].CLK
iCLOCK => NextInstruction[13].CLK
iCLOCK => NextInstruction[14].CLK
iCLOCK => NextInstruction[15].CLK
iCLOCK => NextInstruction[16].CLK
iCLOCK => NextInstruction[17].CLK
iCLOCK => NextInstruction[18].CLK
iCLOCK => NextInstruction[19].CLK
iCLOCK => NextInstruction[20].CLK
iCLOCK => NextInstruction[21].CLK
iCLOCK => NextInstruction[22].CLK
iCLOCK => NextInstruction[23].CLK
iCLOCK => NextInstruction[24].CLK
iCLOCK => NextInstruction[25].CLK
iCLOCK => NextInstruction[26].CLK
iCLOCK => NextInstruction[27].CLK
iCLOCK => NextInstruction[28].CLK
iCLOCK => NextInstruction[29].CLK
iCLOCK => NextInstruction[30].CLK
iCLOCK => NextInstruction[31].CLK
iCLOCK => f_NumTimesLooped[0].CLK
iCLOCK => f_NumTimesLooped[1].CLK
iCLOCK => f_NumTimesLooped[2].CLK
iCLOCK => f_NumTimesLooped[3].CLK
iCLOCK => f_NumTimesLooped[4].CLK
iCLOCK => f_NumTimesLooped[5].CLK
iCLOCK => f_NumTimesLooped[6].CLK
iCLOCK => f_NumTimesLooped[7].CLK
iCLOCK => f_NumTimesLooped[8].CLK
iCLOCK => f_NumTimesLooped[9].CLK
iCLOCK => f_NumTimesLooped[10].CLK
iCLOCK => f_NumTimesLooped[11].CLK
iCLOCK => f_NumTimesLooped[12].CLK
iCLOCK => f_NumTimesLooped[13].CLK
iCLOCK => f_NumTimesLooped[14].CLK
iCLOCK => f_NumTimesLooped[15].CLK
iCLOCK => f_NumTimesLooped[16].CLK
iCLOCK => f_NumTimesLooped[17].CLK
iCLOCK => f_NumTimesLooped[18].CLK
iCLOCK => f_NumTimesLooped[19].CLK
iCLOCK => f_NumTimesLooped[20].CLK
iCLOCK => f_NumTimesLooped[21].CLK
iCLOCK => f_NumTimesLooped[22].CLK
iCLOCK => f_NumTimesLooped[23].CLK
iCLOCK => f_LoopCount[0].CLK
iCLOCK => f_LoopCount[1].CLK
iCLOCK => f_LoopCount[2].CLK
iCLOCK => f_LoopCount[3].CLK
iCLOCK => f_LoopCount[4].CLK
iCLOCK => f_LoopCount[5].CLK
iCLOCK => f_LoopCount[6].CLK
iCLOCK => f_LoopCount[7].CLK
iCLOCK => f_LoopCount[8].CLK
iCLOCK => f_LoopCount[9].CLK
iCLOCK => f_LoopCount[10].CLK
iCLOCK => f_LoopCount[11].CLK
iCLOCK => f_LoopCount[12].CLK
iCLOCK => f_LoopCount[13].CLK
iCLOCK => f_LoopCount[14].CLK
iCLOCK => f_LoopCount[15].CLK
iCLOCK => f_LoopCount[16].CLK
iCLOCK => f_LoopCount[17].CLK
iCLOCK => f_LoopCount[18].CLK
iCLOCK => f_LoopStartAddress[0].CLK
iCLOCK => f_LoopStartAddress[1].CLK
iCLOCK => f_LoopStartAddress[2].CLK
iCLOCK => f_LoopStartAddress[3].CLK
iCLOCK => f_LoopStartAddress[4].CLK
iCLOCK => f_LoopStartAddress[5].CLK
iCLOCK => f_LoopStartAddress[6].CLK
iCLOCK => f_LoopStartAddress[7].CLK
iCLOCK => f_LoopStartAddress[8].CLK
iCLOCK => f_LoopStartAddress[9].CLK
iCLOCK => f_LoopStartAddress[10].CLK
iCLOCK => f_LoopStartAddress[11].CLK
iCLOCK => f_LoopStartAddress[12].CLK
iCLOCK => f_LoopStartAddress[13].CLK
iCLOCK => f_LoopStartAddress[14].CLK
iCLOCK => f_LoopStartAddress[15].CLK
iCLOCK => f_LoopStartAddress[16].CLK
iCLOCK => f_LoopStartAddress[17].CLK
iCLOCK => f_LoopStartAddress[18].CLK
iCLOCK => f_LoopStartAddress[19].CLK
iCLOCK => f_LoopStartAddress[20].CLK
iCLOCK => f_LoopStartAddress[21].CLK
iCLOCK => oSD_DATA_REQUEST~reg0.CLK
iCLOCK => oSD_ADDR[0]~reg0.CLK
iCLOCK => oSD_ADDR[1]~reg0.CLK
iCLOCK => oSD_ADDR[2]~reg0.CLK
iCLOCK => oSD_ADDR[3]~reg0.CLK
iCLOCK => oSD_ADDR[4]~reg0.CLK
iCLOCK => oSD_ADDR[5]~reg0.CLK
iCLOCK => oSD_ADDR[6]~reg0.CLK
iCLOCK => oSD_ADDR[7]~reg0.CLK
iCLOCK => oSD_ADDR[8]~reg0.CLK
iCLOCK => oSD_ADDR[9]~reg0.CLK
iCLOCK => oSD_ADDR[10]~reg0.CLK
iCLOCK => oSD_ADDR[11]~reg0.CLK
iCLOCK => oSD_ADDR[12]~reg0.CLK
iCLOCK => oSD_ADDR[13]~reg0.CLK
iCLOCK => oSD_ADDR[14]~reg0.CLK
iCLOCK => oSD_ADDR[15]~reg0.CLK
iCLOCK => oSD_ADDR[16]~reg0.CLK
iCLOCK => oSD_ADDR[17]~reg0.CLK
iCLOCK => oSD_ADDR[18]~reg0.CLK
iCLOCK => oSD_ADDR[19]~reg0.CLK
iCLOCK => oSD_ADDR[20]~reg0.CLK
iCLOCK => oSD_ADDR[21]~reg0.CLK
iCLOCK => oExperimentStop~reg0.CLK
iCLOCK => oCountData[0]~reg0.CLK
iCLOCK => oCountData[1]~reg0.CLK
iCLOCK => oCountData[2]~reg0.CLK
iCLOCK => oCountData[3]~reg0.CLK
iCLOCK => oCountData[4]~reg0.CLK
iCLOCK => oCountData[5]~reg0.CLK
iCLOCK => oCountData[6]~reg0.CLK
iCLOCK => oCountData[7]~reg0.CLK
iCLOCK => oCountData[8]~reg0.CLK
iCLOCK => oCountData[9]~reg0.CLK
iCLOCK => oCountData[10]~reg0.CLK
iCLOCK => oCountData[11]~reg0.CLK
iCLOCK => oCountData[12]~reg0.CLK
iCLOCK => oCountData[13]~reg0.CLK
iCLOCK => oCountData[14]~reg0.CLK
iCLOCK => oCountData[15]~reg0.CLK
iCLOCK => oCountData[16]~reg0.CLK
iCLOCK => oCountData[17]~reg0.CLK
iCLOCK => oCountData[18]~reg0.CLK
iCLOCK => oCountData[19]~reg0.CLK
iCLOCK => oCountData[20]~reg0.CLK
iCLOCK => oCountData[21]~reg0.CLK
iCLOCK => oCountData[22]~reg0.CLK
iCLOCK => oCountData[23]~reg0.CLK
iCLOCK => oCountData[24]~reg0.CLK
iCLOCK => oCountData[25]~reg0.CLK
iCLOCK => oCountData[26]~reg0.CLK
iCLOCK => oCountData[27]~reg0.CLK
iCLOCK => oCountData[28]~reg0.CLK
iCLOCK => oCountData[29]~reg0.CLK
iCLOCK => oCountData[30]~reg0.CLK
iCLOCK => oCountData[31]~reg0.CLK
iCLOCK => oPMTClear~reg0.CLK
iCLOCK => oPMTGate~reg0.CLK
iCLOCK => oRedLEDs[0]~reg0.CLK
iCLOCK => oRedLEDs[1]~reg0.CLK
iCLOCK => oRedLEDs[2]~reg0.CLK
iCLOCK => oRedLEDs[3]~reg0.CLK
iCLOCK => oRedLEDs[4]~reg0.CLK
iCLOCK => oRedLEDs[5]~reg0.CLK
iCLOCK => oRedLEDs[6]~reg0.CLK
iCLOCK => oRedLEDs[7]~reg0.CLK
iCLOCK => oRedLEDs[8]~reg0.CLK
iCLOCK => oRedLEDs[9]~reg0.CLK
iCLOCK => Ticks[0].CLK
iCLOCK => Ticks[1].CLK
iCLOCK => Ticks[2].CLK
iCLOCK => Ticks[3].CLK
iCLOCK => Ticks[4].CLK
iCLOCK => Ticks[5].CLK
iCLOCK => Ticks[6].CLK
iCLOCK => Ticks[7].CLK
iCLOCK => Ticks[8].CLK
iCLOCK => Ticks[9].CLK
iCLOCK => Ticks[10].CLK
iCLOCK => Ticks[11].CLK
iCLOCK => Ticks[12].CLK
iCLOCK => Ticks[13].CLK
iCLOCK => Ticks[14].CLK
iCLOCK => Ticks[15].CLK
iCLOCK => Ticks[16].CLK
iCLOCK => Ticks[17].CLK
iCLOCK => Ticks[18].CLK
iCLOCK => Ticks[19].CLK
iCLOCK => Ticks[20].CLK
iCLOCK => Ticks[21].CLK
iCLOCK => Ticks[22].CLK
iCLOCK => Ticks[23].CLK
iCLOCK => ControlBits[0].CLK
iCLOCK => ControlBits[1].CLK
iCLOCK => ControlBits[2].CLK
iCLOCK => LaserState[0].CLK
iCLOCK => LaserState[1].CLK
iCLOCK => LaserState[2].CLK
iCLOCK => LaserState[3].CLK
iCLOCK => LaserState[4].CLK
iCLOCK => LaserState[5].CLK
iCLOCK => LaserState[6].CLK
iCLOCK => LaserState[7].CLK
iCLOCK => LaserState[8].CLK
iCLOCK => LaserState[9].CLK
iCLOCK => TicksToRun[5].CLK
iCLOCK => TicksToRun[6].CLK
iCLOCK => TicksToRun[7].CLK
iCLOCK => TicksToRun[8].CLK
iCLOCK => TicksToRun[9].CLK
iCLOCK => TicksToRun[10].CLK
iCLOCK => TicksToRun[11].CLK
iCLOCK => TicksToRun[12].CLK
iCLOCK => TicksToRun[13].CLK
iCLOCK => TicksToRun[14].CLK
iCLOCK => TicksToRun[15].CLK
iCLOCK => TicksToRun[16].CLK
iCLOCK => TicksToRun[17].CLK
iCLOCK => TicksToRun[18].CLK
iCLOCK => TicksToRun[19].CLK
iCLOCK => TicksToRun[20].CLK
iCLOCK => TicksToRun[21].CLK
iCLOCK => TicksToRun[22].CLK
iCLOCK => TicksToRun[23].CLK
iCLOCK => f_NextInstructionReady.CLK
iCLOCK => f_PrepNextInstruction.CLK
iCLOCK => f_NextAddress[0].CLK
iCLOCK => f_NextAddress[1].CLK
iCLOCK => f_NextAddress[2].CLK
iCLOCK => f_NextAddress[3].CLK
iCLOCK => f_NextAddress[4].CLK
iCLOCK => f_NextAddress[5].CLK
iCLOCK => f_NextAddress[6].CLK
iCLOCK => f_NextAddress[7].CLK
iCLOCK => f_NextAddress[8].CLK
iCLOCK => f_NextAddress[9].CLK
iCLOCK => f_NextAddress[10].CLK
iCLOCK => f_NextAddress[11].CLK
iCLOCK => f_NextAddress[12].CLK
iCLOCK => f_NextAddress[13].CLK
iCLOCK => f_NextAddress[14].CLK
iCLOCK => f_NextAddress[15].CLK
iCLOCK => f_NextAddress[16].CLK
iCLOCK => f_NextAddress[17].CLK
iCLOCK => f_NextAddress[18].CLK
iCLOCK => f_NextAddress[19].CLK
iCLOCK => f_NextAddress[20].CLK
iCLOCK => f_NextAddress[21].CLK
iCLOCK => oFreqChange~reg0.CLK
iCLOCK => oSendData~reg0.CLK
iCLOCK => oCountReady~reg0.CLK
iCLOCK => f_ClearErrorSignal.CLK
iCLOCK => i729Lock.CLK
iCLOCK => oErrorSignal[3]~reg0.CLK
iCLOCK => i854Lock.CLK
iCLOCK => oErrorSignal[2]~reg0.CLK
iCLOCK => i397bLock.CLK
iCLOCK => oErrorSignal[1]~reg0.CLK
iCLOCK => i397aLock.CLK
iCLOCK => oErrorSignal[0]~reg0.CLK
iCLOCK => f_MainsPhase_state.CLK
iCLOCK => f_MainsPhase.CLK
iCLOCK => BufferSmoothed.CLK
iCLOCK => Buffer[0].CLK
iCLOCK => Buffer[1].CLK
iCLOCK => Buffer[2].CLK
iCLOCK => f_InstructionState~3.DATAIN
iCLOCK => f_State~4.DATAIN
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_NextAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_State.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_State.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_State.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => oFreqChange.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_ClearErrorSignal.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => oCountReady.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => oSendData.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => oExperimentStop.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_InstructionState.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_InstructionState.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => f_LoopCount.OUTPUTSELECT
iSD_DATA_FINISHED_UPLOAD => NextInstruction[1].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[0].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[2].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[3].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[4].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[5].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[6].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[7].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[8].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[9].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[10].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[11].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[12].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[13].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[14].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[15].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[16].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[17].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[18].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[19].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[20].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[21].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[22].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[23].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[24].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[25].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[26].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[27].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[28].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[29].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[30].ENA
iSD_DATA_FINISHED_UPLOAD => NextInstruction[31].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[0].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[1].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[2].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[3].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[4].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[5].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[6].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[7].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[8].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[9].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[10].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[11].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[12].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[13].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[14].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[15].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[16].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[17].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[18].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[19].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[20].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[21].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[22].ENA
iSD_DATA_FINISHED_UPLOAD => f_NumTimesLooped[23].ENA
iSD_DATA_FINISHED_UPLOAD => oSD_DATA_REQUEST~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[0]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[1]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[2]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[3]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[4]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[5]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[6]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[7]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[8]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[9]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[10]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[11]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[12]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[13]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[14]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[15]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[16]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[17]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[18]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[19]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[20]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oSD_ADDR[21]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[0]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[1]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[2]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[3]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[4]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[5]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[6]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[7]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[8]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[9]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[10]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[11]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[12]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[13]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[14]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[15]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[16]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[17]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[18]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[19]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[20]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[21]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[22]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[23]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[24]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[25]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[26]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[27]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[28]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[29]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[30]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oCountData[31]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oPMTClear~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oPMTGate~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[0]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[1]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[2]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[3]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[4]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[5]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[6]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[7]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[8]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => oRedLEDs[9]~reg0.ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[0].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[1].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[2].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[3].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[4].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[5].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[6].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[7].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[8].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[9].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[10].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[11].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[12].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[13].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[14].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[15].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[16].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[17].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[18].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[19].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[20].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[21].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[22].ENA
iSD_DATA_FINISHED_UPLOAD => Ticks[23].ENA
iSD_DATA_FINISHED_UPLOAD => ControlBits[0].ENA
iSD_DATA_FINISHED_UPLOAD => ControlBits[1].ENA
iSD_DATA_FINISHED_UPLOAD => ControlBits[2].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[0].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[1].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[2].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[3].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[4].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[5].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[6].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[7].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[8].ENA
iSD_DATA_FINISHED_UPLOAD => LaserState[9].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[5].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[6].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[7].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[8].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[9].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[10].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[11].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[12].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[13].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[14].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[15].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[16].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[17].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[18].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[19].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[20].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[21].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[22].ENA
iSD_DATA_FINISHED_UPLOAD => TicksToRun[23].ENA
iSD_DATA_FINISHED_UPLOAD => f_NextInstructionReady.ENA
iSD_DATA_FINISHED_UPLOAD => f_PrepNextInstruction.ENA
iSD_DATA[0] => NextInstruction.DATAA
iSD_DATA[0] => Equal9.IN2
iSD_DATA[0] => Equal10.IN2
iSD_DATA[1] => NextInstruction.DATAA
iSD_DATA[1] => Equal9.IN1
iSD_DATA[1] => Equal10.IN1
iSD_DATA[2] => NextInstruction.DATAA
iSD_DATA[2] => Equal9.IN0
iSD_DATA[2] => Equal10.IN0
iSD_DATA[3] => NextInstruction.DATAA
iSD_DATA[4] => NextInstruction.DATAA
iSD_DATA[5] => NextInstruction.DATAA
iSD_DATA[6] => NextInstruction.DATAA
iSD_DATA[7] => NextInstruction.DATAA
iSD_DATA[8] => NextInstruction.DATAA
iSD_DATA[9] => NextInstruction.DATAA
iSD_DATA[10] => NextInstruction.DATAA
iSD_DATA[11] => NextInstruction.DATAA
iSD_DATA[12] => NextInstruction.DATAA
iSD_DATA[13] => NextInstruction.DATAA
iSD_DATA[13] => f_LoopCount.DATAB
iSD_DATA[14] => NextInstruction.DATAA
iSD_DATA[14] => f_LoopCount.DATAB
iSD_DATA[15] => NextInstruction.DATAA
iSD_DATA[15] => f_LoopCount.DATAB
iSD_DATA[16] => NextInstruction.DATAA
iSD_DATA[16] => f_LoopCount.DATAB
iSD_DATA[17] => NextInstruction.DATAA
iSD_DATA[17] => f_LoopCount.DATAB
iSD_DATA[18] => NextInstruction.DATAA
iSD_DATA[18] => f_LoopCount.DATAB
iSD_DATA[19] => NextInstruction.DATAA
iSD_DATA[19] => f_LoopCount.DATAB
iSD_DATA[20] => NextInstruction.DATAA
iSD_DATA[20] => f_LoopCount.DATAB
iSD_DATA[21] => NextInstruction.DATAA
iSD_DATA[21] => f_LoopCount.DATAB
iSD_DATA[22] => NextInstruction.DATAA
iSD_DATA[22] => f_LoopCount.DATAB
iSD_DATA[23] => NextInstruction.DATAA
iSD_DATA[23] => f_LoopCount.DATAB
iSD_DATA[24] => NextInstruction.DATAA
iSD_DATA[24] => f_LoopCount.DATAB
iSD_DATA[25] => NextInstruction.DATAA
iSD_DATA[25] => f_LoopCount.DATAB
iSD_DATA[26] => NextInstruction.DATAA
iSD_DATA[26] => f_LoopCount.DATAB
iSD_DATA[27] => NextInstruction.DATAA
iSD_DATA[27] => f_LoopCount.DATAB
iSD_DATA[28] => NextInstruction.DATAA
iSD_DATA[28] => f_LoopCount.DATAB
iSD_DATA[29] => NextInstruction.DATAA
iSD_DATA[29] => f_LoopCount.DATAB
iSD_DATA[30] => NextInstruction.DATAA
iSD_DATA[30] => f_LoopCount.DATAB
iSD_DATA[31] => NextInstruction.DATAA
iSD_DATA[31] => f_LoopCount.DATAB
iSD_DATA_READY => oSD_DATA_REQUEST.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopStartAddress.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_LoopCount.OUTPUTSELECT
iSD_DATA_READY => f_InstructionState.OUTPUTSELECT
iSD_DATA_READY => f_InstructionState.OUTPUTSELECT
iSD_DATA_READY => f_PrepNextInstruction.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextAddress.OUTPUTSELECT
iSD_DATA_READY => f_NextInstructionReady.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => f_NumTimesLooped.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iSD_DATA_READY => NextInstruction.OUTPUTSELECT
iMAINS_PHASE => Buffer[2].DATAIN
iFinishedSendingData => f_NextInstructionReady.OUTPUTSELECT
iFinishedSendingData => oSendData.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => Ticks.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => TicksToRun.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => LaserState.OUTPUTSELECT
iFinishedSendingData => ControlBits.OUTPUTSELECT
iFinishedSendingData => ControlBits.OUTPUTSELECT
iFinishedSendingData => ControlBits.OUTPUTSELECT
iFinishedSendingData => f_PrepNextInstruction.OUTPUTSELECT
iFinishedSendingData => oRedLEDs.OUTPUTSELECT
iFreqChangeComplete => f_NextInstructionReady.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => Ticks.OUTPUTSELECT
iFreqChangeComplete => oFreqChange.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => TicksToRun.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => LaserState.OUTPUTSELECT
iFreqChangeComplete => ControlBits.OUTPUTSELECT
iFreqChangeComplete => ControlBits.OUTPUTSELECT
iFreqChangeComplete => ControlBits.OUTPUTSELECT
iFreqChangeComplete => f_PrepNextInstruction.OUTPUTSELECT
iFreqChangeComplete => oRedLEDs.OUTPUTSELECT
iPMTCountA[0] => Add1.IN32
iPMTCountA[1] => Add1.IN31
iPMTCountA[2] => Add1.IN30
iPMTCountA[3] => Add1.IN29
iPMTCountA[4] => Add1.IN28
iPMTCountA[5] => Add1.IN27
iPMTCountA[6] => Add1.IN26
iPMTCountA[7] => Add1.IN25
iPMTCountA[8] => Add1.IN24
iPMTCountA[9] => Add1.IN23
iPMTCountA[10] => Add1.IN22
iPMTCountA[11] => Add1.IN21
iPMTCountA[12] => Add1.IN20
iPMTCountA[13] => Add1.IN19
iPMTCountA[14] => Add1.IN18
iPMTCountA[15] => Add1.IN17
iPMTCountA[16] => Add1.IN16
iPMTCountA[17] => Add1.IN15
iPMTCountA[18] => Add1.IN14
iPMTCountA[19] => Add1.IN13
iPMTCountA[20] => Add1.IN12
iPMTCountA[21] => Add1.IN11
iPMTCountA[22] => Add1.IN10
iPMTCountA[23] => Add1.IN9
iPMTCountA[24] => Add1.IN8
iPMTCountA[25] => Add1.IN7
iPMTCountA[26] => Add1.IN6
iPMTCountA[27] => Add1.IN5
iPMTCountA[28] => Add1.IN4
iPMTCountA[29] => Add1.IN3
iPMTCountA[30] => Add1.IN2
iPMTCountA[31] => Add1.IN1
iPMTCountB[0] => Add1.IN64
iPMTCountB[1] => Add1.IN63
iPMTCountB[2] => Add1.IN62
iPMTCountB[3] => Add1.IN61
iPMTCountB[4] => Add1.IN60
iPMTCountB[5] => Add1.IN59
iPMTCountB[6] => Add1.IN58
iPMTCountB[7] => Add1.IN57
iPMTCountB[8] => Add1.IN56
iPMTCountB[9] => Add1.IN55
iPMTCountB[10] => Add1.IN54
iPMTCountB[11] => Add1.IN53
iPMTCountB[12] => Add1.IN52
iPMTCountB[13] => Add1.IN51
iPMTCountB[14] => Add1.IN50
iPMTCountB[15] => Add1.IN49
iPMTCountB[16] => Add1.IN48
iPMTCountB[17] => Add1.IN47
iPMTCountB[18] => Add1.IN46
iPMTCountB[19] => Add1.IN45
iPMTCountB[20] => Add1.IN44
iPMTCountB[21] => Add1.IN43
iPMTCountB[22] => Add1.IN42
iPMTCountB[23] => Add1.IN41
iPMTCountB[24] => Add1.IN40
iPMTCountB[25] => Add1.IN39
iPMTCountB[26] => Add1.IN38
iPMTCountB[27] => Add1.IN37
iPMTCountB[28] => Add1.IN36
iPMTCountB[29] => Add1.IN35
iPMTCountB[30] => Add1.IN34
iPMTCountB[31] => Add1.IN33
iLaser397aLock => oErrorSignal.OUTPUTSELECT
iLaser397aLock => i397aLock.DATAIN
iLaser397bLock => oErrorSignal.OUTPUTSELECT
iLaser397bLock => i397bLock.DATAIN
iLaser854Lock => oErrorSignal.OUTPUTSELECT
iLaser854Lock => i854Lock.DATAIN
iLaser729Lock => oErrorSignal.OUTPUTSELECT
iLaser729Lock => i729Lock.DATAIN


|CPU|lpm_counter0:inst1
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr


|CPU|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component
clock => cntr_m7j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_m7j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_m7j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_m7j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|CPU|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_m7j:auto_generated
aclr => counter_reg_bit1a[31].ACLR
aclr => counter_reg_bit1a[30].ACLR
aclr => counter_reg_bit1a[29].ACLR
aclr => counter_reg_bit1a[28].ACLR
aclr => counter_reg_bit1a[27].ACLR
aclr => counter_reg_bit1a[26].ACLR
aclr => counter_reg_bit1a[25].ACLR
aclr => counter_reg_bit1a[24].ACLR
aclr => counter_reg_bit1a[23].ACLR
aclr => counter_reg_bit1a[22].ACLR
aclr => counter_reg_bit1a[21].ACLR
aclr => counter_reg_bit1a[20].ACLR
aclr => counter_reg_bit1a[19].ACLR
aclr => counter_reg_bit1a[18].ACLR
aclr => counter_reg_bit1a[17].ACLR
aclr => counter_reg_bit1a[16].ACLR
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[31].CLK
clock => counter_reg_bit1a[30].CLK
clock => counter_reg_bit1a[29].CLK
clock => counter_reg_bit1a[28].CLK
clock => counter_reg_bit1a[27].CLK
clock => counter_reg_bit1a[26].CLK
clock => counter_reg_bit1a[25].CLK
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CPU|lpm_counter0:inst9
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr


|CPU|lpm_counter0:inst9|lpm_counter:LPM_COUNTER_component
clock => cntr_m7j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_m7j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_m7j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_m7j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~


|CPU|lpm_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_m7j:auto_generated
aclr => counter_reg_bit1a[31].ACLR
aclr => counter_reg_bit1a[30].ACLR
aclr => counter_reg_bit1a[29].ACLR
aclr => counter_reg_bit1a[28].ACLR
aclr => counter_reg_bit1a[27].ACLR
aclr => counter_reg_bit1a[26].ACLR
aclr => counter_reg_bit1a[25].ACLR
aclr => counter_reg_bit1a[24].ACLR
aclr => counter_reg_bit1a[23].ACLR
aclr => counter_reg_bit1a[22].ACLR
aclr => counter_reg_bit1a[21].ACLR
aclr => counter_reg_bit1a[20].ACLR
aclr => counter_reg_bit1a[19].ACLR
aclr => counter_reg_bit1a[18].ACLR
aclr => counter_reg_bit1a[17].ACLR
aclr => counter_reg_bit1a[16].ACLR
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[31].CLK
clock => counter_reg_bit1a[30].CLK
clock => counter_reg_bit1a[29].CLK
clock => counter_reg_bit1a[28].CLK
clock => counter_reg_bit1a[27].CLK
clock => counter_reg_bit1a[26].CLK
clock => counter_reg_bit1a[25].CLK
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CPU|LaserSwitch:inst3
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iExperimentRunning => oLasers.OUTPUTSELECT
iLasersExperiment[0] => oLasers.DATAB
iLasersExperiment[1] => oLasers.DATAB
iLasersExperiment[2] => oLasers.DATAB
iLasersExperiment[3] => oLasers.DATAB
iLasersExperiment[4] => oLasers.DATAB
iLasersExperiment[5] => oLasers.DATAB
iLasersExperiment[6] => oLasers.DATAB
iLasersExperiment[7] => oLasers.DATAB
iLasersExperiment[8] => oLasers.DATAB
iLasersExperiment[9] => oLasers.DATAB
iLasersIdle[0] => oLasers.DATAA
iLasersIdle[1] => oLasers.DATAA
iLasersIdle[2] => oLasers.DATAA
iLasersIdle[3] => oLasers.DATAA
iLasersIdle[4] => oLasers.DATAA
iLasersIdle[5] => oLasers.DATAA
iLasersIdle[6] => oLasers.DATAA
iLasersIdle[7] => oLasers.DATAA
iLasersIdle[8] => oLasers.DATAA
iLasersIdle[9] => oLasers.DATAA


