Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Apr 10 13:50:51 2025
| Host         : E10-1792F8EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gametop_timing_summary_routed.rpt -pb gametop_timing_summary_routed.pb -rpx gametop_timing_summary_routed.rpx -warn_on_violation
| Design       : gametop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2361)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6971)
5. checking no_input_delay (6)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2361)
---------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2303 register/latch pins with no clock driven by root clock pin: game_clk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: seg_inst_0/clk_count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6971)
---------------------------------------------------
 There are 6971 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                 1391        0.113        0.000                      0                 1391        3.000        0.000                       0                   465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.232        0.000                      0                 1391        0.113        0.000                      0                 1391        4.196        0.000                       0                   461  
  clkfbout_clk_wiz_0                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst/inst/clk_in1
  To Clock:  inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.434ns (5.398%)  route 7.606ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 10.938 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[1]
                         net (fo=50, routed)          7.606     9.939    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y11         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.543    10.938    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    10.945    
                         clock uncertainty           -0.208    10.737    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.171    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 0.434ns (5.296%)  route 7.761ns (94.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.100 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[6]
                         net (fo=50, routed)          7.761    10.093    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.704    11.100    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.015    11.115    
                         clock uncertainty           -0.208    10.907    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.341    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.341    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.434ns (5.571%)  route 7.356ns (94.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 10.935 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[7]
                         net (fo=50, routed)          7.356     9.689    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y12         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.540    10.935    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    10.942    
                         clock uncertainty           -0.208    10.734    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.168    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.168    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 0.434ns (5.458%)  route 7.518ns (94.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.105 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[6]
                         net (fo=50, routed)          7.518     9.851    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y0          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.709    11.105    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.015    11.120    
                         clock uncertainty           -0.208    10.912    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.346    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 0.434ns (5.552%)  route 7.383ns (94.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.019 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[1]
                         net (fo=50, routed)          7.383     9.716    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.624    11.019    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    11.026    
                         clock uncertainty           -0.208    10.818    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.252    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.252    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 0.434ns (5.563%)  route 7.368ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.019 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[6]
                         net (fo=50, routed)          7.368     9.701    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y12         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.624    11.019    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    11.026    
                         clock uncertainty           -0.208    10.818    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.252    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.252    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 0.434ns (5.635%)  route 7.268ns (94.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 10.940 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[1]
                         net (fo=50, routed)          7.268     9.601    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y10         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.545    10.940    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    10.947    
                         clock uncertainty           -0.208    10.739    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.173    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 0.434ns (5.524%)  route 7.423ns (94.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.094 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[6]
                         net (fo=50, routed)          7.423     9.755    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.698    11.094    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.015    11.109    
                         clock uncertainty           -0.208    10.901    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.335    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.335    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 0.434ns (5.524%)  route 7.423ns (94.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.106 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[6]
                         net (fo=50, routed)          7.423     9.755    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y9          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.710    11.106    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.015    11.121    
                         clock uncertainty           -0.208    10.913    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.347    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 drawcontrol_inst/addr_info_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 0.434ns (5.563%)  route 7.368ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.151 - 9.392 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.897     1.899    drawcontrol_inst/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  drawcontrol_inst/addr_info_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.333 r  drawcontrol_inst/addr_info_reg/P[6]
                         net (fo=50, routed)          7.368     9.701    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y2          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    11.075    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.755    11.151    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.015    11.166    
                         clock uncertainty           -0.208    10.958    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.392    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.392    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  0.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 appleEatenFlash/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            appleEatenFlash/led_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.540%)  route 0.312ns (57.460%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.602     0.604    appleEatenFlash/clk_out1
    SLICE_X1Y53          FDRE                                         r  appleEatenFlash/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     0.745 f  appleEatenFlash/counter_reg[24]/Q
                         net (fo=2, routed)           0.127     0.871    appleEatenFlash/counter_reg[24]
    SLICE_X0Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.916 r  appleEatenFlash/led_on_i_2/O
                         net (fo=2, routed)           0.185     1.102    appleEatenFlash/led_on_i_2_n_0
    SLICE_X0Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.147 r  appleEatenFlash/led_on_i_1/O
                         net (fo=1, routed)           0.000     1.147    appleEatenFlash/led_on_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  appleEatenFlash/led_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.946     0.948    appleEatenFlash/clk_out1
    SLICE_X0Y49          FDRE                                         r  appleEatenFlash/led_on_reg/C
                         clock pessimism             -0.005     0.943    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.091     1.034    appleEatenFlash/led_on_reg
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_out/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga_out/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    vga_out/clk_out1
    SLICE_X18Y31         FDRE                                         r  vga_out/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  vga_out/vcount_reg[2]/Q
                         net (fo=7, routed)           0.085     0.860    vga_out/vcount_reg[2]
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.905 r  vga_out/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.905    vga_out/p_0_in__1[5]
    SLICE_X19Y31         FDRE                                         r  vga_out/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.905     0.907    vga_out/clk_out1
    SLICE_X19Y31         FDRE                                         r  vga_out/vcount_reg[5]/C
                         clock pessimism             -0.260     0.646    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.092     0.738    vga_out/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 appleEatenFlash/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            appleEatenFlash/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.669     0.671    appleEatenFlash/clk_out1
    SLICE_X1Y49          FDRE                                         r  appleEatenFlash/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     0.812 r  appleEatenFlash/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.931    appleEatenFlash/counter_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.091 r  appleEatenFlash/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.092    appleEatenFlash/counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.146 r  appleEatenFlash/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.146    appleEatenFlash/counter_reg[12]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  appleEatenFlash/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.876     0.878    appleEatenFlash/clk_out1
    SLICE_X1Y50          FDRE                                         r  appleEatenFlash/counter_reg[12]/C
                         clock pessimism             -0.005     0.873    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     0.978    appleEatenFlash/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 apple_inst/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            apple_inst/curr_appleX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.816%)  route 0.074ns (26.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.626     0.628    apple_inst/clk_out1
    SLICE_X30Y28         FDRE                                         r  apple_inst/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     0.792 r  apple_inst/lfsr_reg[4]/Q
                         net (fo=5, routed)           0.074     0.866    apple_inst/lfsr_reg_n_0_[4]
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.911 r  apple_inst/curr_appleX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.911    apple_inst/curr_appleX[4]_i_1_n_0
    SLICE_X31Y28         FDRE                                         r  apple_inst/curr_appleX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.898     0.900    apple_inst/clk_out1
    SLICE_X31Y28         FDRE                                         r  apple_inst/curr_appleX_reg[4]/C
                         clock pessimism             -0.258     0.641    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.091     0.732    apple_inst/curr_appleX_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 appleEatenFlash/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            appleEatenFlash/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.669     0.671    appleEatenFlash/clk_out1
    SLICE_X1Y49          FDRE                                         r  appleEatenFlash/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     0.812 r  appleEatenFlash/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.931    appleEatenFlash/counter_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.091 r  appleEatenFlash/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.092    appleEatenFlash/counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.157 r  appleEatenFlash/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.157    appleEatenFlash/counter_reg[12]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  appleEatenFlash/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.876     0.878    appleEatenFlash/clk_out1
    SLICE_X1Y50          FDRE                                         r  appleEatenFlash/counter_reg[14]/C
                         clock pessimism             -0.005     0.873    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     0.978    appleEatenFlash/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.628     0.630    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y31         FDRE                                         r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116     0.887    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X35Y31         FDRE                                         r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.900     0.902    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y31         FDRE                                         r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.271     0.630    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.070     0.700    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_out/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga_out/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.406%)  route 0.119ns (38.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    vga_out/clk_out1
    SLICE_X18Y31         FDRE                                         r  vga_out/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  vga_out/vcount_reg[1]/Q
                         net (fo=8, routed)           0.119     0.893    vga_out/vcount_reg[1]
    SLICE_X19Y31         LUT5 (Prop_lut5_I2_O)        0.048     0.941 r  vga_out/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.941    vga_out/p_0_in__1[4]
    SLICE_X19Y31         FDRE                                         r  vga_out/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.905     0.907    vga_out/clk_out1
    SLICE_X19Y31         FDRE                                         r  vga_out/vcount_reg[4]/C
                         clock pessimism             -0.260     0.646    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.107     0.753    vga_out/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_out/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga_out/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.483%)  route 0.107ns (36.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.633     0.635    vga_out/clk_out1
    SLICE_X21Y33         FDRE                                         r  vga_out/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  vga_out/hcount_reg[5]/Q
                         net (fo=8, routed)           0.107     0.883    vga_out/hcount_reg[5]
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.928 r  vga_out/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.928    vga_out/p_0_in[7]
    SLICE_X20Y33         FDRE                                         r  vga_out/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.907     0.909    vga_out/clk_out1
    SLICE_X20Y33         FDRE                                         r  vga_out/hcount_reg[7]/C
                         clock pessimism             -0.260     0.648    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.092     0.740    vga_out/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.628     0.630    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y31         FDRE                                         r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=1, routed)           0.116     0.887    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X35Y31         FDRE                                         r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.900     0.902    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y31         FDRE                                         r  drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism             -0.271     0.630    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.066     0.696    drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 apple_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            apple_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.164ns (64.245%)  route 0.091ns (35.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.626     0.628    apple_inst/clk_out1
    SLICE_X30Y28         FDRE                                         r  apple_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     0.792 r  apple_inst/lfsr_reg[0]/Q
                         net (fo=9, routed)           0.091     0.883    apple_inst/lfsr_reg_n_0_[0]
    SLICE_X30Y28         FDRE                                         r  apple_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.898     0.900    apple_inst/clk_out1
    SLICE_X30Y28         FDRE                                         r  apple_inst/lfsr_reg[1]/C
                         clock pessimism             -0.271     0.628    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.060     0.688    apple_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.392       5.508      DSP48_X0Y12      drawcontrol_inst/addr_info_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X1Y0      drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X1Y1      drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y0      drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y1      drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y10     drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y11     drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y2      drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y3      drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y0      drawcontrol_inst/inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y48      appleEatenFlash/appleEaten_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y48      appleEatenFlash/appleEaten_prev_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y47      appleEatenFlash/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y47      appleEatenFlash/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y50      appleEatenFlash/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y50      appleEatenFlash/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y48      appleEatenFlash/appleEaten_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y48      appleEatenFlash/appleEaten_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y47      appleEatenFlash/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y47      appleEatenFlash/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y49      appleEatenFlash/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y50      appleEatenFlash/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y50      appleEatenFlash/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y2    inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X0Y0  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6978 Endpoints
Min Delay          6978 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.435ns  (logic 4.909ns (19.300%)  route 20.526ns (80.700%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 f  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.150    15.755 f  snake_inst/a_OBUF_inst_i_7/O
                         net (fo=2, routed)           1.071    16.827    snake_inst/snake_size_reg[6]_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.332    17.159 r  snake_inst/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.984    18.143    snake_inst/led_index_reg[0]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.152    18.295 r  snake_inst/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.445    21.740    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.695    25.435 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    25.435    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.792ns  (logic 4.736ns (19.104%)  route 20.055ns (80.896%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 f  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.150    15.755 f  snake_inst/a_OBUF_inst_i_7/O
                         net (fo=2, routed)           1.071    16.827    snake_inst/snake_size_reg[6]_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.332    17.159 r  snake_inst/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.826    17.985    seg_inst_0/b
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124    18.109 r  seg_inst_0/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.133    21.241    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    24.792 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    24.792    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.556ns  (logic 4.723ns (19.235%)  route 19.833ns (80.765%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 f  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.150    15.755 f  snake_inst/a_OBUF_inst_i_7/O
                         net (fo=2, routed)           1.071    16.827    snake_inst/snake_size_reg[6]_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.332    17.159 r  snake_inst/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.819    17.978    seg_inst_0/b
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124    18.102 r  seg_inst_0/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.918    21.019    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    24.556 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    24.556    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.193ns  (logic 4.950ns (20.458%)  route 19.244ns (79.542%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 r  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.150    15.755 r  snake_inst/a_OBUF_inst_i_7/O
                         net (fo=2, routed)           1.071    16.827    snake_inst/snake_size_reg[6]_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.332    17.159 f  snake_inst/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.826    17.985    seg_inst_0/b
    SLICE_X0Y51          LUT4 (Prop_lut4_I3_O)        0.152    18.137 r  seg_inst_0/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.321    20.458    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.736    24.193 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    24.193    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.658ns  (logic 4.747ns (20.064%)  route 18.911ns (79.936%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 r  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.150    15.755 r  snake_inst/a_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.912    16.667    seg_inst_0/c_OBUF_inst_i_1_3
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.332    16.999 f  seg_inst_0/a_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.906    17.905    seg_inst_0/led_index_reg[2]_1
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.124    18.029 r  seg_inst_0/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.069    20.097    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    23.658 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    23.658    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.594ns  (logic 4.999ns (21.188%)  route 18.595ns (78.812%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 f  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.150    15.755 f  snake_inst/a_OBUF_inst_i_7/O
                         net (fo=2, routed)           1.071    16.827    snake_inst/snake_size_reg[6]_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.332    17.159 r  snake_inst/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.819    17.978    seg_inst_0/b
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.152    18.130 r  seg_inst_0/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.679    19.809    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.785    23.594 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    23.594    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.351ns  (logic 4.741ns (20.305%)  route 18.610ns (79.695%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 r  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.150    15.755 r  snake_inst/a_OBUF_inst_i_7/O
                         net (fo=2, routed)           1.071    16.827    snake_inst/snake_size_reg[6]_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.332    17.159 f  snake_inst/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.984    18.143    seg_inst_0/b
    SLICE_X0Y50          LUT3 (Prop_lut3_I1_O)        0.124    18.267 r  seg_inst_0/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529    19.796    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.351 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    23.351    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/snakeY_reg[30][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.667ns  (logic 0.828ns (3.821%)  route 20.839ns (96.179%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 f  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT2 (Prop_lut2_I0_O)        0.124    15.729 r  snake_inst/snakeY[1][10]_i_3/O
                         net (fo=22, routed)          4.042    19.771    snake_inst/snakeY[1][10]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.895 r  snake_inst/snakeY[30][10]_i_1/O
                         net (fo=18, routed)          1.772    21.667    snake_inst/snakeY[30][10]_i_1_n_0
    SLICE_X33Y33         FDSE                                         r  snake_inst/snakeY_reg[30][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/snakeY_reg[30][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.525ns  (logic 0.828ns (3.847%)  route 20.697ns (96.153%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 f  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT2 (Prop_lut2_I0_O)        0.124    15.729 r  snake_inst/snakeY[1][10]_i_3/O
                         net (fo=22, routed)          4.042    19.771    snake_inst/snakeY[1][10]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.895 r  snake_inst/snakeY[30][10]_i_1/O
                         net (fo=18, routed)          1.630    21.525    snake_inst/snakeY[30][10]_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  snake_inst/snakeY_reg[30][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/snakeY_reg[30][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.525ns  (logic 0.828ns (3.847%)  route 20.697ns (96.153%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         8.641     9.097    snake_inst/snake_size_reg[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.221 f  snake_inst/snakeY[8][10]_i_3/O
                         net (fo=97, routed)          6.385    15.605    snake_inst/snakeY[8][10]_i_3_n_0
    SLICE_X0Y49          LUT2 (Prop_lut2_I0_O)        0.124    15.729 r  snake_inst/snakeY[1][10]_i_3/O
                         net (fo=22, routed)          4.042    19.771    snake_inst/snakeY[1][10]_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.895 r  snake_inst/snakeY[30][10]_i_1/O
                         net (fo=18, routed)          1.630    21.525    snake_inst/snakeY[30][10]_i_1_n_0
    SLICE_X33Y32         FDSE                                         r  snake_inst/snakeY_reg[30][4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snake_inst/snakeY_reg[88][9]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeY_reg[89][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE                         0.000     0.000 r  snake_inst/snakeY_reg[88][9]/C
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeY_reg[88][9]/Q
                         net (fo=6, routed)           0.104     0.245    snake_inst/snakeY_reg[88][10]_0[7]
    SLICE_X38Y75         FDSE                                         r  snake_inst/snakeY_reg[89][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeY_reg[102][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeY_reg[103][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDSE                         0.000     0.000 r  snake_inst/snakeY_reg[102][10]/C
    SLICE_X29Y63         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeY_reg[102][10]/Q
                         net (fo=5, routed)           0.109     0.250    snake_inst/snakeY_reg[102][10]_0[8]
    SLICE_X28Y63         FDSE                                         r  snake_inst/snakeY_reg[103][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[118][8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeX_reg[119][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.385%)  route 0.109ns (43.615%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDSE                         0.000     0.000 r  snake_inst/snakeX_reg[118][8]/C
    SLICE_X5Y53          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeX_reg[118][8]/Q
                         net (fo=6, routed)           0.109     0.250    snake_inst/snakeX_reg[118][10]_0[6]
    SLICE_X4Y53          FDSE                                         r  snake_inst/snakeX_reg[119][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[118][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/snakeX_reg[119][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE                         0.000     0.000 r  snake_inst/snakeX_reg[118][2]/C
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_inst/snakeX_reg[118][2]/Q
                         net (fo=7, routed)           0.109     0.250    snake_inst/snakeX_reg[118][10]_0[0]
    SLICE_X5Y51          FDRE                                         r  snake_inst/snakeX_reg[119][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeY_reg[80][6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeY_reg[81][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDSE                         0.000     0.000 r  snake_inst/snakeY_reg[80][6]/C
    SLICE_X49Y61         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeY_reg[80][6]/Q
                         net (fo=6, routed)           0.111     0.252    snake_inst/snakeY_reg[80][10]_0[4]
    SLICE_X47Y61         FDSE                                         r  snake_inst/snakeY_reg[81][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[40][7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeX_reg[41][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDSE                         0.000     0.000 r  snake_inst/snakeX_reg[40][7]/C
    SLICE_X53Y36         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeX_reg[40][7]/Q
                         net (fo=6, routed)           0.111     0.252    snake_inst/snakeX_reg[40][10]_0[5]
    SLICE_X55Y36         FDSE                                         r  snake_inst/snakeX_reg[41][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[125][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeX_reg[126][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDSE                         0.000     0.000 r  snake_inst/snakeX_reg[125][10]/C
    SLICE_X5Y69          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeX_reg[125][10]/Q
                         net (fo=5, routed)           0.111     0.252    snake_inst/snakeX_reg[125][10]_0[8]
    SLICE_X7Y70          FDSE                                         r  snake_inst/snakeX_reg[126][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[25][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/snakeX_reg[26][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE                         0.000     0.000 r  snake_inst/snakeX_reg[25][5]/C
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_inst/snakeX_reg[25][5]/Q
                         net (fo=6, routed)           0.111     0.252    snake_inst/snakeX_reg[25][10]_0[3]
    SLICE_X26Y40         FDRE                                         r  snake_inst/snakeX_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeY_reg[54][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeY_reg[55][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDSE                         0.000     0.000 r  snake_inst/snakeY_reg[54][10]/C
    SLICE_X37Y45         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeY_reg[54][10]/Q
                         net (fo=5, routed)           0.111     0.252    snake_inst/snakeY_reg[54][10]_0[8]
    SLICE_X35Y46         FDSE                                         r  snake_inst/snakeY_reg[55][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[48][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/snakeX_reg[49][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDSE                         0.000     0.000 r  snake_inst/snakeX_reg[48][10]/C
    SLICE_X55Y47         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  snake_inst/snakeX_reg[48][10]/Q
                         net (fo=5, routed)           0.111     0.252    snake_inst/snakeX_reg[48][10]_0[8]
    SLICE_X53Y46         FDSE                                         r  snake_inst/snakeX_reg[49][10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay          2335 Endpoints
Min Delay          2335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_out/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.564ns  (logic 4.891ns (31.423%)  route 10.673ns (68.577%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    vga_out/clk_out1
    SLICE_X21Y32         FDRE                                         r  vga_out/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.419     2.228 f  vga_out/vcount_reg[8]/Q
                         net (fo=5, routed)           0.969     3.198    vga_out/vcount_reg[8]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.299     3.497 f  vga_out/vcount[9]_i_5/O
                         net (fo=2, routed)           0.653     4.150    vga_out/vcount[9]_i_5_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.274 f  vga_out/addr_info_reg_i_30/O
                         net (fo=2, routed)           0.640     4.914    vga_out/addr_info_reg_i_30_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.038 f  vga_out/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.013     7.052    drawcontrol_inst/pix_b[0]
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.149     7.201 r  drawcontrol_inst/pix_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.397    13.598    pix_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.776    17.373 r  pix_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.373    pix_g[1]
    A5                                                                r  pix_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_out/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.482ns  (logic 4.628ns (29.894%)  route 10.854ns (70.106%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    vga_out/clk_out1
    SLICE_X21Y32         FDRE                                         r  vga_out/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.419     2.228 f  vga_out/vcount_reg[8]/Q
                         net (fo=5, routed)           0.969     3.198    vga_out/vcount_reg[8]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.299     3.497 f  vga_out/vcount[9]_i_5/O
                         net (fo=2, routed)           0.653     4.150    vga_out/vcount[9]_i_5_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.274 f  vga_out/addr_info_reg_i_30/O
                         net (fo=2, routed)           0.640     4.914    vga_out/addr_info_reg_i_30_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.038 f  vga_out/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.013     7.052    drawcontrol_inst/pix_b[0]
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.176 r  drawcontrol_inst/pix_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.578    13.753    pix_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    17.292 r  pix_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.292    pix_g[0]
    C6                                                                r  pix_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_out/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.407ns  (logic 4.876ns (31.644%)  route 10.532ns (68.356%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    vga_out/clk_out1
    SLICE_X21Y32         FDRE                                         r  vga_out/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.419     2.228 f  vga_out/vcount_reg[8]/Q
                         net (fo=5, routed)           0.969     3.198    vga_out/vcount_reg[8]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.299     3.497 f  vga_out/vcount[9]_i_5/O
                         net (fo=2, routed)           0.653     4.150    vga_out/vcount[9]_i_5_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.274 f  vga_out/addr_info_reg_i_30/O
                         net (fo=2, routed)           0.640     4.914    vga_out/addr_info_reg_i_30_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.038 f  vga_out/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.866     6.904    drawcontrol_inst/pix_b[0]
    SLICE_X52Y35         LUT2 (Prop_lut2_I1_O)        0.150     7.054 r  drawcontrol_inst/pix_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.403    13.457    pix_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.760    17.217 r  pix_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.217    pix_b[3]
    D8                                                                r  pix_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_out/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.363ns  (logic 4.866ns (31.677%)  route 10.496ns (68.323%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    vga_out/clk_out1
    SLICE_X21Y32         FDRE                                         r  vga_out/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.419     2.228 f  vga_out/vcount_reg[8]/Q
                         net (fo=5, routed)           0.969     3.198    vga_out/vcount_reg[8]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.299     3.497 f  vga_out/vcount[9]_i_5/O
                         net (fo=2, routed)           0.653     4.150    vga_out/vcount[9]_i_5_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.274 f  vga_out/addr_info_reg_i_30/O
                         net (fo=2, routed)           0.640     4.914    vga_out/addr_info_reg_i_30_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.038 f  vga_out/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.642     6.681    drawcontrol_inst/pix_b[0]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.152     6.833 r  drawcontrol_inst/pix_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.591    13.424    pix_g_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.748    17.172 r  pix_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.172    pix_g[3]
    A6                                                                r  pix_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_out/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.316ns  (logic 4.641ns (30.303%)  route 10.675ns (69.697%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    vga_out/clk_out1
    SLICE_X21Y32         FDRE                                         r  vga_out/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.419     2.228 f  vga_out/vcount_reg[8]/Q
                         net (fo=5, routed)           0.969     3.198    vga_out/vcount_reg[8]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.299     3.497 f  vga_out/vcount[9]_i_5/O
                         net (fo=2, routed)           0.653     4.150    vga_out/vcount[9]_i_5_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.274 f  vga_out/addr_info_reg_i_30/O
                         net (fo=2, routed)           0.640     4.914    vga_out/addr_info_reg_i_30_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.038 f  vga_out/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.028     7.066    drawcontrol_inst/pix_b[0]
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.190 r  drawcontrol_inst/pix_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.384    13.574    pix_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    17.125 r  pix_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.125    pix_b[1]
    C7                                                                r  pix_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeX_reg[88][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.300ns  (logic 0.580ns (3.791%)  route 14.720ns (96.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.456     2.265 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.589     2.854    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.978 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)       14.131    17.109    snake_inst/SR[0]
    SLICE_X41Y70         FDRE                                         r  snake_inst/snakeX_reg[88][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeX_reg[88][4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.300ns  (logic 0.580ns (3.791%)  route 14.720ns (96.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.456     2.265 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.589     2.854    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.978 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)       14.131    17.109    snake_inst/SR[0]
    SLICE_X41Y70         FDSE                                         r  snake_inst/snakeX_reg[88][4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeX_reg[88][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.300ns  (logic 0.580ns (3.791%)  route 14.720ns (96.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.456     2.265 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.589     2.854    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.978 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)       14.131    17.109    snake_inst/SR[0]
    SLICE_X41Y70         FDRE                                         r  snake_inst/snakeX_reg[88][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeX_reg[88][6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.300ns  (logic 0.580ns (3.791%)  route 14.720ns (96.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.456     2.265 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.589     2.854    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.978 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)       14.131    17.109    snake_inst/SR[0]
    SLICE_X41Y70         FDSE                                         r  snake_inst/snakeX_reg[88][6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeY_reg[90][10]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.278ns  (logic 0.580ns (3.796%)  route 14.698ns (96.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.807     1.809    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.456     2.265 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.589     2.854    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.978 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)       14.109    17.088    snake_inst/SR[0]
    SLICE_X37Y74         FDSE                                         r  snake_inst/snakeY_reg[90][10]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snake_inst/grow_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/growed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.128ns (37.324%)  route 0.215ns (62.676%))
  Logic Levels:           0  
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/grow_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.128     0.761 r  snake_inst/grow_pending_reg/Q
                         net (fo=9, routed)           0.215     0.976    snake_inst/grow_pending
    SLICE_X26Y33         FDRE                                         r  snake_inst/growed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/died_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.941%)  route 0.202ns (52.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.202     0.976    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.021 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)        0.000     1.021    snake_inst/SR[0]
    SLICE_X25Y32         FDRE                                         r  snake_inst/died_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/grow_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snake_size_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.128ns (24.453%)  route 0.395ns (75.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/grow_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.128     0.761 r  snake_inst/grow_pending_reg/Q
                         net (fo=9, routed)           0.395     1.157    snake_inst/grow_pending
    SLICE_X28Y45         FDRE                                         r  snake_inst/snake_size_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/move_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.135%)  route 0.359ns (65.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 f  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.359     1.133    snake_inst/snake_died
    SLICE_X23Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.178 r  snake_inst/move_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.178    snake_inst/move_counter[0]_i_1_n_0
    SLICE_X23Y34         FDRE                                         r  snake_inst/move_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/move_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.186ns (28.142%)  route 0.475ns (71.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 f  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.475     1.249    snake_inst/snake_died
    SLICE_X23Y34         LUT5 (Prop_lut5_I1_O)        0.045     1.294 r  snake_inst/move_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.294    snake_inst/move_counter[1]_i_1_n_0
    SLICE_X23Y34         FDRE                                         r  snake_inst/move_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeY_reg[27][2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.186ns (27.285%)  route 0.496ns (72.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.202     0.976    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.021 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)        0.294     1.315    snake_inst/SR[0]
    SLICE_X27Y35         FDRE                                         r  snake_inst/snakeY_reg[27][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeY_reg[27][3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.186ns (27.285%)  route 0.496ns (72.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.202     0.976    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.021 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)        0.294     1.315    snake_inst/SR[0]
    SLICE_X27Y35         FDRE                                         r  snake_inst/snakeY_reg[27][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeY_reg[27][4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.186ns (27.285%)  route 0.496ns (72.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.202     0.976    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.021 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)        0.294     1.315    snake_inst/SR[0]
    SLICE_X27Y35         FDSE                                         r  snake_inst/snakeY_reg[27][4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeY_reg[27][5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.186ns (27.285%)  route 0.496ns (72.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.202     0.976    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.021 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)        0.294     1.315    snake_inst/SR[0]
    SLICE_X27Y35         FDRE                                         r  snake_inst/snakeY_reg[27][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_inst/die_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            snake_inst/snakeY_reg[26][2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.686ns  (logic 0.186ns (27.112%)  route 0.500ns (72.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.631     0.633    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  snake_inst/die_pending_reg/Q
                         net (fo=8, routed)           0.202     0.976    controller_inst/snake_died
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.021 r  controller_inst/snakeY[1][10]_i_1/O
                         net (fo=2294, routed)        0.298     1.319    snake_inst/SR[0]
    SLICE_X26Y35         FDRE                                         r  snake_inst/snakeY_reg[26][2]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     35.000    35.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    35.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809    36.809    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    32.888 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    34.906    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.002 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    36.809    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           326 Endpoints
Min Delay           326 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[110].match_vector_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.510ns  (logic 0.704ns (6.117%)  route 10.806ns (93.883%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)        10.124    10.580    snake_inst/snake_size_reg[2]
    SLICE_X29Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  snake_inst/body_check[110].match_vector[110]_i_2/O
                         net (fo=1, routed)           0.682    11.386    snake_inst/body_check[110].match_vector[110]_i_2_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  snake_inst/body_check[110].match_vector[110]_i_1/O
                         net (fo=1, routed)           0.000    11.510    snake_inst/body_check[110].match_vector_reg0
    SLICE_X29Y72         FDRE                                         r  snake_inst/body_check[110].match_vector_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.504     1.507    snake_inst/clk_out1
    SLICE_X29Y72         FDRE                                         r  snake_inst/body_check[110].match_vector_reg[110]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[85].match_vector_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.336ns  (logic 0.704ns (6.210%)  route 10.632ns (93.790%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         9.756    10.212    snake_inst/snake_size_reg[2]
    SLICE_X47Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.336 r  snake_inst/body_check[85].match_vector[85]_i_2/O
                         net (fo=1, routed)           0.877    11.212    snake_inst/body_check[85].match_vector_reg1
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    11.336 r  snake_inst/body_check[85].match_vector[85]_i_1/O
                         net (fo=1, routed)           0.000    11.336    snake_inst/body_check[85].match_vector_reg0
    SLICE_X47Y72         FDRE                                         r  snake_inst/body_check[85].match_vector_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.496     1.499    snake_inst/clk_out1
    SLICE_X47Y72         FDRE                                         r  snake_inst/body_check[85].match_vector_reg[85]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/body_check[109].match_vector_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.277ns  (logic 0.704ns (6.243%)  route 10.573ns (93.757%))
  Logic Levels:           3  (FDSE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE                         0.000     0.000 r  snake_inst/snake_size_reg[1]/C
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[1]/Q
                         net (fo=149, routed)         9.863    10.319    snake_inst/snake_size_reg[1]
    SLICE_X30Y71         LUT6 (Prop_lut6_I3_O)        0.124    10.443 r  snake_inst/body_check[109].match_vector[109]_i_2/O
                         net (fo=1, routed)           0.710    11.153    snake_inst/body_check[109].match_vector_reg1
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.124    11.277 r  snake_inst/body_check[109].match_vector[109]_i_1/O
                         net (fo=1, routed)           0.000    11.277    snake_inst/body_check[109].match_vector_reg0
    SLICE_X30Y71         FDRE                                         r  snake_inst/body_check[109].match_vector_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.505     1.508    snake_inst/clk_out1
    SLICE_X30Y71         FDRE                                         r  snake_inst/body_check[109].match_vector_reg[109]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[75].match_vector_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.273ns  (logic 0.934ns (8.285%)  route 10.339ns (91.715%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         9.005     9.461    snake_inst/snake_size_reg[2]
    SLICE_X40Y67         LUT5 (Prop_lut5_I2_O)        0.152     9.613 r  snake_inst/body_check[75].match_vector[75]_i_2/O
                         net (fo=1, routed)           1.334    10.947    snake_inst/body_check[75].match_vector_reg1
    SLICE_X56Y68         LUT5 (Prop_lut5_I0_O)        0.326    11.273 r  snake_inst/body_check[75].match_vector[75]_i_1/O
                         net (fo=1, routed)           0.000    11.273    snake_inst/body_check[75].match_vector_reg0
    SLICE_X56Y68         FDRE                                         r  snake_inst/body_check[75].match_vector_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.492     1.495    snake_inst/clk_out1
    SLICE_X56Y68         FDRE                                         r  snake_inst/body_check[75].match_vector_reg[75]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/body_check[88].match_vector_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.038ns  (logic 0.704ns (6.378%)  route 10.334ns (93.622%))
  Logic Levels:           3  (FDSE=1 LUT6=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE                         0.000     0.000 r  snake_inst/snake_size_reg[1]/C
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[1]/Q
                         net (fo=149, routed)         9.544    10.000    snake_inst/snake_size_reg[1]
    SLICE_X40Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.124 r  snake_inst/body_check[88].match_vector[88]_i_2/O
                         net (fo=1, routed)           0.789    10.914    snake_inst/body_check[88].match_vector[88]_i_2_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  snake_inst/body_check[88].match_vector[88]_i_1/O
                         net (fo=1, routed)           0.000    11.038    snake_inst/body_check[88].match_vector_reg0
    SLICE_X40Y73         FDRE                                         r  snake_inst/body_check[88].match_vector_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.500     1.503    snake_inst/clk_out1
    SLICE_X40Y73         FDRE                                         r  snake_inst/body_check[88].match_vector_reg[88]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[90].match_vector_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.958ns  (logic 0.704ns (6.424%)  route 10.254ns (93.576%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         9.160     9.616    snake_inst/snake_size_reg[2]
    SLICE_X40Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.740 r  snake_inst/body_check[90].match_vector[90]_i_2/O
                         net (fo=1, routed)           1.094    10.834    snake_inst/body_check[90].match_vector[90]_i_2_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.958 r  snake_inst/body_check[90].match_vector[90]_i_1/O
                         net (fo=1, routed)           0.000    10.958    snake_inst/body_check[90].match_vector_reg0
    SLICE_X40Y69         FDRE                                         r  snake_inst/body_check[90].match_vector_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.504     1.507    snake_inst/clk_out1
    SLICE_X40Y69         FDRE                                         r  snake_inst/body_check[90].match_vector_reg[90]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/body_check[108].match_vector_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.834ns  (logic 0.704ns (6.498%)  route 10.130ns (93.502%))
  Logic Levels:           3  (FDSE=1 LUT6=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE                         0.000     0.000 r  snake_inst/snake_size_reg[1]/C
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[1]/Q
                         net (fo=149, routed)         9.686    10.142    snake_inst/snake_size_reg[1]
    SLICE_X32Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.266 r  snake_inst/body_check[108].match_vector[108]_i_2/O
                         net (fo=1, routed)           0.444    10.710    snake_inst/body_check[108].match_vector[108]_i_2_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.834 r  snake_inst/body_check[108].match_vector[108]_i_1/O
                         net (fo=1, routed)           0.000    10.834    snake_inst/body_check[108].match_vector_reg0
    SLICE_X32Y70         FDRE                                         r  snake_inst/body_check[108].match_vector_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.506     1.509    snake_inst/clk_out1
    SLICE_X32Y70         FDRE                                         r  snake_inst/body_check[108].match_vector_reg[108]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[45].match_vector_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.797ns  (logic 0.704ns (6.520%)  route 10.093ns (93.480%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         9.291     9.747    snake_inst/snake_size_reg[2]
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.871 r  snake_inst/body_check[45].match_vector[45]_i_2/O
                         net (fo=1, routed)           0.802    10.673    snake_inst/body_check[45].match_vector_reg1
    SLICE_X58Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.797 r  snake_inst/body_check[45].match_vector[45]_i_1/O
                         net (fo=1, routed)           0.000    10.797    snake_inst/body_check[45].match_vector_reg0
    SLICE_X58Y47         FDRE                                         r  snake_inst/body_check[45].match_vector_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.672     1.675    snake_inst/clk_out1
    SLICE_X58Y47         FDRE                                         r  snake_inst/body_check[45].match_vector_reg[45]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[89].match_vector_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.732ns  (logic 0.704ns (6.560%)  route 10.028ns (93.440%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         9.595    10.051    snake_inst/snake_size_reg[2]
    SLICE_X39Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.175 r  snake_inst/body_check[89].match_vector[89]_i_2/O
                         net (fo=1, routed)           0.433    10.608    snake_inst/body_check[89].match_vector_reg1
    SLICE_X39Y72         LUT5 (Prop_lut5_I0_O)        0.124    10.732 r  snake_inst/body_check[89].match_vector[89]_i_1/O
                         net (fo=1, routed)           0.000    10.732    snake_inst/body_check[89].match_vector_reg0
    SLICE_X39Y72         FDRE                                         r  snake_inst/body_check[89].match_vector_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.501     1.504    snake_inst/clk_out1
    SLICE_X39Y72         FDRE                                         r  snake_inst/body_check[89].match_vector_reg[89]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[46].match_vector_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 0.704ns (6.576%)  route 10.002ns (93.424%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[2]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  snake_inst/snake_size_reg[2]/Q
                         net (fo=162, routed)         9.062     9.518    snake_inst/snake_size_reg[2]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.642 r  snake_inst/body_check[46].match_vector[46]_i_2/O
                         net (fo=1, routed)           0.940    10.582    snake_inst/body_check[46].match_vector[46]_i_2_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.706 r  snake_inst/body_check[46].match_vector[46]_i_1/O
                         net (fo=1, routed)           0.000    10.706    snake_inst/body_check[46].match_vector_reg0
    SLICE_X58Y47         FDRE                                         r  snake_inst/body_check[46].match_vector_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         1.672     1.675    snake_inst/clk_out1
    SLICE_X58Y47         FDRE                                         r  snake_inst/body_check[46].match_vector_reg[46]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snake_inst/died_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/die_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.404%)  route 0.183ns (49.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE                         0.000     0.000 r  snake_inst/died_reg/C
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  snake_inst/died_reg/Q
                         net (fo=1, routed)           0.183     0.324    snake_inst/died
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.369 r  snake_inst/die_pending_i_1/O
                         net (fo=1, routed)           0.000     0.369    snake_inst/die_pending_i_1_n_0
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.905     0.907    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/die_pending_reg/C

Slack:                    inf
  Source:                 snake_inst/growed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/curr_appleEaten_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.401%)  route 0.215ns (53.599%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE                         0.000     0.000 r  snake_inst/growed_reg/C
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_inst/growed_reg/Q
                         net (fo=2, routed)           0.215     0.356    snake_inst/growed
    SLICE_X26Y32         LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  snake_inst/curr_appleEaten_i_1/O
                         net (fo=1, routed)           0.000     0.401    snake_inst/curr_appleEaten_i_1_n_0
    SLICE_X26Y32         FDRE                                         r  snake_inst/curr_appleEaten_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.905     0.907    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/curr_appleEaten_reg/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[15].match_vector_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.300ns (62.237%)  route 0.182ns (37.763%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[6]/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_inst/snake_size_reg[6]/Q
                         net (fo=127, routed)         0.125     0.266    snake_inst/snake_size_reg[6]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.048     0.314 r  snake_inst/body_check[15].match_vector[15]_i_2/O
                         net (fo=1, routed)           0.057     0.371    snake_inst/body_check[31].match_vector_reg1
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.111     0.482 r  snake_inst/body_check[15].match_vector[15]_i_1/O
                         net (fo=1, routed)           0.000     0.482    snake_inst/body_check[15].match_vector_reg0
    SLICE_X6Y49          FDRE                                         r  snake_inst/body_check[15].match_vector_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.945     0.947    snake_inst/clk_out1
    SLICE_X6Y49          FDRE                                         r  snake_inst/body_check[15].match_vector_reg[15]/C

Slack:                    inf
  Source:                 snake_inst/growed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/grow_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.150%)  route 0.329ns (63.850%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE                         0.000     0.000 r  snake_inst/growed_reg/C
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  snake_inst/growed_reg/Q
                         net (fo=2, routed)           0.212     0.353    snake_inst/growed
    SLICE_X26Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  snake_inst/grow_pending_i_1/O
                         net (fo=1, routed)           0.116     0.515    snake_inst/grow_pending_i_1_n_0
    SLICE_X26Y32         FDRE                                         r  snake_inst/grow_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.905     0.907    snake_inst/clk_out1
    SLICE_X26Y32         FDRE                                         r  snake_inst/grow_pending_reg/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[14].match_vector_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.083%)  route 0.360ns (60.917%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[6]/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_inst/snake_size_reg[6]/Q
                         net (fo=127, routed)         0.220     0.361    snake_inst/snake_size_reg[6]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.406 r  snake_inst/body_check[14].match_vector[14]_i_2/O
                         net (fo=1, routed)           0.140     0.546    snake_inst/body_check[14].match_vector_reg1
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.591 r  snake_inst/body_check[14].match_vector[14]_i_1/O
                         net (fo=1, routed)           0.000     0.591    snake_inst/body_check[14].match_vector_reg0
    SLICE_X6Y47          FDRE                                         r  snake_inst/body_check[14].match_vector_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.945     0.947    snake_inst/clk_out1
    SLICE_X6Y47          FDRE                                         r  snake_inst/body_check[14].match_vector_reg[14]/C

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[34][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/body_check[34].match_vector_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.423ns (66.969%)  route 0.209ns (33.031%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE                         0.000     0.000 r  snake_inst/snakeX_reg[34][10]/C
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  snake_inst/snakeX_reg[34][10]/Q
                         net (fo=5, routed)           0.095     0.259    vga_out/body_check[34].match_vector_reg[34]_i_3[8]
    SLICE_X43Y40         LUT2 (Prop_lut2_I1_O)        0.049     0.308 r  vga_out/body_check[34].match_vector[34]_i_24/O
                         net (fo=1, routed)           0.000     0.308    vga_out/body_check[34].match_vector[34]_i_24_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.404 r  vga_out/body_check[34].match_vector_reg[34]_i_5/CO[1]
                         net (fo=1, routed)           0.113     0.518    snake_inst/body_check[34].match_vector_reg[34]_0[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.114     0.632 r  snake_inst/body_check[34].match_vector[34]_i_1/O
                         net (fo=1, routed)           0.000     0.632    snake_inst/body_check[34].match_vector_reg0
    SLICE_X41Y40         FDRE                                         r  snake_inst/body_check[34].match_vector_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.907     0.909    snake_inst/clk_out1
    SLICE_X41Y40         FDRE                                         r  snake_inst/body_check[34].match_vector_reg[34]/C

Slack:                    inf
  Source:                 snake_inst/snake_size_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_inst/body_check[16].match_vector_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.254ns (40.196%)  route 0.378ns (59.804%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE                         0.000     0.000 r  snake_inst/snake_size_reg[3]/C
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  snake_inst/snake_size_reg[3]/Q
                         net (fo=159, routed)         0.238     0.402    snake_inst/snake_size_reg[3]
    SLICE_X10Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.447 r  snake_inst/body_check[16].match_vector[16]_i_2/O
                         net (fo=1, routed)           0.140     0.587    snake_inst/body_check[16].match_vector[16]_i_2_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.632 r  snake_inst/body_check[16].match_vector[16]_i_1/O
                         net (fo=1, routed)           0.000     0.632    snake_inst/body_check[16].match_vector_reg0
    SLICE_X10Y47         FDRE                                         r  snake_inst/body_check[16].match_vector_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.915     0.917    snake_inst/clk_out1
    SLICE_X10Y47         FDRE                                         r  snake_inst/body_check[16].match_vector_reg[16]/C

Slack:                    inf
  Source:                 snake_inst/snakeY_reg[18][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/body_check[18].match_vector_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.400ns (60.985%)  route 0.256ns (39.015%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDSE                         0.000     0.000 r  snake_inst/snakeY_reg[18][10]/C
    SLICE_X16Y49         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  snake_inst/snakeY_reg[18][10]/Q
                         net (fo=5, routed)           0.111     0.252    vga_out/body_check[18].match_vector_reg[18]_i_4[8]
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.049     0.301 r  vga_out/body_check[18].match_vector[18]_i_29/O
                         net (fo=1, routed)           0.000     0.301    vga_out/body_check[18].match_vector[18]_i_29_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.397 r  vga_out/body_check[18].match_vector_reg[18]_i_6/CO[1]
                         net (fo=1, routed)           0.145     0.542    snake_inst/body_check[18].match_vector_reg[18]_1[0]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.114     0.656 r  snake_inst/body_check[18].match_vector[18]_i_1/O
                         net (fo=1, routed)           0.000     0.656    snake_inst/body_check[18].match_vector_reg0
    SLICE_X18Y49         FDRE                                         r  snake_inst/body_check[18].match_vector_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.915     0.917    snake_inst/clk_out1
    SLICE_X18Y49         FDRE                                         r  snake_inst/body_check[18].match_vector_reg[18]/C

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[52][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/body_check[52].match_vector_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.399ns (58.420%)  route 0.284ns (41.580%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDSE                         0.000     0.000 r  snake_inst/snakeX_reg[52][10]/C
    SLICE_X43Y43         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  snake_inst/snakeX_reg[52][10]/Q
                         net (fo=5, routed)           0.103     0.244    vga_out/body_check[52].match_vector_reg[52]_i_3[8]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.048     0.292 r  vga_out/body_check[52].match_vector[52]_i_24/O
                         net (fo=1, routed)           0.000     0.292    vga_out/body_check[52].match_vector[52]_i_24_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     0.386 r  vga_out/body_check[52].match_vector_reg[52]_i_5/CO[1]
                         net (fo=1, routed)           0.181     0.567    snake_inst/body_check[52].match_vector_reg[52]_0[0]
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.116     0.683 r  snake_inst/body_check[52].match_vector[52]_i_1/O
                         net (fo=1, routed)           0.000     0.683    snake_inst/body_check[52].match_vector_reg0
    SLICE_X42Y45         FDRE                                         r  snake_inst/body_check[52].match_vector_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.907     0.909    snake_inst/clk_out1
    SLICE_X42Y45         FDRE                                         r  snake_inst/body_check[52].match_vector_reg[52]/C

Slack:                    inf
  Source:                 snake_inst/snakeX_reg[11][10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            snake_inst/body_check[11].match_vector_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.400ns (58.548%)  route 0.283ns (41.452%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDSE                         0.000     0.000 r  snake_inst/snakeX_reg[11][10]/C
    SLICE_X11Y42         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  snake_inst/snakeX_reg[11][10]/Q
                         net (fo=5, routed)           0.169     0.310    vga_out/body_check[11].match_vector_reg[11]_i_3[8]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.049     0.359 r  vga_out/body_check[11].match_vector[11]_i_24/O
                         net (fo=1, routed)           0.000     0.359    vga_out/body_check[11].match_vector[11]_i_24_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.455 r  vga_out/body_check[11].match_vector_reg[11]_i_5/CO[1]
                         net (fo=1, routed)           0.114     0.569    snake_inst/body_check[11].match_vector_reg[11]_0[0]
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.114     0.683 r  snake_inst/body_check[11].match_vector[11]_i_1/O
                         net (fo=1, routed)           0.000     0.683    snake_inst/body_check[11].match_vector_reg0
    SLICE_X10Y44         FDRE                                         r  snake_inst/body_check[11].match_vector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst/inst/clkout1_buf/O
                         net (fo=459, routed)         0.914     0.916    snake_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  snake_inst/body_check[11].match_vector_reg[11]/C





