<div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="7ca9f8fa-d5e4-42e7-b651-7e6c2e5cb78e" class="confluenceTable"><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Synthesis flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/fsys/ncore37allfeature_rtl011025/top_metrics.html" rel="nofollow">01-10-2025</a></p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>3.7.0 stable</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>dvAllFeatures.01.09.2025.mpf</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>RTLA</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>01/22/25: Blocks timing with 1.5G except ioaiu_top_f is with 2.0G. 0% ULVT and No MB used in this run.</p></td></tr><tr><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/fsys/ncore3.7.0_fsys_Rel_rtl032825/top_metrics.html" rel="nofollow">03-28-2025</a></p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>3.7.0 Rel</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>dvAllFeatures.01.09.2025.mpf</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>RTLA</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>04/02/25: Blocks timing with 1.5G except ioaiu_top_f is with 2.0G. 0% ULVT and No MB used in this run.</p></td></tr></tbody></table></div><p><strong>Custom Config</strong>: Based on Ventana with lots of changes made for DV (Refer: CONC-16823 more info)</p><ul><li><p>DII: Enable CMDOverflowBufInSRAM by programming the nCMDSkidBufArb to 16 and nCMDSkidBufSize to 64</p></li><li><p>DCE: Enable CMDOverflowBufInSRAM by programming the nCMDSkidBufArb to 16 and nCMDSkidBufSize to 64 </p><ul><li><p>nDmiMrdCredits parameter is not present in the configuration</p></li></ul></li><li><p>DMI: All 4 DMIs have the same parameters programed and are identical. These are my observations based on referencing the parameter spec for 3.7 rev version 0.82 and the current test-plan:</p></li><li><p>Need to instantiate exclusive monitors &quot;nExclusiveEntries&quot;: 0,</p></li><li><p>Address translation registers is not enabled &quot;useAddrTranslation&quot;: 0 &amp; &quot;nAddrTransRegisters&quot;: 0</p></li><li><p>Way partitioning isn’t enabled &quot;useWayPartitioning&quot;:0 &quot;nWayPartitioningRegisters&quot;: 0</p></li><li><p>Tag and Data banks could be programmed to different values across multiple DMIs &quot;nTagBanks&quot;: 1 &quot;nDataBanks&quot;: 1</p></li><li><p>SMC should be enabled “useCmc”:0</p></li><li><p>Scratchpad isn’t used in SMC “useScratchpad”:0</p></li><li><p>Atomics should be enabled when SMC is used in an instance with scratchpad and without scratchpad &quot;useAtomic&quot;: 0</p></li><li><p>PLRU could be instantiated as a replacement policy choice in one instance with SMC &quot;RepPolicy&quot;: &quot;RANDOM&quot;</p></li><li><p>QOS could be enabled &quot;fnEnableQos&quot;: 0</p></li><li><p>Native interface protection could be enabled &quot;enableNativeIntfProtection&quot;: false</p></li><li><p>AWID address bits could be set to pick from a user/customer specified value</p><ul><li><p>set_attribute -object $dmi_unit -name addressBits -value_list [list 31 32]</p></li></ul></li><li><p>Address hashing can be enabled using this example [Secsubrows in ccp params]</p><ul><li><p>set randproc_path [file dirname $base_config_dir]</p></li><li><p>source [file join $randproc_path global_procs/randomize_secondary_bits.tcl]</p></li><li><p>set rand_sec_bits [generateSecondaryBits 3 1 35 43 [list 8 9 10] $printDebug]</p></li><li><p>if {$printDebug == 1} { puts &quot;The overall generated secondary bits are: { $rand_sec_bits }&quot;}</p></li><li><p>Dmi::set_SecSubRows [Dmi::get_units {0}] $rand_sec_bits</p></li></ul></li><li><p>Non-zero values for UESR in AXI “wAwUser&quot;: 0 “wArUser&quot;: 0</p></li><li><p>Enable MRDOverflowBufInSRAM by programming the nMRDSkidBufArb to 16 and nMRDSkidBufSize to 64</p></li><li><p>Enable CMDOverflowBufInSRAM by programming the nCMDSkidBufArb to 16 and nCMDSkidBufSize to 64</p></li></ul>