// Seed: 3685521448
module module_0;
  id_1 :
  assert property (@(id_1 == 1) 1)
  else id_1 <= 1 ? id_1 : 1;
endmodule
module module_1 (
    input tri id_0,
    inout tri id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  genvar id_6;
  assign id_2[1] = id_2;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
