git clone --depth 1 --no-tags https://github.com/alex2kameboss/Matrix-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/767588108
git clone --depth 1 --no-tags https://github.com/DBT999/addressing_module.git f:/verilog_sva_gh_scraper/data/full_repos/765899902
git clone --depth 1 --no-tags https://github.com/bhavyareddygandeti/MtE-Design.git f:/verilog_sva_gh_scraper/data/full_repos/767262213
git clone --depth 1 --no-tags https://github.com/rolandking/openFPGA-pocket-base.git f:/verilog_sva_gh_scraper/data/full_repos/762728577
git clone --depth 1 --no-tags https://github.com/SujalAgarwal/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/760871941
git clone --depth 1 --no-tags https://github.com/MatNepo/LabsVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/764106829
git clone --depth 1 --no-tags https://github.com/ConsVin/hw_conv2d.git f:/verilog_sva_gh_scraper/data/full_repos/749516148
git clone --depth 1 --no-tags https://github.com/Lane0218/mips-5-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/750108919
git clone --depth 1 --no-tags https://github.com/reachtoananda/DFF-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/751008276
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-2-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751124796
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-3-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751125286
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-7-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751125838
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-1-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751123636
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab0-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751126037
git clone --depth 1 --no-tags https://github.com/FRubinoC/Simplified-RC4-Encryption-Module.git f:/verilog_sva_gh_scraper/data/full_repos/751735351
git clone --depth 1 --no-tags https://github.com/Jagatheshgiri/BFM-for-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/753447052
git clone --depth 1 --no-tags https://github.com/artmedia1/Keep-Talking-and-Nobody-Explodes.git f:/verilog_sva_gh_scraper/data/full_repos/754768255
git clone --depth 1 --no-tags https://github.com/c3reuter-499/fpga-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/755146996
git clone --depth 1 --no-tags https://github.com/nrbenn14/ecen-323.git f:/verilog_sva_gh_scraper/data/full_repos/755323431
git clone --depth 1 --no-tags https://github.com/Hammad1341/Lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/756040233
git clone --depth 1 --no-tags https://github.com/rohithgopakumar/LAYERED_TESTBENCH_D-FLIP-FLOP.git f:/verilog_sva_gh_scraper/data/full_repos/756931017
git clone --depth 1 --no-tags https://github.com/srikala-reddi/sr_latch_uvm_tb_.git f:/verilog_sva_gh_scraper/data/full_repos/757253875
git clone --depth 1 --no-tags https://github.com/amansasidharan/sr_latch_uvmtb.git f:/verilog_sva_gh_scraper/data/full_repos/757270676
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/address_filter_tb.git f:/verilog_sva_gh_scraper/data/full_repos/756734705
git clone --depth 1 --no-tags https://github.com/SamiIonesi/SerialTransceiver_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/758669557
git clone --depth 1 --no-tags https://github.com/Kboateng1982/DSP-Algo.git f:/verilog_sva_gh_scraper/data/full_repos/760072419
git clone --depth 1 --no-tags https://github.com/WittenYeh/SpoonfulLake.git f:/verilog_sva_gh_scraper/data/full_repos/754871657
git clone --depth 1 --no-tags https://github.com/emvipi03/systemverilog_microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/761289394
git clone --depth 1 --no-tags https://github.com/vignathajasti/git_practice.git f:/verilog_sva_gh_scraper/data/full_repos/761147163
git clone --depth 1 --no-tags https://github.com/XHCFS/UNI-StopWatchHDL.git f:/verilog_sva_gh_scraper/data/full_repos/761304045
git clone --depth 1 --no-tags https://github.com/nafeesanawar/16-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/761938463
git clone --depth 1 --no-tags https://github.com/kalluri-bhavana/system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/762132014
git clone --depth 1 --no-tags https://github.com/Audrey-Li-CPEN/RISC-Machine-Simple.git f:/verilog_sva_gh_scraper/data/full_repos/762509089
git clone --depth 1 --no-tags https://github.com/0xoleg/sv-lib.git f:/verilog_sva_gh_scraper/data/full_repos/764183853
git clone --depth 1 --no-tags https://github.com/Zymral/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763749501
git clone --depth 1 --no-tags https://github.com/Mosiah-Beal/ECE_485.git f:/verilog_sva_gh_scraper/data/full_repos/750610376
git clone --depth 1 --no-tags https://github.com/lucyhu798/Hamming_decoder_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/753448696
git clone --depth 1 --no-tags https://github.com/ElectroInsights/system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/766837927
git clone --depth 1 --no-tags https://github.com/daisukex/sc-scbc.git f:/verilog_sva_gh_scraper/data/full_repos/750985010
git clone --depth 1 --no-tags https://github.com/ConnerCrowl/DLD_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/763653671
git clone --depth 1 --no-tags https://github.com/nehakr6/booleanSolverz.git f:/verilog_sva_gh_scraper/data/full_repos/749256351
git clone --depth 1 --no-tags https://github.com/jv-n/Projeto-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/762033001
git clone --depth 1 --no-tags https://github.com/Hamzaweb49/singlecycleprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/762988101
git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/lab_4.git f:/verilog_sva_gh_scraper/data/full_repos/767092811
git clone --depth 1 --no-tags https://github.com/Hammad1341/DSD-Lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/767094250
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/767039515
git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/767103839
git clone --depth 1 --no-tags https://github.com/SamehM20/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/767582945
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/AXI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/767764187
git clone --depth 1 --no-tags https://github.com/aaayann/lab4.git f:/verilog_sva_gh_scraper/data/full_repos/767370815
git clone --depth 1 --no-tags https://github.com/axmalakar/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/760056436
git clone --depth 1 --no-tags https://github.com/A1020A/NOC-Radix-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/759628393
git clone --depth 1 --no-tags https://github.com/Zoubr99/Basic_Embedded_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/752772340
git clone --depth 1 --no-tags https://github.com/conwater/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763745517
git clone --depth 1 --no-tags https://github.com/mitha-rao/RISCV-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/753481692
git clone --depth 1 --no-tags https://github.com/g74253/gochoa_digital_design_lab_2024.git f:/verilog_sva_gh_scraper/data/full_repos/758536391
git clone --depth 1 --no-tags https://github.com/SAI1607/System_Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/762116751
git clone --depth 1 --no-tags https://github.com/SidK123/8Bit_CommonBusCPU.git f:/verilog_sva_gh_scraper/data/full_repos/762090421
git clone --depth 1 --no-tags https://github.com/MarwanEid1/UVM_SPRAM.git f:/verilog_sva_gh_scraper/data/full_repos/754392386
git clone --depth 1 --no-tags https://github.com/Ionita-Cezar/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/759685710
git clone --depth 1 --no-tags https://github.com/Henrik07/onlabor.git f:/verilog_sva_gh_scraper/data/full_repos/765900481
git clone --depth 1 --no-tags https://github.com/OscarM2023/Digitales_Ronny2024.git f:/verilog_sva_gh_scraper/data/full_repos/767785570
git clone --depth 1 --no-tags https://github.com/jdcasanasr/axi_lite.git f:/verilog_sva_gh_scraper/data/full_repos/753862822
git clone --depth 1 --no-tags https://github.com/khalil-osu/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754232000
git clone --depth 1 --no-tags https://github.com/dishak14/Layered-TB-for-SPC.git f:/verilog_sva_gh_scraper/data/full_repos/752120337
git clone --depth 1 --no-tags https://github.com/Mertozkaya21/Light-Control-System.git f:/verilog_sva_gh_scraper/data/full_repos/755290107
git clone --depth 1 --no-tags https://github.com/timothywu817/USB-1.1.git f:/verilog_sva_gh_scraper/data/full_repos/755563403
git clone --depth 1 --no-tags https://github.com/HeiZad1/RISCV_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/752782132
git clone --depth 1 --no-tags https://github.com/Jagatheshgiri/UART.UVM.git f:/verilog_sva_gh_scraper/data/full_repos/753438805
git clone --depth 1 --no-tags https://github.com/lucyhu798/Custom-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/753414373
git clone --depth 1 --no-tags https://github.com/aaayann/lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/756451370
git clone --depth 1 --no-tags https://github.com/Mvk122/Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/756487581
git clone --depth 1 --no-tags https://github.com/Mayank27Vaghela/AHB-UVC.git f:/verilog_sva_gh_scraper/data/full_repos/754672580
git clone --depth 1 --no-tags https://github.com/AlexandreGagne10/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/756210027
git clone --depth 1 --no-tags https://github.com/hemanth-VP/srlatch.git f:/verilog_sva_gh_scraper/data/full_repos/757272303
git clone --depth 1 --no-tags https://github.com/Shreyast27/sr_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/757275541
git clone --depth 1 --no-tags https://github.com/MeghanaRBhat/SR_LATCH_TB.git f:/verilog_sva_gh_scraper/data/full_repos/757253714
git clone --depth 1 --no-tags https://github.com/shariethernet/cim_test_harness.git f:/verilog_sva_gh_scraper/data/full_repos/757147580
git clone --depth 1 --no-tags https://github.com/AlexEduardo-zip/TP1_ISL_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/760222042
git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/my_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/759931069
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/756432999
git clone --depth 1 --no-tags https://github.com/rohitupari/SystemVerilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/749033529
git clone --depth 1 --no-tags https://github.com/iwaniwaniwan012/NATIVE_PHY_CV_SIM.git f:/verilog_sva_gh_scraper/data/full_repos/748986925
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-8-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751126594
git clone --depth 1 --no-tags https://github.com/nikul09/AXI3-Back-to-Back-VIP-Development.git f:/verilog_sva_gh_scraper/data/full_repos/762851170
git clone --depth 1 --no-tags https://github.com/AndrejGobor/SysVerilogUVM.git f:/verilog_sva_gh_scraper/data/full_repos/760928055
git clone --depth 1 --no-tags https://github.com/pnguyen174/cpe333.git f:/verilog_sva_gh_scraper/data/full_repos/751593367
git clone --depth 1 --no-tags https://github.com/rokarn12/Advanced-VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/763792545
git clone --depth 1 --no-tags https://github.com/Abdullah-Shaaban/cv32e20v.git f:/verilog_sva_gh_scraper/data/full_repos/756403133
git clone --depth 1 --no-tags https://github.com/maxdoublee/Advanced-Computer-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/748484073
git clone --depth 1 --no-tags https://github.com/Mekky7/spi_verf_with-SV.git f:/verilog_sva_gh_scraper/data/full_repos/764736845
git clone --depth 1 --no-tags https://github.com/ahpinder/NeuralEngine.git f:/verilog_sva_gh_scraper/data/full_repos/751558395
git clone --depth 1 --no-tags https://github.com/sduaz/dsdlab4.git f:/verilog_sva_gh_scraper/data/full_repos/767054480
git clone --depth 1 --no-tags https://github.com/SuchithraM008/System-Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/751633388
git clone --depth 1 --no-tags https://github.com/RafHL/tb_example_2024-03-05.git f:/verilog_sva_gh_scraper/data/full_repos/767802699
git clone --depth 1 --no-tags https://github.com/Susheelaaa/Systemverilog_basics.git f:/verilog_sva_gh_scraper/data/full_repos/767459434
git clone --depth 1 --no-tags https://github.com/icanc0/tinyish-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/766353709
git clone --depth 1 --no-tags https://github.com/DeadImage/SystemVerilogMisc.git f:/verilog_sva_gh_scraper/data/full_repos/767632222
git clone --depth 1 --no-tags https://github.com/Dedorou/bash-hash.git f:/verilog_sva_gh_scraper/data/full_repos/767699036
git clone --depth 1 --no-tags https://github.com/YosysHQ-Docs/AppNote-123.git f:/verilog_sva_gh_scraper/data/full_repos/755002237
