# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Mar 08 20:46:12 2015
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: eric_pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical/specctra.did
# Current time = Sun Mar 08 20:47:25 2015
# PCB C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical
# Master Unit set up as: MIL 100
# PCB Limits xlo= 40.0000 ylo=-920.0000 xhi=16760.0000 yhi=16560.0000
# Total 141 Images Consolidated.
# <<ERROR:>> Padstack unknown_padstack contains shapes without any size,
#            please check the definition of the padstack in the design file.
# <<ERROR:>> Unplaced component U26 has errors.
#            To resolve, check Allegro symbols or
#            set spif_no_unplaced_components on.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# <<WARNING:>> The * character appears in a net name.
# * has been disabled as a wildcard character for nets.
# You can use the wildcard command to change the wildcard character.
# <<WARNING:>> Net GND is defined as a signal net and contains 430 pins.
# This is more pins than most signal nets contain.
# Please verify whether net GND should be a signal net or a power net.
# Note that a signal net will be routed as starburst or daisy chain.
# Wires Processed 380, Vias Processed 125
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 5
# Components Placed 881, Images Processed 185, Padstacks Processed 23
# Nets Processed 683, Net Terminals 2839
# PCB Area=231040000.000  EIC=240  Area/EIC=962666.667  SMDs=610
# Total Pin Count: 3371
# Signal Connections Created 1437
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1789
# Signal Layers 2 Power Layers 5
# Wire Junctions 64, at vias 27 Total Vias 125
# Percent Connected    8.52
# Manhattan Length 5824663.4000 Horizontal 1402374.2100 Vertical 4422289.1900
# Routed Length 108216.6000 Horizontal 57788.7000 Vertical 60408.5000
# Ratio Actual / Manhattan   0.0186
# Unconnected Length 5733951.3000 Horizontal 1388792.3000 Vertical 4345159.0000
# Total Conflicts: 159 (Cross: 2, Clear: 157, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC_rules.do ...
# Nets UNNAMED_1_FRONTPORTS_I2_SYNCP and UNNAMED_1_FRONTPORTS_I2_SYNCN have been defined as a balanced pair.
# Nets CLK_BAD_P and CLK_BAD_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIV8_P and DEF_CLK_DIV8_N.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_MTCAM_4 and UNNAMED_1_FRONTPORTS_I2_MTCAM_3.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_MTCAM_1 and UNNAMED_1_FRONTPORTS_I2_MTCAMIM.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_RIBBO_3 and UNNAMED_1_FRONTPORTS_I2_RIBBO_2.
# Nets UNNAMED_1_MC10E116_I4_Q3_1 and UNNAMED_1_MC10E116_I4_Q3 have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIV4_P and DEF_CLK_DIV4_N.
# Nets UNNAMED_1_CAENCOMS_I8_GT2P and GT2_N have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I4_Q2_1 and UNNAMED_1_MC10E116_I4_Q2 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q3_1 and UNNAMED_1_MC10E116_I3_Q3 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I4_Q1_1 and UNNAMED_1_MC10E116_I4_Q1 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q2_1 and UNNAMED_1_MC10E116_I3_Q2 have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIV2_P and DEF_CLK_DIV2_N.
# Nets UNNAMED_1_MC10E116_I4_Q0_1 and UNNAMED_1_MC10E116_I4_Q0 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q1_1 and UNNAMED_1_MC10E116_I3_Q1 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I1_Q3_1 and UNNAMED_1_MC10E116_I1_Q3 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I3_Q0_1 and UNNAMED_1_MC10E116_I3_Q0 have been defined as a balanced pair.
# Nets CHOSEN_CLK_P and CHOSEN_CLK_N have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I1_Q0_1 and UNNAMED_1_MC10E116_I1_Q0 have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_CHANG_1 and UNNAMED_1_CHANGECLKS_I3_CHANGEC have been defined as a balanced pair.
# Nets USE_BCKP_P and USE_BCKP_N have been defined as a balanced pair.
# Nets TRIG_GATE2_P and TRIG_GATE2_N have been defined as a balanced pair.
# Nets UNNAMED_1_FRONTPORTS_I2_SYNC24P and UNNAMED_1_FRONTPORTS_I2_SYNC24N have been defined as a balanced pair.
# Nets TRIG_GATE1_P and TRIG_GATE1_N have been defined as a balanced pair.
# Nets UNNAMED_1_FRONTPORTS_I2_GTP and UNNAMED_1_FRONTPORTS_I2_GTN have been defined as a balanced pair.
# Nets BCKP_CLK_BUFD_P and BCKP_CLK_BUFD_N have been defined as a balanced pair.
# Nets USE_DEFAULT_P and USE_DEFAULT_N have been defined as a balanced pair.
# Nets SYNC_2_P and SYNC_2_N have been defined as a balanced pair.
# Nets TELLIE_DELAY_BUF_P and TELLIE_DELAY_BUF_N have been defined as a balanced pair.
# Nets UNNAMED_1_AD96687_I1_Q2_1 and UNNAMED_1_AD96687_I1_Q2 have been defined as a balanced pair.
# Nets UNNAMED_1_AD96687_I1_Q1_1 and UNNAMED_1_AD96687_I1_Q1 have been defined as a balanced pair.
# Nets RIB10_P and RIB10_N have been defined as a balanced pair.
# Nets UNNAMED_1_DEFAULTCLKSEL_I1_BCKP and UNNAMED_1_MC10E116_I1_D0 have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_SYNCL_1 and UNNAMED_1_FRONTPORTS_I2_SYNCLVD.
# Nets SYNC24_2_P and SYNC24_2_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_CLK100P and UNNAMED_1_FRONTPORTS_I2_CLK100N.
# Nets UNNAMED_1_MC10E116_I22_Q1_1 and UNNAMED_1_MC10E116_I22_Q1 have been defined as a balanced pair.
# Nets CHOSEN_CLK2_P and CHOSEN_CLK2_N have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I22_Q0_1 and UNNAMED_1_MC10E116_I22_Q0 have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_BCKPC_3 and UNNAMED_1_CHANGECLKS_I3_BCKPC_2 have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_BCKPC_1 and UNNAMED_1_CHANGECLKS_I3_BCKPCLK have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_SYNC2_1 and UNNAMED_1_FRONTPORTS_I2_SYNC24L.
# Nets UNNAMED_1_FRONTPORTS_I2_RIBBO_1 and UNNAMED_1_FRONTPORTS_I2_RIBBONP have been defined as a balanced pair.
# Nets RIB9_P and RIB9_N have been defined as a balanced pair.
# Nets RIB8_P and RIB8_N have been defined as a balanced pair.
# Nets RIB7_P and RIB7_N have been defined as a balanced pair.
# Nets RIB6_P and RIB6_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_CSMD0805_I70_B and UNNAMED_1_CSMD0805_I64_B.
# Nets RIB5_P and RIB5_N have been defined as a balanced pair.
# Nets RIB4_P and RIB4_N have been defined as a balanced pair.
# Nets RIB3_P and RIB3_N have been defined as a balanced pair.
# Nets RIB2_P and RIB2_N have been defined as a balanced pair.
# Nets RIB1_P and RIB1_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_EXTT<4> and UNNAMED_1_CSMD0603_I55_A.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_EXTT<0> and UNNAMED_1_CSMD0603_I54_B.
# Nets SMELLIE_DELAY_BUF_P and SMELLIE_DELAY_BUF_N have been defined as a balanced pair.
# Nets CHANGE_CLK2_P and CHANGE_CLK2_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_LOSTA_1 and UNNAMED_1_FRONTPORTS_I2_LOSTARO.
# <<WARNING:>> Could not form pair of nets DEF_CLK_DIVD_P and DEF_CLK_DIVD_N.
# Nets TRIG_PULS2_P and TRIG_PULS2_N have been defined as a balanced pair.
# <<WARNING:>> Could not form pair of nets UNNAMED_1_FRONTPORTS_I2_SMELLIE and UNNAMED_1_CSMD0603_I10_B_1.
# Nets TRIG_PULS1_P and TRIG_PULS1_N have been defined as a balanced pair.
# Nets UNNAMED_1_FRONTPORTS_I2_ECLTOLV and UNNAMED_1_MC10E116_I22_D0 have been defined as a balanced pair.
# Nets UNNAMED_1_MC10E116_I2_D0 and LO_STAR_RAW have been defined as a balanced pair.
# Nets UNNAMED_1_CHANGECLKS_I3_DEFAU_1 and UNNAMED_1_CHANGECLKS_I3_DEFAULT have been defined as a balanced pair.
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaag08244.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_1_MC10E116_I22_D0 Selected.
# Net UNNAMED_1_FRONTPORTS_I2_ECLTOLV Selected.
set route_diagonal 4
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter on)
# Smart Route: Only part of the wires are selected for routing. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:26 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1789
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 29 Total Vias 125
# Percent Connected    8.62
# Manhattan Length 5986944.5000 Horizontal 1422274.2200 Vertical 4564670.2800
# Routed Length 108216.6000 Horizontal 57788.7000 Vertical 60408.5000
# Ratio Actual / Manhattan   0.0181
# Unconnected Length 5897709.8000 Horizontal 1423169.2000 Vertical 4474540.6000
# 0 bend points have been removed.
# Attempts 5 Successes 5 Failures 0 Vias 132
# 0 bend points have been removed.
# Attempts 0 Successes 0 Failures 0 Vias 132
# Start Route Pass 1 of 50
# Routing 7 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 128
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 1789 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 128
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 70, at vias 31 Total Vias 128
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422229.3400 Vertical 4564715.1600
# Routed Length 110488.9969 Horizontal 59288.7000 Vertical 61484.1000
# Ratio Actual / Manhattan   0.0185
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:26 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 70, at vias 31 Total Vias 128
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422229.3400 Vertical 4564715.1600
# Routed Length 110488.9969 Horizontal 59288.7000 Vertical 61484.1000
# Ratio Actual / Manhattan   0.0185
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422648.1300 Vertical 4564296.3700
# Routed Length 108848.3919 Horizontal 58032.3000 Vertical 60920.0000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:26 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422648.1300 Vertical 4564296.3700
# Routed Length 108848.3919 Horizontal 58032.3000 Vertical 60920.0000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422648.1300 Vertical 4564296.3700
# Routed Length 108848.3919 Horizontal 58032.3000 Vertical 60920.0000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:26 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422648.1300 Vertical 4564296.3700
# Routed Length 108848.3919 Horizontal 58032.3000 Vertical 60920.0000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109029.4724 Horizontal 58032.3000 Vertical 60876.9000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:26 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109029.4724 Horizontal 58032.3000 Vertical 60876.9000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109029.4724 Horizontal 58032.3000 Vertical 60876.9000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:26 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109029.4724 Horizontal 58032.3000 Vertical 60876.9000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 9 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 9 Successes 9 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 9 Successes 9 Failures 0 Vias 128
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 128
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422680.7300 Vertical 4564263.7700
# Routed Length 109469.1017 Horizontal 58096.8000 Vertical 61211.2000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 128
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422680.7300 Vertical 4564263.7700
# Routed Length 109469.1017 Horizontal 58096.8000 Vertical 61211.2000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 128
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 128
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422680.7300 Vertical 4564263.7700
# Routed Length 109444.0701 Horizontal 58096.8000 Vertical 61175.8000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 68, at vias 30 Total Vias 128
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422680.7300 Vertical 4564263.7700
# Routed Length 109444.0701 Horizontal 58096.8000 Vertical 61175.8000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 11 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 11 Successes 11 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 9 Successes 9 Failures 0 Vias 126
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109135.1878 Horizontal 58032.3000 Vertical 60927.2000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109135.1878 Horizontal 58032.3000 Vertical 60927.2000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109135.1878 Horizontal 58032.3000 Vertical 60927.2000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109135.1878 Horizontal 58032.3000 Vertical 60927.2000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109206.1814 Horizontal 57969.3000 Vertical 61066.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109206.1814 Horizontal 57969.3000 Vertical 61066.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109206.1814 Horizontal 57969.3000 Vertical 61066.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109206.1814 Horizontal 57969.3000 Vertical 61066.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109277.3298 Horizontal 57997.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109277.3298 Horizontal 57997.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109277.3298 Horizontal 57997.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109277.3298 Horizontal 57997.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 7 Successes 7 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:27 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:28 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:29 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 65|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 65|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 66|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 67|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 65|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 66|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 67|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 68|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 65|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 66|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 67|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 68|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 69|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 70|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 65|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 66|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 67|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 68|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 69|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 70|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 71|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Clean Pass 1 of 2
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Start Clean Pass 2 of 2
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 8 Successes 8 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 65|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 66|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 67|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 68|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 69|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 70|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 71|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 72|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 73|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:47:30 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1782
# Attempts 0 Successes 0 Failures 0 Vias 126
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\bestsave.w
# <<ERROR:>> Smart Route: Design is unroutable, not enough resources. 
# Many unroutes will exist if you use the filter command. 
# Check number of layers, grids, design rules and placement.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     2|   0| 1782|  128|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     2|   0| 1782|  128|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 14|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 15|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 16|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 24|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 32|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 33|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 34|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 35|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 36|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 37|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 38|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 39|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 40|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 41|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 42|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 43|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 44|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 45|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 46|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 47|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 48|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 49|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 50|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 51|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 52|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 53|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 54|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 55|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 56|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 57|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 58|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 59|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 60|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 61|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 62|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 63|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 64|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 65|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 66|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 67|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 68|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 69|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 70|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 71|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 72|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 73|     0|     2|   0| 1782|  126|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 74|     0|     2|   0| 1782|  126|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1782
# Signal Layers 2 Power Layers 5
# Wire Junctions 67, at vias 30 Total Vias 126
# Percent Connected   11.16
# Manhattan Length 5986944.5000 Horizontal 1422747.5700 Vertical 4564196.9300
# Routed Length 109132.3286 Horizontal 57832.3000 Vertical 61094.7000
# Ratio Actual / Manhattan   0.0182
# Unconnected Length 5894665.9000 Horizontal 1421099.2000 Vertical 4473566.7000
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
write routes (changed_only) (reset_changed) C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaah08244.tmp
# Routing Written to File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaah08244.tmp
# Loading Do File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaaj08244.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNCLVD Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNCN Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNCP Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNCP Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNCN Selected.
# Net UNNAMED_1_MC10E116_I22_D0 Selected.
# Net UNNAMED_1_FRONTPORTS_I2_ECLTOLV Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNCL_1 Selected.
# Net UNNAMED_1_FRONTPORTS_I2_ECLTOLV Selected.
# Net UNNAMED_1_MC10E116_I22_D0 Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24N Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24P Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24P Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24N Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNC2_1 Selected.
# Net UNNAMED_1_FRONTPORTS_I2_GTP Selected.
# Net UNNAMED_1_FRONTPORTS_I2_GTN Selected.
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24L Selected.
# Net UNNAMED_1_FRONTPORTS_I2_GTN Selected.
# Net UNNAMED_1_FRONTPORTS_I2_GTP Selected.
# Net RIB8_N Selected.
# Net RIB8_P Selected.
# Net UNNAMED_1_CAENCOMS_I8_GT2P Selected.
# Net UNNAMED_1_CAENCOMS_I8_GTTTL Selected.
# Net RIB8_P Selected.
# Net RIB8_N Selected.
# Net UNNAMED_1_MC10E116_I2_D0 Selected.
# Net LO_STAR_RAW Selected.
# Net LE_GEN_UTILS Selected.
# Net LO_STAR_RAW Selected.
# Net UNNAMED_1_MC10E116_I2_D0 Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Sun Mar 08 20:47:47 2015
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 683 Connections 2008 Unroutes 1799
# Signal Layers 2 Power Layers 5
# Wire Junctions 54, at vias 24 Total Vias 109
# Percent Connected   10.31
# Manhattan Length 5981693.2000 Horizontal 1419265.5000 Vertical 4562427.7000
# Routed Length 94977.2952 Horizontal 49250.0000 Vertical 54332.0000
# Ratio Actual / Manhattan   0.0159
# Unconnected Length 5900417.0000 Horizontal 1423759.7000 Vertical 4476657.3000
# All Components Unselected.
# All Nets Unselected.
# Current time = Sun Mar 08 20:47:47 2015
# Nets Processed 684, Net Terminals 3539
# Signal Connections Created 1279
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 684 Connections 2008 Unroutes 1789
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 29 Total Vias 125
# Percent Connected   10.81
# Manhattan Length 5986944.5000 Horizontal 1422274.2200 Vertical 4564670.2800
# Routed Length 108216.6000 Horizontal 57788.7000 Vertical 60408.5000
# Ratio Actual / Manhattan   0.0181
# Unconnected Length 5897709.8000 Horizontal 1423169.2000 Vertical 4474540.6000
# Loading Do File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaak08244.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_1_MC10E116_I22_D0 Selected.
# Net UNNAMED_1_FRONTPORTS_I2_ECLTOLV Selected.
set route_diagonal 4
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter on)
# Smart Route: Only part of the wires are selected for routing. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Sun Mar 08 20:48:04 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/A_NU_START/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 684 Connections 2008 Unroutes 1789
# Signal Layers 2 Power Layers 5
# Wire Junctions 66, at vias 29 Total Vias 125
# Percent Connected   10.81
# Manhattan Length 5986944.5000 Horizontal 1422274.2200 Vertical 4564670.2800
# Routed Length 108216.6000 Horizontal 57788.7000 Vertical 60408.5000
# Ratio Actual / Manhattan   0.0181
# Unconnected Length 5897709.8000 Horizontal 1423169.2000 Vertical 4474540.6000
