

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j14'
================================================================
* Date:           Thu Sep  7 08:30:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3082|     3082|  30.820 us|  30.820 us|  3082|  3082|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j14   |     3080|     3080|        13|          4|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v176 = alloca i32 1"   --->   Operation 16 'alloca' 'v176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v180 = alloca i32 1"   --->   Operation 17 'alloca' 'v180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j14 = alloca i32 1"   --->   Operation 18 'alloca' 'j14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i14_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i14"   --->   Operation 19 'read' 'i14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln326_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln326"   --->   Operation 20 'read' 'zext_ln326_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mean_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_load"   --->   Operation 21 'read' 'mean_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean2_load"   --->   Operation 22 'read' 'mean2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln326_cast = zext i4 %zext_ln326_read"   --->   Operation 23 'zext' 'zext_ln326_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j14"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean2_load_read, i32 %v180"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean_load_read, i32 %v176"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j14_1 = load i10 %j14" [bert_layer.cpp:327]   --->   Operation 28 'load' 'j14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln326_cast"   --->   Operation 29 'getelementptr' 'mean2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln326_cast"   --->   Operation 30 'getelementptr' 'mean_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%icmp_ln327 = icmp_eq  i10 %j14_1, i10 768" [bert_layer.cpp:327]   --->   Operation 31 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln327 = add i10 %j14_1, i10 1" [bert_layer.cpp:327]   --->   Operation 33 'add' 'add_ln327' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void %for.inc35.i.split, void %for.inc38.i.exitStub" [bert_layer.cpp:327]   --->   Operation 34 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i10 %j14_1" [bert_layer.cpp:327]   --->   Operation 35 'zext' 'zext_ln327' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v359_addr = getelementptr i32 %v359, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 36 'getelementptr' 'v359_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v359_1_addr = getelementptr i32 %v359_1, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 37 'getelementptr' 'v359_1_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v359_2_addr = getelementptr i32 %v359_2, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 38 'getelementptr' 'v359_2_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v359_3_addr = getelementptr i32 %v359_3, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 39 'getelementptr' 'v359_3_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v359_4_addr = getelementptr i32 %v359_4, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 40 'getelementptr' 'v359_4_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v359_5_addr = getelementptr i32 %v359_5, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 41 'getelementptr' 'v359_5_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v359_6_addr = getelementptr i32 %v359_6, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 42 'getelementptr' 'v359_6_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v359_7_addr = getelementptr i32 %v359_7, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 43 'getelementptr' 'v359_7_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v359_8_addr = getelementptr i32 %v359_8, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 44 'getelementptr' 'v359_8_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v359_9_addr = getelementptr i32 %v359_9, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 45 'getelementptr' 'v359_9_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v359_10_addr = getelementptr i32 %v359_10, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 46 'getelementptr' 'v359_10_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v359_11_addr = getelementptr i32 %v359_11, i64 0, i64 %zext_ln327" [bert_layer.cpp:329]   --->   Operation 47 'getelementptr' 'v359_11_addr' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%v359_load = load i10 %v359_addr" [bert_layer.cpp:329]   --->   Operation 48 'load' 'v359_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%v359_1_load = load i10 %v359_1_addr" [bert_layer.cpp:329]   --->   Operation 49 'load' 'v359_1_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%v359_2_load = load i10 %v359_2_addr" [bert_layer.cpp:329]   --->   Operation 50 'load' 'v359_2_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%v359_3_load = load i10 %v359_3_addr" [bert_layer.cpp:329]   --->   Operation 51 'load' 'v359_3_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%v359_4_load = load i10 %v359_4_addr" [bert_layer.cpp:329]   --->   Operation 52 'load' 'v359_4_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%v359_5_load = load i10 %v359_5_addr" [bert_layer.cpp:329]   --->   Operation 53 'load' 'v359_5_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%v359_6_load = load i10 %v359_6_addr" [bert_layer.cpp:329]   --->   Operation 54 'load' 'v359_6_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%v359_7_load = load i10 %v359_7_addr" [bert_layer.cpp:329]   --->   Operation 55 'load' 'v359_7_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%v359_8_load = load i10 %v359_8_addr" [bert_layer.cpp:329]   --->   Operation 56 'load' 'v359_8_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%v359_9_load = load i10 %v359_9_addr" [bert_layer.cpp:329]   --->   Operation 57 'load' 'v359_9_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%v359_10_load = load i10 %v359_10_addr" [bert_layer.cpp:329]   --->   Operation 58 'load' 'v359_10_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%v359_11_load = load i10 %v359_11_addr" [bert_layer.cpp:329]   --->   Operation 59 'load' 'v359_11_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 60 [1/1] (1.77ns)   --->   "%icmp_ln327_1 = icmp_eq  i10 %add_ln327, i10 768" [bert_layer.cpp:327]   --->   Operation 60 'icmp' 'icmp_ln327_1' <Predicate = (!icmp_ln327)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_1, void %ifFalse, void %ifTrue" [bert_layer.cpp:327]   --->   Operation 61 'br' 'br_ln327' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln327 = store i10 %add_ln327, i10 %j14" [bert_layer.cpp:327]   --->   Operation 62 'store' 'store_ln327' <Predicate = (!icmp_ln327)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%v359_load = load i10 %v359_addr" [bert_layer.cpp:329]   --->   Operation 63 'load' 'v359_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%v359_1_load = load i10 %v359_1_addr" [bert_layer.cpp:329]   --->   Operation 64 'load' 'v359_1_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%v359_2_load = load i10 %v359_2_addr" [bert_layer.cpp:329]   --->   Operation 65 'load' 'v359_2_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%v359_3_load = load i10 %v359_3_addr" [bert_layer.cpp:329]   --->   Operation 66 'load' 'v359_3_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%v359_4_load = load i10 %v359_4_addr" [bert_layer.cpp:329]   --->   Operation 67 'load' 'v359_4_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%v359_5_load = load i10 %v359_5_addr" [bert_layer.cpp:329]   --->   Operation 68 'load' 'v359_5_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%v359_6_load = load i10 %v359_6_addr" [bert_layer.cpp:329]   --->   Operation 69 'load' 'v359_6_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%v359_7_load = load i10 %v359_7_addr" [bert_layer.cpp:329]   --->   Operation 70 'load' 'v359_7_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%v359_8_load = load i10 %v359_8_addr" [bert_layer.cpp:329]   --->   Operation 71 'load' 'v359_8_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%v359_9_load = load i10 %v359_9_addr" [bert_layer.cpp:329]   --->   Operation 72 'load' 'v359_9_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%v359_10_load = load i10 %v359_10_addr" [bert_layer.cpp:329]   --->   Operation 73 'load' 'v359_10_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%v359_11_load = load i10 %v359_11_addr" [bert_layer.cpp:329]   --->   Operation 74 'load' 'v359_11_load' <Predicate = (!icmp_ln327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 75 [1/1] (2.78ns)   --->   "%v175 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v359_load, i32 %v359_1_load, i32 %v359_2_load, i32 %v359_3_load, i32 %v359_4_load, i32 %v359_5_load, i32 %v359_6_load, i32 %v359_7_load, i32 %v359_8_load, i32 %v359_9_load, i32 %v359_10_load, i32 %v359_11_load, i4 %i14_read" [bert_layer.cpp:329]   --->   Operation 75 'mux' 'v175' <Predicate = (!icmp_ln327)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%v176_load = load i32 %v176" [bert_layer.cpp:331]   --->   Operation 76 'load' 'v176_load' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_3 : Operation 77 [5/5] (7.25ns)   --->   "%v177 = fadd i32 %v176_load, i32 %v175" [bert_layer.cpp:331]   --->   Operation 77 'fadd' 'v177' <Predicate = (!icmp_ln327)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 78 [4/5] (7.25ns)   --->   "%v177 = fadd i32 %v176_load, i32 %v175" [bert_layer.cpp:331]   --->   Operation 78 'fadd' 'v177' <Predicate = (!icmp_ln327)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [4/4] (5.70ns)   --->   "%v179 = fmul i32 %v175, i32 %v175" [bert_layer.cpp:334]   --->   Operation 79 'fmul' 'v179' <Predicate = (!icmp_ln327)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 80 [3/5] (7.25ns)   --->   "%v177 = fadd i32 %v176_load, i32 %v175" [bert_layer.cpp:331]   --->   Operation 80 'fadd' 'v177' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [3/4] (5.70ns)   --->   "%v179 = fmul i32 %v175, i32 %v175" [bert_layer.cpp:334]   --->   Operation 81 'fmul' 'v179' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 82 [2/5] (7.25ns)   --->   "%v177 = fadd i32 %v176_load, i32 %v175" [bert_layer.cpp:331]   --->   Operation 82 'fadd' 'v177' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [2/4] (5.70ns)   --->   "%v179 = fmul i32 %v175, i32 %v175" [bert_layer.cpp:334]   --->   Operation 83 'fmul' 'v179' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.84>
ST_7 : Operation 84 [1/5] (7.25ns)   --->   "%v177 = fadd i32 %v176_load, i32 %v175" [bert_layer.cpp:331]   --->   Operation 84 'fadd' 'v177' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/4] (5.70ns)   --->   "%v179 = fmul i32 %v175, i32 %v175" [bert_layer.cpp:334]   --->   Operation 85 'fmul' 'v179' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln331 = store i32 %v177, i32 %v176" [bert_layer.cpp:331]   --->   Operation 86 'store' 'store_ln331' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%v180_load = load i32 %v180" [bert_layer.cpp:336]   --->   Operation 87 'load' 'v180_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [5/5] (7.25ns)   --->   "%v181 = fadd i32 %v180_load, i32 %v179" [bert_layer.cpp:336]   --->   Operation 88 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln330 = store i32 %v177, i4 %mean_addr" [bert_layer.cpp:330]   --->   Operation 89 'store' 'store_ln330' <Predicate = (icmp_ln327_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 90 [4/5] (7.25ns)   --->   "%v181 = fadd i32 %v180_load, i32 %v179" [bert_layer.cpp:336]   --->   Operation 90 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln327)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 91 [3/5] (7.25ns)   --->   "%v181 = fadd i32 %v180_load, i32 %v179" [bert_layer.cpp:336]   --->   Operation 91 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 92 [2/5] (7.25ns)   --->   "%v181 = fadd i32 %v180_load, i32 %v179" [bert_layer.cpp:336]   --->   Operation 92 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.84>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln328 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:328]   --->   Operation 93 'specpipeline' 'specpipeline_ln328' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56" [bert_layer.cpp:327]   --->   Operation 94 'specloopname' 'specloopname_ln327' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/5] (7.25ns)   --->   "%v181 = fadd i32 %v180_load, i32 %v179" [bert_layer.cpp:336]   --->   Operation 95 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln336 = store i32 %v181, i32 %v180" [bert_layer.cpp:336]   --->   Operation 96 'store' 'store_ln336' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln335 = store i32 %v181, i4 %mean2_addr" [bert_layer.cpp:335]   --->   Operation 98 'store' 'store_ln335' <Predicate = (icmp_ln327_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln327_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'alloca' operation ('j14') [21]  (0 ns)
	'load' operation ('j14', bert_layer.cpp:327) on local variable 'j14' [32]  (0 ns)
	'add' operation ('add_ln327', bert_layer.cpp:327) [37]  (1.73 ns)
	'icmp' operation ('icmp_ln327_1', bert_layer.cpp:327) [73]  (1.77 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('v359_load', bert_layer.cpp:329) on array 'v359' [57]  (3.25 ns)
	'mux' operation ('v175', bert_layer.cpp:329) [69]  (2.78 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'load' operation ('v176_load', bert_layer.cpp:331) on local variable 'v176' [40]  (0 ns)
	'fadd' operation ('v177', bert_layer.cpp:331) [70]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v177', bert_layer.cpp:331) [70]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v177', bert_layer.cpp:331) [70]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v177', bert_layer.cpp:331) [70]  (7.26 ns)

 <State 7>: 8.84ns
The critical path consists of the following:
	'fadd' operation ('v177', bert_layer.cpp:331) [70]  (7.26 ns)
	'store' operation ('store_ln331', bert_layer.cpp:331) of variable 'v177', bert_layer.cpp:331 on local variable 'v176' [82]  (1.59 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'load' operation ('v180_load', bert_layer.cpp:336) on local variable 'v180' [41]  (0 ns)
	'fadd' operation ('v181', bert_layer.cpp:336) [72]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v181', bert_layer.cpp:336) [72]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v181', bert_layer.cpp:336) [72]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v181', bert_layer.cpp:336) [72]  (7.26 ns)

 <State 12>: 8.84ns
The critical path consists of the following:
	'fadd' operation ('v181', bert_layer.cpp:336) [72]  (7.26 ns)
	'store' operation ('store_ln336', bert_layer.cpp:336) of variable 'v181', bert_layer.cpp:336 on local variable 'v180' [81]  (1.59 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln335', bert_layer.cpp:335) of variable 'v181', bert_layer.cpp:336 on array 'mean2' [77]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
