LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part2 IS
	PORT ( SW : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			LEDR: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
			HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6));
END part2;

ARCHITECTURE Structure OF part2 IS
	SIGNAL  m:STD_lOGIC_VECTOR(0 TO 3)
	COMPONENT CircuitA
		PORT (V: IN STD_LOGIC_VECTOR(0 TO 2);
				A: OUT STD_LOGIC_VECTOR(0 TO 2));
	END COMPONENT;
	
	COMPONENT Comparator
		PORT (V:	IN STD_LOGIC_VECTOR(0 TO 3);
				Z: OUT STD_LOGIC);
	END COMPONENT;
	
	COMPONENT 2_in_one_mul
		PORT (V)
