{"vcs1":{"timestamp_begin":1713398464.066721494, "rt":4.65, "ut":0.55, "st":2.92}}
{"vcselab":{"timestamp_begin":1713398468.874792928, "rt":2.08, "ut":0.49, "st":1.15}}
{"link":{"timestamp_begin":1713398471.092778942, "rt":0.55, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713398463.085227947}
{"VCS_COMP_START_TIME": 1713398463.085227947}
{"VCS_COMP_END_TIME": 1713398471.798345386}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 338100}}
{"stitch_vcselab": {"peak_mem": 239004}}
