Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7b337d20728948f7ae9400909d15b020 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Data_Memory.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addra' [D:/RV32IM/RV32IM.srcs/sources_1/imports/RV32I/Data_Memory.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Data_path
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.C_IF_ID
Compiling module xil_defaultlib.C_ID_EX
Compiling module xil_defaultlib.C_EX_MEM
Compiling module xil_defaultlib.C_MEM_WB
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.RISC_V_core
Compiling module xil_defaultlib.Instruction_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
