#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Apr 25 15:16:15 2018
# Process ID: 2804
# Current directory: D:/vivado____360/CPU-31-master -board
# Command line: vivado.exe D:\vivado____360\CPU-31-master -board\1652262-cpu31.xpr
# Log file: D:/vivado____360/CPU-31-master -board/vivado.log
# Journal file: D:/vivado____360/CPU-31-master -board\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/vivado____360/CPU-31-master -board/1652262-cpu31.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 809.484 ; gain = 152.688
update_compile_order -fileset sources_1
close_project
open_project D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado/cpu_31/cpu_test_time_impl.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'iiram_ip'...
export_ip_user_files -of_objects [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/sim/iiram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iiram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/adddd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adddd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj cpu_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4293bcf8888b44b58d3d7411a4685e6e --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu_control
Compiling module xil_defaultlib.adddd
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext(WIDTH=18)
Compiling module xil_defaultlib.ext(WIDTH=5)
Compiling module xil_defaultlib.dram
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.iiram_ip
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xsim.dir/cpu_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 15:17:31 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 842.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_test.uut.iram.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 859.570 ; gain = 16.859
generate_target all [get_files  D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'iiram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'iiram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'iiram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'iiram_ip'...
export_ip_user_files -of_objects [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci] -no_script -force -quiet
reset_run iiram_ip_synth_1
launch_run -jobs 2 iiram_ip_synth_1
[Wed Apr 25 15:21:05 2018] Launched iiram_ip_synth_1...
Run output will be captured here: D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.runs/iiram_ip_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci] -directory D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files -ipstatic_source_dir D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic -force -quiet
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir D:/xilinx_sim_lib [current_project]
set_property ip.user_files_dir D:/vivado____360/CPU31-master/1553534- [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/cpu_test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
Unable to check out a license. Run the ModelSim Licensing Wizard from the Start->Programs menu to diagnose the problem.
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s) while executing 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap blk_mem_gen_v8_3_3 msim/blk_mem_gen_v8_3_3 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:22:50 on Apr 25,2018
# vlog -64 -incr -sv -work xil_defaultlib D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_temp/vloggkyqgq".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(56): Verilog Compiler exiting
# End time: 15:22:50 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: D:/win32pe/vlog failed.
# Error in macro ./cpu_test_compile.do line 28
# D:/win32pe/vlog failed.
#     while executing
# "vlog -64 -incr -sv -work xil_defaultlib  \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 883.816 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 883.816 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/sim/iiram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iiram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/adddd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adddd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj cpu_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4293bcf8888b44b58d3d7411a4685e6e --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu_control
Compiling module xil_defaultlib.adddd
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext(WIDTH=18)
Compiling module xil_defaultlib.ext(WIDTH=5)
Compiling module xil_defaultlib.dram
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.iiram_ip
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xsim.dir/cpu_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 15:23:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_test.uut.iram.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 883.816 ; gain = 0.000
set_property target_simulator ModelSim [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 883.816 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap blk_mem_gen_v8_3_3 msim/blk_mem_gen_v8_3_3 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:25:21 on Apr 25,2018
# vlog -64 -incr -sv -work xil_defaultlib D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_temp/vloghvt1q8".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(56): Verilog Compiler exiting
# End time: 15:25:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: D:/win32pe/vlog failed.
# Error in macro ./cpu_test_compile.do line 28
# D:/win32pe/vlog failed.
#     while executing
# "vlog -64 -incr -sv -work xil_defaultlib  \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:38 . Memory (MB): peak = 883.816 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:39 . Memory (MB): peak = 883.816 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
open_project {D:/vivado____360/CPU-31-master -board/1652262-cpu31.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 883.816 ; gain = 0.000
update_compile_order -fileset sources_1
current_project cpu_31
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.hw/webtalk/labtool_webtalk.tcl -notrace
拒绝访问。
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 15:38:26 2018...
open_project D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado/cpu_31/cpu_test_time_impl.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 883.816 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado/cpu_31/cpu_test_time_impl.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'iiram_ip' generated file not found 'd:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
current_project 1652262-cpu31
launch_simulation
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:45:06 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:45:07 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:45:07 on Apr 25,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:45:07 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:45:07 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1652262-cpu31.srcs/sources_1/new/ram.v ../../../1652262-cpu31.srcs/sources_1/new/pcreg.v ../../../1652262-cpu31.srcs/sources_1/new/Regfiles.v ../../../1652262-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1652262-cpu31.srcs/sources_1/new/pc_addext.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add8.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add4.v ../../../1652262-cpu31.srcs/sources_1/new/mux_5.v ../../../1652262-cpu31.srcs/sources_1/new/mux0.v ../../../1652262-cpu31.srcs/sources_1/new/mux.v ../../../1652262-cpu31.srcs/sources_1/new/ext_5.v ../../../1652262-cpu31.srcs/sources_1/new/ext_18.v ../../../1652262-cpu31.srcs/sources_1/new/ext_16.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1652262-cpu31.srcs/sources_1/new/alu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# ** Warning: ../../../1652262-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pcreg
# -- Compiling module regfile
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:45:07 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:45:07 on Apr 25,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:45:07 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Program launched (PID=1796)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 939.168 ; gain = 0.000
open_project {D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 939.168 ; gain = 0.000
update_compile_order -fileset sources_1
current_project 1652262-cpu31
set_property -dict [list CONFIG.input_options {non_registered}] [get_ips ipcore]
generate_target all [get_files  {{D:/vivado____360/CPU-31-master -board/1652262-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ipcore'...
export_ip_user_files -of_objects [get_files {{D:/vivado____360/CPU-31-master -board/1652262-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}] -no_script -force -quiet
reset_run ipcore_synth_1
launch_run -jobs 2 ipcore_synth_1
[Wed Apr 25 15:49:31 2018] Launched ipcore_synth_1...
Run output will be captured here: D:/vivado____360/CPU-31-master -board/1652262-cpu31.runs/ipcore_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/vivado____360/CPU-31-master -board/1652262-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}] -directory {D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files/sim_scripts} -ip_user_files_dir {D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files} -ipstatic_source_dir {D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files/ipstatic} -force -quiet
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/simulate.log
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:49:49 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:49:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:49:49 on Apr 25,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:49:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:49:49 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1652262-cpu31.srcs/sources_1/new/ram.v ../../../1652262-cpu31.srcs/sources_1/new/pcreg.v ../../../1652262-cpu31.srcs/sources_1/new/Regfiles.v ../../../1652262-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1652262-cpu31.srcs/sources_1/new/pc_addext.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add8.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add4.v ../../../1652262-cpu31.srcs/sources_1/new/mux_5.v ../../../1652262-cpu31.srcs/sources_1/new/mux0.v ../../../1652262-cpu31.srcs/sources_1/new/mux.v ../../../1652262-cpu31.srcs/sources_1/new/ext_5.v ../../../1652262-cpu31.srcs/sources_1/new/ext_18.v ../../../1652262-cpu31.srcs/sources_1/new/ext_16.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1652262-cpu31.srcs/sources_1/new/alu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# ** Warning: ../../../1652262-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pcreg
# -- Compiling module regfile
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:49:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:49:49 on Apr 25,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:49:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 939.168 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Program launched (PID=12432)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 939.168 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/simulate.log
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:52:08 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:52:08 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:52:08 on Apr 25,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:52:08 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:52:08 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1652262-cpu31.srcs/sources_1/new/ram.v ../../../1652262-cpu31.srcs/sources_1/new/pcreg.v ../../../1652262-cpu31.srcs/sources_1/new/Regfiles.v ../../../1652262-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1652262-cpu31.srcs/sources_1/new/pc_addext.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add8.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add4.v ../../../1652262-cpu31.srcs/sources_1/new/mux_5.v ../../../1652262-cpu31.srcs/sources_1/new/mux0.v ../../../1652262-cpu31.srcs/sources_1/new/mux.v ../../../1652262-cpu31.srcs/sources_1/new/ext_5.v ../../../1652262-cpu31.srcs/sources_1/new/ext_18.v ../../../1652262-cpu31.srcs/sources_1/new/ext_16.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1652262-cpu31.srcs/sources_1/new/alu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# ** Warning: ../../../1652262-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pcreg
# -- Compiling module regfile
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:52:08 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:52:08 on Apr 25,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:52:08 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Program launched (PID=12484)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 982.461 ; gain = 0.000
set_property -dict [list CONFIG.input_options {non_registered}] [get_ips ipcore]
generate_target all [get_files  {{D:/vivado____360/CPU-31-master -board/1652262-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ipcore'...
export_ip_user_files -of_objects [get_files {{D:/vivado____360/CPU-31-master -board/1652262-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}] -no_script -force -quiet
reset_run ipcore_synth_1
launch_run -jobs 2 ipcore_synth_1
[Wed Apr 25 15:54:08 2018] Launched ipcore_synth_1...
Run output will be captured here: D:/vivado____360/CPU-31-master -board/1652262-cpu31.runs/ipcore_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/vivado____360/CPU-31-master -board/1652262-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}] -directory {D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files/sim_scripts} -ip_user_files_dir {D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files} -ipstatic_source_dir {D:/vivado____360/CPU-31-master -board/1552229-cpu31.ip_user_files/ipstatic} -force -quiet
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/result.txt
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/vsim.wlf
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:54:21 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:54:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:54:21 on Apr 25,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:54:21 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:54:21 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1652262-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1652262-cpu31.srcs/sources_1/new/ram.v ../../../1652262-cpu31.srcs/sources_1/new/pcreg.v ../../../1652262-cpu31.srcs/sources_1/new/Regfiles.v ../../../1652262-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1652262-cpu31.srcs/sources_1/new/pc_addext.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add8.v ../../../1652262-cpu31.srcs/sources_1/new/pc_add4.v ../../../1652262-cpu31.srcs/sources_1/new/mux_5.v ../../../1652262-cpu31.srcs/sources_1/new/mux0.v ../../../1652262-cpu31.srcs/sources_1/new/mux.v ../../../1652262-cpu31.srcs/sources_1/new/ext_5.v ../../../1652262-cpu31.srcs/sources_1/new/ext_18.v ../../../1652262-cpu31.srcs/sources_1/new/ext_16.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1652262-cpu31.srcs/sources_1/new/alu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu.v ../../../1652262-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# ** Warning: ../../../1652262-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pcreg
# -- Compiling module regfile
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:54:22 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:54:22 on Apr 25,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:54:22 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 982.461 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '9' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master -board/1652262-cpu31.sim/sim_1/behav'
Program launched (PID=10408)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 982.461 ; gain = 0.000
current_project cpu_31
current_project 1552229-cpu31
close_project
generate_target Simulation [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'iiram_ip'...
export_ip_user_files -of_objects [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap blk_mem_gen_v8_3_3 msim/blk_mem_gen_v8_3_3 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:08:25 on Apr 25,2018
# vlog -64 -incr -sv -work xil_defaultlib D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_temp/vlogdra0sk".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(56): Verilog Compiler exiting
# End time: 16:08:25 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: D:/win32pe/vlog failed.
# Error in macro ./cpu_test_compile.do line 28
# D:/win32pe/vlog failed.
#     while executing
# "vlog -64 -incr -sv -work xil_defaultlib  \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 982.461 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 982.461 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/sim/iiram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iiram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/adddd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adddd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj cpu_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4293bcf8888b44b58d3d7411a4685e6e --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu_control
Compiling module xil_defaultlib.adddd
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext(WIDTH=18)
Compiling module xil_defaultlib.ext(WIDTH=5)
Compiling module xil_defaultlib.dram
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.iiram_ip
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xsim.dir/cpu_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 16:09:24 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_test.uut.iram.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 982.461 ; gain = 0.000
generate_target all [get_files  D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'iiram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'iiram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'iiram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'iiram_ip'...
export_ip_user_files -of_objects [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci] -no_script -force -quiet
reset_run iiram_ip_synth_1
launch_run -jobs 2 iiram_ip_synth_1
[Wed Apr 25 16:12:21 2018] Launched iiram_ip_synth_1...
Run output will be captured here: D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.runs/iiram_ip_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/iiram_ip.xci] -directory D:/vivado____360/CPU31-master/1553534-/sim_scripts -ip_user_files_dir D:/vivado____360/CPU31-master/1553534- -ipstatic_source_dir D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/cpu_test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-XSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/ip/iiram_ip/sim/iiram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iiram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/adddd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adddd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj cpu_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4293bcf8888b44b58d3d7411a4685e6e --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu_control
Compiling module xil_defaultlib.adddd
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext(WIDTH=18)
Compiling module xil_defaultlib.ext(WIDTH=5)
Compiling module xil_defaultlib.dram
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.iiram_ip
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xsim.dir/cpu_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 16:12:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Vivado/cpu_31/cpu_test_time_impl.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_test.uut.iram.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 990.781 ; gain = 5.281
save_wave_config {D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_time_impl.wcfg}
add_files -fileset sim_1 -norecurse D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_time_impl.wcfg
set_property xsim.view {D:/Vivado/cpu_31/cpu_test_behav.wcfg D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_behav1.wcfg D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_behav2.wcfg D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_behav3.wcfg D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_behav1.wcfg D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_behav1.wcfg D:/Vivado/cpu_31/cpu_test_time_impl.wcfg D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_test_time_impl.wcfg} [get_filesets sim_1]
set_property target_simulator ModelSim [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/iiram_ip.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav/jal.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU31-master/1553534-李帅-cpu31/cpu_31/cpu_31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap blk_mem_gen_v8_3_3 msim/blk_mem_gen_v8_3_3 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:19:02 on Apr 25,2018
# vlog -64 -incr -sv -work xil_defaultlib D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "D:/vivado____360/CPU31-master/1553534-???§-cpu31/cpu_31/cpu_31.sim/sim_1/behav/msim/xil_defaultlib/_temp/vlogskdjn0".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(56): Verilog Compiler exiting
# End time: 16:19:02 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: D:/win32pe/vlog failed.
# Error in macro ./cpu_test_compile.do line 28
# D:/win32pe/vlog failed.
#     while executing
# "vlog -64 -incr -sv -work xil_defaultlib  \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" \
# "D:/Vivado/2016.2/data/ip/xpm/xpm_memory..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:01:48 . Memory (MB): peak = 1159.254 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:48 . Memory (MB): peak = 1159.254 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
close_project
open_project {D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
generate_target all [get_files  {{D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ipcore'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ipcore'...
export_ip_user_files -of_objects [get_files {{D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}] -no_script -force -quiet
reset_run ipcore_synth_1
launch_run -jobs 2 ipcore_synth_1
[Wed Apr 25 16:30:21 2018] Launched ipcore_synth_1...
Run output will be captured here: D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.runs/ipcore_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.srcs/sources_1/ip/ipcore/ipcore.xci}}] -directory {D:/vivado____360/CPU-31-master - 4 24/sim_scripts} -ip_user_files_dir {D:/vivado____360/CPU-31-master - 4 24} -ipstatic_source_dir {D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.ip_user_files/ipstatic} -force -quiet
launch_simulation
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:30:34 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 16:30:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:30:34 on Apr 25,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 16:30:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:30:34 on Apr 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1552229-cpu31.srcs/sources_1/new/pcreg.v ../../../1552229-cpu31.srcs/sources_1/new/Regfiles.v ../../../1552229-cpu31.srcs/sources_1/new/ram.v ../../../1552229-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1552229-cpu31.srcs/sources_1/new/pc_addext.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add8.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add4.v ../../../1552229-cpu31.srcs/sources_1/new/mux_5.v ../../../1552229-cpu31.srcs/sources_1/new/mux0.v ../../../1552229-cpu31.srcs/sources_1/new/mux.v ../../../1552229-cpu31.srcs/sources_1/new/ext_5.v ../../../1552229-cpu31.srcs/sources_1/new/ext_18.v ../../../1552229-cpu31.srcs/sources_1/new/ext_16.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1552229-cpu31.srcs/sources_1/new/alu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# -- Compiling module pcreg
# -- Compiling module regfile
# ** Warning: ../../../1552229-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 16:30:35 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:30:35 on Apr 25,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:30:35 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.254 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '9' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.sim/sim_1/behav'
Program launched (PID=10080)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.254 ; gain = 0.000
set_property is_enabled false [get_files  {{D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.srcs/sources_1/new/sw_mem_sel.v}}]
set_property is_enabled false [get_files  {{D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.srcs/sources_1/new/seg7x16.v}}]
set_property is_enabled false [get_files  {{D:/vivado____360/CPU-31-master - 4 24number1/1552229-cpu31.srcs/sources_1/new/io_sel.v}}]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 16:44:37 2018...
