# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui -debugDB -voptargs="+acc=rtl" -work work fpu_tb 
# Start time: 13:58:08 on Apr 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 3 FSMs in module "fpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.fpu(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# a: 315695520.000000  , b: 3219435.250000    , result: 318914944.000000   (4d98120c, 01001101100110000001001000001100)
# a: 1.000000          , b: 1.100000          , result: 2.100000           (40066666, 01000000000001100110011001100110)
# a: 0.000000          , b: 1.000000          , result: 1.000000           (3f800000, 00111111100000000000000000000000)
# a: 1.000000          , b: 0.000000          , result: 1.000000           (3f800000, 00111111100000000000000000000000)
# a: inf               , b: 10.000000         , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 10.000000         , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: inf               , b: 0.000000          , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 0.000000          , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: -inf              , b: 10.000000         , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 10.000000         , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: -inf              , b: 0.000000          , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 0.000000          , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: -inf              , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: inf               , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: -inf              , b: inf               , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: inf               , b: -inf              , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: nan               , b: 2.718282          , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.718282          , b: nan               , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.000000          , b: 2.718282          , result: 4.718282           (4096fc2a, 01000000100101101111110000101010)
# a: 37.639999         , b: 0.000000          , result: 37.639999          (42168f5c, 01000010000101101000111101011100)
# a: 16.000000         , b: 32.000000         , result: 48.000000          (42400000, 01000010010000000000000000000000)
# a: 0.250000          , b: 0.500000          , result: 0.750000           (3f400000, 00111111010000000000000000000000)
# ** Note: $stop    : fpu_tb.sv(72)
#    Time: 99750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 72
do /home/pconst/Desktop/sol-1/systemverilog/fpu/addsub.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.fpu(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
# a: 315695520.000000  , b: 3219435.250000    , result: 318914944.000000   (4d98120c, 01001101100110000001001000001100)
# a: 1.000000          , b: 1.100000          , result: 2.100000           (40066666, 01000000000001100110011001100110)
# a: 0.000000          , b: 1.000000          , result: 1.000000           (3f800000, 00111111100000000000000000000000)
# a: 1.000000          , b: 0.000000          , result: 1.000000           (3f800000, 00111111100000000000000000000000)
# a: inf               , b: 10.000000         , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 10.000000         , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: inf               , b: 0.000000          , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 0.000000          , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: -inf              , b: 10.000000         , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 10.000000         , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: -inf              , b: 0.000000          , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 0.000000          , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: -inf              , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: inf               , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: -inf              , b: inf               , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: inf               , b: -inf              , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: nan               , b: 2.718282          , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.718282          , b: nan               , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.000000          , b: 2.718282          , result: 4.718282           (4096fc2a, 01000000100101101111110000101010)
# a: 37.639999         , b: 0.000000          , result: 37.639999          (42168f5c, 01000010000101101000111101011100)
# a: 16.000000         , b: 32.000000         , result: 48.000000          (42400000, 01000010010000000000000000000000)
# a: 0.250000          , b: 0.500000          , result: 0.750000           (3f400000, 00111111010000000000000000000000)
# ** Note: $stop    : fpu_tb.sv(72)
#    Time: 99750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 72
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 16:20:56 on Apr 11,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv 
# -- Compiling module fpu_tb
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu_tb
# End time: 16:20:56 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 16:20:57 on Apr 11,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv 
# -- Compiling module fpu
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu
# End time: 16:20:57 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# a: 315695520.000000  , b: 3219435.250000    , result: 318914944.000000   (4d98120c, 01001101100110000001001000001100)
# a: 1.000000          , b: 1.100000          , result: 2.100000           (40066666, 01000000000001100110011001100110)
# a: 0.000000          , b: 1.000000          , result: 1.000000           (3f800000, 00111111100000000000000000000000)
# a: 1.000000          , b: 0.000000          , result: 1.000000           (3f800000, 00111111100000000000000000000000)
# a: inf               , b: 10.000000         , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 10.000000         , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: inf               , b: 0.000000          , result: inf                (7f800000, 01111111100000000000000000000000)
# a: 0.000000          , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: -inf              , b: 10.000000         , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 10.000000         , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: -inf              , b: 0.000000          , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: 0.000000          , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: -inf              , b: -inf              , result: -inf               (ff800000, 11111111100000000000000000000000)
# a: inf               , b: inf               , result: inf                (7f800000, 01111111100000000000000000000000)
# a: -inf              , b: inf               , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: inf               , b: -inf              , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: nan               , b: 2.718282          , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.718282          , b: nan               , result: nan                (7fc00000, 01111111110000000000000000000000)
# a: 2.000000          , b: 2.718282          , result: 4.718282           (4096fc2a, 01000000100101101111110000101010)
# a: 37.639999         , b: 0.000000          , result: 37.639999          (42168f5c, 01000010000101101000111101011100)
# a: 16.000000         , b: 32.000000         , result: 48.000000          (42400000, 01000010010000000000000000000000)
# a: 0.250000          , b: 0.500000          , result: 0.750000           (3f400000, 00111111010000000000000000000000)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv(72)
#    Time: 99750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv line 72
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 16:31:00 on Apr 11,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv 
# -- Compiling module fpu_tb
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu_tb
# End time: 16:31:00 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# a: 315695520.000000  , b: 3219435.250000    , result: 318914944.000000   (4d98120c, 01001101100110000001001000001100)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv(46)
#    Time: 5250 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv line 46
