Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Ali/Desktop/CA-Project-1/multipliers/16 bit/booth/booth/Booth16_TB_isim_beh.exe -prj C:/Users/Ali/Desktop/CA-Project-1/multipliers/16 bit/booth/booth/Booth16_TB_beh.prj work.Booth16_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ali/Desktop/CA-Project-1/multipliers/16 bit/booth/booth/booth.vhd" into library work
Parsing VHDL file "C:/Users/Ali/Desktop/CA-Project-1/multipliers/16 bit/booth/booth/booth_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity Booth16 [booth16_default]
Compiling architecture rtl of entity booth16_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/Ali/Desktop/CA-Project-1/multipliers/16 bit/booth/booth/Booth16_TB_isim_beh.exe
Fuse Memory Usage: 34648 KB
Fuse CPU Usage: 468 ms
