/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 456 192)
	(text "gradient_based_rotator_core" (rect 5 0 120 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "en" (rect 0 0 9 12)(font "Arial" ))
		(text "en" (rect 21 43 30 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "arst_n" (rect 0 0 25 12)(font "Arial" ))
		(text "arst_n" (rect 21 59 46 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "vin_rsc_mgc_in_wire_d[29..0]" (rect 0 0 122 12)(font "Arial" ))
		(text "vin_rsc_mgc_in_wire_d[29..0]" (rect 21 75 143 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "current_frame_clock_rsc_mgc_in_wire_d" (rect 0 0 171 12)(font "Arial" ))
		(text "current_frame_clock_rsc_mgc_in_wire_d" (rect 21 91 192 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "start_rsc_mgc_in_wire_d" (rect 0 0 103 12)(font "Arial" ))
		(text "start_rsc_mgc_in_wire_d" (rect 21 107 124 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "stop_rsc_mgc_in_wire_d" (rect 0 0 102 12)(font "Arial" ))
		(text "stop_rsc_mgc_in_wire_d" (rect 21 123 123 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 440 32)
		(output)
		(text "motor_state_rsc_mgc_out_stdreg_d[1..0]" (rect 0 0 168 12)(font "Arial" ))
		(text "motor_state_rsc_mgc_out_stdreg_d[1..0]" (rect 251 27 419 39)(font "Arial" ))
		(line (pt 440 32)(pt 424 32)(line_width 3))
	)
	(port
		(pt 440 48)
		(output)
		(text "debug1_rsc_mgc_out_stdreg_d" (rect 0 0 128 12)(font "Arial" ))
		(text "debug1_rsc_mgc_out_stdreg_d" (rect 291 43 419 55)(font "Arial" ))
		(line (pt 440 48)(pt 424 48)(line_width 1))
	)
	(port
		(pt 440 64)
		(output)
		(text "debug2_rsc_mgc_out_stdreg_d" (rect 0 0 129 12)(font "Arial" ))
		(text "debug2_rsc_mgc_out_stdreg_d" (rect 290 59 419 71)(font "Arial" ))
		(line (pt 440 64)(pt 424 64)(line_width 1))
	)
	(port
		(pt 440 80)
		(output)
		(text "debug3_rsc_mgc_out_stdreg_d" (rect 0 0 129 12)(font "Arial" ))
		(text "debug3_rsc_mgc_out_stdreg_d" (rect 290 75 419 87)(font "Arial" ))
		(line (pt 440 80)(pt 424 80)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 424 160)(line_width 1))
	)
)
