# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_in : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m5 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_s4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m6 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m7 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_out : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# ** Error: (vish-4014) No objects found matching '/IIR_tb/UUT/filter/reg_ctrl_1/data_in'.
# Error in macro ./compile.do line 8
# (vish-4014) No objects found matching '/IIR_tb/UUT/filter/reg_ctrl_1/data_in'.
#     while executing
# "add wave sim:/IIR_tb/UUT/filter/reg_ctrl_1/data_in"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(190): Cannot read output "vout".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(196): Cannot read output "vout".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(202): Cannot read output "vout".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(236): Cannot read output "vout".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(268): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_in : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m5 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_s4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m6 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m7 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_out : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# ** Error: (vish-4014) No objects found matching '/IIR_tb/UUT/filter/reg_ctrl_1/data_in'.
# Error in macro ./compile.do line 8
# (vish-4014) No objects found matching '/IIR_tb/UUT/filter/reg_ctrl_1/data_in'.
#     while executing
# "add wave sim:/IIR_tb/UUT/filter/reg_ctrl_1/data_in"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_in : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m5 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_s4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m6 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m7 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_out : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# ** Error: (vish-4014) No objects found matching '/IIR_tb/UUT/filter/Reg_ctrl_1/data_in'.
# Error in macro ./compile.do line 8
# (vish-4014) No objects found matching '/IIR_tb/UUT/filter/Reg_ctrl_1/data_in'.
#     while executing
# "add wave sim:/IIR_tb/UUT/filter/Reg_ctrl_1/data_in"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_in : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m5 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_s4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m6 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m7 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_out : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# ** Error: (vish-4014) No objects found matching '/IIR_tb/UUT/filter/Reg_in/data_out'.
# Error in macro ./compile.do line 8
# (vish-4014) No objects found matching '/IIR_tb/UUT/filter/Reg_in/data_out'.
#     while executing
# "add wave sim:/IIR_tb/UUT/filter/Reg_in/data_out"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_in : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m5 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_s4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m6 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m7 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_out : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_in : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m5 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_s4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m6 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m7 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_out : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_vout : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_in : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_x_delay_4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m5 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_s4 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_y_delay_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m6 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_m7 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_out : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_1 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_2 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_3 : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# ** Warning: (vsim-3473) Component instance "reg_ctrl_vout : register_nb" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /IIR_tb/UUT/filter  File: ../src/IIR_filter_gen_optimized.vhd
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(276): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(117): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(120): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(123): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(126): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(129): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(167): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(169): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(171): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(173): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(206): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(209): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(227): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.signed (type declaration)
#         ieee.numeric_std.signed (type declaration)
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(229): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(276): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "../sim_out/results_c.txt".
#    Time: 4405 ns  Iteration: 2  Process: /IIR_tb/TB_OUT/line__26 File: ../tb/IIR_tb_out.vhd
# Fatal error in Process line__26 at ../tb/IIR_tb_out.vhd line 62
# 
# HDL call sequence:
# Stopped at ../tb/IIR_tb_out.vhd 62 Process line__26
# 
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
add wave \
{sim:/IIR_tb/UUT/filter/x_delay_1 } \
{sim:/IIR_tb/UUT/filter/x_delay_2 } \
{sim:/IIR_tb/UUT/filter/x_delay_3 } \
{sim:/IIR_tb/UUT/filter/x_delay_4 } \
{sim:/IIR_tb/UUT/filter/y_delay_1 } \
{sim:/IIR_tb/UUT/filter/y_delay_2 } \
{sim:/IIR_tb/UUT/filter/y_delay_3 } 
restart
run 1000ns
add wave \
{sim:/IIR_tb/UUT/filter/data_in } 
restart
run
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
add wave \
{sim:/IIR_tb/UUT/filter/reg_m_1 } \
{sim:/IIR_tb/UUT/filter/reg_m_2 } \
{sim:/IIR_tb/UUT/filter/reg_m_3 } \
{sim:/IIR_tb/UUT/filter/reg_m_4 } \
{sim:/IIR_tb/UUT/filter/reg_m_5 } \
{sim:/IIR_tb/UUT/filter/reg_m_6 } \
{sim:/IIR_tb/UUT/filter/reg_m_7 } \
{sim:/IIR_tb/UUT/filter/s_1 } \
{sim:/IIR_tb/UUT/filter/s_2 } \
{sim:/IIR_tb/UUT/filter/s_3 } \
{sim:/IIR_tb/UUT/filter/s_4 } \
{sim:/IIR_tb/UUT/filter/s_5 } \
{sim:/IIR_tb/UUT/filter/s_6 } \
{sim:/IIR_tb/UUT/filter/reg_s_4 } 
restart
run
add wave \
{sim:/IIR_tb/UUT/filter/data_in } \
{sim:/IIR_tb/UUT/filter/y_delay_1 } \
{sim:/IIR_tb/UUT/filter/y_delay_2 } \
{sim:/IIR_tb/UUT/filter/y_delay_3 } 
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/wave.do
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/wave.do
restart
run
run
run
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/wave.do
restart
run
run
add wave \
{sim:/IIR_tb/UUT/filter/reg_ctrl_1_out } \
{sim:/IIR_tb/UUT/filter/reg_ctrl_2_out } \
{sim:/IIR_tb/UUT/filter/reg_ctrl_3_out } 
restart
run
run
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
