Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 30043cb09a28473db453f105fcc31cf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ClockDividerTop_behav xil_defaultlib.ClockDividerTop -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture clkdivider of entity xil_defaultlib.ClockDivider [\ClockDivider(division_rate=1000...]
Compiling architecture divider of entity xil_defaultlib.clockdividertop
Built simulation snapshot ClockDividerTop_behav
