{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732575188098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732575188106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:53:07 2024 " "Processing started: Tue Nov 26 01:53:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732575188106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575188106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_1s -c lab_1s " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_1s -c lab_1s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575188106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732575188873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732575188874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_drv.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_drv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_drv " "Found entity 1: led_drv" {  } { { "led_drv.sv" "" { Text "D:/repos/verilog/lab_1s/led_drv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_led_drv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_led_drv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_led_drv " "Found entity 1: tb_led_drv" {  } { { "tb_led_drv.sv" "" { Text "D:/repos/verilog/lab_1s/tb_led_drv.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "D:/repos/verilog/lab_1s/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cnt_div " "Found entity 1: tb_cnt_div" {  } { { "tb_cnt_div.sv" "" { Text "D:/repos/verilog/lab_1s/tb_cnt_div.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "rst_rg.sv" "" { Text "D:/repos/verilog/lab_1s/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_rg " "Found entity 1: led_rg" {  } { { "led_rg.sv" "" { Text "D:/repos/verilog/lab_1s/led_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_1s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_1s " "Found entity 1: lab_1s" {  } { { "lab_1s.sv" "" { Text "D:/repos/verilog/lab_1s/lab_1s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab_1s.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab_1s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab_1s " "Found entity 1: tb_lab_1s" {  } { { "tb_lab_1s.sv" "" { Text "D:/repos/verilog/lab_1s/tb_lab_1s.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732575197883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575197883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_1s " "Elaborating entity \"lab_1s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732575197919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div cnt_div:cnt_div_inst " "Elaborating entity \"cnt_div\" for hierarchy \"cnt_div:cnt_div_inst\"" {  } { { "lab_1s.sv" "cnt_div_inst" { Text "D:/repos/verilog/lab_1s/lab_1s.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732575197928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg rst_rg:rst_reg_inst " "Elaborating entity \"rst_rg\" for hierarchy \"rst_rg:rst_reg_inst\"" {  } { { "lab_1s.sv" "rst_reg_inst" { Text "D:/repos/verilog/lab_1s/lab_1s.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732575197930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_drv led_drv:led_drv_inst " "Elaborating entity \"led_drv\" for hierarchy \"led_drv:led_drv_inst\"" {  } { { "lab_1s.sv" "led_drv_inst" { Text "D:/repos/verilog/lab_1s/lab_1s.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732575197931 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 31 led_drv.sv(10) " "Verilog HDL warning at led_drv.sv(10): number of words (31) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "led_drv.sv" "" { Text "D:/repos/verilog/lab_1s/led_drv.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1732575197933 "|led_drv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 led_drv.sv(7) " "Net \"ROM.data_a\" at led_drv.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "led_drv.sv" "" { Text "D:/repos/verilog/lab_1s/led_drv.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732575197933 "|led_drv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 led_drv.sv(7) " "Net \"ROM.waddr_a\" at led_drv.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "led_drv.sv" "" { Text "D:/repos/verilog/lab_1s/led_drv.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732575197933 "|led_drv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 led_drv.sv(7) " "Net \"ROM.we_a\" at led_drv.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "led_drv.sv" "" { Text "D:/repos/verilog/lab_1s/led_drv.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732575197933 "|led_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_rg led_rg:led_rg_inst " "Elaborating entity \"led_rg\" for hierarchy \"led_rg:led_rg_inst\"" {  } { { "lab_1s.sv" "led_rg_inst" { Text "D:/repos/verilog/lab_1s/lab_1s.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732575197933 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1732575198087 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1732575198087 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led_drv:led_drv_inst\|ROM " "RAM logic \"led_drv:led_drv_inst\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "led_drv.sv" "ROM" { Text "D:/repos/verilog/lab_1s/led_drv.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732575198121 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1732575198121 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/repos/verilog/lab_1s/db/lab_1s.ram0_led_drv_cdc7731a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/repos/verilog/lab_1s/db/lab_1s.ram0_led_drv_cdc7731a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1732575198122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732575198387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732575198863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732575198863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732575198893 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732575198893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732575198893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732575198893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732575198915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:53:18 2024 " "Processing ended: Tue Nov 26 01:53:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732575198915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732575198915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732575198915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732575198915 ""}
