-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.3
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    StrmMPix_V_val_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    StrmMPix_V_val_0_V_empty_n : IN STD_LOGIC;
    StrmMPix_V_val_0_V_read : OUT STD_LOGIC;
    StrmMPix_V_val_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    StrmMPix_V_val_1_V_empty_n : IN STD_LOGIC;
    StrmMPix_V_val_1_V_read : OUT STD_LOGIC;
    StrmMPix_V_val_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    StrmMPix_V_val_2_V_empty_n : IN STD_LOGIC;
    StrmMPix_V_val_2_V_read : OUT STD_LOGIC;
    bytes_plane0_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    bytes_plane0_V_V_full_n : IN STD_LOGIC;
    bytes_plane0_V_V_write : OUT STD_LOGIC;
    HwReg_height_cast5_loc_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    HwReg_height_cast5_loc_empty_n : IN STD_LOGIC;
    HwReg_height_cast5_loc_read : OUT STD_LOGIC;
    HwReg_width_cast6_loc_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    HwReg_width_cast6_loc_empty_n : IN STD_LOGIC;
    HwReg_width_cast6_loc_read : OUT STD_LOGIC;
    tmp_8_loc_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    tmp_8_loc_empty_n : IN STD_LOGIC;
    tmp_8_loc_read : OUT STD_LOGIC;
    VideoFormat : IN STD_LOGIC_VECTOR (7 downto 0);
    HwReg_height_cast5_loc_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    HwReg_height_cast5_loc_out_full_n : IN STD_LOGIC;
    HwReg_height_cast5_loc_out_write : OUT STD_LOGIC;
    tmp_8_loc_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    tmp_8_loc_out_full_n : IN STD_LOGIC;
    tmp_8_loc_out_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_F6 : STD_LOGIC_VECTOR (7 downto 0) := "11110110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_1B : STD_LOGIC_VECTOR (7 downto 0) := "00011011";
    constant ap_const_lv8_F1 : STD_LOGIC_VECTOR (7 downto 0) := "11110001";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_1C : STD_LOGIC_VECTOR (7 downto 0) := "00011100";
    constant ap_const_lv8_EE : STD_LOGIC_VECTOR (7 downto 0) := "11101110";
    constant ap_const_lv8_EA : STD_LOGIC_VECTOR (7 downto 0) := "11101010";
    constant ap_const_lv8_EC : STD_LOGIC_VECTOR (7 downto 0) := "11101100";
    constant ap_const_lv17_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_3F : STD_LOGIC_VECTOR (8 downto 0) := "000111111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv30_5556 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000101010101010110";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal StrmMPix_V_val_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_11_i_i_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1389 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_cond_1_i_i_reg_1420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_cond_2_i_i_reg_1454 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_cond_3_i_i_reg_1473 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_cond_4_i_i_reg_1492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal or_cond_5_i_i_reg_1511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal or_cond_6_i_i_reg_1515 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_7_i_i_reg_1519 : STD_LOGIC_VECTOR (0 downto 0);
    signal StrmMPix_V_val_1_V_blk_n : STD_LOGIC;
    signal StrmMPix_V_val_2_V_blk_n : STD_LOGIC;
    signal bytes_plane0_V_V_blk_n : STD_LOGIC;
    signal or_cond1_i_i_reg_1393 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_1_i_i_reg_1397 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_2_i_i_reg_1401 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401 : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_height_cast5_loc_blk_n : STD_LOGIC;
    signal HwReg_width_cast6_loc_blk_n : STD_LOGIC;
    signal tmp_8_loc_blk_n : STD_LOGIC;
    signal HwReg_height_cast5_loc_out_blk_n : STD_LOGIC;
    signal tmp_8_loc_out_blk_n : STD_LOGIC;
    signal x_i_i_reg_362 : STD_LOGIC_VECTOR (11 downto 0);
    signal pix_val_V_2_2_i_i_reg_373 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_1_2_i_i_reg_383 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_0_2_i_i_reg_393 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_2_3_i_i_reg_403 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_1_3_i_i_reg_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_0_3_i_i_reg_425 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_2_4_i_i_reg_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_2_5_i_i_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_1_5_i_i_reg_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_0_5_i_i_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_2_6_i_i_reg_502 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_1_6_i_i_reg_513 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_0_6_i_i_reg_524 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_2_7_i_i_reg_535 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_1_7_i_i_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_height_cast5_l_reg_1215 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1220 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_1224 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_1228 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_219_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_219_reg_1232 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp2_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp2_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp4_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp4_reg_1248 : STD_LOGIC_VECTOR (0 downto 0);
    signal loopWidth1_cast_i_i_reg_1276 : STD_LOGIC_VECTOR (13 downto 0);
    signal remPix_fu_788_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal remPix_reg_1281 : STD_LOGIC_VECTOR (2 downto 0);
    signal loopWidth_cast_i_i_reg_1289 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_5_i_i_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i_reg_1295 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_9_cast_i_i_fu_883_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_cast_i_i_reg_1300 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_i_i_fu_886_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_i_i_reg_1305 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_131_i_i_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_i_i_reg_1310 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_reg_1315 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_2_i_i_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_2_i_i_reg_1320 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_4_i_i_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_4_i_i_reg_1330 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_5_i_i_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_5_i_i_reg_1335 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_6_i_i_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_6_i_i_reg_1340 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_i_i_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_i_i_reg_1345 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp7_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp7_reg_1350 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_2_i_i_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_2_i_i_reg_1355 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_i_i_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal y_fu_990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_reg_1364 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_i_i_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal StrmMPix_V_val_0_V0_status : STD_LOGIC;
    signal ap_predicate_op205_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_tmp_11_i_i_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1005_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_reg_1373 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_i_i_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_i_reg_1378 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_i_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_1_i_i_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_2_i_i_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op129_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal or_cond_1_i_i_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op142_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal or_cond_2_i_i_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op152_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal or_cond_3_i_i_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op162_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal or_cond_4_i_i_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op172_read_state10 : BOOLEAN;
    signal ap_predicate_op181_write_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal or_cond_5_i_i_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_i_i_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_i_i_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op187_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_predicate_op196_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state7 : STD_LOGIC;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal y_i_i_reg_351 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_x_i_i_phi_fu_366_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_2_i_i_reg_373 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_i_reg_383 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_i_reg_393 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_3_i_i_reg_403 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_i_reg_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_i_reg_425 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_4_i_i_reg_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_i_reg_447 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_i_reg_458 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_5_i_i_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_i_reg_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_i_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_6_i_i_reg_502 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_i_reg_513 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_i_reg_524 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_7_i_i_reg_535 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_2_7_i_i_reg_535 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_7_i_i_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_i_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_7_i_i_reg_557 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_i_reg_557 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_8_i_i_reg_568 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_8_i_i_reg_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_8_i_i_reg_588 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_601_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_2_9_i_i_reg_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_2_9_i_i_reg_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_611_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_1_9_i_i_reg_608 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_i_reg_608 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_621_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_0_9_i_i_reg_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_i_reg_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal StrmMPix_V_val_0_V0_update : STD_LOGIC;
    signal tmp_V_fu_1073_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal tmp_V_1_fu_1094_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_2_fu_1167_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal tmp_val_0_V_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_1_V_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_2_V_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal VideoFormat_off_i_i_fu_640_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_646_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal VideoFormat_off1_i_i_fu_668_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_674_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal VideoFormat_off2_i_i_fu_702_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_708_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal VideoFormat_off3_i_i_fu_724_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_730_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal VideoFormat_off4_i_i_fu_746_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_752_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_cast_i_i_fu_768_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_i_i_fu_772_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_i_i_fu_797_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_fu_1208_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal remPix_cast_i_i_fu_815_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_i_i_fu_831_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_i_i_fu_842_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_cast_i_i_fu_838_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_i_i_fu_849_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_i_i_fu_853_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_7_i_i_fu_859_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_cast_i_i_fu_865_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal remPix_2_fu_823_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_897_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_919_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal remainTrx_fu_875_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_959_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_cast_i_i_fu_981_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_cast_i_i_fu_996_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_fu_1208_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_fu_1208_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_fu_1208_p10 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_condition_1214 : BOOLEAN;
    signal ap_condition_1217 : BOOLEAN;
    signal ap_condition_1221 : BOOLEAN;
    signal ap_condition_1224 : BOOLEAN;
    signal ap_condition_1228 : BOOLEAN;
    signal ap_condition_1231 : BOOLEAN;
    signal ap_condition_1235 : BOOLEAN;
    signal ap_condition_1238 : BOOLEAN;
    signal ap_condition_1242 : BOOLEAN;
    signal ap_condition_1246 : BOOLEAN;
    signal ap_condition_553 : BOOLEAN;

    component design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_meOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;



begin
    v_frmbuf_wr_mul_meOg_U32 : component design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_meOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => mul_fu_1208_p0,
        din1 => mul_fu_1208_p1,
        dout => mul_fu_1208_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and ((ap_const_lv1_1 = exitcond1_i_i_fu_985_p2) or (ap_const_lv1_1 = icmp3_reg_1244) or (ap_const_lv1_1 = icmp2_reg_1240) or (ap_const_lv1_1 = tmp_1_i_i_reg_1236) or (ap_const_lv1_1 = tmp_i_i_219_reg_1232) or (ap_const_lv1_1 = icmp1_reg_1228) or (ap_const_lv1_1 = tmp_i_i_reg_1224) or (ap_const_lv1_1 = icmp_reg_1220) or (ap_const_lv1_0 = icmp4_reg_1248)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_block_pp0_stage2_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = icmp4_reg_1248) and (ap_const_lv1_0 = exitcond1_i_i_fu_985_p2) and (ap_const_lv1_0 = icmp3_reg_1244) and (ap_const_lv1_0 = icmp2_reg_1240) and (ap_const_lv1_0 = tmp_1_i_i_reg_1236) and (ap_const_lv1_0 = tmp_i_i_219_reg_1232) and (ap_const_lv1_0 = icmp1_reg_1228) and (tmp_i_i_reg_1224 = ap_const_lv1_0) and (icmp_reg_1220 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7) and (((ap_block_pp0_stage2_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_block_pp0_stage7_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state7 xor ap_const_logic_1);
                elsif ((((ap_block_pp0_stage2_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_block_pp0_stage7_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_lv1_1 = icmp4_reg_1248) and (ap_const_lv1_0 = exitcond1_i_i_fu_985_p2) and (ap_const_lv1_0 = icmp3_reg_1244) and (ap_const_lv1_0 = icmp2_reg_1240) and (ap_const_lv1_0 = tmp_1_i_i_reg_1236) and (ap_const_lv1_0 = tmp_i_i_219_reg_1232) and (ap_const_lv1_0 = icmp1_reg_1228) and (tmp_i_i_reg_1224 = ap_const_lv1_0) and (icmp_reg_1220 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_i_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1217 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_i_reg_393 <= tmp_val_0_V_fu_282;
                elsif ((ap_condition_1214 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_i_reg_393 <= StrmMPix_V_val_0_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_i_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1224 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_i_reg_425 <= ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_i_reg_393;
                elsif ((ap_condition_1221 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_i_reg_425 <= StrmMPix_V_val_0_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_i_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1231 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_i_reg_458 <= ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_i_reg_425;
                elsif ((ap_condition_1228 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_i_reg_458 <= StrmMPix_V_val_0_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_i_reg_491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1238 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_i_reg_491 <= ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_i_reg_458;
                elsif ((ap_condition_1235 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_i_reg_491 <= StrmMPix_V_val_0_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_i_reg_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1246 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_i_reg_524 <= ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_i_reg_491;
                elsif ((ap_condition_1242 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_i_reg_524 <= StrmMPix_V_val_0_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_i_reg_383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1217 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_i_reg_383 <= tmp_val_1_V_fu_286;
                elsif ((ap_condition_1214 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_i_reg_383 <= StrmMPix_V_val_1_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_i_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1224 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_i_reg_414 <= ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_i_reg_383;
                elsif ((ap_condition_1221 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_i_reg_414 <= StrmMPix_V_val_1_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_i_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1231 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_i_reg_447 <= ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_i_reg_414;
                elsif ((ap_condition_1228 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_i_reg_447 <= StrmMPix_V_val_1_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_i_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1238 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_i_reg_480 <= ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_i_reg_447;
                elsif ((ap_condition_1235 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_i_reg_480 <= StrmMPix_V_val_1_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_i_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1246 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_i_reg_513 <= ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_i_reg_480;
                elsif ((ap_condition_1242 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_i_reg_513 <= StrmMPix_V_val_1_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_2_2_i_i_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1217 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_2_i_i_reg_373 <= tmp_val_2_V_fu_290;
                elsif ((ap_condition_1214 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_2_i_i_reg_373 <= StrmMPix_V_val_2_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_2_3_i_i_reg_403_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1224 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_3_i_i_reg_403 <= ap_phi_reg_pp0_iter0_pix_val_V_2_2_i_i_reg_373;
                elsif ((ap_condition_1221 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_3_i_i_reg_403 <= StrmMPix_V_val_2_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_2_4_i_i_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1231 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_4_i_i_reg_436 <= ap_phi_reg_pp0_iter0_pix_val_V_2_3_i_i_reg_403;
                elsif ((ap_condition_1228 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_4_i_i_reg_436 <= StrmMPix_V_val_2_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_2_5_i_i_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1238 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_5_i_i_reg_469 <= ap_phi_reg_pp0_iter0_pix_val_V_2_4_i_i_reg_436;
                elsif ((ap_condition_1235 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_5_i_i_reg_469 <= StrmMPix_V_val_2_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_2_6_i_i_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                if ((ap_condition_1246 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_6_i_i_reg_502 <= ap_phi_reg_pp0_iter0_pix_val_V_2_5_i_i_reg_469;
                elsif ((ap_condition_1242 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_pix_val_V_2_6_i_i_reg_502 <= StrmMPix_V_val_2_V_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_i_reg_557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_553 = ap_const_boolean_1)) then
                if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (or_cond_5_i_i_reg_1511 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_i_reg_557 <= ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_i_reg_524;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_i_reg_557 <= ap_phi_reg_pp0_iter0_pix_val_V_0_7_i_i_reg_557;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond_6_i_i_reg_1515 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588 <= ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_i_reg_557;
            elsif (((ap_const_lv1_1 = or_cond_6_i_i_reg_1515) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588 <= StrmMPix_V_val_0_V_dout;
            elsif (((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588 <= ap_phi_reg_pp0_iter0_pix_val_V_0_8_i_i_reg_588;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_i_reg_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = or_cond_7_i_i_reg_1519) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_i_reg_618 <= StrmMPix_V_val_0_V_dout;
            elsif (((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_i_reg_618 <= ap_phi_reg_pp0_iter0_pix_val_V_0_9_i_i_reg_618;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_i_reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_553 = ap_const_boolean_1)) then
                if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (or_cond_5_i_i_reg_1511 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_i_reg_546 <= ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_i_reg_513;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_i_reg_546 <= ap_phi_reg_pp0_iter0_pix_val_V_1_7_i_i_reg_546;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond_6_i_i_reg_1515 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578 <= ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_i_reg_546;
            elsif (((ap_const_lv1_1 = or_cond_6_i_i_reg_1515) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578 <= StrmMPix_V_val_1_V_dout;
            elsif (((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578 <= ap_phi_reg_pp0_iter0_pix_val_V_1_8_i_i_reg_578;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_i_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = or_cond_7_i_i_reg_1519) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_i_reg_608 <= StrmMPix_V_val_1_V_dout;
            elsif (((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_i_reg_608 <= ap_phi_reg_pp0_iter0_pix_val_V_1_9_i_i_reg_608;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_2_7_i_i_reg_535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_553 = ap_const_boolean_1)) then
                if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (or_cond_5_i_i_reg_1511 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_2_7_i_i_reg_535 <= ap_phi_reg_pp0_iter0_pix_val_V_2_6_i_i_reg_502;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_val_V_2_7_i_i_reg_535 <= ap_phi_reg_pp0_iter0_pix_val_V_2_7_i_i_reg_535;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond_6_i_i_reg_1515 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568 <= ap_phi_reg_pp0_iter1_pix_val_V_2_7_i_i_reg_535;
            elsif (((ap_const_lv1_1 = or_cond_6_i_i_reg_1515) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568 <= StrmMPix_V_val_2_V_dout;
            elsif (((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568 <= ap_phi_reg_pp0_iter0_pix_val_V_2_8_i_i_reg_568;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_val_V_2_9_i_i_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = or_cond_7_i_i_reg_1519) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_2_9_i_i_reg_598 <= StrmMPix_V_val_2_V_dout;
            elsif (((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_pix_val_V_2_9_i_i_reg_598 <= ap_phi_reg_pp0_iter0_pix_val_V_2_9_i_i_reg_598;
            end if; 
        end if;
    end process;

    x_i_i_reg_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                x_i_i_reg_362 <= x_reg_1373;
            elsif (((ap_const_lv1_1 = icmp4_reg_1248) and (ap_const_lv1_0 = exitcond1_i_i_fu_985_p2) and (ap_const_lv1_0 = icmp3_reg_1244) and (ap_const_lv1_0 = icmp2_reg_1240) and (ap_const_lv1_0 = tmp_1_i_i_reg_1236) and (ap_const_lv1_0 = tmp_i_i_219_reg_1232) and (ap_const_lv1_0 = icmp1_reg_1228) and (tmp_i_i_reg_1224 = ap_const_lv1_0) and (icmp_reg_1220 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                x_i_i_reg_362 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    y_i_i_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                y_i_i_reg_351 <= y_reg_1364;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                y_i_i_reg_351 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                HwReg_height_cast5_l_reg_1215 <= HwReg_height_cast5_loc_dout;
                icmp_reg_1220 <= icmp_fu_656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = or_cond_5_i_i_reg_1511) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage6_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter0_pix_val_V_0_7_i_i_reg_557 <= StrmMPix_V_val_0_V_dout;
                ap_phi_reg_pp0_iter0_pix_val_V_1_7_i_i_reg_546 <= StrmMPix_V_val_1_V_dout;
                ap_phi_reg_pp0_iter0_pix_val_V_2_7_i_i_reg_535 <= StrmMPix_V_val_2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401 <= or_cond1_2_i_i_reg_1401;
                ap_reg_pp0_iter1_tmp_11_i_i_reg_1369 <= tmp_11_i_i_reg_1369;
                tmp_11_i_i_reg_1369 <= tmp_11_i_i_fu_1000_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp1_reg_1228 <= icmp1_fu_684_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_lv1_0 = tmp_1_i_i_fu_696_p2) and (ap_const_lv1_0 = tmp_i_i_219_fu_690_p2) and (ap_const_lv1_0 = icmp1_fu_684_p2) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp2_reg_1240 <= icmp2_fu_718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_lv1_0 = icmp2_fu_718_p2) and (ap_const_lv1_0 = tmp_1_i_i_fu_696_p2) and (ap_const_lv1_0 = tmp_i_i_219_fu_690_p2) and (ap_const_lv1_0 = icmp1_fu_684_p2) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp3_reg_1244 <= icmp3_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_lv1_0 = icmp3_fu_740_p2) and (ap_const_lv1_0 = icmp2_fu_718_p2) and (ap_const_lv1_0 = tmp_1_i_i_fu_696_p2) and (ap_const_lv1_0 = tmp_i_i_219_fu_690_p2) and (ap_const_lv1_0 = icmp1_fu_684_p2) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp4_reg_1248 <= icmp4_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp5_reg_1315 <= icmp5_fu_907_p2;
                icmp6_reg_1325 <= icmp6_fu_929_p2;
                icmp7_reg_1350 <= icmp7_fu_969_p2;
                tmp_10_i_i_reg_1305 <= tmp_10_i_i_fu_886_p2;
                tmp_131_i_i_reg_1310 <= tmp_131_i_i_fu_891_p2;
                tmp_13_2_i_i_reg_1320 <= tmp_13_2_i_i_fu_913_p2;
                tmp_13_4_i_i_reg_1330 <= tmp_13_4_i_i_fu_935_p2;
                tmp_13_5_i_i_reg_1335 <= tmp_13_5_i_i_fu_941_p2;
                tmp_13_6_i_i_reg_1340 <= tmp_13_6_i_i_fu_947_p2;
                tmp_141_i_i_reg_1345 <= tmp_141_i_i_fu_953_p2;
                tmp_14_2_i_i_reg_1355 <= tmp_14_2_i_i_fu_975_p2;
                tmp_5_i_i_reg_1295 <= tmp_5_i_i_fu_818_p2;
                    tmp_9_cast_i_i_reg_1300(10 downto 0) <= tmp_9_cast_i_i_fu_883_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_lv1_1 = icmp4_fu_762_p2) and (ap_const_lv1_0 = icmp3_fu_740_p2) and (ap_const_lv1_0 = icmp2_fu_718_p2) and (ap_const_lv1_0 = tmp_1_i_i_fu_696_p2) and (ap_const_lv1_0 = tmp_i_i_219_fu_690_p2) and (ap_const_lv1_0 = icmp1_fu_684_p2) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                loopWidth1_cast_i_i_reg_1276 <= tmp_3_i_i_fu_772_p2(16 downto 3);
                remPix_reg_1281 <= remPix_fu_788_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                loopWidth_cast_i_i_reg_1289 <= mul_fu_1208_p2(28 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = tmp_11_i_i_fu_1000_p2) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_cond1_1_i_i_reg_1397 <= or_cond1_1_i_i_fu_1026_p2;
                or_cond1_2_i_i_reg_1401 <= or_cond1_2_i_i_fu_1031_p2;
                or_cond1_i_i_reg_1393 <= or_cond1_i_i_fu_1021_p2;
                or_cond_i_i_reg_1389 <= or_cond_i_i_fu_1016_p2;
                tmp_12_i_i_reg_1378 <= tmp_12_i_i_fu_1011_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_cond_1_i_i_reg_1420 <= or_cond_1_i_i_fu_1036_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_cond_2_i_i_reg_1454 <= or_cond_2_i_i_fu_1049_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                or_cond_3_i_i_reg_1473 <= or_cond_3_i_i_fu_1053_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                or_cond_4_i_i_reg_1492 <= or_cond_4_i_i_fu_1057_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage5_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                or_cond_5_i_i_reg_1511 <= or_cond_5_i_i_fu_1061_p2;
                or_cond_6_i_i_reg_1515 <= or_cond_6_i_i_fu_1065_p2;
                or_cond_7_i_i_reg_1519 <= or_cond_7_i_i_fu_1069_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                pix_val_V_0_2_i_i_reg_393 <= ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_i_reg_393;
                pix_val_V_1_2_i_i_reg_383 <= ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_i_reg_383;
                pix_val_V_2_2_i_i_reg_373 <= ap_phi_reg_pp0_iter0_pix_val_V_2_2_i_i_reg_373;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                pix_val_V_0_3_i_i_reg_425 <= ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_i_reg_425;
                pix_val_V_1_3_i_i_reg_414 <= ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_i_reg_414;
                pix_val_V_2_3_i_i_reg_403 <= ap_phi_reg_pp0_iter0_pix_val_V_2_3_i_i_reg_403;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage6_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                pix_val_V_0_5_i_i_reg_491 <= ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_i_reg_491;
                pix_val_V_1_5_i_i_reg_480 <= ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_i_reg_480;
                pix_val_V_2_5_i_i_reg_469 <= ap_phi_reg_pp0_iter0_pix_val_V_2_5_i_i_reg_469;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                pix_val_V_0_6_i_i_reg_524 <= ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_i_reg_524;
                pix_val_V_1_6_i_i_reg_513 <= ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_i_reg_513;
                pix_val_V_2_6_i_i_reg_502 <= ap_phi_reg_pp0_iter0_pix_val_V_2_6_i_i_reg_502;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                pix_val_V_1_7_i_i_reg_546 <= ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_i_reg_546;
                pix_val_V_2_7_i_i_reg_535 <= ap_phi_reg_pp0_iter1_pix_val_V_2_7_i_i_reg_535;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage5_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                pix_val_V_2_4_i_i_reg_436 <= ap_phi_reg_pp0_iter0_pix_val_V_2_4_i_i_reg_436;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_lv1_0 = tmp_i_i_219_fu_690_p2) and (ap_const_lv1_0 = icmp1_fu_684_p2) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_1_i_i_reg_1236 <= tmp_1_i_i_fu_696_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_lv1_0 = icmp1_fu_684_p2) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_i_i_219_reg_1232 <= tmp_i_i_219_fu_690_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_i_i_reg_1224 <= tmp_i_i_fu_662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_11_i_i_reg_1369) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                tmp_val_0_V_fu_282 <= ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_621_p4;
                tmp_val_1_V_fu_286 <= ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_611_p4;
                tmp_val_2_V_fu_290 <= ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_601_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                x_reg_1373 <= x_fu_1005_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = icmp4_reg_1248) and (ap_const_lv1_0 = icmp3_reg_1244) and (ap_const_lv1_0 = icmp2_reg_1240) and (ap_const_lv1_0 = tmp_1_i_i_reg_1236) and (ap_const_lv1_0 = tmp_i_i_219_reg_1232) and (ap_const_lv1_0 = icmp1_reg_1228) and (tmp_i_i_reg_1224 = ap_const_lv1_0) and (icmp_reg_1220 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                y_reg_1364 <= y_fu_990_p2;
            end if;
        end if;
    end process;
    tmp_9_cast_i_i_reg_1300(16 downto 11) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, HwReg_height_cast5_loc_empty_n, HwReg_width_cast6_loc_empty_n, tmp_8_loc_empty_n, HwReg_height_cast5_loc_out_full_n, tmp_8_loc_out_full_n, ap_enable_reg_pp0_iter0, tmp_11_i_i_reg_1369, icmp_fu_656_p2, icmp_reg_1220, tmp_i_i_fu_662_p2, tmp_i_i_reg_1224, icmp1_fu_684_p2, icmp1_reg_1228, tmp_i_i_219_fu_690_p2, tmp_i_i_219_reg_1232, tmp_1_i_i_fu_696_p2, tmp_1_i_i_reg_1236, icmp2_fu_718_p2, icmp2_reg_1240, icmp3_fu_740_p2, icmp3_reg_1244, icmp4_fu_762_p2, icmp4_reg_1248, exitcond1_i_i_fu_985_p2, ap_CS_fsm_state4, ap_block_pp0_stage2_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_lv1_1 = icmp4_fu_762_p2) and (ap_const_lv1_0 = icmp3_fu_740_p2) and (ap_const_lv1_0 = icmp2_fu_718_p2) and (ap_const_lv1_0 = tmp_1_i_i_fu_696_p2) and (ap_const_lv1_0 = tmp_i_i_219_fu_690_p2) and (ap_const_lv1_0 = icmp1_fu_684_p2) and (tmp_i_i_fu_662_p2 = ap_const_lv1_0) and (icmp_fu_656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv1_1 = icmp3_fu_740_p2) or (ap_const_lv1_1 = icmp2_fu_718_p2) or (ap_const_lv1_1 = tmp_1_i_i_fu_696_p2) or (ap_const_lv1_1 = tmp_i_i_219_fu_690_p2) or (ap_const_lv1_1 = icmp1_fu_684_p2) or (ap_const_lv1_1 = tmp_i_i_fu_662_p2) or (ap_const_lv1_1 = icmp_fu_656_p2) or (ap_const_lv1_0 = icmp4_fu_762_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((ap_const_lv1_1 = exitcond1_i_i_fu_985_p2) or (ap_const_lv1_1 = icmp3_reg_1244) or (ap_const_lv1_1 = icmp2_reg_1240) or (ap_const_lv1_1 = tmp_1_i_i_reg_1236) or (ap_const_lv1_1 = tmp_i_i_219_reg_1232) or (ap_const_lv1_1 = icmp1_reg_1228) or (ap_const_lv1_1 = tmp_i_i_reg_1224) or (ap_const_lv1_1 = icmp_reg_1220) or (ap_const_lv1_0 = icmp4_reg_1248)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_block_pp0_stage1_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((not(((tmp_11_i_i_reg_1369 = ap_const_lv1_0) and (ap_block_pp0_stage2_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) and (ap_block_pp0_stage2_subdone = ap_const_boolean_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((tmp_11_i_i_reg_1369 = ap_const_lv1_0) and (ap_block_pp0_stage2_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_block_pp0_stage3_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_block_pp0_stage4_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_block_pp0_stage5_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_block_pp0_stage6_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_block_pp0_stage7_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    HwReg_height_cast5_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_cast5_loc_empty_n)
    begin
        if ((not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_cast5_loc_blk_n <= HwReg_height_cast5_loc_empty_n;
        else 
            HwReg_height_cast5_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_height_cast5_loc_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_cast5_loc_out_full_n)
    begin
        if ((not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_cast5_loc_out_blk_n <= HwReg_height_cast5_loc_out_full_n;
        else 
            HwReg_height_cast5_loc_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_height_cast5_loc_out_din <= HwReg_height_cast5_loc_dout;

    HwReg_height_cast5_loc_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_cast5_loc_empty_n, HwReg_width_cast6_loc_empty_n, tmp_8_loc_empty_n, HwReg_height_cast5_loc_out_full_n, tmp_8_loc_out_full_n)
    begin
        if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_cast5_loc_out_write <= ap_const_logic_1;
        else 
            HwReg_height_cast5_loc_out_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_height_cast5_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_cast5_loc_empty_n, HwReg_width_cast6_loc_empty_n, tmp_8_loc_empty_n, HwReg_height_cast5_loc_out_full_n, tmp_8_loc_out_full_n)
    begin
        if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_cast5_loc_read <= ap_const_logic_1;
        else 
            HwReg_height_cast5_loc_read <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_width_cast6_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_width_cast6_loc_empty_n)
    begin
        if ((not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_cast6_loc_blk_n <= HwReg_width_cast6_loc_empty_n;
        else 
            HwReg_width_cast6_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_width_cast6_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_cast5_loc_empty_n, HwReg_width_cast6_loc_empty_n, tmp_8_loc_empty_n, HwReg_height_cast5_loc_out_full_n, tmp_8_loc_out_full_n)
    begin
        if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_cast6_loc_read <= ap_const_logic_1;
        else 
            HwReg_width_cast6_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    StrmMPix_V_val_0_V0_status <= (StrmMPix_V_val_2_V_empty_n and StrmMPix_V_val_1_V_empty_n and StrmMPix_V_val_0_V_empty_n);

    StrmMPix_V_val_0_V0_update_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op205_read_state13, ap_block_pp0_stage0_11001, ap_predicate_op129_read_state6, ap_block_pp0_stage1_11001, ap_predicate_op142_read_state7, ap_block_pp0_stage2_11001, ap_predicate_op152_read_state8, ap_block_pp0_stage3_11001, ap_predicate_op162_read_state9, ap_block_pp0_stage4_11001, ap_predicate_op172_read_state10, ap_block_pp0_stage5_11001, ap_predicate_op187_read_state11, ap_block_pp0_stage6_11001, ap_predicate_op196_read_state12, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op142_read_state7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op196_read_state12) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_block_pp0_stage6_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op187_read_state11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_block_pp0_stage5_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op172_read_state10) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op162_read_state9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op152_read_state8) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op129_read_state6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op205_read_state13) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            StrmMPix_V_val_0_V0_update <= ap_const_logic_1;
        else 
            StrmMPix_V_val_0_V0_update <= ap_const_logic_0;
        end if; 
    end process;


    StrmMPix_V_val_0_V_blk_n_assign_proc : process(StrmMPix_V_val_0_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_11_i_i_reg_1369, or_cond_i_i_reg_1389, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_cond_1_i_i_reg_1420, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_cond_2_i_i_reg_1454, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_cond_3_i_i_reg_1473, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_cond_4_i_i_reg_1492, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_cond_5_i_i_reg_1511, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, or_cond_6_i_i_reg_1515, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_7_i_i_reg_1519)
    begin
        if ((((ap_const_lv1_1 = or_cond_7_i_i_reg_1519) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0)) or ((ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_1_i_i_reg_1420) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = or_cond_6_i_i_reg_1515) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_5_i_i_reg_1511) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_4_i_i_reg_1492) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_3_i_i_reg_1473) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_2_i_i_reg_1454) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_i_i_reg_1389) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            StrmMPix_V_val_0_V_blk_n <= StrmMPix_V_val_0_V_empty_n;
        else 
            StrmMPix_V_val_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    StrmMPix_V_val_0_V_read <= StrmMPix_V_val_0_V0_update;

    StrmMPix_V_val_1_V_blk_n_assign_proc : process(StrmMPix_V_val_1_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_11_i_i_reg_1369, or_cond_i_i_reg_1389, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_cond_1_i_i_reg_1420, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_cond_2_i_i_reg_1454, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_cond_3_i_i_reg_1473, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_cond_4_i_i_reg_1492, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_cond_5_i_i_reg_1511, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, or_cond_6_i_i_reg_1515, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_7_i_i_reg_1519)
    begin
        if ((((ap_const_lv1_1 = or_cond_7_i_i_reg_1519) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0)) or ((ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_1_i_i_reg_1420) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = or_cond_6_i_i_reg_1515) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_5_i_i_reg_1511) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_4_i_i_reg_1492) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_3_i_i_reg_1473) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_2_i_i_reg_1454) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_i_i_reg_1389) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            StrmMPix_V_val_1_V_blk_n <= StrmMPix_V_val_1_V_empty_n;
        else 
            StrmMPix_V_val_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    StrmMPix_V_val_1_V_read <= StrmMPix_V_val_0_V0_update;

    StrmMPix_V_val_2_V_blk_n_assign_proc : process(StrmMPix_V_val_2_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_11_i_i_reg_1369, or_cond_i_i_reg_1389, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_cond_1_i_i_reg_1420, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_cond_2_i_i_reg_1454, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_cond_3_i_i_reg_1473, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_cond_4_i_i_reg_1492, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_cond_5_i_i_reg_1511, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, or_cond_6_i_i_reg_1515, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_7_i_i_reg_1519)
    begin
        if ((((ap_const_lv1_1 = or_cond_7_i_i_reg_1519) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0)) or ((ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond_1_i_i_reg_1420) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = or_cond_6_i_i_reg_1515) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_block_pp0_stage7 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_5_i_i_reg_1511) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_block_pp0_stage6 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_4_i_i_reg_1492) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_3_i_i_reg_1473) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_2_i_i_reg_1454) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0)) or ((ap_const_lv1_1 = or_cond_i_i_reg_1389) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            StrmMPix_V_val_2_V_blk_n <= StrmMPix_V_val_2_V_empty_n;
        else 
            StrmMPix_V_val_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    StrmMPix_V_val_2_V_read <= StrmMPix_V_val_0_V0_update;
    VideoFormat_off1_i_i_fu_668_p2 <= std_logic_vector(unsigned(VideoFormat) + unsigned(ap_const_lv8_F1));
    VideoFormat_off2_i_i_fu_702_p2 <= std_logic_vector(unsigned(VideoFormat) + unsigned(ap_const_lv8_EE));
    VideoFormat_off3_i_i_fu_724_p2 <= std_logic_vector(unsigned(VideoFormat) + unsigned(ap_const_lv8_EA));
    VideoFormat_off4_i_i_fu_746_p2 <= std_logic_vector(unsigned(VideoFormat) + unsigned(ap_const_lv8_EC));
    VideoFormat_off_i_i_fu_640_p2 <= std_logic_vector(unsigned(VideoFormat) + unsigned(ap_const_lv8_F6));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(11);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter1, or_cond1_1_i_i_reg_1397, StrmMPix_V_val_0_V0_status, ap_predicate_op205_read_state13)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (((ap_const_boolean_1 = ap_predicate_op205_read_state13) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status)) or ((ap_const_lv1_1 = or_cond1_1_i_i_reg_1397) and (ap_const_logic_0 = bytes_plane0_V_V_full_n))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter1, or_cond1_1_i_i_reg_1397, StrmMPix_V_val_0_V0_status, ap_predicate_op205_read_state13)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (((ap_const_boolean_1 = ap_predicate_op205_read_state13) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status)) or ((ap_const_lv1_1 = or_cond1_1_i_i_reg_1397) and (ap_const_logic_0 = bytes_plane0_V_V_full_n))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter1, or_cond1_1_i_i_reg_1397, StrmMPix_V_val_0_V0_status, ap_predicate_op205_read_state13)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (((ap_const_boolean_1 = ap_predicate_op205_read_state13) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status)) or ((ap_const_lv1_1 = or_cond1_1_i_i_reg_1397) and (ap_const_logic_0 = bytes_plane0_V_V_full_n))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401, StrmMPix_V_val_0_V0_status, ap_predicate_op129_read_state6)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_const_boolean_1 = ap_predicate_op129_read_state6) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401) and (ap_const_logic_0 = bytes_plane0_V_V_full_n) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401, StrmMPix_V_val_0_V0_status, ap_predicate_op129_read_state6)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_const_boolean_1 = ap_predicate_op129_read_state6) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401) and (ap_const_logic_0 = bytes_plane0_V_V_full_n) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401, StrmMPix_V_val_0_V0_status, ap_predicate_op129_read_state6)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_const_boolean_1 = ap_predicate_op129_read_state6) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401) and (ap_const_logic_0 = bytes_plane0_V_V_full_n) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op142_read_state7)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_const_boolean_1 = ap_predicate_op142_read_state7) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op142_read_state7)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_const_boolean_1 = ap_predicate_op142_read_state7) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op152_read_state8)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_const_boolean_1 = ap_predicate_op152_read_state8) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op152_read_state8)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_boolean_1 = ap_predicate_op152_read_state8) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op162_read_state9)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_const_boolean_1 = ap_predicate_op162_read_state9) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op162_read_state9)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_const_boolean_1 = ap_predicate_op162_read_state9) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op172_read_state10, ap_predicate_op181_write_state10)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (((ap_const_boolean_1 = ap_predicate_op181_write_state10) and (ap_const_logic_0 = bytes_plane0_V_V_full_n)) or ((ap_const_boolean_1 = ap_predicate_op172_read_state10) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status))));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op172_read_state10, ap_predicate_op181_write_state10)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (((ap_const_boolean_1 = ap_predicate_op181_write_state10) and (ap_const_logic_0 = bytes_plane0_V_V_full_n)) or ((ap_const_boolean_1 = ap_predicate_op172_read_state10) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status))));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(bytes_plane0_V_V_full_n, ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op172_read_state10, ap_predicate_op181_write_state10)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (((ap_const_boolean_1 = ap_predicate_op181_write_state10) and (ap_const_logic_0 = bytes_plane0_V_V_full_n)) or ((ap_const_boolean_1 = ap_predicate_op172_read_state10) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status))));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op187_read_state11)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_const_boolean_1 = ap_predicate_op187_read_state11) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op187_read_state11)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_const_boolean_1 = ap_predicate_op187_read_state11) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op196_read_state12)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_const_boolean_1 = ap_predicate_op196_read_state12) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, StrmMPix_V_val_0_V0_status, ap_predicate_op196_read_state12)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_const_boolean_1 = ap_predicate_op196_read_state12) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, HwReg_height_cast5_loc_empty_n, HwReg_width_cast6_loc_empty_n, tmp_8_loc_empty_n, HwReg_height_cast5_loc_out_full_n, tmp_8_loc_out_full_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage5_iter0_assign_proc : process(bytes_plane0_V_V_full_n, StrmMPix_V_val_0_V0_status, ap_predicate_op172_read_state10, ap_predicate_op181_write_state10)
    begin
                ap_block_state10_pp0_stage5_iter0 <= (((ap_const_boolean_1 = ap_predicate_op181_write_state10) and (ap_const_logic_0 = bytes_plane0_V_V_full_n)) or ((ap_const_boolean_1 = ap_predicate_op172_read_state10) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status)));
    end process;


    ap_block_state11_pp0_stage6_iter0_assign_proc : process(StrmMPix_V_val_0_V0_status, ap_predicate_op187_read_state11)
    begin
                ap_block_state11_pp0_stage6_iter0 <= ((ap_const_boolean_1 = ap_predicate_op187_read_state11) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status));
    end process;


    ap_block_state12_pp0_stage7_iter0_assign_proc : process(StrmMPix_V_val_0_V0_status, ap_predicate_op196_read_state12)
    begin
                ap_block_state12_pp0_stage7_iter0 <= ((ap_const_boolean_1 = ap_predicate_op196_read_state12) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status));
    end process;


    ap_block_state13_pp0_stage0_iter1_assign_proc : process(bytes_plane0_V_V_full_n, or_cond1_1_i_i_reg_1397, StrmMPix_V_val_0_V0_status, ap_predicate_op205_read_state13)
    begin
                ap_block_state13_pp0_stage0_iter1 <= (((ap_const_boolean_1 = ap_predicate_op205_read_state13) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status)) or ((ap_const_lv1_1 = or_cond1_1_i_i_reg_1397) and (ap_const_logic_0 = bytes_plane0_V_V_full_n)));
    end process;


    ap_block_state14_pp0_stage1_iter1_assign_proc : process(bytes_plane0_V_V_full_n, ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401)
    begin
                ap_block_state14_pp0_stage1_iter1 <= ((ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401) and (ap_const_logic_0 = bytes_plane0_V_V_full_n));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage1_iter0_assign_proc : process(StrmMPix_V_val_0_V0_status, ap_predicate_op129_read_state6)
    begin
                ap_block_state6_pp0_stage1_iter0 <= ((ap_const_boolean_1 = ap_predicate_op129_read_state6) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status));
    end process;


    ap_block_state7_pp0_stage2_iter0_assign_proc : process(StrmMPix_V_val_0_V0_status, ap_predicate_op142_read_state7)
    begin
                ap_block_state7_pp0_stage2_iter0 <= ((ap_const_boolean_1 = ap_predicate_op142_read_state7) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status));
    end process;


    ap_block_state8_pp0_stage3_iter0_assign_proc : process(StrmMPix_V_val_0_V0_status, ap_predicate_op152_read_state8)
    begin
                ap_block_state8_pp0_stage3_iter0 <= ((ap_const_boolean_1 = ap_predicate_op152_read_state8) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status));
    end process;


    ap_block_state9_pp0_stage4_iter0_assign_proc : process(StrmMPix_V_val_0_V0_status, ap_predicate_op162_read_state9)
    begin
                ap_block_state9_pp0_stage4_iter0 <= ((ap_const_boolean_1 = ap_predicate_op162_read_state9) and (ap_const_logic_0 = StrmMPix_V_val_0_V0_status));
    end process;


    ap_condition_1214_assign_proc : process(ap_CS_fsm_pp0_stage1, or_cond_i_i_reg_1389, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1214 <= ((ap_const_lv1_1 = or_cond_i_i_reg_1389) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_1217_assign_proc : process(or_cond_i_i_reg_1389, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1217 <= ((or_cond_i_i_reg_1389 = ap_const_lv1_0) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1221_assign_proc : process(ap_CS_fsm_pp0_stage2, or_cond_1_i_i_reg_1420, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1221 <= ((ap_const_lv1_1 = or_cond_1_i_i_reg_1420) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1224_assign_proc : process(or_cond_1_i_i_reg_1420, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1224 <= ((ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_cond_1_i_i_reg_1420 = ap_const_lv1_0));
    end process;


    ap_condition_1228_assign_proc : process(ap_CS_fsm_pp0_stage3, or_cond_2_i_i_reg_1454, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1228 <= ((ap_const_lv1_1 = or_cond_2_i_i_reg_1454) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_1231_assign_proc : process(or_cond_2_i_i_reg_1454, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1231 <= ((ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_cond_2_i_i_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_1235_assign_proc : process(ap_CS_fsm_pp0_stage4, or_cond_3_i_i_reg_1473, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1235 <= ((ap_const_lv1_1 = or_cond_3_i_i_reg_1473) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1238_assign_proc : process(or_cond_3_i_i_reg_1473, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_1238 <= ((ap_block_pp0_stage5_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (or_cond_3_i_i_reg_1473 = ap_const_lv1_0));
    end process;


    ap_condition_1242_assign_proc : process(ap_CS_fsm_pp0_stage5, or_cond_4_i_i_reg_1492, ap_block_pp0_stage5_11001)
    begin
                ap_condition_1242 <= ((ap_const_lv1_1 = or_cond_4_i_i_reg_1492) and (ap_block_pp0_stage5_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_1246_assign_proc : process(or_cond_4_i_i_reg_1492, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_1246 <= ((ap_block_pp0_stage6_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (or_cond_4_i_i_reg_1492 = ap_const_lv1_0));
    end process;


    ap_condition_553_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_553 <= ((ap_block_pp0_stage7_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_pp0_exit_iter0_state7_assign_proc : process(tmp_11_i_i_reg_1369)
    begin
        if ((tmp_11_i_i_reg_1369 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_reg_1220, tmp_i_i_reg_1224, icmp1_reg_1228, tmp_i_i_219_reg_1232, tmp_1_i_i_reg_1236, icmp2_reg_1240, icmp3_reg_1244, icmp4_reg_1248, exitcond1_i_i_fu_985_p2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((ap_const_lv1_1 = exitcond1_i_i_fu_985_p2) or (ap_const_lv1_1 = icmp3_reg_1244) or (ap_const_lv1_1 = icmp2_reg_1240) or (ap_const_lv1_1 = tmp_1_i_i_reg_1236) or (ap_const_lv1_1 = tmp_i_i_219_reg_1232) or (ap_const_lv1_1 = icmp1_reg_1228) or (ap_const_lv1_1 = tmp_i_i_reg_1224) or (ap_const_lv1_1 = icmp_reg_1220) or (ap_const_lv1_0 = icmp4_reg_1248)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_621_p4_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, or_cond_7_i_i_reg_1519, ap_reg_pp0_iter1_tmp_11_i_i_reg_1369, ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588, ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_i_reg_618)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_11_i_i_reg_1369) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (or_cond_7_i_i_reg_1519 = ap_const_lv1_0))) then 
            ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_621_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588;
        else 
            ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_621_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_i_reg_618;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_611_p4_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, or_cond_7_i_i_reg_1519, ap_reg_pp0_iter1_tmp_11_i_i_reg_1369, ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578, ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_i_reg_608)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_11_i_i_reg_1369) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (or_cond_7_i_i_reg_1519 = ap_const_lv1_0))) then 
            ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_611_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578;
        else 
            ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_611_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_i_reg_608;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_601_p4_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, or_cond_7_i_i_reg_1519, ap_reg_pp0_iter1_tmp_11_i_i_reg_1369, ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568, ap_phi_reg_pp0_iter1_pix_val_V_2_9_i_i_reg_598)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_11_i_i_reg_1369) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (or_cond_7_i_i_reg_1519 = ap_const_lv1_0))) then 
            ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_601_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568;
        else 
            ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_601_p4 <= ap_phi_reg_pp0_iter1_pix_val_V_2_9_i_i_reg_598;
        end if; 
    end process;


    ap_phi_mux_x_i_i_phi_fu_366_p4_assign_proc : process(tmp_11_i_i_reg_1369, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, x_i_i_reg_362, x_reg_1373)
    begin
        if (((tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0))) then 
            ap_phi_mux_x_i_i_phi_fu_366_p4 <= x_reg_1373;
        else 
            ap_phi_mux_x_i_i_phi_fu_366_p4 <= x_i_i_reg_362;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pix_val_V_0_8_i_i_reg_588 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_0_9_i_i_reg_618 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_1_8_i_i_reg_578 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_1_9_i_i_reg_608 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_2_8_i_i_reg_568 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_2_9_i_i_reg_598 <= "XXXXXXXX";

    ap_predicate_op129_read_state6_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_i_i_reg_1389)
    begin
                ap_predicate_op129_read_state6 <= ((ap_const_lv1_1 = or_cond_i_i_reg_1389) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op142_read_state7_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_1_i_i_reg_1420)
    begin
                ap_predicate_op142_read_state7 <= ((ap_const_lv1_1 = or_cond_1_i_i_reg_1420) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op152_read_state8_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_2_i_i_reg_1454)
    begin
                ap_predicate_op152_read_state8 <= ((ap_const_lv1_1 = or_cond_2_i_i_reg_1454) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op162_read_state9_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_3_i_i_reg_1473)
    begin
                ap_predicate_op162_read_state9 <= ((ap_const_lv1_1 = or_cond_3_i_i_reg_1473) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op172_read_state10_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_4_i_i_reg_1492)
    begin
                ap_predicate_op172_read_state10 <= ((ap_const_lv1_1 = or_cond_4_i_i_reg_1492) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op181_write_state10_assign_proc : process(tmp_11_i_i_reg_1369, or_cond1_i_i_reg_1393)
    begin
                ap_predicate_op181_write_state10 <= ((ap_const_lv1_1 = or_cond1_i_i_reg_1393) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op187_read_state11_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_5_i_i_reg_1511)
    begin
                ap_predicate_op187_read_state11 <= ((ap_const_lv1_1 = or_cond_5_i_i_reg_1511) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op196_read_state12_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_6_i_i_reg_1515)
    begin
                ap_predicate_op196_read_state12 <= ((ap_const_lv1_1 = or_cond_6_i_i_reg_1515) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_predicate_op205_read_state13_assign_proc : process(tmp_11_i_i_reg_1369, or_cond_7_i_i_reg_1519)
    begin
                ap_predicate_op205_read_state13 <= ((ap_const_lv1_1 = or_cond_7_i_i_reg_1519) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(icmp_reg_1220, tmp_i_i_reg_1224, icmp1_reg_1228, tmp_i_i_219_reg_1232, tmp_1_i_i_reg_1236, icmp2_reg_1240, icmp3_reg_1244, icmp4_reg_1248, exitcond1_i_i_fu_985_p2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((ap_const_lv1_1 = exitcond1_i_i_fu_985_p2) or (ap_const_lv1_1 = icmp3_reg_1244) or (ap_const_lv1_1 = icmp2_reg_1240) or (ap_const_lv1_1 = tmp_1_i_i_reg_1236) or (ap_const_lv1_1 = tmp_i_i_219_reg_1232) or (ap_const_lv1_1 = icmp1_reg_1228) or (ap_const_lv1_1 = tmp_i_i_reg_1224) or (ap_const_lv1_1 = icmp_reg_1220) or (ap_const_lv1_0 = icmp4_reg_1248)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bytes_plane0_V_V_blk_n_assign_proc : process(bytes_plane0_V_V_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_11_i_i_reg_1369, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond1_i_i_reg_1393, or_cond1_1_i_i_reg_1397, ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401)
    begin
        if ((((ap_const_lv1_1 = or_cond1_i_i_reg_1393) and (tmp_11_i_i_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_block_pp0_stage5 = ap_const_boolean_0)) or ((ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = or_cond1_1_i_i_reg_1397) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0)))) then 
            bytes_plane0_V_V_blk_n <= bytes_plane0_V_V_full_n;
        else 
            bytes_plane0_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    bytes_plane0_V_V_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond1_1_i_i_reg_1397, ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401, ap_predicate_op181_write_state10, tmp_V_fu_1073_p9, ap_block_pp0_stage5_01001, tmp_V_1_fu_1094_p9, ap_block_pp0_stage0_01001, tmp_V_2_fu_1167_p9, ap_block_pp0_stage1_01001)
    begin
        if (((ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401) and (ap_block_pp0_stage1_01001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            bytes_plane0_V_V_din <= tmp_V_2_fu_1167_p9;
        elsif (((ap_const_lv1_1 = or_cond1_1_i_i_reg_1397) and (ap_block_pp0_stage0_01001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytes_plane0_V_V_din <= tmp_V_1_fu_1094_p9;
        elsif (((ap_block_pp0_stage5_01001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op181_write_state10) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            bytes_plane0_V_V_din <= tmp_V_fu_1073_p9;
        else 
            bytes_plane0_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bytes_plane0_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond1_1_i_i_reg_1397, ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_op181_write_state10, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_block_pp0_stage5_11001 = ap_const_boolean_0) and (ap_const_boolean_1 = ap_predicate_op181_write_state10) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond1_2_i_i_reg_1401) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_lv1_1 = or_cond1_1_i_i_reg_1397) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            bytes_plane0_V_V_write <= ap_const_logic_1;
        else 
            bytes_plane0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_i_i_fu_985_p2 <= "1" when (y_cast_i_i_fu_981_p1 = tmp_9_cast_i_i_reg_1300) else "0";
    icmp1_fu_684_p2 <= "1" when (tmp_3_fu_674_p4 = ap_const_lv7_0) else "0";
    icmp2_fu_718_p2 <= "1" when (tmp_4_fu_708_p4 = ap_const_lv7_0) else "0";
    icmp3_fu_740_p2 <= "1" when (tmp_5_fu_730_p4 = ap_const_lv7_0) else "0";
    icmp4_fu_762_p2 <= "1" when (tmp_6_fu_752_p4 = ap_const_lv7_0) else "0";
    icmp5_fu_907_p2 <= "0" when (tmp_8_fu_897_p4 = ap_const_lv3_0) else "1";
    icmp6_fu_929_p2 <= "0" when (tmp_9_fu_919_p4 = ap_const_lv2_0) else "1";
    icmp7_fu_969_p2 <= "0" when (tmp_10_fu_959_p4 = ap_const_lv2_0) else "1";
    icmp_fu_656_p2 <= "1" when (tmp_fu_646_p4 = ap_const_lv7_0) else "0";
    mul_fu_1208_p0 <= ap_const_lv30_5556(16 - 1 downto 0);
    mul_fu_1208_p1 <= mul_fu_1208_p10(14 - 1 downto 0);
    mul_fu_1208_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_i_i_fu_797_p2),30));
    or_cond1_1_i_i_fu_1026_p2 <= (tmp_12_i_i_fu_1011_p2 or icmp7_reg_1350);
    or_cond1_2_i_i_fu_1031_p2 <= (tmp_14_2_i_i_reg_1355 or tmp_12_i_i_fu_1011_p2);
    or_cond1_i_i_fu_1021_p2 <= (tmp_141_i_i_reg_1345 or tmp_12_i_i_fu_1011_p2);
    or_cond_1_i_i_fu_1036_p2 <= (tmp_12_i_i_reg_1378 or icmp5_reg_1315);
    or_cond_2_i_i_fu_1049_p2 <= (tmp_13_2_i_i_reg_1320 or tmp_12_i_i_reg_1378);
    or_cond_3_i_i_fu_1053_p2 <= (tmp_12_i_i_reg_1378 or icmp6_reg_1325);
    or_cond_4_i_i_fu_1057_p2 <= (tmp_13_4_i_i_reg_1330 or tmp_12_i_i_reg_1378);
    or_cond_5_i_i_fu_1061_p2 <= (tmp_13_5_i_i_reg_1335 or tmp_12_i_i_reg_1378);
    or_cond_6_i_i_fu_1065_p2 <= (tmp_13_6_i_i_reg_1340 or tmp_12_i_i_reg_1378);
    or_cond_7_i_i_fu_1069_p2 <= (tmp_5_i_i_reg_1295 or tmp_12_i_i_reg_1378);
    or_cond_i_i_fu_1016_p2 <= (tmp_131_i_i_reg_1310 or tmp_12_i_i_fu_1011_p2);
    p_shl1_cast_i_i_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_i_i_fu_842_p3),9));
    p_shl1_i_i_fu_842_p3 <= (remPix_reg_1281 & ap_const_lv3_0);
    p_shl_cast_i_i_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_i_i_fu_831_p3),9));
    p_shl_i_i_fu_831_p3 <= (remPix_reg_1281 & ap_const_lv5_0);
    remPix_2_fu_823_p3 <= 
        ap_const_lv4_8 when (tmp_5_i_i_fu_818_p2(0) = '1') else 
        remPix_cast_i_i_fu_815_p1;
    remPix_cast_i_i_fu_815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(remPix_reg_1281),4));
    remPix_fu_788_p1 <= HwReg_width_cast6_loc_dout(3 - 1 downto 0);
    remainTrx_fu_875_p3 <= 
        ap_const_lv3_3 when (tmp_5_i_i_fu_818_p2(0) = '1') else 
        tmp_8_cast_i_i_fu_865_p4;
    tmp_10_fu_959_p4 <= remainTrx_fu_875_p3(2 downto 1);
    tmp_10_i_i_fu_886_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(loopWidth_cast_i_i_reg_1289));
    tmp_11_i_i_fu_1000_p2 <= "1" when (signed(x_cast_i_i_fu_996_p1) < signed(loopWidth_cast_i_i_reg_1289)) else "0";
    tmp_12_i_i_fu_1011_p2 <= "1" when (signed(x_cast_i_i_fu_996_p1) < signed(tmp_10_i_i_reg_1305)) else "0";
    tmp_131_i_i_fu_891_p2 <= "0" when (remPix_2_fu_823_p3 = ap_const_lv4_0) else "1";
    tmp_13_2_i_i_fu_913_p2 <= "1" when (unsigned(remPix_2_fu_823_p3) > unsigned(ap_const_lv4_2)) else "0";
    tmp_13_4_i_i_fu_935_p2 <= "1" when (unsigned(remPix_2_fu_823_p3) > unsigned(ap_const_lv4_4)) else "0";
    tmp_13_5_i_i_fu_941_p2 <= "1" when (unsigned(remPix_2_fu_823_p3) > unsigned(ap_const_lv4_5)) else "0";
    tmp_13_6_i_i_fu_947_p2 <= "1" when (unsigned(remPix_2_fu_823_p3) > unsigned(ap_const_lv4_6)) else "0";
    tmp_141_i_i_fu_953_p2 <= "0" when (remainTrx_fu_875_p3 = ap_const_lv3_0) else "1";
    tmp_14_2_i_i_fu_975_p2 <= "1" when (unsigned(remainTrx_fu_875_p3) > unsigned(ap_const_lv3_2)) else "0";
    tmp_1_i_i_fu_696_p2 <= "1" when (VideoFormat = ap_const_lv8_1C) else "0";
    tmp_2_cast_i_i_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_loc_dout),17));
    tmp_3_fu_674_p4 <= VideoFormat_off1_i_i_fu_668_p2(7 downto 1);
    tmp_3_i_i_fu_772_p2 <= std_logic_vector(unsigned(ap_const_lv17_7) + unsigned(tmp_2_cast_i_i_fu_768_p1));
    tmp_4_fu_708_p4 <= VideoFormat_off2_i_i_fu_702_p2(7 downto 1);
    tmp_4_i_i_fu_797_p2 <= std_logic_vector(unsigned(ap_const_lv14_2) + unsigned(loopWidth1_cast_i_i_reg_1276));
    tmp_5_fu_730_p4 <= VideoFormat_off3_i_i_fu_724_p2(7 downto 1);
    tmp_5_i_i_fu_818_p2 <= "1" when (remPix_reg_1281 = ap_const_lv3_0) else "0";
    tmp_6_fu_752_p4 <= VideoFormat_off4_i_i_fu_746_p2(7 downto 1);
    tmp_6_i_i_fu_853_p2 <= std_logic_vector(unsigned(p_shl_cast_i_i_fu_838_p1) - unsigned(p_shl1_cast_i_i_fu_849_p1));
    tmp_7_i_i_fu_859_p2 <= std_logic_vector(unsigned(ap_const_lv9_3F) + unsigned(tmp_6_i_i_fu_853_p2));
    tmp_8_cast_i_i_fu_865_p4 <= tmp_7_i_i_fu_859_p2(8 downto 6);
    tmp_8_fu_897_p4 <= remPix_2_fu_823_p3(3 downto 1);

    tmp_8_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_8_loc_empty_n)
    begin
        if ((not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_8_loc_blk_n <= tmp_8_loc_empty_n;
        else 
            tmp_8_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_8_loc_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_8_loc_out_full_n)
    begin
        if ((not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_8_loc_out_blk_n <= tmp_8_loc_out_full_n;
        else 
            tmp_8_loc_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tmp_8_loc_out_din <= tmp_8_loc_dout;

    tmp_8_loc_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_cast5_loc_empty_n, HwReg_width_cast6_loc_empty_n, tmp_8_loc_empty_n, HwReg_height_cast5_loc_out_full_n, tmp_8_loc_out_full_n)
    begin
        if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_8_loc_out_write <= ap_const_logic_1;
        else 
            tmp_8_loc_out_write <= ap_const_logic_0;
        end if; 
    end process;


    tmp_8_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_cast5_loc_empty_n, HwReg_width_cast6_loc_empty_n, tmp_8_loc_empty_n, HwReg_height_cast5_loc_out_full_n, tmp_8_loc_out_full_n)
    begin
        if ((not(((ap_const_logic_0 = tmp_8_loc_out_full_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_out_full_n) or (ap_const_logic_0 = tmp_8_loc_empty_n) or (ap_const_logic_0 = HwReg_width_cast6_loc_empty_n) or (ap_const_logic_0 = HwReg_height_cast5_loc_empty_n) or (ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_8_loc_read <= ap_const_logic_1;
        else 
            tmp_8_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_9_cast_i_i_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(HwReg_height_cast5_l_reg_1215),17));
    tmp_9_fu_919_p4 <= remPix_2_fu_823_p3(3 downto 2);
    tmp_V_1_fu_1094_p9 <= (((((((ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_i_reg_557 & pix_val_V_2_6_i_i_reg_502) & pix_val_V_1_6_i_i_reg_513) & pix_val_V_0_6_i_i_reg_524) & pix_val_V_2_5_i_i_reg_469) & pix_val_V_1_5_i_i_reg_480) & pix_val_V_0_5_i_i_reg_491) & pix_val_V_2_4_i_i_reg_436);
    tmp_V_2_fu_1167_p9 <= (((((((ap_phi_mux_pix_val_V_2_9_i_i_phi_fu_601_p4 & ap_phi_mux_pix_val_V_1_9_i_i_phi_fu_611_p4) & ap_phi_mux_pix_val_V_0_9_i_i_phi_fu_621_p4) & ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_568) & ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_i_reg_578) & ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_i_reg_588) & pix_val_V_2_7_i_i_reg_535) & pix_val_V_1_7_i_i_reg_546);
    tmp_V_fu_1073_p9 <= (((((((ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_i_reg_447 & ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_i_reg_458) & pix_val_V_2_3_i_i_reg_403) & pix_val_V_1_3_i_i_reg_414) & pix_val_V_0_3_i_i_reg_425) & pix_val_V_2_2_i_i_reg_373) & pix_val_V_1_2_i_i_reg_383) & pix_val_V_0_2_i_i_reg_393);
    tmp_fu_646_p4 <= VideoFormat_off_i_i_fu_640_p2(7 downto 1);
    tmp_i_i_219_fu_690_p2 <= "1" when (VideoFormat = ap_const_lv8_C) else "0";
    tmp_i_i_fu_662_p2 <= "1" when (VideoFormat = ap_const_lv8_1B) else "0";
    x_cast_i_i_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_x_i_i_phi_fu_366_p4),13));
    x_fu_1005_p2 <= std_logic_vector(unsigned(ap_phi_mux_x_i_i_phi_fu_366_p4) + unsigned(ap_const_lv12_1));
    y_cast_i_i_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_i_i_reg_351),17));
    y_fu_990_p2 <= std_logic_vector(unsigned(y_i_i_reg_351) + unsigned(ap_const_lv16_1));
end behav;
