{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688214510293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688214510295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  1 09:28:29 2023 " "Processing started: Sat Jul  1 09:28:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688214510295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688214510295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c TopDE " "Command: quartus_sta RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688214510295 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1688214510357 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub 16 " "Ignored 16 assignments for entity \"add_sub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub_0002 65 " "Ignored 65 assignments for entity \"add_sub_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w 16 " "Ignored 16 assignments for entity \"cvt_s_w\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w_0002 65 " "Ignored 65 assignments for entity \"cvt_s_w_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu 16 " "Ignored 16 assignments for entity \"cvt_s_wu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu_0002 65 " "Ignored 65 assignments for entity \"cvt_s_wu_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s 16 " "Ignored 16 assignments for entity \"cvt_w_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s_0002 65 " "Ignored 65 assignments for entity \"cvt_w_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s 16 " "Ignored 16 assignments for entity \"cvt_wu_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512577 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s_0002 65 " "Ignored 65 assignments for entity \"cvt_wu_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s 16 " "Ignored 16 assignments for entity \"div_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s_0002 65 " "Ignored 65 assignments for entity \"div_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s 16 " "Ignored 16 assignments for entity \"fmax_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s_0002 65 " "Ignored 65 assignments for entity \"fmax_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s 16 " "Ignored 16 assignments for entity \"fmin_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s_0002 65 " "Ignored 65 assignments for entity \"fmin_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s 16 " "Ignored 16 assignments for entity \"mul_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s_0002 65 " "Ignored 65 assignments for entity \"mul_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s 16 " "Ignored 16 assignments for entity \"sqrt_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688214512578 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s_0002 65 " "Ignored 65 assignments for entity \"sqrt_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688214512579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688214512775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214512866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214512866 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1688214514975 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688214515562 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688214515562 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688214515562 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1688214515562 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1688214515562 ""}
{ "Info" "ISTA_SDC_FOUND" "TopDE.sdc " "Reading SDC File: 'TopDE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1688214515749 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688214515749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 63 CLOCK_50 clock " "Ignored filter at TopDE.sdc(63): CLOCK_50 could not be matched with a clock" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515751 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515751 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515751 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515752 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515752 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515752 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515752 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1688214515753 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1688214515753 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515827 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515827 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515827 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515827 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[2\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[2\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214515828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214515828 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214515875 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688214515875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1688214515941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214516318 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214516335 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214516335 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214516335 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214516335 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688214516337 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688214516355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.085 " "Worst-case setup slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214520230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214520230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 clock  " "    0.085               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214520230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.300               0.000 altera_reserved_tck  " "    8.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214520230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.845               0.000 clock2  " "    9.845               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214520230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214520230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock2  " "    0.402               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 clock  " "    0.759               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214521004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.981 " "Worst-case recovery slack is 8.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.981               0.000 clock  " "    8.981               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.083               0.000 altera_reserved_tck  " "   29.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214521165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.466               0.000 clock  " "    1.466               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214521353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.715 " "Worst-case minimum pulse width slack is 7.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.715               0.000 clock  " "    7.715               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 clock2  " "    8.824               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.135               0.000 altera_reserved_tck  " "   15.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214521370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214521370 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214521734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214521734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214521734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214521734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.467 ns " "Worst Case Available Settling Time: 34.467 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214521734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214521734 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214521734 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688214521738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688214521840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688214545654 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547036 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547036 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[2\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[2\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547037 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214547038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214547038 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214547081 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688214547081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214547452 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214547468 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214547468 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214547468 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214547468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.393 " "Worst-case setup slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214550157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214550157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clock  " "    0.393               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214550157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.603               0.000 altera_reserved_tck  " "    8.603               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214550157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.179               0.000 clock2  " "   10.179               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214550157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214550157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.397 " "Worst-case hold slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 clock2  " "    0.397               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 altera_reserved_tck  " "    0.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 clock  " "    0.790               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214551060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.384 " "Worst-case recovery slack is 9.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.384               0.000 clock  " "    9.384               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.237               0.000 altera_reserved_tck  " "   29.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214551296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.613 " "Worst-case removal slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 altera_reserved_tck  " "    0.613               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 clock  " "    1.193               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214551523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.692 " "Worst-case minimum pulse width slack is 7.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.692               0.000 clock  " "    7.692               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.779               0.000 clock2  " "    8.779               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.124               0.000 altera_reserved_tck  " "   15.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214551545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214551545 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214551918 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214551918 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214551918 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214551918 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.617 ns " "Worst Case Available Settling Time: 34.617 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214551918 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214551918 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214551918 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688214551923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688214552270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688214578355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579737 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579737 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579738 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579738 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579738 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579738 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579738 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579738 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579738 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579739 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579739 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579739 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[2\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[2\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579739 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579739 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214579739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214579739 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214579783 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688214579783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214580146 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214580162 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214580162 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214580162 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214580162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.058 " "Worst-case setup slack is 8.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214580999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214580999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.058               0.000 clock  " "    8.058               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214580999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.438               0.000 altera_reserved_tck  " "   11.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214580999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.149               0.000 clock2  " "   13.149               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214580999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214580999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214581877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214581877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 altera_reserved_tck  " "    0.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214581877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clock2  " "    0.253               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214581877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clock  " "    0.457               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214581877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214581877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.472 " "Worst-case recovery slack is 11.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.472               0.000 clock  " "   11.472               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.501               0.000 altera_reserved_tck  " "   30.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214582104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.318 " "Worst-case removal slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 altera_reserved_tck  " "    0.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.556               0.000 clock  " "    1.556               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214582326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.793 " "Worst-case minimum pulse width slack is 7.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.793               0.000 clock  " "    7.793               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.827               0.000 clock2  " "    8.827               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.894               0.000 altera_reserved_tck  " "   14.894               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214582343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214582343 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214582682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214582682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214582682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214582682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.261 ns " "Worst Case Available Settling Time: 36.261 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214582682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214582682 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214582682 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688214582686 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[48\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583756 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583757 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583757 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583757 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[7\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583757 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[2\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[2\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583757 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583757 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688214583757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1688214583757 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688214583800 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688214583800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214584165 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214584181 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214584181 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688214584181 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214584181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.161 " "Worst-case setup slack is 9.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.161               0.000 clock  " "    9.161               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.092               0.000 altera_reserved_tck  " "   12.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.935               0.000 clock2  " "   13.935               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214585123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 altera_reserved_tck  " "    0.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 clock2  " "    0.232               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 clock  " "    0.449               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214585915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214585915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.671 " "Worst-case recovery slack is 12.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.671               0.000 clock  " "   12.671               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.770               0.000 altera_reserved_tck  " "   30.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214586063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.271 " "Worst-case removal slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 altera_reserved_tck  " "    0.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.177               0.000 clock  " "    1.177               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214586218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.986 " "Worst-case minimum pulse width slack is 7.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.986               0.000 clock  " "    7.986               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.818               0.000 clock2  " "    8.818               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.900               0.000 altera_reserved_tck  " "   14.900               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688214586237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688214586237 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214586581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214586581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214586581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214586581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.606 ns " "Worst Case Available Settling Time: 36.606 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214586581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1688214586581 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688214586581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688214593024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688214595681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 145 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1189 " "Peak virtual memory: 1189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688214596378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  1 09:29:56 2023 " "Processing ended: Sat Jul  1 09:29:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688214596378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688214596378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688214596378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688214596378 ""}
