

<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Introduction &mdash; Ameba IoT Docs  文档</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=19f00094" />
      <link rel="stylesheet" type="text/css" href="../../_static/togglebutton.css?v=13237357" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom_cn.css?v=0d22fac7" />
      <link rel="stylesheet" type="text/css" href="../../_static/tabs.css?v=a5c4661c" />
      <link rel="stylesheet" type="text/css" href="../../_static/_static/custom_cn.css" />

  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=7d86a446"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
        <script src="../../_static/toggleprompt.js?v=d7ede5d2"></script>
        <script src="../../_static/tabs.js?v=3030b3cb"></script>
        <script>let toggleHintShow = 'Click to show';</script>
        <script>let toggleHintHide = 'Click to hide';</script>
        <script>let toggleOpenOnPrint = 'true';</script>
        <script src="../../_static/togglebutton.js?v=4a39c7ea"></script>
        <script src="../../_static/translations.js?v=beaddf03"></script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="Pseudo-Static Random Access Memory (PSRAM)" href="../8_psram/0_psram_index_cn.html" />
    <link rel="prev" title="DMA控制器（DMAC）" href="0_dmac_index_cn.html" />
   
  
  <script type="text/javascript" src="../../_static/js/selector.js"></script>

  <style>
    .wy-nav-content {max-width: 1000px;} /* 设置最大宽度 */
  </style>

</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Ameba IoT Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="搜索文档" aria-label="搜索文档" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="导航菜单">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_product/0_ameba_product_center_index_cn.html">产品中心</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_sdk/0_ameba_sdks_index_cn.html">Ameba SDK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_ameba_solutions/0_ameba_solutions_index_cn.html">解决方案</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gcc_build_environment/0_gcc_build_index_cn.html">0.1 GCC 编译环境</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gdb_debug/0_gdb_debug_index_cn.html">0.2 GDB调试</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_gcc_build_library/0_gcc_build_library_index_cn.html">0.3 GCC 库的生成和使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_sdk_example/0_sdk_example_index_cn.html">0.4 SDK 示例</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_memory_layout/0_layout_index_cn.html">0.5 Flash 和 RAM 布局</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_user_config/0_usrcfg_index_cn.html">0.6 开发者配置</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_tools/0_tools_index_cn.html">0.7 工具</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_at_command/0_at_command_index_cn.html">0.8 AT 命令</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_file_system/0_vfs_index_cn.html">0.9 虚拟文件系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../0_ftl/0_ftl_index_cn.html">0.A Flash 转换层</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_mpu_cache/0_mpu_cache_index_cn.html">1.0 内存保护单元和缓存</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_boot_process/0_boot_index_cn.html">1.1 启动过程</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_ota/0_ota_index_cn.html">1.2 固件在线升级(OTA)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_otpc/0_otpc_index.html">1.3 OTP存储器</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_chipen/0_chipen_index_cn.html">1.4 CHIP_EN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_ipc/0_ipc_index_cn.html">1.5 核间通信</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_pinmux/0_pinmux_index_cn.html">1.6 PINMUX</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_gpio/0_gpio_index_cn.html">1.7 GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="../1_power_save/0_ps_index_cn.html">1.9 低功耗开发</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_whc_wifi_bridge/0_wifi_bridge_index_cn.html">2.1 WHC Bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_whc_fullmac/0_fullmac_index_cn.html">2.2 WHC FullMAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_tunnel/0_wifi_tunnel_index_cn.html">2.3 Wi-Fi R-Mesh</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_csi/0_wifi_csi_index_cn.html">2.5 Wi-Fi CSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../2_wifi_adaptivity_test/0_wifi_adaptivity_index.html">2.6 Wi-Fi Adaptivity 测试指南</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_security/0_security_index_cn.html">3.1 安全与加密</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_trng/0_trng_index_cn.html">3.2 真随机数发生器</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_huk_derivation/0_huk_derivation_index_nda.html">3.3 HUK Derivation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_rdp/0_rdp_index_nda.html">3.4 RDP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_rsip/0_rsip_index_nda.html">3.5 RSIP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_secure_boot/0_secure_boot_index_nda.html">3.6 Secure Boot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_swd_protection/0_swd_protection_index_nda.html">3.7 SWD Protection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_nda_tfm/0_tfm_index_nda.html">3.8 Trusted Firmware-M (TF-M)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_crypto_engine/0_crypto_engine_index_cn.html">3.9 对称硬件加密引擎</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_ecdsa_engine/0_ecdsa_index_cn.html">3.a ECDSA 硬件加密引擎</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_eddsa_engine/0_eddsa_index_cn.html">3.b EDDSA 硬件加密引擎</a></li>
<li class="toctree-l1"><a class="reference internal" href="../3_rsa_engine/0_rsa_index_cn.html">3.c RSA 硬件加密引擎</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_ai/0_ai_index_cn.html">4.1 人工智能</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_ai_voice/0_ai_voice_index_cn.html">4.2 语音识别</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_multimedia/0_multimedia_index_cn.html">4.3 多媒体</a></li>
<li class="toctree-l1"><a class="reference internal" href="../4_dsp/0_dsp_index_cn.html">4.4 DSP 使用指南</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mass_production/0_mp_index_cn.html">6.1 量产指导</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mp_image/0_mp_image_index_cn.html">6.2 MP 固件</a></li>
<li class="toctree-l1"><a class="reference internal" href="../6_mptools/0_mptools_index_cn.html">6.3 产测工具</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7_usb/0_usb_index_cn.html">7.1 USB 主机与从机</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="0_dmac_index_cn.html">8.1 DMA 控制器</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gdma-performance">GDMA Performance</a></li>
<li class="toctree-l2"><a class="reference internal" href="#usage">Usage</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#gdma-configuration">GDMA Configuration</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#data-size">Data Size</a></li>
<li class="toctree-l4"><a class="reference internal" href="#transfer-direction-and-flow-controller">Transfer Direction and Flow Controller</a></li>
<li class="toctree-l4"><a class="reference internal" href="#transfer-msize">Transfer msize</a></li>
<li class="toctree-l4"><a class="reference internal" href="#transfer-width">Transfer Width</a></li>
<li class="toctree-l4"><a class="reference internal" href="#transfer-types">Transfer Types</a></li>
<li class="toctree-l4"><a class="reference internal" href="#address-increment-type">Address Increment Type</a></li>
<li class="toctree-l4"><a class="reference internal" href="#real-time-status-acquisition">Real-time Status Acquisition</a></li>
<li class="toctree-l4"><a class="reference internal" href="#interrupt-type">Interrupt Type</a></li>
<li class="toctree-l4"><a class="reference internal" href="#secure">Secure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#suspend-and-abort">Suspend and Abort</a></li>
<li class="toctree-l4"><a class="reference internal" href="#priority">Priority</a></li>
<li class="toctree-l4"><a class="reference internal" href="#cache">Cache</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#demo-for-single-block">Demo for Single Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="#demo-for-multi-block">Demo for Multi-block</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../8_psram/0_psram_index_cn.html">8.2 PSRAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_thermal/0_thermal_index_cn.html">8.3 温度测量</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_adc/0_adc_index_cn.html">8.4 模数转换器</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_ir/0_ir_index_cn.html">8.5 红外收发器</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_ledc/0_ledc_index_cn.html">8.6 LED控制器</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_cap_touch/0_cap_touch_index_cn.html">8.7 Cap-Touch</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_key_scan/0_key_scan_index_cn.html">8.8 Key-Scan</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_rtc_io/0_rtc_io_index_cn.html">8.9 RTC-IO</a></li>
<li class="toctree-l1"><a class="reference internal" href="../8_lcdc/0_lcdc_index_cn.html">8.A LCD控制器</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="移动版导航菜单" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Ameba IoT Docs</a>
      </nav>

      <div class="wy-nav-content">

        <div class="rst-content">
          <div role="navigation" aria-label="页面导航">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="0_dmac_index_cn.html">DMA控制器（DMAC）</a></li>
      <li class="breadcrumb-item active">Introduction</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <span class="target" id="dmac"></span><!-- 下拉菜单 -->
<div style="margin: 20px 0; text-align: left;">
    <div style="display: flex; align-items: center; gap: 10px;">
        <span style="font-size: 14px;">IC: </span>
        <select class="tab-selector" style="height: 22px; padding: 2px 8px; font-size: 13px;">
            <option value="RTL8721Dx">RTL8721Dx</option>
            <option value="RTL8720E">RTL8720E</option>
            <option value="RTL8726E">RTL8726E</option>
            <option value="RTL8730E">RTL8730E</option>
        </select>
    </div>
</div>

<!-- 修复后的 JavaScript -->
<script>
document.addEventListener("DOMContentLoaded", function() {
    const selector = document.querySelector('.tab-selector');

    selector.addEventListener('change', function() {
        const targetTab = this.value;
        const tabs = document.querySelectorAll('.sphinx-tabs-tab');
        let found = false;

        tabs.forEach(tab => {
            const tabText = tab.textContent.trim();
            if (tabText === targetTab) {
                tab.click();
                window.dispatchEvent(new Event('resize')); // 触发插件更新
                found = true;
            }
        });

        if (!found) {
            console.error("未找到选项卡:", targetTab);
        }
    });
});
</script><section id="introduction">
<h1>Introduction<a class="headerlink" href="#introduction" title="Link to this heading"></a></h1>
<p>The global direct memory access (GDMA) controller is mainly used to transfer data from/to memory or peripherals over the AXI/OCP bus without CPU intervention, thereby offloading CPU. There is a GDMA instance with 8 channels, where channel 0 and channel 1 have a FIFO size of 128 bytes, and the other channels’ FIFO have 32 bytes.</p>
<p>The GDMA (or DMAC) is a dual AXI/OCP master bus architecture with a slave interface for programming, and supports hardware priority and programmable priority between DMA requests.</p>
</section>
<section id="gdma-performance">
<h1>GDMA Performance<a class="headerlink" href="#gdma-performance" title="Link to this heading"></a></h1>
<p>The data-transmission efficiency of GDMA is affected by clock synchronization, channel FIFO depth, transfer types, handshake efficiency, GDMA interface setting of slave and other factors. The following data is based on the results of the experiment with the transmission type of single block and the transmission channel is zero.</p>
<div class="sphinx-tabs docutils container">
<div aria-label="Tabbed content" class="closeable" role="tablist"><button aria-controls="panel-0-0-0" aria-selected="true" class="sphinx-tabs-tab" id="tab-0-0-0" name="0-0" role="tab" tabindex="0">RTL8721Dx</button><button aria-controls="panel-0-0-1" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-1" name="0-1" role="tab" tabindex="-1">RTL8720E</button><button aria-controls="panel-0-0-2" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-2" name="0-2" role="tab" tabindex="-1">RTL8726E</button><button aria-controls="panel-0-0-3" aria-selected="false" class="sphinx-tabs-tab" id="tab-0-0-3" name="0-3" role="tab" tabindex="-1">RTL8730E</button></div><div aria-labelledby="tab-0-0-0" class="sphinx-tabs-panel" id="panel-0-0-0" name="0-0" role="tabpanel" tabindex="0"><table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Slave</p></th>
<th class="head"><p>Clock (Hz)</p></th>
<th class="head"><p>Writing 64 bytes</p></th>
<th class="head"><p>Reading 64 bytes</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>SRAM</p></td>
<td><p>250M</p></td>
<td><p>(64*8)/(280ns)= 1828.57Mbps</p></td>
<td><p>(64*8)/(240ns)= 2133.33Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>PSRAM</p></td>
<td><p>250M</p></td>
<td><p>(64*8)/(350ns)= 1462.86Mbps</p></td>
<td><p>(64*8)/(360ns)= 1422.22Mbps</p></td>
</tr>
<tr class="row-even"><td><p>Audio</p></td>
<td><p>40M</p></td>
<td><p>(64*8)/(1050ns)= 487.62Mbps</p></td>
<td><p>(64*8)/(470ns)=1089.36Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>SPI</p></td>
<td><p>100M</p></td>
<td><p>(64*8)/(710ns)= 721.13Mbps</p></td>
<td><p>(64*8)/(670ns)= 764.18Mbps</p></td>
</tr>
</tbody>
</table>
</div><div aria-labelledby="tab-0-0-1" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-1" name="0-1" role="tabpanel" tabindex="0"><table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Slave</p></th>
<th class="head"><p>Clock (Hz)</p></th>
<th class="head"><p>Writing 64 bytes</p></th>
<th class="head"><p>Reading 64 bytes</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>SRAM</p></td>
<td><p>250M</p></td>
<td><p>(64*8)/(280ns)= 1828.57Mbps</p></td>
<td><p>(64*8)/(240ns)= 2133.33Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>PSRAM</p></td>
<td><p>250M</p></td>
<td><p>(64*8)/(350ns)= 1462.86Mbps</p></td>
<td><p>(64*8)/(360ns)= 1422.22Mbps</p></td>
</tr>
<tr class="row-even"><td><p>Audio</p></td>
<td><p>40M</p></td>
<td><p>(64*8)/(1050ns)= 487.62Mbps</p></td>
<td><p>(64*8)/(470ns)=1089.36Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>SPI</p></td>
<td><p>100M</p></td>
<td><p>(64*8)/(710ns)= 721.13Mbps</p></td>
<td><p>(64*8)/(670ns)= 764.18Mbps</p></td>
</tr>
</tbody>
</table>
</div><div aria-labelledby="tab-0-0-2" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-2" name="0-2" role="tabpanel" tabindex="0"><table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Slave</p></th>
<th class="head"><p>Clock (Hz)</p></th>
<th class="head"><p>Writing 64 bytes</p></th>
<th class="head"><p>Reading 64 bytes</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>SRAM</p></td>
<td><p>250M</p></td>
<td><p>(64*8)/(280ns)= 1828.57Mbps</p></td>
<td><p>(64*8)/(240ns)= 2133.33Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>PSRAM</p></td>
<td><p>250M</p></td>
<td><p>(64*8)/(350ns)= 1462.86Mbps</p></td>
<td><p>(64*8)/(360ns)= 1422.22Mbps</p></td>
</tr>
<tr class="row-even"><td><p>Audio</p></td>
<td><p>40M</p></td>
<td><p>(64*8)/(1050ns)= 487.62Mbps</p></td>
<td><p>(64*8)/(470ns)=1089.36Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>SPI</p></td>
<td><p>100M</p></td>
<td><p>(64*8)/(710ns)= 721.13Mbps</p></td>
<td><p>(64*8)/(670ns)= 764.18Mbps</p></td>
</tr>
</tbody>
</table>
</div><div aria-labelledby="tab-0-0-3" class="sphinx-tabs-panel" hidden="true" id="panel-0-0-3" name="0-3" role="tabpanel" tabindex="0"><table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Slave</p></th>
<th class="head"><p>Clock (Hz)</p></th>
<th class="head"><p>Writing 64 bytes</p></th>
<th class="head"><p>Reading 64 bytes</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>SRAM</p></td>
<td><p>300M</p></td>
<td><p>(64*8)/(500ns)=1024Mbps</p></td>
<td><p>(64*8)/(340ns)=1505.88Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>PSRAM</p></td>
<td><p>250M</p></td>
<td><p>(64*8)/(270ns)=1896.30Mbps</p></td>
<td><p>(64*8)/(400ns)=1280Mbps</p></td>
</tr>
<tr class="row-even"><td><p>DDR</p></td>
<td><p>530M</p></td>
<td><p>(64*8)/(250ns)=2048Mbps</p></td>
<td><p>(64*8)/(310ns)=1651.61Mbps</p></td>
</tr>
<tr class="row-odd"><td><p>Audio</p></td>
<td><p>40M</p></td>
<td><p>(64*8)/(1200ns)=426.67Mbps</p></td>
<td><p>(64*8)/(410ns)=1248.78Mbps</p></td>
</tr>
<tr class="row-even"><td><p>SPI</p></td>
<td><p>75M</p></td>
<td><p>(64*8)/(510ns)=1003.92Mbps</p></td>
<td><p>(64*8)/(700ns)=731.43Mbps</p></td>
</tr>
</tbody>
</table>
</div></div>
<div class="admonition note">
<p class="admonition-title">备注</p>
<p>The time of GDMA turn-around is not included.</p>
</div>
</section>
<section id="usage">
<h1>Usage<a class="headerlink" href="#usage" title="Link to this heading"></a></h1>
<figure class="align-center" id="dma-block-size-diagram">
<a class="reference internal image-reference" href="../../_images/dma_block_size_diagram.svg"><img alt="../../_images/dma_block_size_diagram.svg" height="526" src="../../_images/dma_block_size_diagram.svg" width="580" /></a>
<figcaption>
<p><span class="caption-text">DMA block size diagram</span><a class="headerlink" href="#dma-block-size-diagram" title="Link to this image"></a></p>
</figcaption>
</figure>
<section id="gdma-configuration">
<h2>GDMA Configuration<a class="headerlink" href="#gdma-configuration" title="Link to this heading"></a></h2>
<section id="data-size">
<h3>Data Size<a class="headerlink" href="#data-size" title="Link to this heading"></a></h3>
<p><a class="reference internal" href="#dma-block-size-diagram"><span class="std std-ref">DMA block size diagram</span></a> illustrates the setting of GDMA transmission data size. The block_ts indicates the amount of data that will be transferred in a single data block.
It needs to be set to the total number of data/SRC_TR_WIDTH, and max. value is 0xFFFF.</p>
</section>
<section id="transfer-direction-and-flow-controller">
<h3>Transfer Direction and Flow Controller<a class="headerlink" href="#transfer-direction-and-flow-controller" title="Link to this heading"></a></h3>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>TT_FC[2:0] field of CTLx register (<cite>x</cite> is channel)</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Flow controller</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>000</p></td>
<td><p>Memory to Memory</p></td>
<td><p>DMAC</p></td>
</tr>
<tr class="row-odd"><td><p>001</p></td>
<td><p>Memory to Peripheral</p></td>
<td><p>DMAC</p></td>
</tr>
<tr class="row-even"><td><p>010</p></td>
<td><p>Peripheral to Memory</p></td>
<td><p>DMAC</p></td>
</tr>
<tr class="row-odd"><td><p>011</p></td>
<td><p>Peripheral to Peripheral</p></td>
<td><p>DMAC</p></td>
</tr>
<tr class="row-even"><td><p>100</p></td>
<td><p>Peripheral to Memory</p></td>
<td><p>Peripheral</p></td>
</tr>
<tr class="row-odd"><td><p>101</p></td>
<td><p>Peripheral to Peripheral</p></td>
<td><p>Source Peripheral</p></td>
</tr>
<tr class="row-even"><td><p>110</p></td>
<td><p>Memory to Peripheral</p></td>
<td><p>Peripheral</p></td>
</tr>
<tr class="row-odd"><td><p>111</p></td>
<td><p>Peripheral to Peripheral</p></td>
<td><p>Destination Peripheral</p></td>
</tr>
</tbody>
</table>
<p>There are currently four transmission directions and two flow controller settings, with a total of eight available configurations.
There are the following differences between a DMAC acting as a flow controller and a peripheral acting as a flow controller:</p>
<ul class="simple">
<li><p>When the peripheral acts as a flow controller, the DMA transfers data according to the single/burst requests issued by the peripheral.</p></li>
<li><p>When the DMAC acts as a flow controller, all requests from the peripheral will be processed according to the configured requests.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">备注</p>
<p>The <cite>block_ts</cite> parameter can only be set when the DMAC is used as a flow controller.</p>
</div>
</section>
<section id="transfer-msize">
<h3>Transfer msize<a class="headerlink" href="#transfer-msize" title="Link to this heading"></a></h3>
<p>The length of each transaction can be configured.</p>
<ul class="simple">
<li><p><cite>msize</cite> &gt; 1: burst transaction</p></li>
<li><p><cite>msize</cite> = 1: single transaction</p></li>
</ul>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>SRC_MSIZE[2:0]/DEST_MSIZE[2:0] field of CTLx register</p></th>
<th class="head"><p>Transfer msize</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>000</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>001</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>010</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>011</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-even"><td><p>100 and above</p></td>
<td><p>Not supported</p></td>
</tr>
</tbody>
</table>
</section>
<section id="transfer-width">
<h3>Transfer Width<a class="headerlink" href="#transfer-width" title="Link to this heading"></a></h3>
<p>GDMA supports the following transmission width.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>SRC_TR_WIDTH[2:0]/DST_TR_WIDTH[2:0] field of CTLx register</p></th>
<th class="head"><p>Transfer width (byte)</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>000</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>001</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>010</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>011 and above</p></td>
<td><p>Not supported</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">备注</p>
<ul>
<li><p>When reading and writing peripherals, the <cite>SRC_TR_WIDTH</cite>/<cite>DST_TR_WIDTH</cite> is completely determined by the width of peripherals.</p></li>
<li><p>When reading and writing memory:</p>
<blockquote>
<div><ul class="simple">
<li><p>If cache is disabled, the address does not need to be aligned to any value. It only needs to be <cite>SRC_TR_WIDTH</cite> divisible by the total amount of data so that the <cite>block_ts</cite> is an integer.</p></li>
<li><p>If cache is enabled, buffer boundary addresses and cache line alignment are necessary.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>If memory is destination (P2M, M2M), <cite>DST_TR_WIDTH</cite> parameter will be ignored, and writing are always based on the bus width (typically 32 bits, 4 bytes).</p></li>
</ul>
</div>
</section>
<section id="transfer-types">
<h3>Transfer Types<a class="headerlink" href="#transfer-types" title="Link to this heading"></a></h3>
<section id="single-block">
<h4>Single block<a class="headerlink" href="#single-block" title="Link to this heading"></a></h4>
<p>Single block DMA transfer – Consists of a single block.</p>
</section>
<section id="multi-block">
<h4>Multi-block<a class="headerlink" href="#multi-block" title="Link to this heading"></a></h4>
<p>Multi-block DMA transfer – DMA transfer may consist of multiple RTK_DMAC blocks. Multi-block transfer types include:</p>
<blockquote>
<div><ul class="simple">
<li><p>Auto-reloading mode</p></li>
<li><p>Linked list mode</p></li>
</ul>
</div></blockquote>
<p><strong>Auto-reloading mode</strong></p>
<p>In auto-reloading mode, the source and destination can independently select which method to use.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Auto-reloading transfer types</p></th>
<th class="head"><p>Setting</p></th>
<th class="head"><p>Introduction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Src auto reload</p></td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_ReloadSrc = 1</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_ReloadDst = 0</p>
</td>
<td><p>For multi-block transfers, the SAR register can be auto-reloaded from the initial value at the end of each block,</p>
<p>and DST address is contiguous, as shown in <a class="reference internal" href="#mbd-source-auto-dest-cont"><span class="std std-ref">Multi-block DMA transfer with source address auto-reloaded and contiguous destination address</span></a>.</p>
</td>
</tr>
<tr class="row-odd"><td><p>Dst auto reload</p></td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_ReloadSrc = 0</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_ReloadDst = 1</p>
</td>
<td><p>For multi-block transfers, the DAR register can be auto-reloaded from its initial value at</p>
<p>the end of each block, and the SRC address is contiguous.</p>
</td>
</tr>
<tr class="row-even"><td><p>Src &amp; Dst auto reload</p></td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_ReloadSrc = 1</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_ReloadDst = 1</p>
</td>
<td><p>For multi-block transfers, the SAR and DAR register can be auto-reloaded from its initial value at the end of each</p>
<p>block, as shown in <a class="reference internal" href="#mbd-source-dest-auto"><span class="std std-ref">Multi-block DMA transfer with source and destination address auto-reloaded</span></a>.</p>
</td>
</tr>
</tbody>
</table>
<figure class="align-center" id="mbd-source-auto-dest-cont">
<a class="reference internal image-reference" href="../../_images/mbd_source_auto_dest_cont.png"><img alt="../../_images/mbd_source_auto_dest_cont.png" src="../../_images/mbd_source_auto_dest_cont.png" style="width: 439.59999999999997px; height: 280.7px;" /></a>
<figcaption>
<p><span class="caption-text">Multi-block DMA transfer with source address auto-reloaded and contiguous destination address</span><a class="headerlink" href="#mbd-source-auto-dest-cont" title="Link to this image"></a></p>
</figcaption>
</figure>
<figure class="align-center" id="mbd-source-dest-auto">
<a class="reference internal image-reference" href="../../_images/mbd_source_dest_auto.png"><img alt="../../_images/mbd_source_dest_auto.png" src="../../_images/mbd_source_dest_auto.png" style="width: 423.5px; height: 281.4px;" /></a>
<figcaption>
<p><span class="caption-text">Multi-block DMA transfer with source and destination address auto-reloaded</span><a class="headerlink" href="#mbd-source-dest-auto" title="Link to this image"></a></p>
</figcaption>
</figure>
<p><strong>Linked list mode</strong></p>
<p>In linked list mode, the addresses between data blocks do not have to be consecutive.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Link list transfer types</p></th>
<th class="head"><p>Setting</p></th>
<th class="head"><p>Introduction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Src: Continue address</p>
<p>Dst: Link list</p>
</td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_SrcAddr = pSrc</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_LlpDstEn = 1</p>
</td>
<td><p>Source memory is a continuous data block, while destination data blocks are organized in linked list.</p></td>
</tr>
<tr class="row-odd"><td><p>Src: Auto-reloading</p>
<p>Dst: Link list</p>
</td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_ReloadSrc = 1</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_SrcAddr = pSrc</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_LlpDstEn = 1</p>
</td>
<td><p>In source, SAR register can be auto-reloaded from the initial value at the end of each</p>
<p>block, as shown in <a class="reference internal" href="#mbd-source-auto-link-dest"><span class="std std-ref">Multi-block DMA transfer with source address auto-reloaded and linked list destination address</span></a>.</p>
</td>
</tr>
<tr class="row-even"><td><p>Src: Link list</p>
<p>Dst: Continue address</p>
</td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_LlpSrcEn = 1</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_DstAddr = pDst</p>
</td>
<td><p>Source memory is organized in the form of a linked list, and destination memory is</p>
<p>a continuous data block, as shown in <a class="reference internal" href="#mbd-link-source-cont-dest"><span class="std std-ref">Multi-block DMA transfer with linked list source address and contiguous destination address</span></a>.</p>
</td>
</tr>
<tr class="row-odd"><td><p>Src: Link list</p>
<p>Dst: Auto-reloading</p>
</td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_LlpSrcEn = 1</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_DstAddr = pDst</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_ReloadDst = 1</p>
</td>
<td><p>The source data blocks are organized in a linked list, and the destination data blocks are auto-reloading.</p></td>
</tr>
<tr class="row-even"><td><p>Src: Link list</p>
<p>Dst: Link list</p>
</td>
<td><p>PGDMA_InitTypeDef-&gt;GDMA_LlpSrcEn = 1</p>
<p>PGDMA_InitTypeDef-&gt;GDMA_LlpDstEn = 1</p>
</td>
<td><p>Both source and destination data blocks are organized in linked lists,</p>
<p>as shown in <a class="reference internal" href="#mbd-link-source-dest"><span class="std std-ref">Multi-block DMA transfer with linked address for source and destination</span></a>.</p>
</td>
</tr>
</tbody>
</table>
<p>If both the destination and the source are continuous data blocks, multi-block transmission should not be used, and single-block transmission is more appropriate.</p>
<figure class="align-center" id="mbd-source-auto-link-dest">
<a class="reference internal image-reference" href="../../_images/mbd_source_auto_link_dest.png"><img alt="../../_images/mbd_source_auto_link_dest.png" src="../../_images/mbd_source_auto_link_dest.png" style="width: 471.5px; height: 419.0px;" /></a>
<figcaption>
<p><span class="caption-text">Multi-block DMA transfer with source address auto-reloaded and linked list destination address</span><a class="headerlink" href="#mbd-source-auto-link-dest" title="Link to this image"></a></p>
</figcaption>
</figure>
<figure class="align-center" id="mbd-link-source-cont-dest">
<a class="reference internal image-reference" href="../../_images/mbd_link_source_cont_dest.png"><img alt="../../_images/mbd_link_source_cont_dest.png" src="../../_images/mbd_link_source_cont_dest.png" style="width: 483.0px; height: 328.5px;" /></a>
<figcaption>
<p><span class="caption-text">Multi-block DMA transfer with linked list source address and contiguous destination address</span><a class="headerlink" href="#mbd-link-source-cont-dest" title="Link to this image"></a></p>
</figcaption>
</figure>
<figure class="align-center" id="mbd-link-source-dest">
<a class="reference internal image-reference" href="../../_images/mbd_link_source_dest.png"><img alt="../../_images/mbd_link_source_dest.png" src="../../_images/mbd_link_source_dest.png" style="width: 513.6px; height: 402.59999999999997px;" /></a>
<figcaption>
<p><span class="caption-text">Multi-block DMA transfer with linked address for source and destination</span><a class="headerlink" href="#mbd-link-source-dest" title="Link to this image"></a></p>
</figcaption>
</figure>
</section>
</section>
<section id="address-increment-type">
<h3>Address Increment Type<a class="headerlink" href="#address-increment-type" title="Link to this heading"></a></h3>
<section id="source-address-increment">
<h4>Source Address Increment<a class="headerlink" href="#source-address-increment" title="Link to this heading"></a></h4>
<p>There are two modes:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Increment</strong>: Indicates whether to increment the source address on every source transfer. Incrementing is done for alignment to the next <em>CTLx.SRC_TR_WIDTH</em> boundary.</p></li>
<li><p><strong>No change</strong>: If the device is fetching data from a source peripheral FIFO with a fixed address, then set this field to No change.</p></li>
</ul>
</div></blockquote>
</section>
<section id="destination-address-increment">
<h4>Destination Address Increment<a class="headerlink" href="#destination-address-increment" title="Link to this heading"></a></h4>
<p>There are two modes:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Increment</strong>: indicates whether to increment destination address on every destination transfer. Incrementing is done for alignment to the next <em>CTLx.DST_TR_WIDTH</em> boundary.</p></li>
<li><p><strong>No change</strong>: If the device is writing data to a destination peripheral FIFO with a fixed address, then set this field to No change.</p></li>
</ul>
</div></blockquote>
</section>
</section>
<section id="real-time-status-acquisition">
<h3>Real-time Status Acquisition<a class="headerlink" href="#real-time-status-acquisition" title="Link to this heading"></a></h3>
<p>GDMA supports real-time acquisition of the current transmission source address, destination address and the data size that has been transmitted.
Call the corresponding APIs to read.</p>
<div class="admonition note">
<p class="admonition-title">备注</p>
<p>To get the amount of data that has been transferred, the <cite>block_ts</cite> must be greater than 768 at least, and cannot be read in an interrupt function;
otherwise, the value obtained is always 0.</p>
</div>
</section>
<section id="interrupt-type">
<h3>Interrupt Type<a class="headerlink" href="#interrupt-type" title="Link to this heading"></a></h3>
<p>There are several supported interrupt type, these interrupts can be used independently or in combination.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Interrupt type</p></th>
<th class="head"><p>Introduction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>block interrupt</p></td>
<td><p>Triggered by the completion of a data block transfer</p></td>
</tr>
<tr class="row-odd"><td><p>transfer interrupt</p></td>
<td><p>Occurs when all data blocks have been transferred</p></td>
</tr>
<tr class="row-even"><td><p>error interrupt</p></td>
<td><p>There was a transfer error</p></td>
</tr>
</tbody>
</table>
<p>In particular, the transfer-completed condition of the linked list mode is that the pointer of the last data block pointing to the next data block is null.</p>
<div class="admonition note">
<p class="admonition-title">备注</p>
<ul class="simple">
<li><p>In multi-block, when the block in auto-reload mode is interrupted, the data will be transmitted after the interrupt processing function.</p></li>
<li><p>In linked list mode, when the block interruption comes, the data will still continue to be transmitted.</p></li>
</ul>
</div>
</section>
<section id="secure">
<h3>Secure<a class="headerlink" href="#secure" title="Link to this heading"></a></h3>
<p>To start secure transfer, users need to configure the security channel control bit in the register. Access for master interface and slave interface are secure when the secure bit is set. Secure channel can only be configured in secure world. Secure channel can access secure memory and non-secure memory. Non-secure channel can only access non-secure memory.</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">SecureTransfer</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
</pre></div>
</div>
</section>
<section id="suspend-and-abort">
<h3>Suspend and Abort<a class="headerlink" href="#suspend-and-abort" title="Link to this heading"></a></h3>
<p>GDMA supports channel suspend resume and termination.</p>
<ul class="simple">
<li><p>To suspend a channel, just configure <cite>CFGx.CH_SUSP</cite>, but there is no guarantee that the current data transaction is completed. Combined with <cite>CFGx.INACTIVE</cite>, the channel can be safely paused without losing data.</p></li>
<li><p>To resume data transmission after suspension, clear <cite>CFGx.CH_SUSP</cite>.</p></li>
<li><p>To terminate data transfer, <cite>CFGx.INACTIVE</cite> must be continuously polled until this bit is set to 1, then the data transfer can be aborted.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">备注</p>
<p>The following is situation that channels is inactive:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CFGx.INACTIVE</span></code> can only be activated after Memory has been written, and then canceled.</p></li>
<li><p>The data of peripheral is 4bytes, but the FIFO of DMAC is only 2 bytes. There is no writing at this time and <code class="docutils literal notranslate"><span class="pre">CFGx.INACTIVE</span></code> is activated directly.</p></li>
</ul>
</div></blockquote>
</div>
</section>
<section id="priority">
<h3>Priority<a class="headerlink" href="#priority" title="Link to this heading"></a></h3>
<p>GDMA supports two kinds of channel priority:</p>
<ul class="simple">
<li><p>Software: the priority of each channel can be configured in the <code class="docutils literal notranslate"><span class="pre">CFGx.CH_PRIOR</span></code>. The valid value is 0 ~ (<code class="docutils literal notranslate"><span class="pre">DMAC_NUM_CHANNELS</span></code>-1), where 0 is the highest priority value and (<code class="docutils literal notranslate"><span class="pre">DMAC_NUM_CHANNELS</span></code>-1) is the lowest priority value.</p></li>
<li><p>Hardware: if two channel requests have the same software priority level, or if no software priority is configured, the channel with the lower number takes priority over the channel with the higher number. For example, channel 2 takes priority over channel 4.</p></li>
</ul>
</section>
<section id="cache">
<h3>Cache<a class="headerlink" href="#cache" title="Link to this heading"></a></h3>
<p>When DMA slave type is memory, you need to pay attention to cache operation. <code class="docutils literal notranslate"><span class="pre">DCache_CleanInvalidate()</span></code> should be called every time before DMA transmission starts.</p>
<p>The following steps should be added when executing DMA Rx/Tx.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Operation</p></th>
<th class="head"><p>Step</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DMA Rx</p></td>
<td><ol class="arabic">
<li><p>Prepare DST buffer</p></li>
<li><p>Do <code class="xref py py-func docutils literal notranslate"><span class="pre">DCache_CleanInvalidate()</span></code> to avoid cache flush during DMA Rx</p></li>
<li><p>Do DMA Rx configuration</p></li>
<li><p>Trigger DMA Rx interrupt</p></li>
<li><p>Do <code class="xref py py-func docutils literal notranslate"><span class="pre">DCache_Invalidate()</span></code> in Rx Done Handler to clean the old data, to avoid the problem that the data in the cache is inconsistent.</p>
<p>with the data in the memory after Rx done if the CPU read or write allocate the DST buffer during GDMA transmission.</p>
</li>
</ol>
<div class="admonition note">
<p class="admonition-title">备注</p>
<p>During GDMA transmission, it is forbidden to write or cache flush DST buffer. (Taking</p>
<p><code class="docutils literal notranslate"><span class="pre">{SDK}\component\example\peripheral\raw\uart\uart_dma_stream\src\main.c</span></code> for example, <code class="docutils literal notranslate"><span class="pre">uart_recv_string_done</span></code> is DMA Rx Done Interrupt Handler)</p>
</div>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">u32</span><span class="w"> </span><span class="nf">uart_recv_string_done</span><span class="p">(</span><span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
<span class="w">   </span><span class="n">UNUSED</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="w">   </span><span class="c1">// To solve the cache consistency problem, DMA mode needs it</span>
<span class="w">   </span><span class="n">DCache_Invalidate</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">rx_buf</span><span class="p">,</span><span class="w"> </span><span class="n">SRX_BUF_SZ</span><span class="p">);</span>
<span class="w">   </span><span class="n">dma_free</span><span class="p">();</span>
<span class="w">   </span><span class="n">rx_done</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">   </span><span class="k">return</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<ol class="arabic simple" start="6">
<li><p>CPU reads DST buffer</p></li>
</ol>
</td>
</tr>
<tr class="row-odd"><td><p>DMA Tx</p></td>
<td><ol class="arabic simple">
<li><p>CPU prepares SRC buffer data</p></li>
<li><p>Do <code class="xref py py-func docutils literal notranslate"><span class="pre">DCache_CleanInvalidate()</span></code> for SRC buffer to synchronize the data</p></li>
<li><p>Do DMA Tx configuration</p></li>
<li><p>Trigger DMA Tx interrupt</p></li>
</ol>
</td>
</tr>
</tbody>
</table>
<p>Aligning the buffer address with the cache line will reduce the problem of inconsistent cache and memory data,
and details can be referred to Section <a class="reference internal" href="../1_mpu_cache/1_cache_toprst_cn.html#cache-consistency-using-dma"><span class="std std-ref">Cache Consistency When Using DMA</span></a>.</p>
</section>
</section>
<section id="demo-for-single-block">
<h2>Demo for Single Block<a class="headerlink" href="#demo-for-single-block" title="Link to this heading"></a></h2>
<ol class="arabic">
<li><p>Allocate a free channel</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">ch_num</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">GDMA_ChnlAlloc</span><span class="p">(</span><span class="n">gdma</span><span class="p">.</span><span class="n">index</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="n">IRQ_FUN</span><span class="p">)</span><span class="w"> </span><span class="n">Dma_memcpy_int</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">gdma</span><span class="p">),</span><span class="w"> </span><span class="mi">3</span><span class="p">);</span>
</pre></div>
</div>
<p>This function also includes the following operation:</p>
<blockquote>
<div><ul class="simple">
<li><p>Register IRQ handler if use interrupt mode</p></li>
<li><p>Enable NVIC interrupt</p></li>
<li><p>Register the GDMA channel to use</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Configure the interrupt type</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_IsrType</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">TransferType</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ErrType</span><span class="p">);</span>
</pre></div>
</div>
</li>
<li><p>Configure interrupt handling function</p>
<p>Clear the pending interrupt in the interrupt processing function.</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_ClearINT</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_ChNum</span><span class="p">);</span>
</pre></div>
</div>
</li>
<li><p>Configure transfer settings</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcMsize</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">MsizeEight</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcDataWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TrWidthFourBytes</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstMsize</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">MsizeEight</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstDataWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TrWidthFourBytes</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_BlockSize</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">DMA_CPY_LEN</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mi">2</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstInc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IncType</span><span class="p">;</span><span class="w"> </span><span class="c1">// if dst type is peripheral:no change</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcInc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IncType</span><span class="p">;</span><span class="w"> </span><span class="c1">// if src type is peripheral:no change</span>
</pre></div>
</div>
</li>
<li><p>Configure hardware handshake interface if slave is peripheral</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_InitStruct</span><span class="o">-&gt;</span><span class="n">GDMA_SrcHandshakeInterface</span><span class="o">=</span><span class="w"> </span><span class="n">GDMA_HANDSHAKE_INTERFACE_AUDIO_RX</span><span class="p">;</span>
</pre></div>
</div>
<p>or</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_InitStruct</span><span class="o">-&gt;</span><span class="n">GDMA_DstHandshakeInterface</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">GDMA_HANDSHAKE_INTERFACE_AUDIO_TX</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>Configure the transfer address</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcAddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BDSrcTest</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstAddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BDDstTest</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>Program GDMA index, GDMA channel, data width, Msize, transfer direction, address increment mode, hardware handshake interface,</p></li>
<li><p>reload control, interrupt type, block size, multi-block configuration and the source and destination address using the <code class="xref py py-func docutils literal notranslate"><span class="pre">GDMA_Init()</span></code> function.</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_Init</span><span class="p">(</span><span class="n">gdma</span><span class="p">.</span><span class="n">index</span><span class="p">,</span><span class="w"> </span><span class="n">gdma</span><span class="p">.</span><span class="n">ch_num</span><span class="p">,</span><span class="w"> </span><span class="n">PGDMA_InitTypeDef</span><span class="p">);</span>
</pre></div>
</div>
</li>
<li><p>Cache clean invalidate</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">DCache_CleanInvalidate</span><span class="p">();</span>
</pre></div>
</div>
</li>
<li><p>Enable GDMA channel</p></li>
</ol>
<blockquote>
<div><div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_Cmd</span><span class="p">(</span><span class="n">gdma</span><span class="p">.</span><span class="n">index</span><span class="p">,</span><span class="w"> </span><span class="n">gdma</span><span class="p">.</span><span class="n">ch_num</span><span class="p">,</span><span class="w"> </span><span class="n">ENABLE</span><span class="p">);</span>
</pre></div>
</div>
</div></blockquote>
</section>
<section id="demo-for-multi-block">
<h2>Demo for Multi-block<a class="headerlink" href="#demo-for-multi-block" title="Link to this heading"></a></h2>
<p>This example is SRC auto reload, compared with single block, multi-block is different in <a class="reference internal" href="#multi-block-demo-step-2"><span class="std std-ref">Step 2</span></a> to <a class="reference internal" href="#multi-block-demo-step-4"><span class="std std-ref">Step 4</span></a>.</p>
<ol class="arabic">
<li><p>Allocate a free channel</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">ch_num</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">GDMA_ChnlAlloc</span><span class="p">(</span><span class="n">gdma</span><span class="p">.</span><span class="n">index</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="n">IRQ_FUN</span><span class="p">)</span><span class="w"> </span><span class="n">Dma_memcpy_int</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">gdma</span><span class="p">),</span><span class="w"> </span><span class="mi">3</span><span class="p">);</span>
</pre></div>
</div>
<p>This function also includes the following operation:</p>
<blockquote>
<div><ul class="simple">
<li><p>Register IRQ handler if use interrupt mode</p></li>
<li><p>Enable NVIC interrupt</p></li>
<li><p>Register the GDMA channel to use</p></li>
</ul>
</div></blockquote>
</li>
</ol>
<ol class="arabic" id="multi-block-demo-step-2" start="2">
<li><p>Configure the interrupt type</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_IsrType</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">BlockType</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">TransferType</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ErrType</span><span class="p">);</span>
</pre></div>
</div>
</li>
<li><p>Configure interrupt handling function</p>
<ol class="loweralpha">
<li><p>Clear the interrupt.</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_ClearINT</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">GDMA_InitStruct</span><span class="o">-&gt;</span><span class="n">GDMA_ChNum</span><span class="p">);</span>
</pre></div>
</div>
</li>
<li><p>Clear the auto reload mode before the last block starts.</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_ChCleanAutoReload</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">GDMA_InitStruct</span><span class="o">-&gt;</span><span class="n">GDMA_ChNum</span><span class="p">,</span><span class="w"> </span><span class="n">CLEAN_RELOAD_SRC</span><span class="p">);</span>
</pre></div>
</div>
</li>
</ol>
</li>
</ol>
<ol class="arabic" id="multi-block-demo-step-4" start="4">
<li><p>Configure transfer settings</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcMsize</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">MsizeEight</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcDataWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TrWidthFourBytes</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstMsize</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">MsizeEight</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstDataWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TrWidthFourBytes</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_BlockSize</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">DMA_CPY_LEN</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mi">2</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstInc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IncType</span><span class="p">;</span><span class="w"> </span><span class="c1">// If DST type is peripheral: no change</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcInc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IncType</span><span class="p">;</span><span class="w"> </span><span class="c1">// If SRC type is peripheral: no change</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_ReloadSrc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_ReloadDst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>Configure hardware handshake interface if slave is peripheral.</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_InitStruct</span><span class="o">-&gt;</span><span class="n">GDMA_SrcHandshakeInterface</span><span class="o">=</span><span class="w"> </span><span class="n">GDMA_HANDSHAKE_INTERFACE_AUDIO_RX</span><span class="p">;</span>
</pre></div>
</div>
<p>or</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_InitStruct</span><span class="o">-&gt;</span><span class="n">GDMA_DstHandshakeInterface</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">GDMA_HANDSHAKE_INTERFACE_AUDIO_TX</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>Configure the transfer address</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_SrcAddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BDSrcTest</span><span class="p">;</span>
<span class="n">PGDMA_InitTypeDef</span><span class="o">-&gt;</span><span class="n">GDMA_DstAddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BDDstTest</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>Program GDMA index, GDMA channel, data width, Msize, transfer direction, address increment mode, hardware handshake interface,</p>
<p>reload control, interrupt type, block size, multi-block configuration and the source and destination address using the <code class="xref py py-func docutils literal notranslate"><span class="pre">GDMA_Init()</span></code> function.</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_Init</span><span class="p">(</span><span class="n">gdma</span><span class="p">.</span><span class="n">index</span><span class="p">,</span><span class="w"> </span><span class="n">gdma</span><span class="p">.</span><span class="n">ch_num</span><span class="p">,</span><span class="w"> </span><span class="n">PGDMA_InitTypeDef</span><span class="p">);</span>
</pre></div>
</div>
</li>
</ol>
<ol class="arabic simple" start="9">
<li><p>Cache clean invalidate</p></li>
</ol>
<blockquote>
<div><div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">DCache_CleanInvalidate</span><span class="p">();</span>
</pre></div>
</div>
</div></blockquote>
<ol class="arabic simple" start="10">
<li><p>Enable GDMA channel</p></li>
</ol>
<blockquote>
<div><div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">GDMA_Cmd</span><span class="p">(</span><span class="n">gdma</span><span class="p">.</span><span class="n">index</span><span class="p">,</span><span class="w"> </span><span class="n">gdma</span><span class="p">.</span><span class="n">ch_num</span><span class="p">,</span><span class="w"> </span><span class="n">ENABLE</span><span class="p">);</span>
</pre></div>
</div>
</div></blockquote>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="页脚">
        <a href="0_dmac_index_cn.html" class="btn btn-neutral float-left" title="DMA控制器（DMAC）" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="../8_psram/0_psram_index_cn.html" class="btn btn-neutral float-right" title="Pseudo-Static Random Access Memory (PSRAM)" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2025, Realsil。</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用的 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a> 开发.
   

</footer>
        </div>

      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 



</body>
</html>