[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS1220IRVAT production of TEXAS INSTRUMENTS from the text:3.3 V\nThermocoupleAIN0\nAIN1\nAIN2\nAIN3Isothermal \nBlockAINP\nAINN\nLow-Drift \nOscillatorReference \nMUX\nPrecision \nTemperature \nSensorSCLKCSAVDD\nAVSSDOUT/DRDYDINTI Device\nDRDY\nDGNDREFP0 REFN0\nInternal \nReference\nCLK10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nSPI \nInterface3.3 V\n0.1 PF3.3 V\n0.1 PF\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016\nADS1220 4-Channel, 2-kSPS, Low-Power, 24-Bit ADCwithIntegrated PGAandReference\n11Features\n1•Low Current Consumption:\nAsLow as120μA(typ) inDuty-Cycle Mode\n•Wide Supply Range: 2.3Vto5.5V\n•Programmable Gain: 1V/Vto128V/V\n•Programmable Data Rates: Upto2kSPS\n•Upto20-Bits Effective Resolution\n•Simultaneous 50-Hz and60-Hz Rejection at\n20SPS with Single-Cycle Settling Digital Filter\n•Two Differential orFour Single-Ended Inputs\n•Dual Matched Programmable Current Sources:\n10μAto1.5mA\n•Internal 2.048-V Reference: 5ppm/ °C(typ) Drift\n•Internal 2%Accurate Oscillator\n•Internal Temperature Sensor:\n0.5°C(typ) Accuracy\n•SPI-Compatible Interface (Mode 1)\n•Package: 3.5-mm ×3.5-mm ×0.9-mm VQFN\n2Applications\n•Temperature Sensor Measurements:\n–Thermistors\n–Thermocouples\n–Resistance Temperature Detectors (RTDs):\n2-,3-,or4-Wire Types\n•Resistive Bridge Sensor Measurements:\n–Pressure Sensors\n–Strain Gauges\n–Weigh Scales\n•Portable Instrumentation\n•Factory Automation andProcess Control3Description\nThe ADS1220 isaprecision, 24-bit, analog-to-digital\nconverter (ADC) that offers many integrated features\ntoreduce system cost and component count in\napplications measuring small sensor signals. The\ndevice features two differential orfour single-ended\ninputs through aflexible input multiplexer (MUX), a\nlow-noise, programmable gain amplifier (PGA), two\nprogrammable excitation current sources, avoltage\nreference, anoscillator, alow-side switch, and a\nprecision temperature sensor.\nThe device canperform conversions atdata rates up\nto2000 samples-per-second (SPS) with single-cycle\nsettling. At 20 SPS, the digital filter offers\nsimultaneous 50-Hz and 60-Hz rejection fornoisy\nindustrial applications. The internal PGA offers gains\nupto128V/V. This PGA makes theADS1220 ideally-\nsuited for applications measuring small sensor\nsignals, such asresistance temperature detectors\n(RTDs), thermocouples, thermistors, and resistive\nbridge sensors. The device supports measurements\nofpseudo- orfully-differential signals when using the\nPGA. Alternatively, thedevice can beconfigured to\nbypass theinternal PGA while still providing high\ninput impedance and gains upto4V/V, allowing for\nsingle-ended measurements.\nPower consumption isaslow as120 µAwhen\noperating induty-cycle mode with thePGA disabled.\nThe ADS1220 isoffered inaleadless VQFN-16 ora\nTSSOP-16 package and isspecified over a\ntemperature range of–40°Cto+125 °C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS1220VQFN (16) 3.50 mm×3.50 mm\nTSSOP (16) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nK-Type Thermocouple Measurement\n2ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 6\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 7\n6.6 SPITiming Requirements ......................................... 9\n6.7 SPISwitching Characteristics ................................... 9\n6.8 Typical Characteristics ............................................ 10\n7Parameter Measurement Information ................ 16\n7.1 Noise Performance ................................................. 16\n8Detailed Description ............................................ 19\n8.1 Overview ................................................................. 19\n8.2 Functional Block Diagram ....................................... 19\n8.3 Feature Description ................................................. 20\n8.4 Device Functional Modes ........................................ 328.5 Programming ........................................................... 34\n8.6 Register Map........................................................... 39\n9Application andImplementation ........................ 44\n9.1 Application Information ............................................ 44\n9.2 Typical Applications ................................................ 49\n10Power Supply Recommendations ..................... 60\n10.1 Power-Supply Sequencing .................................... 60\n10.2 Power-Supply Ramp Rate .................................... 60\n10.3 Power-Supply Decoupling ..................................... 60\n11Layout ................................................................... 61\n11.1 Layout Guidelines ................................................. 61\n11.2 Layout Example .................................................... 62\n12Device andDocumentation Support ................. 63\n12.1 Documentation Support ........................................ 63\n12.2 Receiving Notification ofDocumentation Updates 63\n12.3 Community Resources .......................................... 63\n12.4 Trademarks ........................................................... 63\n12.5 Electrostatic Discharge Caution ............................ 63\n12.6 Glossary ................................................................ 63\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 63\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(February 2015) toRevision C Page\n•Changed K-Type Thermocouple Measurement figure ........................................................................................................... 1\n•Added footnote 1toPinFunctions table andchanged descriptions ofAIN0/REFP1, AIN1, AIN2, AIN3/REFN1,\nREFN0, andREFP0 pins accordingly .................................................................................................................................... 4\n•Changed Functional Block Diagram figure ........................................................................................................................... 19\n•Changed Bypassing thePGA section .................................................................................................................................. 24\n•Added fourth sentence toTemperature Sensor section ....................................................................................................... 31\n•Changed lastequation inConverting from Digital Codes toTemperature section .............................................................. 31\n•Changed description ofbits5:4inConfiguration Register 2................................................................................................ 42\n•Added Unused Inputs andOutputs section ......................................................................................................................... 47\n•Changed Figure 74............................................................................................................................................................... 49\n•Changed Figure 77............................................................................................................................................................... 52\n•Changed Figure 78............................................................................................................................................................... 55\n•Changed Figure 79............................................................................................................................................................... 56\n•Changed Figure 82............................................................................................................................................................... 58\n•Changed Power Supply Recommendations section: changed Power-Supply Sequencing subsection, added Power-\nSupply Ramp Rate subsection ............................................................................................................................................. 60\n3ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedChanges from Revision A(July 2013) toRevision B Page\n•Added TIDesign, Device Information ,ESD Ratings ,Recommended Operating Conditions ,andSwitching\nCharacteristics tables andApplication andImplementation ,Power Supply Recommendations ,Layout ,Device and\nDocumentation Support ,andMechanical, Packaging, andOrderable Information sections ................................................. 1\n•Changed document title, QFN toVQFN throughout document, Features ,Applications ,Description ,PinConfiguration\nandFunctions ,Parameter Measurement Information ,Feature Description ,Device Functional Modes ,Programming ,\nandRegister Map sections, andfront-page figure ................................................................................................................. 1\n•Deleted Product Family table ................................................................................................................................................ 4\n•Changed format ofAbsolute Maximum Ratings table, added minimum junction temperature specification, changed\ninput current parameter name, andremoved momentary input current specification ............................................................ 5\n•Changed Analog Inputs andVoltage Reference Inputs sections (specification values were notchanged) andadded\nInternal Oscillator section toElectrical Characteristics table .................................................................................................. 7\n•Changed System Performance section: changed VIOparameter name andadded PGA disabled rowtoOffset drift,\nGain error ,andGain driftparameters inSystem Performance section ofElectrical Characteristics table ............................ 7\n•Changed Internal Voltage Reference section: changed Reference driftparameter maximum specification andadded\nLong-term driftparameter inElectrical Characteristics table .................................................................................................. 7\n•Deleted Clock Sources section andchanged Temperature Sensor andPower Supply sections (specification values\nwere notchanged) inElectrical Characteristics table ............................................................................................................. 8\n•Changed Digital Inputs/Outputs section, VILparameter minimum specification inElectrical Characteristics table ............... 8\n•Changed SPITiming Requirements andFigure 1(specification values were notchanged), added SPISwitching\nCharacteristics andFigure 2.................................................................................................................................................. 9\n•Changed format ofTypical Characteristics section (actual curves didnotchange) ............................................................ 10\nChanges from Original (May 2013) toRevision A Page\n•Changed document status toMixed Status; pre-RTM changes made throughout ................................................................ 1\n16151413\n12\n11\n10\n91\n2\n3\n4\n5678CLK\nDGND\nAVSS\nAIN3/REFN1\nAIN2\nREFN0\nREFP0\nAIN1AIN0/REFP1AVDDDVDDDRDYDOUT/DRDYDINSCLKCS\nThermal Pad\nDOUT/DRDY\n16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8CLK\nDGND\nAVSS\nAIN3/REFN1\nAIN2\nREFN0 REFP0AIN1AIN0/REFP1AVDDDVDDDRDYDOUT/DRDYDIN SCLK\nCS\n4ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nRVA Package\n16-Pin VQFN\nTopViewPWPackage\n16-Pin TSSOP\nTopView\n(1) See theUnused Inputs andOutputs section forunused pinconnections.PinFunctions\nPIN\nANALOG ORDIGITAL\nINPUT/OUTPUT DESCRIPTION(1)NAMENO.\nRVA PW\nAIN0/REFP1 9 11 Analog input Analog input 0,positive reference input 1\nAIN1 8 10 Analog input Analog input 1\nAIN2 5 7 Analog input Analog input 2\nAIN3/REFN1 4 6 Analog inputAnalog input 3,negative reference input 1.\nInternal low-side power switch connected between AIN3/REFN1 andAVSS.\nAVDD 10 12 Analog Positive analog power supply\nAVSS 3 5 Analog Negative analog power supply\nCLK 1 3 Digital input External clock source pin.Connect toDGND ifnotused.\nCS 16 2 Digital input Chip select; active low. Connect toDGND ifnotused.\nDGND 2 4 Digital Digital ground\nDIN 14 16 Digital input Serial data input\nDOUT/ DRDY 13 15 Digital output Serial data output combined with data ready; active low\nDRDY 12 14 Digital outputData ready, active low.\nLeave unconnected ortietoDVDD using aweak pull-up resistor ifnotused.\nDVDD 11 13 Digital Positive digital power supply\nREFN0 6 8 Analog input Negative reference input 0\nREFP0 7 9 Analog input Positive reference input 0\nSCLK 15 1 Digital input Serial clock input\nThermal pad — — Thermal power pad. Donotconnect oronly connect toAVSS.\n5ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nPower-supply voltageAVDD toAVSS –0.3 7 V\nDVDD toDGND –0.3 7 V\nAVSS toDGND –2.8 0.3 V\nAnalog input voltage AIN0/REFP1, AIN1, AIN2, AIN3/REFN1, REFP0, REFN0 AVSS –0.3 AVDD +0.3 V\nDigital input voltage CS,SCLK, DIN, DOUT/ DRDY, DRDY, CLK DGND –0.3 DVDD +0.3 V\nInput current Continuous, anypinexcept power supply pins –10 10 mA\nTemperatureJunction, TJ –40 150 °C\nStorage, Tstg –60 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n6ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) AIN PandAIN Ndenote thepositive andnegative inputs ofthePGA. AINx denotes oneofthefour available analog inputs.\nPGA disabled means thelow-noise PGA ispowered down andbypassed. Gains of1,2,and4arestillpossible inthiscase.\nSee theBypassing thePGA section formore information.\n(2) Excluding theeffects ofoffset andgain error.\nLimited to±[(AVDD –AVSS) –0.4V]/Gain, when thePGA isenabled.\n(3) REFPx andREFNx denote oneoftwoavailable differential reference input pairs.6.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nUnipolar analog power supplyAVDD toAVSS 2.3 5.5\nV\nAVSS toDGND –0.1 0 0.1\nBipolar analog power supplyAVDD toDGND 2.3 2.5 2.75\nV\nAVSS toDGND –2.75 –2.5 –2.3\nDigital power supply DVDD toDGND 2.3 5.5 V\nANALOG INPUTS(1)\nVIN Differential input voltage VIN=V(AINP) –V(AINN)(2)–Vref/Gain Vref/Gain V\nV(AINx) Absolute input voltagePGA disabled, gain =1to4 AVSS –0.1 AVDD +0.1 V\nPGA enabled, gain =1to128 See theLow-Noise PGA section\nVCM Common-mode input voltagePGA disabled, gain =1to4 AVSS –0.1 AVDD +0.1 V\nPGA enabled, gain =1to128 See theLow-Noise PGA section\nVOLTAGE REFERENCE INPUTS(3)\nVref Differential reference input voltage Vref=V(REFPx) –V(REFNx) 0.75 2.5 AVDD V\nV(REFNx) Absolute negative reference voltage AVSS –0.1 V(REFPx) –0.75 V\nV(REFPx) Absolute positive reference voltage V(REFNx) +0.75 AVDD +0.1 V\nEXTERNAL CLOCK SOURCE\nf(CLK) External clock frequency 0.5 4.096 4.5 MHz\nDuty cycle 40% 60%\nDIGITAL INPUTS\nInput voltage DGND DVDD V\nTEMPERATURE RANGE\nTA Operating ambient temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report (SPRA953).6.4 Thermal Information\nTHERMAL METRIC(1)ADS1220\nUNIT VQFN (RVA) TSSOP (PW)\n16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 43.4 99.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 47.3 35.2 °C/W\nRθJB Junction-to-board thermal resistance 18.4 44.3 °C/W\nψJT Junction-to-top characterization parameter 0.6 2.4 °C/W\nψJB Junction-to-board characterization parameter 18.4 43.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.0 n/a °C/W\n7ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) PGA disabled means thelow-noise PGA ispowered down andbypassed. Gains of1,2,and4arestillpossible inthiscase.\nSee theBypassing thePGA section formore information.\n(2) Minimum andmaximum values areensured bydesign andcharacterization data.6.5 Electrical Characteristics\nMinimum andmaximum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nAllspecifications areatAVDD =3.3V,AVSS =0V,DVDD =3.3V,PGA enabled, DR=20SPS, andexternal Vref=2.5V\n(unless otherwise noted).(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nAbsolute input current See theTypical Characteristics\nDifferential input current See theTypical Characteristics\nSYSTEM PERFORMANCE\nResolution (nomissing codes) 24 Bits\nDR Data rateNormal mode 20,45,90,175, 330, 600, 1000\nSPS Duty-cycle mode 5,11.25, 22.5, 44,82.5, 150, 250\nTurbo mode 40,90,180, 350, 660, 1200, 2000\nNoise (input-referred) See theNoise Performance section\nINL Integral nonlinearity Gain =1to128, VCM=0.5AVDD, best fit(2)–15 ±6 15 ppm FSR\nVIO Input offset voltagePGA disabled, gain =1to4,differential inputs ±4\nµV Gain =1,differential inputs, TA=25°C –30 ±4 30\nGain =2to128, differential inputs ±4\nOffset driftPGA disabled, gain =1to4 0.25\nµV/°C Gain =1to128, TA=–40°Cto+85°C(2)0.08 0.3\nGain =1to128 0.25\nOffset match Match between anytwoinputs ±20 µV\nGain errorPGA disabled, gain =1to4 ±0.015%\nGain =1to128, TA=25°C –0.1% ±0.015% 0.1%\nGain driftPGA disabled, gain =1to4 1\nppm/ °C\nGain =1to128(2)1 4\nNMRR Normal-mode rejection ratio(2)50Hz±3%,DR=20SPS, external CLK,\n50/60 bit=10105\ndB60Hz±3%,DR=20SPS, external CLK,\n50/60 bit=11105\n50Hzor60Hz±3%,DR=20SPS,\nexternal CLK, 50/60 bit=0190\nCMRR Common-mode rejection ratioAtdc,gain =1 90 105\ndB f(CM)=50Hz,DR=2000 SPS(2)95 115\nf(CM)=60Hz,DR=2000 SPS(2)95 115\nPSRR Power-supply rejection ratioAVDD atdc,VCM=0.5AVDD, gain =1 80 105\ndB\nDVDD atdc,VCM=0.5AVDD, gain =1(2)100 115\nINTERNAL VOLTAGE REFERENCE\nInitial accuracy TA=25°C 2.045 2.048 2.051 V\nReference drift(2)5 30 ppm/ °C\nLong-term drift 1000 hours 110 ppm\nVOLTAGE REFERENCE INPUTS\nReference input current REFP0 =Vref,REFN0 =AVSS ±10 nA\nINTERNAL OSCILLATOR\nInternal oscillator accuracy Normal mode –2% ±1% 2%\n8ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nMinimum andmaximum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nAllspecifications areatAVDD =3.3V,AVSS =0V,DVDD =3.3V,PGA enabled, DR=20SPS, andexternal Vref=2.5V\n(unless otherwise noted).(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(3) Internal voltage reference selected, internal oscillator enabled, IDACs turned off,andcontinuous conversion mode.\nAnalog supply current increases by70µA,typ(normal mode, turbo mode) when selecting anexternal reference.\nAnalog supply current increases by190µA(typ) when enabling theIDACs (excludes theactual IDAC current).EXCITATION CURRENT SOURCES (IDACs)\nCurrent settings 10,50,100, 250, 500, 1000, 1500 µA\nCompliance voltage Allcurrent settings AVDD –0.9 V\nAccuracy Allcurrent settings, each IDAC –6% ±1% 6%\nCurrent match Between IDACs (notvalid for10-µAsetting) ±0.3%\nTemperature drift Each IDAC (notvalid for10-µAsetting) 50 ppm/ °C\nTemperature driftmatching Between IDACs (notvalid for10-µAsetting) 10 ppm/ °C\nTEMPERATURE SENSOR\nConversion resolution 14 Bits\nTemperature resolution 0.03125 °C\nAccuracyTA=0°Cto+75°C –0.5 ±0.25 0.5\n°C\nTA=–40°Cto+125 °C –1 ±0.5 1\nAccuracy vsanalog supply voltage 0.0625 0.25 °C/V\nLOW-SIDE POWER SWITCH\nRON On-resistance 3.5 5.5 Ω\nCurrent through switch 30 mA\nDIGITAL INPUTS/OUTPUTS\nVIH High-level input voltage 0.7DVDD DVDD V\nVIL Low-level input voltage DGND 0.3DVDD V\nVOH High-level output voltage IOH=3mA 0.8DVDD V\nVOL Low-level output voltage IOL=3mA 0.2DVDD V\nIH Input leakage, high VIH=5.5V –10 10 µA\nIL Input leakage, low VIL=DGND –10 10 µA\nPOWER SUPPLY\nIAVDD Analog supply current(3)Power-down mode 0.1 3\nµADuty-cycle mode, PGA disabled 65\nDuty-cycle mode, gain =1to16 95\nDuty-cycle mode, gain =32 115\nDuty-cycle mode, gain =64,128 135\nNormal mode, PGA disabled 240\nNormal mode, gain =1to16 340 490\nNormal mode, gain =32 425\nNormal mode, gain =64,128 510\nTurbo mode, PGA disabled 360\nTurbo mode, gain =1to16 540\nTurbo mode, gain =32 715\nTurbo mode, gain =64,128 890\nIDVDD Digital supply current(3)Power-down mode 0.3 5\nµADuty-cycle mode 55\nNormal mode 75 110\nTurbo mode 95\nPD Power dissipation(3)Duty-cycle mode, PGA disabled 0.4\nmW Normal mode, gain =1to16 1.4\nTurbo mode, gain =1to16 2.1\nHi-Z Hi-ZCS\nSCLK\nDOUT/DRDYtp(CSDO) tp(SCDO) tp(CSDOZ)\nCS\nSCLK\nDINttd(CSSC)t ttc(SC)t ttd(SCCS)ttw(CSH)\ntw(SCH)\ntw(SCL) tsu(DI) th(DI)\n9ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) CScanbetiedlowpermanently incase theserial busisnotshared with anyother device.\n(2) See theSPITimeout section formore information.\nt(MOD) =1/f(MOD) .Modulator frequency f(MOD) =256kHz (normal mode, duty-cycle mode) and512kHz (turbo mode), when using the\ninternal oscillator oranexternal 4.096-MHz clock.6.6 SPITiming Requirements\nover operating ambient temperature range andDVDD =2.3Vto5.5V(unless otherwise noted)\nMIN MAX UNIT\ntd(CSSC) Delay time, CSfalling edge tofirstSCLK rising edge(1)50 ns\ntd(SCCS) Delay time, final SCLK falling edge toCSrising edge 25 ns\ntw(CSH) Pulse duration, CShigh 50 ns\ntc(SC) SCLK period 150 ns\ntw(SCH) Pulse duration, SCLK high 60 ns\ntw(SCL) Pulse duration, SCLK low 60 ns\ntsu(DI) Setup time, DINvalid before SCLK falling edge 50 ns\nth(DI) Hold time, DINvalid after SCLK falling edge 25 ns\nSPItimeout(2)Normal mode, duty-cycle mode 13955 t(MOD)\nTurbo mode 27910 t(MOD)\nNOTE: Single-byte communication isshown. Actual communication may bemultiple bytes.\nFigure 1.Serial Interface Timing Requirements\n6.7 SPISwitching Characteristics\nover operating ambient temperature range, DVDD =2.3Vto5.5V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntp(CSDO)Propagation delay time,\nCSfalling edge toDOUT drivenDOUT load =20pF||10kΩtoDGND 50 ns\ntp(SCDO)Propagation delay time,\nSCLK rising edge tovalid new DOUTDOUT load =20pF||10kΩtoDGND 0 50 ns\ntp(CSDOZ)Propagation delay time,\nCSrising edge toDOUT high impedanceDOUT load =20pF||10kΩtoDGND 50 ns\nNOTE: Single-byte communication isshown. Actual communication may bemultiple bytes.\nFigure 2.Serial Interface Switching Characteristics\n±15 ±10 ±5 051015\n±100 ±75 ±50 ±25 0 25 50 75 100INL (ppm of FS) \nVIN (% of FS) Gain = 1\nGain = 32\nPGA Disabled\nC025 \n±15 ±10 ±5 051015\n±100 ±75 ±50 ±25 0 25 50 75 100INL (ppm of FS) \nVIN (% of FS) Gain = 1\nGain = 32\nPGA Disabled\nC029 \n0100200300400500\n±40 ±20 0 20 40 60 80 100 120Gain Error (ppm of FS) \nTemperature ( \x83C) Gain = 1\nGain = 128\nPGA Disabled\nC019 \n0100200300400500\n±40 ±20 0 20 40 60 80 100 120Gain Error (ppm of FS) \nTemperature ( \x83C) Gain = 1\nGain = 128\nPGA Disabled\nC020 \n±10 010203040\n±40 ±20 0 20 40 60 80 100 120Offset Voltage (µV) \nTemperature ( \x83C) Gain = 1\nGain = 128\nPGA Disabled\nC017 \n±10 010203040\n±40 ±20 0 20 40 60 80 100 120Offset Voltage (µV) \nTemperature ( \x83C) Gain = 1\nGain = 128\nPGA Disabled\nC018 \n10ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated6.8 Typical Characteristics\nAtTA=25°C,AVDD =3.3V,AVSS =0V,andPGA enabled using external Vref=2.5V(unless otherwise noted).\nAVDD =3.3V\nFigure 3.Input-Referred Offset Voltage vsTemperatureAVDD =5.0V\nFigure 4.Input-Referred Offset Voltage vsTemperature\nAVDD =3.3V\nFigure 5.Gain Error vsTemperatureAVDD =5.0V\nFigure 6.Gain Error vsTemperature\nAVDD =3.3V,external 2.5-V reference, normal mode\nFigure 7.Integral Nonlinearity vs\nDifferential Input SignalAVDD =5.0V,external 2.5-V reference, normal mode\nFigure 8.Integral Nonlinearity vs\nDifferential Input Signal\n±1.00 ±0.75 ±0.50 ±0.25 0.000.250.500.751.00\n±40 ±20 0 20 40 60 80 100 120Frequency Error (%) \nTemperature ( \x83C) C002 \n±160 ±140 ±120 ±100 ±80 ±60 ±40 ±20 0\n0.1 1 10 100 1000PSRR (dB) \nFrequency (kHz) Gain = 1\nGain = 128\nC016 \n02004006008001000\n2.045 2.046 2.047 2.048 2.049 2.050 2.051Counts Initial Reference Voltage (V) C042 \n2.0452.0462.0472.0482.0492.0502.051\n±40 ±20 0 20 40 60 80 100 120Reference Voltage (V) \nTemperature ( \x83C) AVDD = 3.3 V\nAVDD = 5.0 V\nC021 \n±20 ±15 ±10 ±5 05101520\n±100 ±75 ±50 ±25 0 25 50 75 100INL (ppm of FS) \nVIN (% of FS) Gain = 1\nGain = 32\nPGA Disabled\nC043 \n±20 ±15 ±10 ±5 05101520\n±100 ±75 ±50 ±25 0 25 50 75 100INL (ppm of FS) \nVIN (% of FS) Gain = 1\nGain = 32\nPGA Disabled\nC044 \n11ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =3.3V,AVSS =0V,andPGA enabled using external Vref=2.5V(unless otherwise noted).\nAVDD =3.3V,internal reference, normal mode\nFigure 9.Integral Nonlinearity vs\nDifferential Input SignalAVDD =5.0V,internal reference, normal mode\nFigure 10.Integral Nonlinearity vs\nDifferential Input Signal\nTA=25°C,data from 5490 devices\nFigure 11.Internal Reference Voltage Histogram Figure 12.Internal Reference Voltage vsTemperature\nDVDD =3.3V,normal mode\nFigure 13.Internal Oscillator Accuracy vsTemperature Figure 14.AVDD Power-Supply Rejection Ratio vs\nFrequency\n±60 ±40 ±20 02040\n±2.0 ±1.5 ±1.0 ±0.5 0.0 0.5 1.0 1.5 2.0Differential Input Current (nA) \nDifferential  Input Voltage VIN (V) Ta = ±40\x83C \nTa = 25°C\nTa = 85°C\nTa = 125°C\nC038 \n±60 ±40 ±20 02040\n±2.0 ±1.5 ±1.0 ±0.5 0.0 0.5 1.0 1.5 2.0Differential Input Current (nA) \nDifferential  Input Voltage VIN (V) Ta = ±40\x83C \nTa = 25°C\nTa = 85°C\nTa = 125°C\nC039 \n±50 ±40 ±30 ±20 ±10 01020\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC032 \n±250 ±200 ±150 ±100 ±50 050100\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC033 \n±15 ±10 ±5 051015\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC030 \n±15 ±10 ±5 051015\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC031 \n12ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =3.3V,AVSS =0V,andPGA enabled using external Vref=2.5V(unless otherwise noted).\nAVDD =3.3V,PGA enabled, TA=–40°C\nFigure 15.Absolute Input Current vs\nAbsolute Input VoltageAVDD =3.3V,PGA enabled, TA=25°C\nFigure 16.Absolute Input Current vs\nAbsolute Input Voltage\nAVDD =3.3V,PGA enabled, TA=85°C\nFigure 17.Absolute Input Current vs\nAbsolute Input VoltageAVDD =3.3V,PGA enabled, TA=125°C\nFigure 18.Absolute Input Current vs\nAbsolute Input Voltage\nAVDD =3.3V,PGA enabled, AIN P=AIN0, AIN N=AIN1\nFigure 19.Differential Input Current vs\nDifferential Input VoltageAVDD =3.3V,PGA enabled, AIN P=AIN3, AIN N=AIN2\nFigure 20.Differential Input Current vs\nDifferential Input Voltage\n±60 ±40 ±20 02040\n±2.0 ±1.5 ±1.0 ±0.5 0.0 0.5 1.0 1.5 2.0Differential Input Current (nA) \nDifferential  Input Voltage VIN (V) Ta = ±40\x83C \nTa = 25°C\nTa = 85°C\nTa = 125°C\nC040 \n±60 ±40 ±20 02040\n±2.0 ±1.5 ±1.0 ±0.5 0.0 0.5 1.0 1.5 2.0Differential Input Current (nA) \nDifferential  Input Voltage VIN (V) Ta = ±40\x83C \nTa = 25°C\nTa = 85°C\nTa = 125°C\nC041 \n±50 ±40 ±30 ±20 ±10 01020\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC036 \n±250 ±200 ±150 ±100 ±50 050100\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC037 \n±15 ±10 ±5 051015\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC034 \n±15 ±10 ±5 051015\n0.5 1.0 1.5 2.0 2.5 3.0Absolute Input Current (nA) \nAbsolute Input Voltage V(AINx) (V) AIN0\nAIN1\nAIN2\nAIN3\nC035 \n13ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =3.3V,AVSS =0V,andPGA enabled using external Vref=2.5V(unless otherwise noted).\nAVDD =3.3V,PGA disabled, TA=–40°C\nFigure 21.Absolute Input Current vs\nAbsolute Input VoltageAVDD =3.3V,PGA disabled, TA=25°C\nFigure 22.Absolute Input Current vs\nAbsolute Input Voltage\nAVDD =3.3V,PGA disabled, TA=85°C\nFigure 23.Absolute Input Current vs\nAbsolute Input VoltageAVDD =3.3V,PGA disabled, TA=125°C\nFigure 24.Absolute Input Current vs\nAbsolute Input Voltage\nAVDD =3.3V,PGA disabled, AIN P=AIN0, AIN N=AIN1\nFigure 25.Differential Input Current vs\nDifferential Input VoltageAVDD =3.3V,PGA disabled, AIN P=AIN3, AIN N=AIN2\nFigure 26.Differential Input Current vs\nDifferential Input Voltage\n02004006008001000\n±40 ±20 0 20 40 60 80 100 120IAVDD (µA) \nTemperature ( \x83C) Gain = 64, 128\nGain = 1 to 16\nPGA Disabled\nC012 \n0255075100125150\n±40 ±20 0 20 40 60 80 100 120IAVDD (µA) \nTemperature ( \x83C) Gain = 64, 128\nGain = 1 to 16\nPGA Disabled\nC013 \n±1.00 ±0.75 ±0.50 ±0.25 0.000.250.500.751.00\n±40 ±20 0 20 40 60 80 100 120IDAC Matching Error (%) \nTemperature ( \x83C) IDAC = 1000 µA\nIDAC = 500 µA\nIDAC = 100 µA\nC007 \n0100200300400500600\n±40 ±20 0 20 40 60 80 100 120IAVDD (µA) \nTemperature ( \x83C) Gain = 64, 128\nGain = 1 to 16\nPGA Disabled\nC011 \n±6 ±4 ±2 0246\n0.5 0.6 0.7 0.8 0.9 1.0IDAC Error (%) \nCompliance Voltage (V) IDAC = 1000 µA\nIDAC = 500 µA\nIDAC = 100 µA\nC006 \n±6 ±4 ±2 0246\n±40 ±20 0 20 40 60 80 100 120Absolute IDAC Error (%) \nTemperature ( \x83C) C005 \n14ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =3.3V,AVSS =0V,andPGA enabled using external Vref=2.5V(unless otherwise noted).\nFigure 27.IDAC Accuracy vsCompliance Voltage Figure 28.IDAC Accuracy vsTemperature\nFigure 29.IDAC Matching vsTemperatureAVDD =3.3V,internal reference, normal mode\nFigure 30.IAVDD vsTemperature\nAVDD =3.3V,internal reference, turbo mode\nFigure 31.IAVDD vsTemperatureAVDD =3.3V,internal reference, duty-cycle mode\nFigure 32.IAVDD vsTemperature\n0123456\n±40 ±20 0 20 40 60 80 100 120RON (\r\x0c \nTemperature ( \x83C) AVDD = 2.3 V\nAVDD = 3.3 V\nAVDD = 5.0 V\nC001 \n020406080100120\n±40 ±20 0 20 40 60 80 100 120IDVDD (µA) \nTemperature ( \x83C) Turbo Mode\nNormal Mode\nDuty-Cycle Mode\nC014 \n±1.00 ±0.75 ±0.50 ±0.25 0.000.250.500.751.00\n±40 ±20 0 20 40 60 80 100 120Temperature Error ( \x83C) \nTemperature ( \x83C) Mean + 61 \nMean\nMean - 61 \nC015 \n0100200300400500600\n2.5 3.0 3.5 4.0 4.5 5.0 5.5IAVDD (µA) \nAVDD (V) Gain = 64, 128\nGain = 1 to 16\nPGA Disabled\nC004 \n020406080100120\n2.5 3.0 3.5 4.0 4.5 5.0 5.5IDVDD (µA) \nDVDD (V) Turbo Mode\nNormal Mode\nDuty-Cycle Mode\nC010 \n15ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,AVDD =3.3V,AVSS =0V,andPGA enabled using external Vref=2.5V(unless otherwise noted).\nNormal mode, internal reference\nFigure 33.IAVDD vsAVDD Figure 34.IDVDD vsDVDD\nDVDD =3.3V\nFigure 35.IDVDD vsTemperature Figure 36.Internal Temperature Sensor Accuracy vs\nTemperature\nFigure 37.Low-Side Power Switch RONvsTemperature\n16ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated7Parameter Measurement Information\n7.1 Noise Performance\nDelta-sigma (ΔΣ)analog-to-digital converters (ADCs) arebased ontheprinciple ofoversampling. The input\nsignal ofaΔΣADC issampled atahigh frequency (modulator frequency) and subsequently filtered and\ndecimated inthedigital domain toyield aconversion result attherespective output data rate. The ratio between\nmodulator frequency and output data rate iscalled oversampling ratio (OSR). Byincreasing theOSR, and thus\nreducing theoutput data rate, thenoise performance oftheADC canbeoptimized. Inother words, theinput-\nreferred noise drops when reducing theoutput data rate because more samples oftheinternal modulator are\naveraged toyield one conversion result. Increasing thegain also reduces theinput-referred noise, which is\nparticularly useful when measuring low-level signals.\nTable 1toTable 8summarize the device noise performance. Data are representative oftypical noise\nperformance atTA=25°Cusing theinternal 2.048-V reference. Data shown aretheresult ofaveraging readings\nfrom asingle device over atime period ofapproximately 0.75 seconds and aremeasured with theinputs\ninternally shorted together. Table 1,Table 3,Table 5andTable 7listtheinput-referred noise inunits ofμVRMSfor\ntheconditions shown. Note thatµVPPvalues areshown inparenthesis. Table 2,Table 4,Table 6andTable 8list\nthecorresponding data ineffective number ofbits(ENOB) calculated fromμVRMSvalues using Equation 1.Note\nthatnoise-free bitscalculated from peak-to-peak noise values using Equation 2areshown inparenthesis.\nTheinput-referred noise (Table 1,Table 3,Table 5andTable 7)only changes marginally when using anexternal\nlow-noise reference, such astheREF5020 .Tocalculate ENOB numbers and noise-free bits when using a\nreference voltage other than 2.048 V,useEquation 1toEquation 3:\nENOB =ln(Full-Scale Range /VRMS-Noise )/ln(2) (1)\nNoise-Free Bits=ln(Full-Scale Range /VPP-Noise )/ln(2) (2)\nFull-Scale Range =2·Vref/Gain (3)\nTable 1.Noise inμVRMS(μVPP)\natAVDD =3.3V,AVSS =0V,Normal Mode, andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n20 3.71 (13.67) 1.54 (5.37) 1.15 (4.15) 0.80 (3.36) 0.35 (1.16) 0.23 (0.73) 0.10 (0.35) 0.09 (0.41)\n45 7.36 (29.54) 2.93 (13.06) 1.71 (9.28) 0.88 (4.06) 0.50 (2.26) 0.29 (1.49) 0.19 (0.82) 0.12 (0.51)\n90 10.55 (47.36) 4.50 (20.75) 2.43 (11.35) 1.51 (6.65) 0.65 (3.62) 0.42 (2.14) 0.27 (1.22) 0.18 (0.85)\n175 11.90 (63.72) 6.45 (34.06) 3.26 (17.76) 1.82 (11.20) 1.01 (5.13) 0.57 (3.09) 0.34 (2.14) 0.26 (1.60)\n330 19.19 (106.93) 9.38 (50.78) 4.25 (26.25) 2.68 (14.13) 1.45 (7.52) 0.79 (4.66) 0.50 (2.69) 0.34 (1.99)\n600 24.78 (151.61) 13.35 (72.27) 6.68 (39.43) 3.66 (19.26) 2.10 (12.77) 1.14 (6.87) 0.70 (4.76) 0.55 (3.34)\n1000 37.53 (227.29) 18.87 (122.68) 9.53 (58.53) 5.37 (31.52) 2.95 (18.08) 1.65 (10.71) 1.03 (6.52) 0.70 (4.01)\nTable 2.ENOB from RMS Noise (Noise-Free Bits from Peak-to-Peak Noise)\natAVDD =3.3V,AVSS =0V,Normal Mode, andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n20 20.08 (18.19) 20.34 (18.54) 19.76 (17.91) 19.28 (17.22) 19.48 (17.75) 19.10 (17.42) 19.33 (17.49) 18.49 (16.26)\n45 19.09 (17.08) 19.42 (17.26) 19.19 (16.75) 19.15 (16.94) 18.95 (16.79) 18.74 (16.39) 18.38 (16.25) 18.00 (15.49)\n90 18.57 (16.40) 18.80 (16.59) 18.68 (16.46) 18.37 (16.23) 18.60 (16.11) 18.20 (15.87) 17.87 (15.67) 17.44 (15.20)\n175 18.39 (15.97) 18.28 (15.88) 18.26 (15.82) 18.10 (15.48) 17.96 (15.61) 17.78 (15.34) 17.53 (14.87) 16.91 (14.29)\n330 17.70 (15.23) 17.74 (15.30) 17.88 (15.25) 17.54 (15.15) 17.43 (15.05) 17.30 (14.74) 16.96 (14.54) 16.50 (13.97)\n600 17.33 (14.72) 17.23 (14.79) 17.23 (14.66) 17.09 (14.70) 16.89 (14.29) 16.77 (14.18) 16.48 (13.72) 15.83 (13.23)\n1000 16.74 (14.14) 16.73 (14.03) 16.71 (14.09) 16.54 (13.99) 16.41 (13.79) 16.25 (13.54) 15.92 (13.26) 15.49 (12.96)\n17ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTable 3.Noise inμVRMS(μVPP)with PGA Disabled\natAVDD =3.3V,AVSS =0V,Normal Mode, andInternal Reference =2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n20 3.89 (13.43) 1.85 (6.84) 1.26 (3.91)\n45 6.97 (31.98) 2.94 (12.94) 1.41 (5.62)\n90 8.50 (42.48) 4.49 (18.92) 2.07 (9.95)\n175 12.99 (65.92) 6.24 (35.40) 3.04 (18.92)\n330 18.18 (94.24) 8.12 (50.17) 4.71 (28.75)\n600 25.29 (138.67) 12.77 (78.13) 6.27 (39.79)\n1000 38.04 (260.50) 18.40 (120.97) 9.48 (63.72)\nTable 4.ENOB from RMS Noise (Noise-Free Bits from Peak-to-Peak Noise) with PGA Disabled\natAVDD =3.3V,AVSS =0V,Normal Mode, andInternal Reference =2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n20 20.01 (18.22) 20.08 (18.19) 19.63 (18.00)\n45 19.61 (16.97) 19.41 (17.27) 19.47 (17.48)\n90 18.88 (16.56) 18.80 (16.72) 18.91 (16.65)\n175 18.27 (15.92) 18.32 (15.82) 18.36 (15.72)\n330 17.78 (15.41) 17.94 (15.32) 17.73 (15.12)\n600 17.31 (14.85) 17.29 (14.68) 17.32 (14.65)\n1000 16.72 (13.94) 16.76 (14.05) 16.72 (13.97)\nTable 5.Noise inμVRMS(μVPP)\natAVDD =3.3V,AVSS =0V,Turbo Mode, andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n40 4.56 (24.17) 2.40 (11.35) 1.22 (4.94) 0.71 (2.84) 0.35 (1.60) 0.19 (0.85) 0.16 (0.71) 0.09 (0.55)\n90 5.74 (25.88) 2.97 (14.40) 1.47 (5.80) 1.13 (5.52) 0.50 (2.67) 0.32 (1.32) 0.23 (1.13) 0.15 (0.69)\n180 8.49 (46.88) 4.66 (21.36) 2.30 (12.88) 1.24 (7.23) 0.72 (4.82) 0.42 (2.57) 0.28 (1.47) 0.24 (1.34)\n350 13.42 (84.72) 5.86 (40.04) 3.39 (19.04) 1.88 (10.13) 1.05 (6.15) 0.64 (3.59) 0.43 (2.29) 0.28 (1.39)\n660 17.09 (120.36) 9.34 (47.36) 4.81 (27.83) 2.97 (17.36) 1.54 (10.21) 0.82 (4.43) 0.58 (3.67) 0.41 (2.93)\n1200 25.71 (162.35) 12.31 (85.94) 6.81 (44.01) 3.72 (21.55) 2.09 (15.14) 1.23 (7.58) 0.80 (5.31) 0.57 (3.51)\n2000 36.23 (265.14) 18.24 (127.32) 9.24 (65.43) 5.49 (37.02) 2.89 (18.89) 1.77 (12.00) 1.13 (7.60) 0.82 (5.81)\nTable 6.ENOB from RMS Noise (Noise-Free Bits from Peak-to-Peak Noise)\natAVDD =3.3V,AVSS =0V,Turbo Mode, andInternal Reference =2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n40 19.78 (17.37) 19.71 (17.46) 19.68 (17.66) 19.45 (17.46) 19.47 (17.29) 19.37 (17.21) 18.65 (16.46) 18.40 (15.83)\n90 19.45 (17.27) 19.39 (17.12) 19.41 (17.43) 18.79 (16.50) 18.97 (16.55) 18.62 (16.57) 18.11 (15.80) 17.75 (15.49)\n180 18.88 (16.42) 18.75 (16.55) 18.76 (16.28) 18.65 (16.11) 18.43 (15.70) 18.23 (15.60) 17.79 (15.41) 17.05 (14.54)\n350 18.22 (15.56) 18.42 (15.64) 18.21 (15.71) 18.05 (15.62) 17.89 (15.35) 17.62 (15.12) 17.20 (14.77) 16.78 (14.49)\n660 17.87 (15.05) 17.74 (15.40) 17.70 (15.17) 17.39 (14.85) 17.34 (14.61) 17.25 (14.82) 16.75 (14.09) 16.25 (13.42)\n1200 17.28 (14.62) 17.34 (14.54) 17.20 (14.51) 17.07 (14.54) 16.90 (14.05) 16.67 (14.04) 16.28 (13.56) 15.77 (13.15)\n2000 16.79 (13.92) 16.78 (13.97) 16.76 (13.93) 16.51 (13.76) 16.44 (13.73) 16.14 (13.38) 15.79 (13.04) 15.25 (12.43)\n18ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTable 7.Noise inμVRMS(μVPP)with PGA Disabled\natAVDD =3.3V,AVSS =0V,Turbo Mode, andInternal Reference =2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n40 4.22 (22.46) 2.30 (10.74) 0.93 (3.91)\n90 6.57 (31.01) 3.53 (14.28) 1.59 (6.84)\n180 8.41 (55.66) 4.30 (22.09) 2.31 (14.59)\n350 12.68 (75.20) 6.02 (34.18) 3.22 (17.64)\n660 17.81 (111.08) 9.06 (56.76) 4.24 (27.47)\n1200 25.43 (176.03) 12.70 (89.23) 6.28 (40.95)\n2000 36.11 (250.98) 17.30 (131.35) 8.77 (68.18)\nTable 8.ENOB from RMS Noise (Noise-Free Bits from Peak-to-Peak Noise) with PGA Disabled\natAVDD =3.3V,AVSS =0V,Turbo Mode, andInternal Reference =2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n40 19.89 (17.48) 19.76 (17.54) 20.07 (18.00)\n90 19.25 (17.01) 19.15 (17.13) 19.29 (17.19)\n180 18.89 (16.17) 18.86 (16.50) 18.76 (16.10)\n350 18.30 (15.73) 18.38 (15.87) 18.28 (15.83)\n660 17.81 (15.17) 17.79 (15.14) 17.88 (15.19)\n1200 17.30 (14.51) 17.30 (14.49) 17.31 (14.61)\n2000 16.79 (13.99) 16.85 (13.93) 16.83 (13.87)\nAINP\nAINN\nLow-Drift \nOscillatorReference \nMUX\nPrecision \nTemperature \nSensorAIN0/REFP1\nAIN1\nAIN2\nAIN3/REFN1SCLKCSAVDD\nAVSSDOUT/DRDYDINTI Device\nDRDY\nDGNDREFP0 REFN0\nInternal \nReference\nCLK10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nSPI \nInterface\nCopyright © 2016, Texas Instruments Incorporated\n19ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe ADS1220 isasmall, low-power, 24-bit,ΔΣADC thatoffers many integrated features toreduce system cost\nandcomponent count inapplications measuring small sensor signals.\nInaddition totheΔΣADC core and single-cycle settling digital filter, thedevice offers alow-noise, high input\nimpedance, programmable gain amplifier (PGA), aninternal voltage reference, andaclock oscillator. The device\nalso integrates ahighly linear and accurate temperature sensor aswell astwomatched programmable current\nsources (IDACs) forsensor excitation. Allofthese features areintended toreduce therequired external circuitry\nintypical sensor applications and improve overall system performance. Anadditional low-side power switch\neases thedesign oflow-power bridge sensor applications. The device isfully configured through four registers\nand controlled bysixcommands through amode 1SPI-compatible interface. The Functional Block Diagram\nsection shows thedevice functional block diagram.\nThe ADS1220 ADC measures adifferential signal, VIN,which isthedifference involtage between nodes AIN P\nand AIN N.The converter core consists ofadifferential, switched-capacitor, ΔΣmodulator followed byadigital\nfilter. The digital filter receives ahigh-speed bitstream from themodulator andoutputs acode proportional tothe\ninput voltage. This architecture results inavery strong attenuation ofanycommon-mode signal.\nThe device has twoavailable conversion modes: single-shot and continuous conversion mode. Insingle-shot\nmode, theADC performs oneconversion oftheinput signal upon request andstores thevalue inaninternal data\nbuffer. The device then enters alow-power state tosave power. Single-shot mode isintended toprovide\nsignificant power savings insystems that require only periodic conversions, orwhen there arelong idleperiods\nbetween conversions. Incontinuous conversion mode, theADC automatically begins aconversion oftheinput\nsignal assoon astheprevious conversion iscompleted. New data areavailable attheprogrammed data rate.\nData canberead atanytime without concern ofdata corruption andalways reflect themost recently completed\nconversion.\n8.2 Functional Block Diagram\nAVDD\nBurnout Current Source (10 µA)\nAVSSBurnout Current Source (10 µA)To ADCAINP\nAINNAIN0/REFP1\nAIN1\nAVSSAVDD AVSS\nAVDD AVSS\nAIN2\nAIN3/REFN1AVDD AVSS\nAVDD AVSS\nREFP0\nREFN0AVDD AVSS\nAVDD AVSSAVDD AVDD\nIDAC1 IDAC2System Monitors\n(V(REFPx) ± V(REFNx)) / 4\n(AVDD ± AVSS) / 4\n(AVDD + AVSS) / 2\nPGA\n20ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Multiplexer\nThe device contains avery flexible input multiplexer, asshown inFigure 38.Either four single-ended signals, two\ndifferential signals, oracombination oftwosingle-ended signals and one differential signal can bemeasured.\nThe multiplexer isconfigured byfour bits(MUX[3:0]) intheconfiguration register. When single-ended signals are\nmeasured, thenegative ADC input (AIN N)isinternally connected toAVSS byaswitch within themultiplexer. For\nsystem-monitoring purposes, theanalog supply (AVDD –AVSS) /4orthecurrently-selected external reference\nvoltage (V(REFPx) –V(REFNx) )/4canbeselected asinputs totheADC. Themultiplexer also offers thepossibility to\nroute anyofthetwoprogrammable current sources toanyanalog input (AINx) ortoanydedicated reference pin\n(REFP0, REFN0).\nFigure 38.Analog Input Multiplexer\nElectrostatic discharge (ESD) diodes toAVDD and AVSS protect theinputs. Toprevent theESD diodes from\nturning on,theabsolute voltage onanyinput must stay within therange provided byEquation 4:\nAVSS –0.3V<V(AINx) <AVDD +0.3V (4)\nIfthevoltages ontheinput pins have anypotential toviolate these conditions, external Schottky clamp diodes or\nseries resistors may berequired tolimit theinput current tosafe values (see theAbsolute Maximum Ratings\ntable). Overdriving anunused input onthedevice may affect conversions taking place onother input pins. Ifany\noverdrive onunused inputs ispossible, TIrecommends clamping thesignal with external Schottky diodes.\nAINP\n25 pF200 O \nRFA1\nAINN\n25 pF200 O RF\nA2RGOUTP\nOUTNVINVOUT = Gain·V IN+\n-\n+-\n21ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Low-Noise PGA\nThe device features alow-noise, low-drift, high input impedance, programmable gain amplifier (PGA). The PGA\ncanbesettogains of1,2,4,8,16,32,64,or128. Three bits(GAIN[2:0]) intheconfiguration register areused\ntoconfigure thegain. Asimplified diagram ofthePGA isshown inFigure 39.The PGA consists oftwochopper-\nstabilized amplifiers (A1and A2)and aresistor feedback network that sets thePGA gain. The PGA input is\nequipped with anelectromagnetic interference (EMI) filter.\nFigure 39.Simplified PGA Diagram\nVINdenotes thedifferential input voltage VIN=(V(AINP) –V(AINN) ).The gain ofthePGA can becalculated with\nEquation 5:\nGain =1+2·RF/RG (5)\nGain ischanged inside thedevice using avariable resistor, RG.The differential full-scale input voltage range\n(FSR) ofthePGA isdefined bythegain setting andthereference voltage used, asshown inEquation 6:\nFSR =±Vref/Gain (6)\nTable 9shows thecorresponding full-scale ranges when using theinternal 2.048-V reference.\nTable 9.PGA Full-Scale Range\nGAIN SETTING FSR\n1 ±2.048 V\n2 ±1.024 V\n4 ±0.512 V\n8 ±0.256 V\n16 ±0.128 V\n32 ±0.064 V\n64 ±0.032 V\n128 ±0.016 V\nAINP\nRFA1\nAINNRF\nA2RGOUTP\nOUTN½ VIN\n½ Gain·V IN+\n-\n+-½ VINVCM = ½ (V (AINP) + V(AINN))  \n½ Gain·V IN\n22ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3.2.1 PGA Common-Mode Voltage Requirements\nTostay within thelinear operating range ofthePGA, theinput signals must meet certain requirements that are\ndiscussed inthissection.\nThe outputs ofboth amplifiers (A1andA2)inFigure 39cannotswing closer tothesupplies (AVSS andAVDD)\nthan 200 mV. Iftheoutputs OUT Pand OUT Naredriven towithin 200 mVofthesupply rails, theamplifiers\nsaturate and consequently become nonlinear. Toprevent thisnonlinear operating condition theoutput voltages\nmust meet Equation 7:\nAVSS +0.2V≤V(OUTN) ,V(OUTP)≤AVDD –0.2V (7)\nTranslating therequirements ofEquation 7into requirements referred tothePGA inputs (AIN Pand AIN N)is\nbeneficial because there isnodirect access totheoutputs ofthePGA. The PGA employs asymmetrical design,\ntherefore thecommon-mode voltage attheoutput ofthePGA canbeassumed tobethesame asthecommon-\nmode voltage oftheinput signal, asshown inFigure 40.\nFigure 40.PGA Common-Mode Voltage\nThecommon-mode voltage iscalculated using Equation 8:\nVCM=½(V(AINP) +V(AINN) )=½(V(OUTP) +V(OUTN) ) (8)\nThevoltages atthePGA inputs (AIN PandAIN N)canbeexpressed asEquation 9andEquation 10:\nV(AINP) =VCM+½VIN (9)\nV(AINN) =VCM–½VIN (10)\nTheoutput voltages (V(OUTP) andV(OUTN) )canthen becalculated asEquation 11andEquation 12:\nV(OUTP) =VCM+½Gain ·VIN (11)\nV(OUTN) =VCM–½Gain ·VIN (12)\nThe requirements fortheoutput voltages ofamplifiers A1and A2(Equation 7)can now betranslated into\nrequirements fortheinput common-mode voltage range using Equation 11and Equation 12,which aregiven in\nEquation 13andEquation 14:\nVCM(MIN)≥AVSS +0.2V+½Gain ·VIN(MAX) (13)\nVCM(MAX)≤AVDD –0.2V–½Gain ·VIN(MAX) (14)\nInorder tocalculate theminimum and maximum common-mode voltage limits, themaximum differential input\nvoltage (VIN(MAX))thatoccurs intheapplication must beused. VIN(MAX) canbeless than themaximum possible\nFSvalue.\nInaddition toEquation 13,theminimum VCMmust also meet Equation 15because ofthespecific design\nimplementation ofthePGA.\nVCM(MIN)≥AVSS +¼(AVDD –AVSS) (15)\nV(AINP) = 1.05 V\nRFA1\nV(AINN) = 0.95 VRF\nA2RF/7.5V(OUTP) = 1.8 V\nV(OUTN) = 0.2 V50 mV\n800 mV+\n-\n+-50 mVVCM = 1.0 V  \n800 mV\n0.000.551.101.652.202.753.30\n0.0 0.5 1.0 1.5 2.0 2.5 3.0VCM Range (V) \nVIN (V) C009 AVDD / 4 \n0.000.551.101.652.202.753.30\n0.00 0.03 0.06 0.09 0.12 0.15 0.18VCM Range (V) \nVIN (V) C008 AVDD / 4 \n23ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 41and Figure 42show agraphical representation ofthecommon-mode voltage limits forAVDD =3.3V\nandAVSS =0V,with gain =1andgain =16,respectively.\nAVDD =3.3V\nFigure 41.Common-Mode Voltage Limits (Gain =1)AVDD =3.3V\nFigure 42.Common-Mode Voltage Limits (Gain =16)\nThe following discussion explains how toapply Equation 13through Equation 15toahypothetical application.\nThe setup forthis example isAVDD =3.3V,AVSS =0V,and gain =16,using anexternal reference,\nVref=2.5V.The maximum possible differential input voltage VIN=(V(AINP) –V(AINN) )that canbeapplied isthen\nlimited tothefull-scale range ofFSR =±2.5V/16=±0.156 V.Consequently, Equation 13through Equation 15\nyield anallowed VCMrange of1.45 V≤VCM≤1.85 V.\nIfthesensor signal connected totheinputs inthishypothetical application does notmake useoftheentire full-\nscale range butislimited toVIN(MAX) =±0.1V,forexample, then thisreduced input signal amplitude relaxes the\nVCMrestriction to1.0V≤VCM≤2.3V.\nInthecase ofafully-differential sensor signal, each input (AIN P,AIN N)can swing upto±50mVaround the\ncommon-mode voltage (V(AINP) +V(AINN) )/2,which must remain between thelimits of1.0Vand 2.3V.The\noutput ofasymmetrical wheatstone bridge isanexample ofafully-differential signal. Figure 43shows asituation\nwhere thecommon-mode voltage oftheinput signal isatthelowest limit. V(OUTN) isexactly at0.2Vinthiscase.\nAny further decrease incommon-mode voltage (VCM)orincrease indifferential input voltage (VIN)drives V(OUTN)\nbelow 0.2Vandsaturates amplifier A2.\nFigure 43.Example where VCMisatLowest Limit\n0 V1.0 VAINP\nAINN100 mVVCM\n0 V1.0 VAINP\nAINN100 mVVCM\n24ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedIncontrast, thesignal ofanRTD isofapseudo-differential nature (ifimplemented asshown intheRTD\nMeasurement section), where thenegative input isheld ataconstant voltage other than 0Vandonly thevoltage\nonthepositive input changes. When apseudo-differential signal must bemeasured, thenegative input inthis\nexample must bebiased atavoltage between 0.95 Vand 2.25 V.The positive input can then swing upto\nVIN(MAX) =100 mVabove thenegative input. Note that inthiscase thecommon-mode voltage changes atthe\nsame time thevoltage onthepositive input changes. That is,while theinput signal swings between 0V≤VIN≤\nVIN(MAX),thecommon-mode voltage swings between V(AINN)≤VCM≤V(AINN) +½VIN(MAX).Satisfying the\ncommon-mode voltage requirements forthemaximum input voltage VIN(MAX) ensures therequirements aremet\nthroughout theentire signal range.\nFigure 44andFigure 45show examples ofboth fully-differential andpseudo-differential signals, respectively.\nFigure 44.Fully-Differential Input Signal Figure 45.Pseudo-Differential Input Signal\nNOTE\nRemember, common-mode voltage requirements with PGA enabled (Equation 13to\nEquation 15)areasfollows:\n•VCM(MIN)≥AVSS +¼(AVDD –AVSS)\n•VCM(MIN)≥AVSS +0.2V+½Gain ·VIN(MAX)\n•VCM(MAX)≤AVDD –0.2V–½Gain ·VIN(MAX)\n8.3.2.2 Bypassing thePGA\nAtgains of1,2,and 4,thedevice canbeconfigured todisable and bypass thelow-noise PGA bysetting the\nPGA_BYPASS bitintheconfiguration register. Disabling thePGA lowers theoverall power consumption and\nalso removes therestrictions ofEquation 13through Equation 15forthecommon-mode input voltage range,\nVCM.The usable absolute and common-mode input voltage range is(AVSS –0.1V≤V(AINx),VCM≤AVDD +\n0.1V)when thePGA isdisabled.\nInorder tomeasure single-ended signals thatarereferenced toAVSS (AIN P=VIN,AIN N=AVSS), thePGA must\nbebypassed. Configure thedevice forsingle-ended measurements byeither connecting oneoftheanalog inputs\ntoAVSS externally orbyusing theinternal AVSS connection ofthemultiplexer (MUX[3:0] settings 1000 through\n1011). When configuring theinternal multiplexer forsettings where AIN N=AVSS (MUX[3:0] =1000 through\n1011) thePGA isautomatically bypassed and disabled irrespective ofthePGA_BYPASS setting and gain is\nlimited to1,2,and4.Incase gain issettogreater than 4,thedevice limits gain to4.\nWhen thePGA isdisabled, thedevice uses abuffered switched-capacitor stage toobtain gains of1,2,and4.An\ninternal buffer infront oftheswitched-capacitor stage ensures thattheeffect ontheinput loading resulting from\nthecapacitor charging and discharging isminimal. See Figure 21toFigure 26forthetypical values ofabsolute\ninput currents (current flowing into oroutofeach input) and differential input currents (difference inabsolute\ncurrent between positive andnegative input) when thePGA isdisabled.\nForsignal sources with high output impedance, external buffering may stillbenecessary. Note thatactive buffers\nintroduce noise and also introduce offset and gain errors. Consider allofthese factors inhigh-accuracy\napplications.\n±200 ±160 ±120 ±80 ±40 0\n0 20 40 60 80 100 120 140 160 180 200Magnitude (dB) \nFrequency (Hz) C049 \n±200 ±160 ±120 ±80 ±40 0\n46 48 50 52 54 56 58 60 62 64Magnitude (dB) \nFrequency (Hz) C050 \n25ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3.3 Modulator\nAΔΣmodulator isused intheADS1220 toconvert theanalog input voltage intoapulse code modulated (PCM)\ndata stream. The modulator runs atamodulator clock frequency off(MOD) =f(CLK) /16innormal and duty-cycle\nmode andf(MOD) =f(CLK) /8inturbo mode, where f(CLK) iseither provided bytheinternal oscillator ortheexternal\nclock source. Table 10shows themodulator frequency foreach operating mode using either theinternal\noscillator oranexternal clock of4.096 MHz.\n(1) Using theinternal oscillator oranexternal 4.096-MHz clock.Table 10.Modulator Clock Frequency forDifferent\nOperating Modes(1)\nOPERATING MODE f(MOD)\nDuty-cycle mode 256kHz\nNormal mode 256kHz\nTurbo mode 512kHz\n8.3.4 Digital Filter\nThe device uses alinear-phase finite impulse response (FIR) digital filter that performs both filtering and\ndecimation ofthedigital data stream coming from themodulator. The digital filter isautomatically adjusted forthe\ndifferent data rates andalways settles within asingle cycle. Atdata rates of5SPS and20SPS, thefilter canbe\nconfigured toreject 50-Hz or60-Hz line frequencies ortosimultaneously reject 50Hzand 60Hz.Two bits\n(50/60[1:0]) intheconfiguration register areused toconfigure thefilter accordingly. The frequency responses of\nthedigital filter areillustrated inFigure 46toFigure 59fordifferent output data rates using theinternal oscillator\noranexternal 4.096-MHz clock.\nThe filter notches and output data rate scale proportionally with theclock frequency. Forexample, anotch that\nappears at20Hzwhen using a4.096-MHz clock appears at10Hzifa2.048-MHz clock isused. Note that the\ninternal oscillator canvary over temperature asspecified intheElectrical Characteristics table. The data rate or\nconversion time, respectively, and filter notches consequently vary bythesame amount. Consider using an\nexternal precision clock source ifadigital filter notch ataspecific frequency with atighter tolerance isrequired.\nSimultaneous 50-Hz and60-Hz Rejection, 50/60[1:0] =01\nFigure 46.Filter Response\n(DR=20SPS)Simultaneous 50-Hz and60-Hz Rejection, 50/60[1:0] =01\nFigure 47.Detailed View ofFilter Response\n(DR=20SPS)\n±80 ±60 ±40 ±20 0\n0 20 40 60 80 100 120 140 160 180 200Magnitude (dB) \nFrequency (Hz) C051 \n±80 ±60 ±40 ±20 0\n0 20 40 60 80 100 120 140 160 180 200Magnitude (dB) \nFrequency (Hz) C052 \n±200 ±160 ±120 ±80 ±40 0\n0 20 40 60 80 100 120 140 160 180 200Magnitude (dB) \nFrequency (Hz) C047 \n±200 ±160 ±120 ±80 ±40 0\n56 57 58 59 60 61 62 63 64Magnitude (dB) \nFrequency (Hz) C048 \n±200 ±160 ±120 ±80 ±40 0\n0 20 40 60 80 100 120 140 160 180 200Magnitude (dB) \nFrequency (Hz) C045 \n±200 ±160 ±120 ±80 ±40 0\n46 47 48 49 50 51 52 53 54Magnitude (dB) \nFrequency (Hz) C046 \n26ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated50-Hz Rejection Only, 50/60[1:0] =10\nFigure 48.Filter Response\n(DR=20SPS)50-Hz Rejection Only, 50/60[1:0] =10\nFigure 49.Detailed View ofFilter Response\n(DR=20SPS)\n60-Hz Rejection Only, 50/60[1:0] =11\nFigure 50.Filter Response\n(DR=20SPS)60-Hz Rejection Only, 50/60[1:0] =11\nFigure 51.Detailed View ofFilter Response\n(DR=20SPS)\n50/60[1:0] =00\nFigure 52.Filter Response\n(DR=20SPS)Figure 53.Filter Response\n(DR=45SPS)\n±80 ±60 ±40 ±20 0\n0 1 2 3 4 5 6 7 8 9 10Magnitude (dB) \nFrequency (kHz) C057 \n±80 ±60 ±40 ±20 0\n0 1 2 3 4 5 6 7 8 9 10Magnitude (dB) \nFrequency (kHz) C058 \n±80 ±60 ±40 ±20 0\n0 200 400 600 800 1000 1200 1400 1600 1800 2000Magnitude (dB) \nFrequency (Hz) C055 \n±80 ±60 ±40 ±20 0\n0 500 1000 1500 2000 2500 3000 3500 4000Magnitude (dB) \nFrequency (Hz) C056 \n±80 ±60 ±40 ±20 0\n0 100 200 300 400 500 600 700 800 900 1000Magnitude (dB) \nFrequency (Hz) C053 \n±80 ±60 ±40 ±20 0\n0 100 200 300 400 500 600 700 800 900 1000Magnitude (dB) \nFrequency (Hz) C054 \n27ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 54.Filter Response\n(DR=90SPS)Figure 55.Filter Response\n(DR=175SPS)\nFigure 56.Filter Response\n(DR=330SPS)Figure 57.Filter Response\n(DR=600SPS)\nFigure 58.Filter Response\n(DR=1kSPS)Figure 59.Filter Response\n(DR=2kSPS)\n28ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3.5 Output Data Rate\nTable 11shows theactual conversion times foreach data rate setting. The values provided areinterms oft(CLK)\ncycles using anexternal clock with aclock frequency off(CLK) =4.096 MHz. The data rates scale proportionally in\ncase anexternal clock with afrequency other than 4.096 MHz isused.\nContinuous conversion mode data rates aretimed from one DRDY falling edge tothenext DRDY falling edge.\nThe firstconversion starts 210·t(CLK) (normal mode, duty-cycle mode) or114·t(CLK) (turbo mode) after thelast\nSCLK falling edge oftheSTART/SYNC command.\nSingle-shot mode data rates aretimed from thelastSCLK falling edge oftheSTART/SYNC command tothe\nDRDY falling edge and rounded tothenext t(CLK).Incase theinternal oscillator isused, anadditional oscillator\nwake-up time ofupto50µs(normal mode, duty-cycle mode) or25µs(turbo mode) must beadded insingle-shot\nmode. The internal oscillator starts topower upatthefirstSCLK rising edge oftheSTART/SYNC command. If\nanSCLK frequency higher than 160kHz (normal mode, duty-cycle mode) or320kHz (turbo mode) isused, the\noscillator may notbefully powered upattheend oftheSTART/SYNC command. The ADC then waits until the\ninternal oscillator isfully powered upbefore starting aconversion.\nSingle-shot conversion times induty-cycle mode arethesame asinnormal mode. See theDuty-Cycle Mode\nsection formore details onduty-cycle mode operation.\nTable 11.Conversion Times\nNOMINAL DATA RATE\n(SPS)–3-dB BANDWIDTH\n(Hz)ACTUAL CONVERSION TIME (t(CLK))\nCONTINUOUS CONVERSION MODE SINGLE-SHOT MODE\nNORMAL MODE\n20 13.1 204768 204850\n45 20.0 91120 91218\n90 39.6 46128 46226\n175 77.8 23664 23762\n330 150.1 12464 12562\n600 279.0 6896 6994\n1000 483.8 4144 4242\nDUTY-CYCLE MODE\n5 13.1 823120 n/a\n11.25 20.0 364560 n/a\n22.5 39.6 184592 n/a\n44 77.8 94736 n/a\n82.5 150.1 49936 n/a\n150 279.0 27664 n/a\n250 483.8 16656 n/a\nTURBO MODE\n40 26.2 102384 102434\n90 39.9 45560 45618\n180 79.2 23064 23122\n350 155.6 11832 11890\n660 300.3 6232 6290\n1200 558.1 3448 3506\n2000 967.6 2072 2130\nNote that even though theconversion time atthe20-SPS setting isnotexactly 1/20Hz=50ms, this\ndiscrepancy does notaffect the50-Hz or60-Hz rejection. Toachieve the50-Hz and60-Hz rejection specified in\ntheElectrical Characteristics table, theexternal clock frequency must be4.096 MHz. When using theinternal\noscillator, theconversion time and filter notches vary bytheamount specified intheElectrical Characteristics\ntable foroscillator accuracy.\n29ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3.6 Voltage Reference\nThe device offers anintegrated low-drift, 2.048-V reference. Forapplications that require adifferent reference\nvoltage value oraratiometric measurement approach, thedevice offers two differential reference input pairs\n(REFP0, REFN0 andREFP1, REFN1). Inaddition, theanalog supply (AVDD) canbeused asareference.\nThe reference source isselected bytwobits(VREF[1:0]) intheconfiguration register. Bydefault, theinternal\nreference isselected. The internal voltage reference requires less than 25µstofully settle after power-up, when\ncoming outofpower-down mode, orwhen switching from anexternal reference source totheinternal reference.\nThe differential reference inputs allow freedom inthereference common-mode voltage. REFP0 and REFN0 are\ndedicated reference inputs whereas REFP1 andREFN1 areshared with inputs AIN0 andAIN3, respectively. All\nreference inputs areinternally buffered toincrease input impedance. Therefore, additional reference buffers are\nusually notrequired when using anexternal reference. When used inratiometric applications, thereference\ninputs donotload theexternal circuitry. Note that theanalog supply current increases when using anexternal\nreference because thereference buffers areenabled.\nInmost cases theconversion result isdirectly proportional tothestability ofthereference source. Any noise and\ndriftofthevoltage reference isreflected intheconversion result.\n8.3.7 Clock Source\nThe device system clock caneither beprovided bytheinternal low-drift oscillator orbyanexternal clock source\nontheCLK input. Connect theCLK pintoDGND before power-up orreset toactivate theinternal oscillator.\nConnecting anexternal clock totheCLK pinatanytime deactivates theinternal oscillator after tworising edges\nontheCLK pinaredetected. The device then operates ontheexternal clock. After theADS1220 switches tothe\nexternal clock, thedevice canonly beswitched back totheinternal oscillator bycycling thepower supplies orby\nsending aRESET command.\n8.3.8 Excitation Current Sources\nThe device provides twomatched programmable excitation current sources (IDACs) forRTD applications. The\noutput current ofthecurrent sources canbeprogrammed to10μA,50μA,100μA,250μA,500μA,1000μA,or\n1500μAusing therespective bits(IDAC[2:0]) intheconfiguration register. Each current source canbeconnected\ntoanyoftheanalog inputs (AINx) aswell astoanyofthededicated reference inputs (REFP0 andREFN0). Both\ncurrent sources canalso beconnected tothesame pin.Routing oftheIDACs isconfigured bybits(I1MUX[2:0],\nI2MUX[2:0]) intheconfiguration register. Care must betaken nottoexceed thecompliance voltage oftheIDACs.\nInother words, limit thevoltage onthepinwhere theIDAC isrouted to≤(AVDD –0.9V),otherwise thespecified\naccuracy oftheIDAC current isnotmet. Forthree-wire RTD applications, thematched current sources canbe\nused tocancel errors caused bysensor lead resistance (see the3-Wire RTD Measurement section formore\ndetails).\nThe IDACs require upto200 µstostart upafter theIDAC current isprogrammed totherespective value using\nbits IDAC[2:0]. Ifconfiguration registers 2and 3are not written during the same WREG command, TI\nrecommends tofirstsettheIDAC current totherespective value using bitsIDAC[2:0] and thereafter select the\nrouting foreach IDAC (I1MUX[2:0], I2MUX[2:0]).\nInsingle-shot mode, theIDACs remain active between any twoconversions iftheIDAC[2:0] bitsaresettoa\nvalue other than 000. However, theIDACs arepowered down whenever thePOWERDOWN command isissued.\nNote thattheanalog supply current increases when enabling theIDACs (that is,when theIDAC[2:0] bitsareset\ntoavalue other than 000). The IDAC circuit needs thisbias current tooperate even when theIDACs arenot\nrouted toanypin(I1MUX[2:0] =I2MUX[2:0] =000). Inaddition, theselected output current isdrawn from the\nanalog supply when I1MUX[2:0] orI2MUX[2:0] aresettoavalue other than 000.\n8.3.9 Low-Side Power Switch\nAlow-side power switch with lowon-resistance connected between theanalog input AIN3/REFN1 and AVSS is\nintegrated inthedevice aswell. This power switch canbeused toreduce system power consumption inbridge\nsensor applications bypowering down thebridge circuit between conversions. When therespective bit(PSW) in\ntheconfiguration register isset,theswitch automatically closes when theSTART/SYNC command issent and\nopens when thePOWERDOWN command isissued. Note that theswitch stays closed between conversions in\nsingle-shot mode incase thePSW bitissetto1.Theswitch canbeopened atanytime bysetting thePSW bitto\n0.Bydefault, theswitch isalways open.\n30ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3.10 Sensor Detection\nTohelp detect apossible sensor malfunction, thedevice provides internal 10-µA,burn-out current sources.\nWhen enabled bysetting therespective bit(BCS) intheconfiguration register, one current source sources\ncurrent tothepositive analog input (AIN P)currently selected while theother current source sinks current form the\nselected negative analog input (AIN N).\nIncase ofanopen circuit inthesensor, these burn-out current sources pullthepositive input towards AVDD and\nthenegative input towards AVSS, resulting inafull-scale reading. Afull-scale reading may also indicate thatthe\nsensor isoverloaded orthatthereference voltage isabsent. Anear-zero reading may indicate ashorted sensor.\nNote thattheabsolute value oftheburn-out current sources typically varies by±10% andtheinternal multiplexer\nadds asmall series resistance. Therefore, distinguishing ashorted sensor condition from anormal reading can\nbedifficult, especially ifanRCfilter isused attheinputs. Inother words, even ifthesensor isshorted, the\nvoltage drop across theexternal filter resistance andtheresidual resistance ofthemultiplexer causes theoutput\ntoread avalue higher than zero.\nKeep inmind thatADC readings ofafunctional sensor may becorrupted when theburn-out current sources are\nenabled. TIrecommends disabling theburn-out current sources when preforming theprecision measurement,\nandonly enabling them totestforsensor fault conditions.\n8.3.11 System Monitor\nThe device provides some means formonitoring theanalog power supply andtheexternal voltage reference. To\nselect amonitoring voltage, the internal multiplexer (MUX[3:0]) must beconfigured accordingly inthe\nconfiguration register. The device automatically bypasses thePGA and sets thegain to1,irrespective ofthe\nconfiguration register settings while themonitoring feature isused. Note that thesystem monitor function only\nprovides acoarse result andisnotmeant tobeaprecision measurement.\nWhen measuring theanalog power supply (MUX[3:0] =1101), theresulting conversion isapproximately (AVDD –\nAVSS) /4.The device uses theinternal 2.048-V reference forthemeasurement regardless ofwhat reference\nsource isselected intheconfiguration register (VREF[1:0]).\nWhen monitoring one ofthetwopossible external reference voltage sources (MUX[3:0] =1100), theresult is\napproximately (V(REFPx) –V(REFNx) )/4.REFPx and REFNx denote theexternal reference input pair selected in\ntheconfiguration register (VREF[1:0]). Thedevice automatically uses theinternal reference forthemeasurement.\n8.3.12 Offset Calibration\nThe internal multiplexer offers theoption toshort both PGA inputs (AIN Pand AIN N)tomid-supply (AVDD +\nAVSS) /2.This option canbeused tomeasure andcalibrate thedevice offset voltage bystoring theresult ofthe\nshorted input voltage reading inamicrocontroller and consequently subtracting theresult from each following\nreading. TIrecommends taking multiple readings with theinputs shorted and averaging theresult toreduce the\neffect ofnoise.\n31ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3.13 Temperature Sensor\nThe ADS1220 offers anintegrated precision temperature sensor. The temperature sensor mode isenabled by\nsetting bitTS=1intheconfiguration register. When intemperature sensor mode, thesettings ofconfiguration\nregister 0have noeffect andthedevice uses theinternal reference formeasurement, regardless oftheselected\nvoltage reference source. Temperature readings follow thesame process astheanalog inputs forstarting and\nreading conversion results .Temperature data arerepresented asa14-bit result thatisleft-justified within the24-\nbitconversion result. Data areoutput starting with themost significant byte (MSB). When reading thethree data\nbytes, thefirst 14bits are used toindicate thetemperature measurement result. One 14-bit LSB equals\n0.03125 °C.Negative numbers arerepresented inbinary twos complement format, asshown inTable 12.\nTable 12.14-Bit Temperature Data Format\nTEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX\n128 010000 0000 0000 1000\n127.96875 001111 1111 1111 0FFF\n100 001100 1000 0000 0C80\n75 001001 0110 0000 0960\n50 000110 0100 0000 0640\n25 000011 0010 0000 0320\n0.25 000000 0000 1000 0008\n0.03125 000000 0000 0001 0001\n0 000000 0000 0000 0000\n–0.25 111111 1111 1000 3FF8\n–25 111100 1110 0000 3CE0\n–40 111011 0000 0000 3B00\n8.3.13.1 Converting from Temperature toDigital Codes\n8.3.13.1.1 ForPositive Temperatures (forExample, 50°C):\nTwos complement isnotperformed onpositive numbers. Therefore, simply convert thenumber tobinary code in\na14-bit, left-justified format with theMSB =0todenote thepositive sign.\nExample: 50°C/(0.03125 °Cpercount) =1600 =0640h =000110 0100 0000\n8.3.13.1.2 ForNegative Temperatures (forExample, –25°C):\nGenerate thetwos complement ofanegative number bycomplementing theabsolute binary number andadding\n1.Then, denote thenegative sign with theMSB =1.\nExample: |–25°C|/(0.03125 °Cpercount) =800=0320h =000011 0010 0000\nTwos complement format: 111100 1101 1111 +1=111100 1110 0000\n8.3.13.2 Converting from Digital Codes toTemperature\nToconvert from digital codes totemperature, firstcheck whether theMSB isa0ora1.IftheMSB isa0,simply\nmultiply thedecimal code by0.03125 °Ctoobtain theresult. IftheMSB =1,subtract 1from theresult and\ncomplement allbits. Then, multiply theresult by–0.03125 °C.\nExample: Thedevice reads back 0960h: 0960h hasanMSB =0.\n0960h ·0.03125 °C=2400 ·0.03125 °C=75°C\nExample: Thedevice reads back 3CE0h: 3CE0h hasanMSB =1.\nSubtract 1andcomplement theresult: 3CE0h→0320h\n0320h ·(–0.03125 °C)=800·(–0.03125 °C)=–25°C\n32ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Power-Up andReset\nWhen thedevice powers up,areset isperformed. The reset process takes approximately 50µs.After this\npower-up reset time, allinternal circuitry (including thevoltage reference) arestable andcommunication with the\ndevice ispossible. Aspart ofthereset process, thedevice sets allbits intheconfiguration registers tothe\nrespective default settings. Bydefault, thedevice issettosingle-shot mode. After power-up, thedevice performs\nasingle conversion using thedefault register settings andthen enters alow-power state. When theconversion is\ncomplete, theDRDY pintransitions from high tolow. The high-to-low transition oftheDRDY pincanbeused to\nsignal thattheADS1220 isoperational andready touse. The power-up behavior isintended toprevent systems\nwith tight power-supply requirements from encountering acurrent surge during power-up.\n8.4.2 Conversion Modes\nThe device can beoperated inone oftwo conversion modes that can beselected bytheCM bitinthe\nconfiguration register. These conversion modes aresingle-shot andcontinuous conversion mode.\n8.4.2.1 Single-Shot Mode\nInsingle-shot mode, thedevice only performs aconversion when aSTART/SYNC command isissued. The\ndevice consequently performs one single conversion and returns toalow-power state afterwards. The internal\noscillator andallanalog circuitry (except fortheexcitation current sources) areturned offwhile thedevice waits\ninthislow-power state until thenext conversion isstarted. Inaddition, every write access toanyconfiguration\nregister also starts anew conversion. Writing toany configuration register while aconversion isongoing\nfunctions asanew START/SYNC command that stops thecurrent conversion and restarts asingle new\nconversion. Each conversion isfully settled (assuming theanalog input signal settles toitsfinal value before the\nconversion starts) because thedevice digital filter settles within asingle cycle.\n8.4.2.2 Continuous Conversion Mode\nIncontinuous conversion mode, thedevice continuously performs conversions. When aconversion completes,\nthedevice places theresult intheoutput buffer andimmediately begins another conversion.\nInorder tostart continuous conversion mode, theCMbitmust besetto1followed byaSTART/SYNC command.\nThe firstconversion starts 210·t(CLK) (normal mode, duty-cycle mode) or114·t(CLK) (turbo mode) after thelast\nSCLK falling edge oftheSTART/SYNC command. Writing toany configuration register during anongoing\nconversion restarts the current conversion. TIrecommends always sending aSTART/SYNC command\nimmediately after theCMbitissetto1.\n33ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n8.4.3 Operating Modes\nInaddition tothedifferent conversion modes, thedevice canalso beoperated indifferent operating modes that\ncan beselected totrade-off power consumption, noise performance, and output data rate. These modes are:\nnormal mode, duty-cycle mode, turbo mode, andpower-down mode.\n8.4.3.1 Normal Mode\nNormal mode isthedefault mode ofoperation after power-up. Inthismode, theinternal modulator oftheΔΣADC\nruns atamodulator clock frequency off(MOD) =f(CLK) /16,where thesystem clock (f(CLK))iseither provided bythe\ninternal oscillator ortheexternal clock source. The modulator frequency is256 kHz when using theinternal\noscillator. Normal mode offers output data rate options ranging from 20SPS to1kSPS with theinternal\noscillator. The data rate isselected bytheDR[2:0] bitsintheconfiguration register. Incase anexternal clock\nsource with aclock frequency other than 4.096 MHz isused, thedata rates scale accordingly. Forexample,\nusing anexternal clock with f(CLK) =2.048 MHz yields data rates ranging from 10SPS to500SPS.\n8.4.3.2 Duty-Cycle Mode\nThe noise performance ofaΔΣADC generally improves when lowering theoutput data rate because more\nsamples oftheinternal modulator canbeaveraged toyield one conversion result. Inapplications where power\nconsumption iscritical, theimproved noise performance atlow data rates may notberequired. For these\napplications, thedevice supports anautomatic duty-cycle mode that can yield significant power savings by\nperiodically entering alow-power state between conversions. Inprinciple, thedevice runs innormal mode with a\nduty cycle of25%. This functionality means thedevice performs one conversion inthesame manner aswhen\nrunning innormal mode butthen automatically enters alowpower-state forthree consecutive conversion cycles.\nThe noise performance induty-cycle mode istherefore comparable tothenoise performance innormal mode at\nfourtimes thedata rate. Data rates induty-cycle mode range from 5SPS to250SPS with theinternal oscillator.\n8.4.3.3 Turbo Mode\nApplications thatrequire higher data rates upto2kSPS canoperate thedevice inturbo mode. Inthismode, the\ninternal modulator runs atahigher frequency off(MOD) =f(CLK) /8.f(MOD) equals 512 kHz when theinternal\noscillator oranexternal 4.096-MHz clock isused. Note that thedevice power consumption increases because\nthemodulator runs atahigher frequency. Running theADS1220 inturbo mode atacomparable output data rate\nasinnormal mode yields better noise performance. Forexample, theinput-referred noise at90SPS inturbo\nmode islower than theinput-referred noise at90SPS innormal mode.\n8.4.3.4 Power-Down Mode\nWhen thePOWERDOWN command isissued, thedevice enters power-down mode after completing thecurrent\nconversion. Inthis mode, allanalog circuitry (including thevoltage reference and both IDACs) arepowered\ndown, thelow-side power switch isopened, andthedevice typically only uses 400nAofcurrent. While inpower-\ndown mode, thedevice holds theconfiguration register settings and responds tocommands, butdoes not\nperform anydata conversions.\nIssuing aSTART/SYNC command wakes upthedevice andeither starts asingle conversion orstarts continuous\nconversion mode, depending ontheconversion mode selected bytheCM bit.Note that writing toany\nconfiguration register wakes upthedevice aswell, butonly starts asingle conversion regardless oftheselected\nconversion mode (CM).\n34ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.5 Programming\n8.5.1 Serial Interface\nThe SPI-compatible serial interface ofthedevice isused toread conversion data, read and write thedevice\nconfiguration registers, andcontrol device operation. Only SPImode 1(CPOL =0,CPHA =1)issupported. The\ninterface consists offivecontrol lines (CS,SCLK, DIN, DOUT/ DRDY, andDRDY) butcanbeused with only four\noreven three control signals aswell. The dedicated data-ready signal (DRDY) canbeconfigured tobeshared\nwith DOUT/ DRDY. Iftheserial busisnotshared with anyother device, CScanbetiedlowpermanently sothat\nonly signals SCLK, DIN, andDOUT/ DRDY arerequired tocommunicate with thedevice.\n8.5.1.1 Chip Select (CS)\nChip select (CS) isanactive-low input thatselects thedevice forSPIcommunication. This feature isuseful when\nmultiple devices share thesame serial bus. CSmust remain lowfortheduration oftheserial communication.\nWhen CSistaken high, theserial interface isreset, SCLK isignored, andDOUT/ DRDY enters ahigh-impedance\nstate; assuch, DOUT/ DRDY cannot indicate when data areready. Insituations where multiple devices are\npresent onthebus, thededicated DRDY pincanprovide anuninterrupted monitor oftheconversion status. Ifthe\nserial busisnotshared with another peripheral, CScanbetiedlow.\n8.5.1.2 Serial Clock (SCLK)\nThe serial clock (SCLK) features aSchmitt-triggered input andisused toclock data intoandoutofthedevice on\ntheDIN andDOUT/ DRDY pins, respectively. Even though theinput hashysteresis, TIrecommends keeping the\nSCLK signal asclean aspossible toprevent glitches from accidentally shifting thedata. When theserial interface\nisidle, hold SCLK low.\n8.5.1.3 Data Ready (DRDY)\nDRDY indicates when anew conversion result isready forretrieval. When DRDY falls low, new conversion data\nareready. DRDY transitions back high onthenext SCLK rising edge. When nodata areread during continuous\nconversion mode, DRDY remains lowbutpulses high foraduration of2·t(MOD) prior tothenext DRDY falling\nedge. TheDRDY pinisalways actively driven, even when CSishigh.\n8.5.1.4 Data Input (DIN)\nThe data input pin(DIN) isused along with SCLK tosend data (commands andregister data) tothedevice. The\ndevice latches data onDINontheSCLK falling edge. Thedevice never drives theDINpin.\n8.5.1.5 Data Output andData Ready (DOUT/ DRDY)\nDOUT/ DRDY serves adual-purpose function. This pinisused with SCLK toread conversion and register data\nfrom thedevice. Data onDOUT/ DRDY areshifted outontheSCLK rising edge. DOUT/ DRDY goes toahigh-\nimpedance state when CSishigh.\nInaddition, theDOUT/ DRDY pincanalso beconfigured asadata-ready indicator bysetting theDRDYM bithigh\nintheconfiguration register. DOUT/ DRDY then transitions lowatthesame time that theDRDY pingoes lowto\nindicate new conversion data areavailable. Both signals canbeused todetect ifnew data areready. However,\nbecause DOUT/ DRDY isdisabled when CSishigh, therecommended method ofmonitoring theend ofa\nconversion when multiple devices arepresent ontheSPIbusistousethededicated DRDY pin.\n8.5.1.6 SPITimeout\nThe ADS1220 offers anSPItimeout feature that canbeused torecover communication when aserial interface\ntransmission isinterrupted. This feature isespecially useful inapplications where CSispermanently tiedlowand\nisnotused toframe acommunication sequence. Whenever acomplete command isnotsent within 13955 ·\nt(MOD) (normal mode, duty-cycle mode) or27910 ·t(MOD) (turbo mode), theserial interface resets and thenext\nSCLK pulse starts anew communication cycle. See theModulator section fordetails onthemodulator frequency\n(f(MOD) =1/t(MOD) )inthedifferent operating modes. FortheRREG andWREG commands, acomplete command\nincludes thecommand byte itself plus theregister bytes thatareread orwritten.\n7FFFFFh\nOutput Code\n/c45FS /c188 0/c188 FS\nInput Voltage VIN7FFFFEh\n000001h/c188\n000000h\n800000hFFFFFFh\n800001h/c188\n/c45FS2/c45123\n223FS2/c45123\n223\n35ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedProgramming (continued)\n8.5.2 Data Format\nThe device provides 24bitsofdata inbinary twos complement format. The size ofonecode (LSB) iscalculated\nusing Equation 16.\n1LSB =(2·Vref/Gain) /224=+FS /223(16)\nApositive full-scale input [VIN≥(+FS –1LSB) =(Vref/Gain –1LSB)] produces anoutput code of7FFFFFh and\nanegative full-scale input (VIN≤–FS=–Vref/Gain) produces anoutput code of800000h. The output clips at\nthese codes forsignals thatexceed full-scale.\nTable 13summarizes theideal output codes fordifferent input signals.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 13.Ideal Output Code versus Input Signal\nINPUT SIGNAL, VIN\n(AIN P–AIN N) IDEAL OUTPUT CODE(1)\n≥FS(223–1)/2237FFFFFh\nFS/223000001h\n0 000000h\n–FS/223FFFFFFh\n≤–FS 800000h\nMapping oftheanalog input signal totheoutput codes isshown inFigure 60.\nFigure 60.Code Transition Diagram\n36ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) Operands: rr=configuration register (00to11), nn=number ofbytes –1(00to11), andx=don\'tcare.8.5.3 Commands\nThe device offers sixdifferent commands tocontrol device operation, asshown inTable 14.Four commands are\nstand-alone instructions (RESET, START/SYNC, POWERDOWN, andRDATA). The commands toread (RREG)\nandwrite (WREG) configuration register data from andtothedevice require additional information aspart ofthe\ninstruction.\nTable 14.Command Definitions\nCOMMAND DESCRIPTION COMMAND BYTE(1)\nRESET Reset thedevice 0000 011x\nSTART/SYNC Start orrestart conversions 0000 100x\nPOWERDOWN Enter power-down mode 0000 001x\nRDATA Read data bycommand 0001 xxxx\nRREG Read nnregisters starting ataddress rr 0010 rrnn\nWREG Write nnregisters starting ataddress rr 0100 rrnn\n8.5.3.1 RESET (0000 011x)\nResets thedevice tothedefault values. Wait atleast (50µs+32·t(CLK))after theRESET command issent\nbefore sending anyother command.\n8.5.3.2 START/SYNC (0000 100x)\nInsingle-shot mode, theSTART/SYNC command isused tostart asingle conversion, or(when sent during an\nongoing conversion) toreset thedigital filter, andthen restarts asingle new conversion. When thedevice isset\ntocontinuous conversion mode, theSTART/SYNC command must beissued one time tostart converting\ncontinuously. Sending theSTART/SYNC command while converting incontinuous conversion mode resets the\ndigital filter andrestarts continuous conversions.\n8.5.3.3 POWERDOWN (0000 001x)\nThe POWERDOWN command places thedevice intopower-down mode. This command shuts down allinternal\nanalog components, opens thelow-side switch, turns offboth IDACs, butholds allregister values. Incase the\nPOWERDOWN command isissued while aconversion isongoing, theconversion completes before the\nADS1220 enters power-down mode. Assoon asaSTART/SYNC command isissued, allanalog components\nreturn totheir previous states.\n8.5.3.4 RDATA (0001 xxxx)\nThe RDATA command loads theoutput shift register with themost recent conversion result. This command can\nbeused when DOUT/ DRDY orDRDY arenotmonitored toindicate thatanew conversion result isavailable. Ifa\nconversion finishes inthemiddle oftheRDATA command byte, thestate oftheDRDY pinattheendoftheread\noperation signals whether theoldorthenew result isloaded. Iftheoldresult isloaded, DRDY stays low,\nindicating thatthenew result isnotread out.Thenew conversion result loads when DRDY ishigh.\n8.5.3.5 RREG (0010 rrnn)\nThe RREG command reads thenumber ofbytes specified bynn(number ofbytes toberead –1)from the\ndevice configuration register, starting atregister address rr.The command iscompleted after nn+1bytes are\nclocked outafter theRREG command byte. Forexample, thecommand toread three bytes (nn=10)starting at\nconfiguration register 1(rr=01)is0010 0110.\n8.5.3.6 WREG (0100 rrnn)\nThe WREG command writes thenumber ofbytes specified bynn(number ofbytes tobewritten –1)tothe\ndevice configuration register, starting atregister address rr.The command iscompleted after nn+1bytes are\nclocked inafter theWREG command byte. Forexample, thecommand towrite twobytes (nn=01)starting at\nconfiguration register 0(rr=00)is0100 0001. The configuration registers areupdated onthelastSCLK falling\nedge.\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17\nDATA MSB DATA DATA LSB\nDRDY\nSTART/SYNC1\n§\x03§\x03§\x03§\x03 §\x03§\x03§\x03§\x03§\x03§\x03§\x03\n§\x03§\x03 Next Data Ready\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17\nDATA MSB DATA DATA LSB\nDRDY Next Data Ready\n§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x032· t(MOD)\n§\x03§\x03§\x03§\x03\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17\nDATA MSB DATA DATA LSB\nDRDY Next Data Ready\n§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x032· t(MOD)\n37ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.5.4 Reading Data\nOutput pins DRDY and DOUT/ DRDY (iftheDRDYM bitissethigh intheconfiguration register) transition low\nwhen new data areready forretrieval. The conversion data arewritten toaninternal data buffer. Data canbe\nread directly from this buffer onDOUT/ DRDY when DRDY falls lowwithout concern ofdata corruption. An\nRDATA command does nothave tobesent. Data areshifted outontheSCLK rising edges, MSB first, and\nconsist ofthree bytes ofdata.\nFigure 61toFigure 63show thetiming diagrams forreading conversion data incontinuous conversion mode and\nsingle-shot mode when notusing theRDATA command.\nFigure 61.Continuous Conversion Mode (DRDYM =0)\nFigure 62.Continuous Conversion Mode (DRDYM =1)\nFigure 63.Single-Shot Mode (DRDYM =0)\nData canalso beread atanytime without synchronizing totheDRDY signal using theRDATA command. When\nanRDATA command isissued, theconversion result currently stored inthedata buffer isshifted outon\nDOUT/ DRDY onthefollowing SCLK rising edges. Data canberead continuously with theRDATA command as\nanalternative tomonitoring DRDY orDOUT/ DRDY. The DRDY pincanbepolled after theLSB isclocked outto\ndetermine ifanew conversion result was loaded. Ifanew conversion completes during theread operation but\ndata from theprevious conversion areread, then DRDY islow. Otherwise, ifthemost recent result isread,\nDRDY ishigh. Figure 64andFigure 65illustrate thebehavior forboth cases.\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17\nDATA MSB DATA DATA LSB\nDRDY Next Data Ready\n§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x032· t(MOD)\nWREG REG_DATA REG_DATA25§\x03\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17\nDATA MSB DATA DATA LSB\nDRDY Next Data Ready\n§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03 RDATA1\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17\nDATA MSB DATA DATA LSB\nDRDY Next Data Ready\n§\x03§\x03§\x03§\x03 §\x03§\x03§\x03§\x03§\x03 §\x03 RDATA1\n§\x03§\x03\n38ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 64.State ofDRDY when aNew Conversion Finishes During anRDATA Command\nFigure 65.State ofDRDY when theMost Recent Conversion Result isRead During anRDATA Command\n8.5.5 Sending Commands\nThe device serial interface iscapable offull-duplex operation while reading conversion data when notusing the\nRDATA command. Full-duplex operation means commands aredecoded atthesame time that conversion data\nareread. Commands canbesent onany8-bit data boundary during adata read operation. When aRREG or\nRDATA command isrecognized, thecurrent data read operation isaborted and theconversion data are\ncorrupted, unless thecommand issent while thelastbyte oftheconversion result isretrieved. The device starts\ntooutput therequested data onDOUT/ DRDY atthefirstSCLK rising edge after thecommand byte. Toread data\nwithout interruption, keep DINlowwhile clocking outdata.\nAWREG command canbesent without corrupting anongoing read operation. Figure 66shows anexample for\nsending aWREG command towrite two configuration registers while reading conversion data incontinuous\nconversion mode. After thecommand isclocked in(after the32nd SCLK falling edge), thedevice resets the\ndigital filter andstarts converting with thenew register settings. The WREG command canbesent onanyofthe\n8-bit boundaries.\nFigure 66.Example ofReading Data while Simultaneously Sending aWREG Command\nNote thattheserial interface does notdecode commands while anRDATA orRREG command isexecuted. That\nis,all24bits oftheconversion result must beread after theRDATA command isissued and allrequested\nregisters must beread after aRREG command issent before anew command canbeissued.\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17\nDATA MSB DATA\nDRDY Next Data Ready\n§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x03§\x0325§\x03DATA LSB\n39ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.5.6 Interfacing with Multiple Devices\nWhen connecting multiple ADS1220 devices toasingle SPIbus, SCLK, DIN, and DOUT/ DRDY canbesafely\nshared byusing adedicated chip-select (CS) lineforeach SPI-enabled device. When CStransitions high forthe\nrespective device, DOUT/ DRDY enters a3-state mode. Therefore, DOUT/ DRDY cannot beused toindicate\nwhen new data areavailable ifCSishigh, regardless oftheDRDYM bitsetting intheconfiguration register. Only\nthededicated DRDY pinindicates that new data areavailable, because theDRDY pinisactively driven even\nwhen CSishigh.\nInsome cases theDRDY pincannot beinterfaced tothemicrocontroller. This scenario canoccur ifthere are\ninsufficient GPIO channels available onthemicrocontroller oriftheserial interface must begalvanically isolated\nandthus theamount ofchannels must belimited. Therefore, inorder toevaluate when anew conversion ofone\nofthedevices isready, themicrocontroller canperiodically drop CStotherespective device andpollthestate of\ntheDOUT/ DRDY pin.When CSgoes low, theDOUT/ DRDY pinimmediately drives either high orlow, provided\nthat theDRDYM bitisconfigured to1.IftheDOUT/ DRDY linedrives low, when CSistaken low, new data are\ncurrently available. IftheDOUT/ DRDY linedrives high, nonew data areavailable. This procedure requires that\nDOUT/ DRDY ishigh after reading each conversion result andbefore taking CShigh. Tomake sure DOUT/ DRDY\nistaken high, send 8additional SCLKs with DIN held lowafter each data read operation. DOUT/ DRDY reads\nhigh during theeight SCLKs after theconversion result isread, asshown inFigure 67.Alternatively, valid data\ncanberetrieved from thedevice atanytime without concern ofdata corruption byusing theRDATA command.\nFigure 67.Example ofTaking DOUT/ DRDY High After Reading aConversion Result\n8.6 Register Map\n8.6.1 Configuration Registers\nThe device hasfour 8-bit configuration registers thatareaccessible through theserial interface using theRREG\nandWREG commands. The configuration registers control how thedevice operates andcanbechanged atany\ntime without causing data corruption. After power-up orreset, allregisters aresettothedefault values (which are\nall0).Allregisters retain their values during power-down mode. Table 15shows theregister map ofthe\nconfiguration registers.\nTable 15.Configuration Register Map\nREGISTER\n(Hex)BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0\n00h MUX[3:0] GAIN[2:0] PGA_BYPASS\n01h DR[2:0] MODE[1:0] CM TS BCS\n02h VREF[1:0] 50/60[1:0] PSW IDAC[2:0]\n03h I1MUX[2:0] I2MUX[2:0] DRDYM 0\n40ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.6.1.1 Configuration Register 0(offset =00h) [reset =00h]\nFigure 68.Configuration Register 0\n7 6 5 4 3 2 1 0\nMUX[3:0] GAIN[2:0] PGA_BYPASS\nR/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 16.Configuration Register 0Field Descriptions\nBit Field Type Reset Description\n7-4 MUX[3:0] R/W 0hInput multiplexer configuration\nThese bitsconfigure theinput multiplexer.\nForsettings where AIN N=AVSS, thePGA must bedisabled (PGA_BYPASS =1)\nandonly gains 1,2,and4canbeused.\n0000 :AIN P=AIN0, AIN N=AIN1 (default)\n0001 :AIN P=AIN0, AIN N=AIN2\n0010 :AIN P=AIN0, AIN N=AIN3\n0011 :AIN P=AIN1, AIN N=AIN2\n0100 :AIN P=AIN1, AIN N=AIN3\n0101 :AIN P=AIN2, AIN N=AIN3\n0110 :AIN P=AIN1, AIN N=AIN0\n0111 :AIN P=AIN3, AIN N=AIN2\n1000 :AIN P=AIN0, AIN N=AVSS\n1001 :AIN P=AIN1, AIN N=AVSS\n1010 :AIN P=AIN2, AIN N=AVSS\n1011 :AIN P=AIN3, AIN N=AVSS\n1100 :(V(REFPx) –V(REFNx) )/4monitor (PGA bypassed)\n1101 :(AVDD –AVSS) /4monitor (PGA bypassed)\n1110 :AIN PandAIN Nshorted to(AVDD +AVSS) /2\n1111 :Reserved\n3-1 GAIN[2:0] R/W 0hGain configuration\nThese bitsconfigure thedevice gain.\nGains 1,2,and4canbeused without thePGA. Inthiscase, gain isobtained by\naswitched-capacitor structure.\n000:Gain =1(default)\n001:Gain =2\n010:Gain =4\n011:Gain =8\n100:Gain =16\n101:Gain =32\n110:Gain =64\n111:Gain =128\n0 PGA_BYPASS R/W 0hDisables andbypasses theinternal low-noise PGA\nDisabling thePGA reduces overall power consumption andallows thecommon-\nmode voltage range (VCM)tospan from AVSS –0.1VtoAVDD +0.1V.\nThe PGA canonly bedisabled forgains 1,2,and4.\nThe PGA isalways enabled forgain settings 8to128, regardless ofthe\nPGA_BYPASS setting.\n0:PGA enabled (default)\n1:PGA disabled andbypassed\n41ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.6.1.2 Configuration Register 1(offset =01h) [reset =00h]\nFigure 69.Configuration Register 1\n7 6 5 4 3 2 1 0\nDR[2:0] MODE[1:0] CM TS BCS\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 17.Configuration Register 1Field Descriptions\nBit Field Type Reset Description\n7-5 DR[2:0] R/W 0hData rate\nThese bitscontrol thedata rate setting depending ontheselected operating\nmode. Table 18liststhebitsettings fornormal, duty-cycle, andturbo mode.\n4-3 MODE[1:0] R/W 0hOperating mode\nThese bitscontrol theoperating mode thedevice operates in.\n00:Normal mode (256-kHz modulator clock, default)\n01:Duty-cycle mode (internal duty cycle of1:4)\n10:Turbo mode (512-kHz modulator clock)\n11:Reserved\n2 CM R/W 0hConversion mode\nThis bitsets theconversion mode forthedevice.\n0:Single-shot mode (default)\n1:Continuous conversion mode\n1 TS R/W 0hTemperature sensor mode\nThis bitenables theinternal temperature sensor andputs thedevice in\ntemperature sensor mode.\nThe settings ofconfiguration register 0have noeffect andthedevice uses the\ninternal reference formeasurement when temperature sensor mode isenabled.\n0:Disables temperature sensor (default)\n1:Enables temperature sensor\n0 BCS R/W 0hBurn-out current sources\nThis bitcontrols the10-µA,burn-out current sources.\nThe burn-out current sources canbeused todetect sensor faults such aswire\nbreaks andshorted sensors.\n0:Current sources off(default)\n1:Current sources on\n(1) Data rates provided arecalculated using theinternal oscillator oranexternal 4.096-MHz clock. The data rates scale proportionally with\ntheexternal clock frequency when anexternal clock other than 4.096 MHz isused.Table 18.DRBitSettings(1)\nNORMAL MODE DUTY-CYCLE MODE TURBO MODE\n000=20SPS 000=5SPS 000=40SPS\n001=45SPS 001=11.25 SPS 001=90SPS\n010=90SPS 010=22.5 SPS 010=180SPS\n011=175SPS 011=44SPS 011=350SPS\n100=330SPS 100=82.5 SPS 100=660SPS\n101=600SPS 101=150SPS 101=1200 SPS\n110=1000 SPS 110=250SPS 110=2000 SPS\n111=Reserved 111=Reserved 111=Reserved\n42ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.6.1.3 Configuration Register 2(offset =02h) [reset =00h]\nFigure 70.Configuration Register 2\n7 6 5 4 3 2 1 0\nVREF[1:0] 50/60[1:0] PSW IDAC[2:0]\nR/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 19.Configuration Register 2Field Descriptions\nBit Field Type Reset Description\n7-6 VREF[1:0] R/W 0hVoltage reference selection\nThese bitsselect thevoltage reference source thatisused fortheconversion.\n00:Internal 2.048-V reference selected (default)\n01:External reference selected using dedicated REFP0 andREFN0 inputs\n10:External reference selected using AIN0/REFP1 andAIN3/REFN1 inputs\n11:Analog supply (AVDD –AVSS) used asreference\n5-4 50/60[1:0] R/W 0hFIRfilter configuration\nThese bitsconfigure thefilter coefficients fortheinternal FIRfilter.\nOnly usethese bitstogether with the20-SPS setting innormal mode andthe5-\nSPS setting induty-cycle mode. Setto00forallother data rates.\n00:No50-Hz or60-Hz rejection (default)\n01:Simultaneous 50-Hz and60-Hz rejection\n10:50-Hz rejection only\n11:60-Hz rejection only\n3 PSW R/W 0hLow-side power switch configuration\nThis bitconfigures thebehavior ofthelow-side switch connected between\nAIN3/REFN1 andAVSS.\n0:Switch isalways open (default)\n1:Switch automatically closes when theSTART/SYNC command issent and\nopens when thePOWERDOWN command isissued\n2-0 IDAC[2:0] R/W 0hIDAC current setting\nThese bitssetthecurrent forboth IDAC1 andIDAC2 excitation current sources.\n000:Off(default)\n001:10µA\n010:50µA\n011:100µA\n100:250µA\n101:500µA\n110:1000 µA\n111:1500 µA\n43ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.6.1.4 Configuration Register 3(offset =03h) [reset =00h]\nFigure 71.Configuration Register 3\n7 6 5 4 3 2 1 0\nI1MUX[2:0] I2MUX[2:0] DRDYM 0\nR/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 20.Configuration Register 3Field Descriptions\nBit Field Type Reset Description\n7-5 I1MUX[2:0] R/W 0hIDAC1 routing configuration\nThese bitsselect thechannel where IDAC1 isrouted to.\n000:IDAC1 disabled (default)\n001:IDAC1 connected toAIN0/REFP1\n010:IDAC1 connected toAIN1\n011:IDAC1 connected toAIN2\n100:IDAC1 connected toAIN3/REFN1\n101:IDAC1 connected toREFP0\n110:IDAC1 connected toREFN0\n111:Reserved\n4-2 I2MUX[2:0] R/W 0hIDAC2 routing configuration\nThese bitsselect thechannel where IDAC2 isrouted to.\n000:IDAC2 disabled (default)\n001:IDAC2 connected toAIN0/REFP1\n010:IDAC2 connected toAIN1\n011:IDAC2 connected toAIN2\n100:IDAC2 connected toAIN3/REFN1\n101:IDAC2 connected toREFP0\n110:IDAC2 connected toREFN0\n111:Reserved\n1 DRDYM R/W 0hDRDY mode\nThis bitcontrols thebehavior oftheDOUT/ DRDY pinwhen new data areready.\n0:Only thededicated DRDY pinisused toindicate when data areready (default)\n1:Data ready isindicated simultaneously onDOUT/ DRDY andDRDY\n0 Reserved R/W 0hReserved\nAlways write 0\n0.1 PFGPIOSCLKDOUTDIN\n3.3 V47 O\n47 O\n47 O\nGPIO/IRQMicrocontroller with SPI Interface\n0.1 PF\n3.3 V\nDVDDDVSS47 O\n47 O\n16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8DeviceCLK\nDGND\nAVSS\nAIN3/REFN1\nAIN2\nREFN0 REFP0AIN1AIN0/REFP1AVDDDVDDDRDYDOUT/DRDYDIN SCLK\nCS\n0.1 PF3.3 V\n44ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe ADS1220 isaprecision, 24-bit,ΔΣADC that offers many integrated features toease themeasurement of\nthe most common sensor types including various types oftemperature and bridge sensors. Primary\nconsiderations when designing anapplication with theADS1220 include analog input filtering, establishing an\nappropriate external reference forratiometric measurements, andsetting thecommon-mode input voltage forthe\ninternal PGA. Connecting and configuring the serial interface appropriately isanother concern. These\nconsiderations arediscussed inthefollowing sections.\n9.1.1 Serial Interface Connections\nTheprinciple serial interface connections fortheADS1220 areshown inFigure 72.\nFigure 72.Serial Interface Connections\nMost microcontroller SPI peripherals can operate with theADS1220. The interface operates inSPI mode 1\nwhere CPOL =0and CPHA =1.InSPImode 1,SCLK idles lowand data arelaunched orchanged only on\nSCLK rising edges; data arelatched orread bythemaster andslave onSCLK falling edges. Details oftheSPI\ncommunication protocol employed bythedevice canbefound intheSPITiming Requirements section.\nTIrecommends placing 47-Ωresistors inseries with alldigital input and output pins (CS, SCLK, DIN,\nDOUT/ DRDY, and DRDY). This resistance smooths sharp transitions, suppresses overshoot, and offers some\novervoltage protection. Care must betaken tomeet allSPItiming requirements because theadditional resistors\ninteract with thebuscapacitances present onthedigital signal lines.\nMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencyExternal\nAntialiasing Filter\nRoll-OffMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencyDigital FilterMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencySensor\nSignal\nUnwanted \nSignalsUnwanted \nSignals\nAliasing of \nUnwanted Signals\n45ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedApplication Information (continued)\n9.1.2 Analog Input Filtering\nAnalog input filtering serves twopurposes: first, tolimit theeffect ofaliasing during thesampling process and\nsecond, toreduce external noise from being apartofthemeasurement.\nAswith anysampled system, aliasing canoccur ifproper antialias filtering isnotinplace. Aliasing occurs when\nfrequency components arepresent intheinput signal that arehigher than half thesampling frequency ofthe\nADC (also known astheNyquist frequency ).These frequency components arefolded back and show upinthe\nactual frequency band ofinterest below halfthesampling frequency. Note thatinside aΔΣADC, theinput signal\nissampled atthemodulator frequency f(MOD) andnotattheoutput data rate. Thefilter response ofthedigital filter\nrepeats atmultiples ofthesampling frequency (f(MOD) ),asshown inFigure 73.Signals ornoise uptoafrequency\nwhere thefilter response repeats areattenuated toacertain amount bythedigital filter depending onthefilter\narchitecture. Any frequency components present intheinput signal around themodulator frequency ormultiples\nthereof arenotattenuated andalias back intotheband ofinterest, unless attenuated byanexternal analog filter.\nFigure 73.Effect ofAliasing\n46ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedApplication Information (continued)\nMany sensor signals areinherently bandlimited; forexample, theoutput ofathermocouple hasalimited rate of\nchange. Inthiscase thesensor signal does notalias back intothepass-band when using aΔΣADC. However,\nany noise pick-up along thesensor wiring ortheapplication circuitry can potentially alias into thepass-band.\nPower line-cycle frequency andharmonics areonecommon noise source. External noise canalso begenerated\nfrom electromagnetic interference (EMI) orradio frequency interference (RFI) sources, such asnearby motors\nand cellular phones. Another noise source typically exists ontheprinted circuit board (PCB) itself intheform of\nclocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the\nmeasurement result.\nAfirst-order resistor-capacitor (RC) filter is(inmost cases) sufficient toeither totally eliminate aliasing, orto\nreduce theeffect ofaliasing toalevel within thenoise floor ofthesensor. Ideally, anysignal beyond f(MOD) /2is\nattenuated toalevel below thenoise floor oftheADC. The digital filter oftheADS1220 attenuates signals toa\ncertain degree, asillustrated inthefilter response plots intheDigital Filter section. Inaddition, noise components\nareusually smaller inmagnitude than theactual sensor signal. Therefore, using afirst-order RCfilter with a\ncutoff frequency setattheoutput data rateor10xhigher isgenerally agood starting point forasystem design.\nInternal tothedevice, prior tothePGA inputs, isanEMI filter; seeFigure 39.The cutoff frequency ofthisfilter is\napproximately 31.8 MHz, which helps reject high-frequency interferences.\n9.1.3 External Reference andRatiometric Measurements\nThe full-scale range oftheADS1220 isdefined bythereference voltage andthePGA gain (FSR =±Vref/Gain).\nAnexternal reference canbeused instead oftheintegrated 2.048-V reference toadapt theFSR tothespecific\nsystem needs. Anexternal reference must beused ifVIN>2.048 V.Forexample, anexternal 5-Vreference and\nanAVDD =5Varerequired inorder tomeasure asingle-ended signal thatcanswing between 0Vand5V.\nThe reference inputs ofthedevice also allow theimplementation ofratiometric measurements. Inaratiometric\nmeasurement thesame excitation source thatisused toexcite thesensor isalso used toestablish thereference\nfortheADC. Asanexample, asimple form ofaratiometric measurement uses thesame current source toexcite\nboth theresistive sensor element (such asanRTD) andanother resistive reference element thatisinseries with\ntheelement being measured. The voltage that develops across thereference element isused asthereference\nsource fortheADC. Because current noise and drift arecommon toboth thesensor measurement and the\nreference, these components cancel outintheADC transfer function. The output code isonly aratio ofthe\nsensor element andthevalue ofthereference resistor. Thevalue oftheexcitation current source itself isnotpart\noftheADC transfer function.\n9.1.4 Establishing aProper Common-Mode Input Voltage\nThe ADS1220 can beused tomeasure various types ofinput signal configurations: single-ended, pseudo-\ndifferential, andfully-differential signals (which canbeeither unipolar orbipolar). However, configuring thedevice\nproperly fortherespective signal type isimportant.\nSignals where thenegative analog input isfixed and referenced toanalog ground (V(AINN) =0V)arecommonly\ncalled single-ended signals .The common-mode voltage ofasingle-ended signal consequently varies between\n0Vand VIN/2.IfthePGA isdisabled and bypassed, thecommon-mode input voltage oftheADS1220 canbe\naslowas100mVbelow AVSS andaslarge as100mVabove AVDD. Therefore, thePGA_BYPASS bitmust be\nsetinorder tomeasure single-ended signals when aunipolar analog supply isused (AVSS =0V).Gains of1,2,\nand4arestillpossible inthisconfiguration. Measuring a0-mA to20-mA or4-mA to20-mA signal across aload\nresistor of100Ωreferenced toGND isatypical example. The ADS1220 candirectly measure thesignal across\ntheload resistor using aunipolar supply, theinternal 2.048-V reference, and gain =1when thePGA is\nbypassed.\nIfgains larger than 4areneeded tomeasure asingle-ended signal, thePGA must beenabled. Inthiscase, a\nbipolar supply isrequired fortheADS1220 tomeet thecommon-mode voltage requirement ofthePGA.\nSignals where thenegative analog input (AIN N)isfixed atavoltage other the0Varereferred toaspseudo-\ndifferential signals .Thecommon-mode voltage ofapseudo-differential signal varies between V(AINN) andV(AINN) +\nVIN/2.\nFully-differential signals incontrast aredefined assignals having aconstant common-mode voltage where the\npositive andnegative analog inputs swing 180°out-of-phase buthave thesame amplitude.\n47ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedApplication Information (continued)\nThe ADS1220 can measure pseudo-differential and fully-differential signals both with thePGA enabled or\nbypassed. However, thePGA must beenabled inorder tousegains greater than 4.The common-mode voltage\noftheinput signal must meet theinput-common mode voltage restrictions ofthePGA (asexplained inthePGA\nCommon-Mode Voltage Requirements section) when thePGA isenabled. Setting thecommon-mode voltage at\nornear (AVSS +AVDD) /2inmost cases satisfies thePGA common-mode voltage requirements.\nSignals where both thepositive andnegative inputs arealways≥0Varecalled unipolar signals .These signals\ncan ingeneral bemeasured with theADS1220 using aunipolar analog supply (AVSS =0V).Asmentioned\npreviously, thePGA must bebypassed inorder tomeasure single-ended, unipolar signals when using aunipolar\nsupply.\nAsignal iscalled bipolar when either thepositive ornegative input canswing below 0V.Abipolar analog supply\n(such asAVDD =2.5V,AVSS =–2.5V)isrequired inorder tomeasure bipolar signals with theADS1220. A\ntypical application task ismeasuring asingle-ended, bipolar ±10Vsignal where AIN Nisfixed at0Vwhile AIN P\nswings between –10Vand 10V.The ADS1220 cannot directly measure thissignal because the10Vexceeds\ntheanalog power-supply limits. However, onepossible solution istouseabipolar analog supply (AVDD =2.5V,\nAVSS =–2.5V),gain =1,and aresistor divider infront oftheADS1220. The resistor divider must divide the\nvoltage down to≤±2.048 Vtobeable tomeasure itusing theinternal 2.048-V reference.\n9.1.5 Unused Inputs andOutputs\nTominimize leakage currents ontheanalog inputs, leave unused analog and reference inputs floating, or\nconnect theinputs tomid-supply ortoAVDD. AIN3/REFN1 isanexception. Leave theAIN3/REFN1 pinfloating\nwhen notused inorder toavoid accidently shorting thepintoAVSS through theinternal low-side switch.\nConnecting unused analog orreference inputs toAVSS ispossible aswell, butcanyield higher leakage currents\nthan thepreviously mentioned options.\nDonotfloat unused digital inputs; excessive power-supply leakage current can result. Tieallunused digital\ninputs totheappropriate levels, DVDD orDGND, even when inpower-down mode. IfCSisnotused, tiethispin\ntoDGND. Iftheinternal oscillator isused, tietheCLK pintoDGND. IftheDRDY output isnotused, leave thepin\nunconnected ortiethepintoDVDD using aweak pullup resistor.\n48ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedApplication Information (continued)\n9.1.6 Pseudo Code Example\nThe following listshows apseudo code sequence with therequired steps tosetupthedevice and the\nmicrocontroller thatinterfaces totheADC inorder totake subsequent readings from theADS1220 incontinuous\nconversion mode. The dedicated DRDY pinisused toindicate availability ofnew conversion data. The default\nconfiguration register settings arechanged togain =16,continuous conversion mode, and simultaneous 50-Hz\nand60-Hz rejection.\nPower-up;\nDelay toallow power supplies tosettle and power-up reset tocomplete (minimum of50µs);\nConfigure the SPI interface ofthe microcontroller toSPI mode 1(CPOL =0,CPHA =1);\nIfthe CSpin isnot tied low permanently, configure the microcontroller GPIO connected toCSasan\noutput;\nConfigure the microcontroller GPIO connected tothe DRDY pin asafalling edge triggered interrupt\ninput;\nSet CStothe device low;\nDelay for aminimum oftd(CSSC) ;\nSend the RESET command (06h) tomake sure the device isproperly reset after power-up;\nDelay for aminimum of50µs+32·t(CLK);\nWrite the respective register configuration with the WREG command (43h, 08h, 04h, 10h, and 00h);\nAsanoptional sanity check, read back all configuration registers with the RREG command (23h);\nSend the START/SYNC command (08h) tostart converting incontinuous conversion mode;\nDelay for aminimum oftd(SCCS) ;\nClear CStohigh (resets the serial interface);\nLoop\n{\nWait for DRDY totransition low;\nTake CSlow;\nDelay for aminimum oftd(CSSC) ;\nSend 24SCLK rising edges toread out conversion data onDOUT/ DRDY;\nDelay for aminimum oftd(SCCS) ;\nClear CStohigh;\n}\nTake CSlow;\nDelay for aminimum oftd(CSSC) ;\nSend the POWERDOWN command (02h) tostop conversions and put the device inpower-down mode;\nDelay for aminimum oftd(SCCS) ;\nClear CStohigh;\nTIrecommends running anoffset calibration before performing anymeasurements orwhen changing thegain of\nthePGA. The internal offset ofthedevice can, forexample, bemeasured byshorting theinputs tomid-supply\n(MUX[3:1] =1110). The microcontroller then takes multiple readings from thedevice with theinputs shorted and\nstores theaverage value inthemicrocontroller memory. When measuring thesensor signal, themicrocontroller\nthen subtracts thestored offset value from each device reading toobtain anoffset compensated result. Note that\ntheoffset canbeeither positive ornegative invalue.\n3.3 V\nThermocoupleCDIF\nCCM1CCM2\nRF2\nRF1RB2\nRB1AIN0\nAIN1\nAIN2\nAIN3Isothermal \nBlockAINP\nAINN\nLow-Drift \nOscillatorReference \nMUX\nPrecision \nTemperature \nSensorSCLKCSAVDD\nAVSSDOUT/DRDYDINTI Device\nDRDY\nDGNDREFP0 REFN0\nInternal \nReference\nCLK10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nSPI \nInterface3.3 V\n0.1 PF3.3 V\n0.1 PF\nCopyright © 2016, Texas Instruments Incorporated\n49ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9.2 Typical Applications\n9.2.1 K-Type Thermocouple Measurement (–200°Cto+1250 °C)\nFigure 74shows thebasic connections ofathermocouple measurement system when using theinternal high-\nprecision temperature sensor forcold-junction compensation. Apart from thethermocouple itself, theonly\nexternal circuitry required aretwobiasing resistors, asimple low-pass, antialiasing filter, and thepower-supply\ndecoupling capacitors.\nFigure 74.Thermocouple Measurement\n9.2.1.1 Design Requirements\n(1) Notaccounting forerror ofthethermocouple andcold-junction temperature measurement;\noffset calibration atT(TC)=T(CJ)=25°C;nogain calibration.Table 21.Design Requirements\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nReference voltage Internal 2.048-V reference\nUpdate rate ≥10readings persecond\nThermocouple type K\nTemperature measurement range –200°Cto+1250 °C\nMeasurement accuracy atTA=25°C(1)±0.2°C\n9.2.1.2 Detailed Design Procedure\nThe biasing resistors RB1and RB2areused tosetthecommon-mode voltage ofthethermocouple towithin the\nspecified common-mode voltage range ofthePGA (inthisexample, tomid-supply AVDD /2).Iftheapplication\nrequires thethermocouple tobebiased toGND, either abipolar supply (forexample, AVDD =2.5VandAVSS =\n–2.5V)must beused forthedevice tomeet thecommon-mode voltage requirement ofthePGA, orthePGA\nmust bebypassed. When choosing thevalues ofthebiasing resistors, care must betaken sothat thebiasing\ncurrent does notdegrade measurement accuracy. The biasing current flows through thethermocouple and can\ncause self-heating and additional voltage drops across thethermocouple leads. Typical values forthebiasing\nresistors range from 1MΩto50MΩ.\n50ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedInaddition tobiasing thethermocouple, RB1and RB2arealso useful fordetecting anopen thermocouple lead.\nWhen one ofthethermocouple leads fails open, thebiasing resistors pulltheanalog inputs (AIN0 and AIN1) to\nAVDD and AVSS, respectively. The ADC consequently reads afull-scale value, which isoutside thenormal\nmeasurement range ofthethermocouple voltage, toindicate thisfailure condition.\nAlthough thedevice digital filter attenuates high-frequency components ofnoise, TIrecommends providing afirst-\norder, passive RCfilter attheinputs tofurther improve performance. Thedifferential RCfilter formed byRF1,RF2,\nandthedifferential capacitor CDIFoffers acutoff frequency thatiscalculated using Equation 17.\nfC=1/[2π·(RF1+RF2)·CDIF] (17)\nTwo common-mode filter capacitors (CM1and CM2)arealso added tooffer attenuation ofhigh-frequency,\ncommon-mode noise components. TIrecommends that thedifferential capacitor CDIFbeatleast anorder of\nmagnitude (10x) larger than thecommon-mode capacitors (CM1and CM2)because mismatches inthecommon-\nmode capacitors canconvert common-mode noise intodifferential noise.\nThe filter resistors RF1and RF2also serve ascurrent-limiting resistors. These resistors limit thecurrent intothe\nanalog inputs (AIN0 and AIN1) ofthedevice tosafe levels ifanovervoltage ontheinputs occur. Care must be\ntaken when choosing thefilter resistor values because theinput currents flowing intoandoutofthedevice cause\navoltage drop across theresistors. This voltage drop shows upasanadditional offset error attheADC inputs.\nTIrecommends limiting thefilter resistor values tobelow 1kΩ.\nThefilter component values used inthisdesign are:RF1=RF2=1kΩ,CDIF=100nF,andCCM1=CCM2=10nF.\nThe highest measurement resolution isachieved when matching thelargest potential input signal totheFSR of\ntheADC bychoosing thehighest possible gain. From thedesign requirement, themaximum thermocouple\nvoltage occurs atT(TC)=1250 °Cand isV(TC)=50.644 mVasdefined inthetables published bytheNational\nInstitute ofStandards and Technology (NIST) using acold-junction temperature ofT(CJ)=0°C.Athermocouple\nproduces anoutput voltage that isproportional tothetemperature difference between thethermocouple tipand\nthecold junction. Ifthecold junction isatatemperature below 0°C,thethermocouple produces avoltage larger\nthan 50.644 mV. The isothermal block area isconstrained bytheoperating temperature range ofthedevice.\nTherefore, theisothermal block temperature islimited to–40°C.AK-type thermocouple atT(TC)=1250 °C\nproduces anoutput voltage ofV(TC)=50.644 mV–(–1.527 mV) =52.171 mVwhen referenced toacold-junction\ntemperature ofT(CJ)=–40°C.The maximum gain thatcanbeapplied when using theinternal 2.048-V reference\nisthen calculated as(2.048 V/52.171 mV) =39.3. Thenext smaller PGA gain setting thedevice offers is32.\nThe device integrates ahigh-precision temperature sensor that canbeused tomeasure thetemperature ofthe\ncold junction. Tomeasure theinternal temperature oftheADS1220, thedevice must besettointernal\ntemperature sensor mode bysetting theTSbitto1intheconfiguration register. Forbest performance, careful\nboard layout iscritical toachieve good thermal conductivity between thecold junction andthedevice package.\nHowever, the device does not perform automatic cold-junction compensation ofthe thermocouple. This\ncompensation must bedone inthemicrocontroller thatinterfaces tothedevice. The microcontroller requests one\normultiple readings ofthethermocouple voltage from thedevice andthen sets thedevice tointernal temperature\nsensor mode (TS=1)toacquire thetemperature ofthecold junction. Analgorithm similar tothefollowing must\nbeimplemented onthemicrocontroller tocompensate forthecold-junction temperature:\n1.Measure thethermocouple voltage, V(TC),between AIN0 andAIN1.\n2.Measure thetemperature ofthecold junction, T(CJ),using thetemperature sensor mode oftheADS1220.\n3.Convert thecold-junction temperature into anequivalent thermoelectric voltage, V(CJ),using thetables or\nequations provided byNIST.\n4.Add V(TC)andV(CJ)andtranslate thesummation back intoathermocouple temperature using theNIST tables\norequations again.\nInsome applications, theintegrated temperature sensor oftheADS1220 cannot beused (forexample, ifthe\naccuracy isnothigh enough orifthedevice cannot beplaced close enough tothecold junction). The additional\nanalog input channels ofthedevice canbeused inthiscase tomeasure thecold-junction temperature with a\nthermistor, RTD, orananalog temperature sensor.\nTogetanapproximation oftheachievable temperature resolution, therms-Noise oftheADS1220 atGain =32\nand DR=20SPS (0.23 µVrms)isdivided bytheaverage sensitivity ofaK-type thermocouple (41µV/°C),as\nshown inEquation 18.\nTemperature Resolution =0.23 µV/41µV/°C=0.006 °C (18)\nThermocouple Voltage (mV)Measurement Error (mV)\n-10 0 10 20 30 40 50-0.01-0.00500.0050.01\nD002\nTemperature (°C)Measurement Error (°C)\n-200 02004006008001000 1200-0.2-0.100.10.2\nD001\n51ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTheregister settings forthisdesign areshown inTable 22.\nTable 22.Register Settings\nREGISTER SETTING DESCRIPTION\n00h 0Ah AIN P=AIN0, AIN N=AIN1, gain =32,PGA enabled\n01h 04h DR=20SPS, normal mode, continuous conversion mode\n02h 10h Internal voltage reference, simultaneous 50-Hz and60-Hz rejection\n03h 00h NoIDACs used\n9.2.1.3 Application Curves\nFigure 75and Figure 76show themeasurement results. The measurements aretaken atTA=T(CJ)=25°C.A\nsystem offset calibration isperformed atT(TC)=25°C,which translates toaV(TC)=0Vwhen T(CJ)=25°C.No\ngain calibration isimplemented. The data inFigure 75aretaken using aprecision voltage source astheinput\nsignal instead ofathermocouple. The respective temperature measurement error inFigure 76iscalculated from\nthedata inFigure 75using theNIST tables.\nThe design meets the required temperature measurement accuracy given inTable 21.Note that the\nmeasurement error shown inFigure 76does not include the error ofthe thermocouple itself and the\nmeasurement error ofthecold-junction temperature. Those twoerror sources areingeneral larger than 0.2°C\nandtherefore, inmany cases, dominate theoverall system measurement accuracy.\nFigure 75.Voltage Measurement Error vsV(TC) Figure 76.Temperature Measurement Error vsT(TC)\nAIN0\nAIN1\nAIN2\nAIN33.3 V\n0.1 PF3.3 V\n0.1 PF\nCDIF1\nCCM1CCM2RF2\nRF1RREF\nCDIF2\nRLEAD1RLEAD2\n3-Wire RTDRLEAD3RF4\nCCM4 CCM3RF3\n(IDAC1)\n(IDAC2)IIDAC1 + IIDAC2\nAINP\nAINN\nLow-Drift \nOscillatorReference \nMUX\nPrecision \nTemperature \nSensorSCLKCSAVDD\nAVSSDOUT/DRDYDINTI Device\nDRDY\nDGNDREFP0 REFN0\nInternal \nReference\nCLK10 \x1dA to\n1.5 mADVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nSPI \nInterfaceMUX\nCopyright © 2016, Texas Instruments Incorporated\n52ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9.2.2 3-Wire RTD Measurement (–200°Cto+850 °C)\nThe ADS1220 integrates allnecessary features (such asdual-matched programmable current sources, buffered\nreference inputs, and aPGA) toease theimplementation ofratiometric 2-,3-,and 4-wire RTD measurements.\nFigure 77shows atypical implementation ofaratiometric 3-wire RTD measurement using theexcitation current\nsources integrated inthedevice toexcite theRTD aswell astoimplement automatic RTD lead-resistance\ncompensation.\nFigure 77.3-Wire RTD Measurement\n9.2.2.1 Design Requirements\n(1) Notaccounting forerror ofRTD;\noffset calibration isperformed with RRTD=100Ω;nogain calibration.Table 23.Design Requirements\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nUpdate rate 20readings persecond\nRTD type 3-wire Pt100\nMaximum RTD lead resistance 15Ω\nRTD excitation current 500µA\nTemperature measurement range –200°Cto+850 °C\nMeasurement accuracy atTA=25°C(1)±0.2°C\n9.2.2.2 Detailed Design Procedure\nThe circuit inFigure 77employs aratiometric measurement approach. Inother words, thesensor signal (that is,\nthevoltage across theRTD inthiscase) and thereference voltage fortheADC arederived from thesame\nexcitation source. Therefore, errors resulting from temperature drift ornoise oftheexcitation source cancel out\nbecause these errors arecommon toboth thesensor signal andthereference.\n53ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedInorder toimplement aratiometric 3-wire RTD measurement using thedevice, IDAC1 isrouted toone ofthe\nleads oftheRTD and IDAC2 isrouted tothesecond RTD lead. Both currents have thesame value, which is\nprogrammable bytheIDAC[2:0] bitsintheconfiguration register. The design ofthedevice ensures that both\nIDAC values areclosely matched, even across temperature. The sum ofboth currents flows through aprecision,\nlow-drift reference resistor, RREF.The voltage, Vref,generated across thereference resistor (asshown in\nEquation 19)isused astheADC reference voltage. Equation 19reduces toEquation 20because IIDAC1 =IIDAC2 .\nVref=(IIDAC1 +IIDAC2)·RREF (19)\nVref=2·IIDAC1 ·RREF (20)\nTosimplify thefollowing discussion, theindividual lead resistance values oftheRTD (RLEADx )aresettozero.\nOnly IDAC1 excites theRTD toproduce avoltage (VRTD)proportional tothetemperature-dependable RTD value\nandtheIDAC1 value, asshown inEquation 21.\nVRTD=RRTD (attemperature) ·IIDAC1 (21)\nThe device internally amplifies thevoltage across theRTD using thePGA and compares theresulting voltage\nagainst thereference voltage toproduce adigital output code proportional toEquation 22through Equation 24:\nCode∝VRTD·Gain /Vref (22)\nCode∝(RRTD (attemperature) ·IIDAC1 ·Gain) /(2·IIDAC1 ·RREF) (23)\nCode∝(RRTD (attemperature) ·Gain) /(2·RREF) (24)\nAscanbeseen from Equation 24,theoutput code only depends onthevalue oftheRTD, thePGA gain, andthe\nreference resistor (RREF),butnotontheIDAC1 value. The absolute accuracy and temperature drift ofthe\nexcitation current therefore does notmatter. However, because thevalue ofthereference resistor directly affects\nthemeasurement result, choosing areference resistor with avery lowtemperature coefficient isimportant tolimit\nerrors introduced bythetemperature driftofRREF.\nThe second IDAC2 isused tocompensate forerrors introduced bythevoltage drop across thelead resistance of\ntheRTD. Allthree leads ofa3-wire RTD typically have thesame length and, thus, thesame lead resistance.\nAlso, IDAC1 and IDAC2 have thesame value. Taking thelead resistance intoaccount, thedifferential voltage\n(VIN)across theADC inputs, AIN0 andAIN1, iscalculated using Equation 25:\nVIN=IIDAC1 ·(RRTD+RLEAD1 )–IIDAC2 ·RLEAD2 (25)\nWhen RLEAD1 =RLEAD2 andIIDAC1 =IIDAC2 ,Equation 25reduces toEquation 26:\nVIN=IIDAC1 ·RRTD (26)\nInother words, themeasurement error resulting from thevoltage drop across theRTD lead resistance is\ncompensated, aslong asthelead resistance values andtheIDAC values arewellmatched.\nAfirst-order differential and common-mode RCfilter (RF1,RF2,CDIF1,CCM1,and CCM2)isplaced ontheADC\ninputs, aswell asonthereference inputs (RF3,RF4,CDIF2,CCM3,and CCM4).The same guidelines fordesigning\ntheinput filter apply asdescribed intheThermocouple Measurement section. For best performance, TI\nrecommends matching thecorner frequencies oftheinput and reference filter. More detailed information on\nmatching theinput and reference filter canbefound inapplication report RTD Ratiometric Measurements and\nFiltering Using theADS1148 andADS1248 (SBAA201) .\nThe reference resistor RREFnotonly serves togenerate thereference voltage forthedevice, butalso sets the\ncommon-mode voltage oftheRTD towithin thespecified common-mode voltage range ofthePGA.\nWhen designing thecircuit, care must also betaken tomeet thecompliance voltage requirement oftheIDACs.\nThe IDACs require thatthemaximum voltage drop developed across thecurrent path toAVSS beequal orless\nthan AVDD –0.9Vinorder tooperate accurately. This requirement means thatEquation 27must bemetatall\ntimes.\nAVSS +IIDAC1 ·(RLEAD1 +RRTD)+(IIDAC1 +IIDAC2)·(RLEAD3 +RREF)≤AVDD –0.9V (27)\nThe device also offers thepossibility toroute theIDACs tothesame inputs used formeasurement. Ifthefilter\nresistor values RF1and RF2aresmall enough and well matched, IDAC1 canberouted toAIN1 and IDAC2 to\nAIN0 inFigure 77.Inthismanner, even two3-wire RTDs sharing thesame reference resistor canbemeasured\nwith asingle device.\n54ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedThis design example discusses theimplementation ofa3-wire Pt100 measurement tobeused tomeasure\ntemperatures ranging from –200°Cto+850 °Casstated inTable 23.The excitation current forthePt100 is\nchosen asIIDAC1 =500 µA,which means acombined current of1mAisflowing through thereference resistor,\nRREF.Asmentioned previously, besides creating thereference voltage fortheADS1220, thevoltage across RREF\nalso sets thecommon-mode voltage fortheRTD measurement. Ingeneral, choose thelargest reference voltage\npossible while stillmaintaining thecompliance voltage oftheIDACs aswell asmeeting thecommon-mode\nvoltage requirement ofthePGA. TIrecommends setting thecommon-mode voltage atornear halftheanalog\nsupply (inthiscase 3.3V/2=1.65 V),which inmost cases satisfies thecommon-mode voltage requirements of\nthePGA. Thevalue forRREFisthen calculated byEquation 28:\nRREF=Vref/(IIDAC1 +IIDAC2)=1.65 V/1mA=1.65 kΩ (28)\nThe stability ofRREFiscritical toachieve good measurement accuracy over temperature and time. Choosing a\nreference resistor with atemperature coefficient of±10ppm/ °Corbetter isadvisable. Ifa1.65 kΩvalue isnot\nreadily available, another value near 1.65 kΩ(such as1.62 kΩor1.69 kΩ)cancertainly beused aswell.\nAsalaststep, thePGA gain must beselected inorder tomatch themaximum input signal totheFSR ofthe\nADC. The resistance ofaPt100 increases with temperature. Therefore, themaximum voltage tobemeasured\n(VIN(MAX) )occurs atthepositive temperature extreme. At850°C,aPt100 has anequivalent resistance of\napproximately 391ΩaspertheNIST tables. Thevoltage across thePt100 equates toEquation 29:\nVIN(MAX) =VRTD (at850°C)=RRTD (at850°C)·IIDAC1 =391Ω·500µA=195.5 mV (29)\nThe maximum gain thatcanbeapplied when using a1.65-V reference isthen calculated as(1.65 V/195.5 mV)\n=8.4. The next smaller PGA gain setting available intheADS1220 is8.Atagain of8,theADS1220 offers a\nFSR value asdescribed inEquation 30:\nFSR =±Vref/Gain =±1.65 V/8=±206.25 mV (30)\nThis range allows formargin with respect toinitial accuracy anddriftoftheIDACs andreference resistor.\nAfter selecting thevalues fortheIDACs, RREF,andPGA gain, make sure todouble check thatthesettings meet\nthecommon-mode voltage requirements ofthePGA andthecompliance voltage oftheIDACs. Todetermine the\ntrue common-mode voltage attheADC inputs (AIN0 and AIN1) thelead resistance must betaken intoaccount\naswell.\nThe smallest common-mode voltage occurs atthelowest measurement temperature (–200°C)with RLEADx =0Ω\nandiscalculated using Equation 31andEquation 32.\nVCM(MIN)=Vref+(IIDAC1 +IIDAC2)·RLEAD3 +IIDAC2 ·RLEAD2 +½IIDAC1 ·RRTD (at–200°C) (31)\nVCM(MIN)=1.65 V+½500µA·18.52Ω=1.655 V (32)\nActually, assuming VCM(MIN) =Vrefisasufficient approximation.\nVCM (MIN) must meet tworequirements: Equation 15requires VCM (MIN) tobelarger than AVDD /4=3.3V/4=\n0.825 VandEquation 13requires VCM(MIN) tomeet Equation 33:\nVCM(MIN)≥AVSS +0.2V+½Gain ·VIN(MAX) =0V+0.2V+(½·8·195.5 mV) =982mV (33)\nBoth restrictions aresatisfied inthisdesign with aVCM(MIN) =1.65 V.\nThe largest common-mode voltage occurs atthehighest measurement temperature (850°C)and iscalculated\nusing Equation 34andEquation 35.\nVCM(MAX) =Vref+(IIDAC1 +IIDAC2)·RLEAD3 +IIDAC2 ·RLEAD2 +½IIDAC1 ·RRTD (at850°C) (34)\nVCM(MAX) =1.65 V+1mA·15Ω+500µA·15Ω+½500µA·391Ω=1.77 V (35)\nVCM(MAX) does meet therequirement given byEquation 14,which inthisdesign equates toEquation 36:\nVCM(MAX)≤AVDD –0.2V–½Gain ·VIN(MAX) =3.3V–0.2V–(½·8·195.5 mV) =2.318 V (36)\nFinally, themaximum voltage that canoccur oninput AIN1 must becalculated todetermine ifthecompliance\nvoltage (AVDD –0.9V=3.3V–0.9V=2.4V)ofIDAC1 ismet. Note thatthevoltage oninput AIN0 issmaller\nthan theoneoninput AIN1. Equation 37andEquation 38show thatthevoltage onAIN1 isless than 2.4V,even\nwhen taking theworst-case lead resistance intoaccount.\nVAIN1 (MAX) =Vref+(IIDAC1 +IIDAC2)·RLEAD3 +IIDAC1 ·(RRTD (at850°C)+RLEAD1 ) (37)\nVAIN1 (MAX) =1.65 V+1mA·15Ω+500µA·(391Ω+15Ω)=1.868 V (38)\nAIN0\nAIN1\nAIN2\nAIN33.3 V\n0.1 PF3.3 V\n0.1 PF\nCDIF1\nCCM1CCM2RF2\nRF1RREF\nCDIF2RF4\nCCM4 CCM3RF3\n(IDAC1)IIDAC1\nAINP\nAINN\nLow-Drift \nOscillatorReference \nMUX\nPrecision \nTemperature \nSensorSCLKCSAVDD\nAVSSDOUT/DRDYDINTI Device\nDRDY\nDGNDREFP0 REFN0\nInternal \nReference\nCLK10 \x1dA to\n1.5 mADVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nSPI \nInterfaceMUXRLEAD1RLEAD2\n2-Wire RTD\nCopyright © 2016, Texas Instruments Incorporated\n55ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTheregister settings forthisdesign areshown inTable 24.\nTable 24.Register Settings\nREGISTER SETTING DESCRIPTION\n00h 66h AIN P=AIN1, AIN N=AIN0, gain =8,PGA enabled\n01h 04h DR=20SPS, normal mode, continuous conversion mode\n02h 55hExternal reference (REFP0, REFN0), simultaneous 50-Hz and60-Hz\nrejection, IDAC =500µA\n03h 70h IDAC1 =AIN2, IDAC2 =AIN3\n9.2.2.2.1 Design Variations for2-Wire and4-Wire RTD Measurements\nImplementing a2-or4-wire RTD measurement isvery similar tothe3-wire RTD measurement illustrated in\nFigure 77,except thatonly oneIDAC isrequired.\nFigure 78shows atypical circuit implementation ofa2-wire RTD measurement. The main difference compared\ntoa3-wire RTD measurement iswith respect tothelead resistance compensation. The voltage drop across the\nlead resistors, RLEAD1 and RLEAD2 ,inthis configuration isdirectly part ofthemeasurement (asshown in\nEquation 39)because there isnomeans tocompensate thelead resistance byuseofthesecond current source.\nAnycompensation must bedone bycalibration.\nVIN=IIDAC1 ·(RLEAD1 +RRTD+RLEAD2 ) (39)\nFigure 78.2-Wire RTD Measurement\nAIN0\nAIN1\nAIN2\nAIN33.3 V\n0.1 PF3.3 V\n0.1 PF\nCDIF1\nCCM1CCM2RF2\nRF1RREF\nCDIF2RF4\nCCM4 CCM3RF3\n(IDAC1)IIDAC1\nAINP\nAINN\nLow-Drift \nOscillatorReference \nMUX\nPrecision \nTemperature \nSensorSCLKCSAVDD\nAVSSDOUT/DRDYDINTI Device\nDRDY\nDGNDREFP0 REFN0\nInternal \nReference\nCLK10 \x1dA to\n1.5 mADVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nSPI \nInterfaceRLEAD2RLEAD3\n4-Wire RTDRLEAD4\nRLEAD1MUX\nCopyright © 2016, Texas Instruments Incorporated\n56ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 79shows atypical circuit implementation ofa4-wire RTD measurement. Similar tothe2-wire RTD\nmeasurement, only oneIDAC isrequired forexciting andmeasuring a4-wire RTD inaratiometric manner. The\nmain benefit ofusing a4-wire RTD isthat theADC inputs areconnected totheRTD intheform ofaKelvin\nconnection. Apart from theinput leakage currents oftheADC, there isnocurrent flow through thelead resistors\nRLEAD2 and RLEAD3 and therefore novoltage drop iscreated across them. The voltage attheADC inputs\nconsequently equals thevoltage across theRTD andthelead resistance isofnoconcern.\nFigure 79.4-Wire RTD Measurement\nNote thatbecause only oneIDAC isused andflows through thereference resistor, RREF,thetransfer function of\na2-and 4-wire RTD measurement differs compared totheone ofa3-wire RTD measurement byafactor of2,\nasshown inEquation 40.\nCode∝(RRTD (atTemperature) ·Gain) /RREF (40)\nInaddition, thecommon-mode and reference voltage isreduced compared tothe3-wire RTD configuration.\nTherefore, some further modifications may berequired incase the3-wire RTD design isused tomeasure 2-and\n4-wire RTDs aswell. Ifthedecreased common-mode voltage does notmeet theVCM (MIN) requirements ofthe\nPGA anymore, either increase thevalue ofRREFbyswitching inalarger resistor or,alternatively, increase the\nexcitation current while decreasing thegain atthesame time.\nRTD Value ( :)Measurement Error ( :)\n050100150200250300350 400-0.1-0.0500.050.1\nD003\nTemperature (°C)Measurement Error (°C)\n-200 0200 400 600 800 1000-0.2-0.100.10.2\nD004\n57ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9.2.2.3 Application Curves\nFigure 80and Figure 81show themeasurement results. The measurements aretaken atTA=25°C.Asystem\noffset calibration isperformed using areference resistor of100Ω.Nogain calibration isimplemented. The data\ninFigure 80are taken using precision resistors instead ofa3-wire Pt100. The respective temperature\nmeasurement error inFigure 81iscalculated from thedata inFigure 80using theNIST tables.\nThe design meets the required temperature measurement accuracy given inTable 23.Note that the\nmeasurement error shown inFigure 81does notinclude theerror oftheRTD itself.\nFigure 80.Resistance Measurement Error vsRRTD Figure 81.Temperature Measurement Error vsT(RTD)\nREFP1\nAIN1\nAIN2\nREFN15.0 V\nCDIF1\nCCM1CCM2RF2\nRF1CDIF2AINP\nAINN\nLow-Drift \nOscillatorReference \nMUX\nPrecision \nTemperature \nSensorSCLKCSAVDD\nAVSSDOUT/DRDYDINTI Device\nDRDY\nDGNDREFP0 REFN0\nInternal \nReference\nCLK10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nSPI \nInterface5.0 V\n0.1 PF3.3 V\n0.1 PF\nCopyright © 2016, Texas Instruments Incorporated\n58ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9.2.3 Resistive Bridge Measurement\nThe device offers several features toease theimplementation ofratiometric bridge measurements (such asa\nPGA with gains upto128, buffered, differential reference inputs, andalow-side power switch).\nFigure 82.Resistive Bridge Measurement\n9.2.3.1 Design Requirements\nTable 25.Design Requirements\nDESIGN PARAMETER VALUE\nAnalog supply voltage 5.0V\nDigital supply voltage 3.3V\nLoad celltype 4-wire load cell\nLoad cellmaximum capacity 1kg\nLoad cellsensitivity 3mV/V\nExcitation voltage 5V\nRepeatability 50mg\n9.2.3.2 Detailed Design Procedure\nToimplement aratiometric bridge measurement, thebridge excitation voltage issimultaneously used asthe\nreference voltage fortheADC, asshown inFigure 82.With thisconfiguration, anydriftinexcitation voltage also\nshows uponthereference voltage, consequently canceling outdrift error. Either ofthetwodevice reference\ninput pairs can beconnected tothebridge excitation voltage. However, only thenegative reference input\n(REFN1) canbeinternally routed toalow-side power switch. Byconnecting thelowside ofthebridge toREFN1,\nthedevice canautomatically power-down thebridge byopening thelow-side power switch. When thePSW bitin\ntheconfiguration register issetto1,thedevice opens theswitch every time aPOWERDOWN command is\nissued andcloses theswitch again when aSTART/SYNC command issent.\nThe PGA offers gains upto128, which helps amplify thesmall differential bridge output signal tomake optimal\nuse oftheADC full-scale range. Using asymmetrical bridge with theexcitation voltage equal tothesupply\nvoltage ofthedevice ensures thattheoutput signal ofthebridge meets thecommon-mode voltage requirement\nofthePGA.\n59ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedNote that themaximum input voltage ofADS1220 islimited toVIN(MAX) =±[(AVDD –AVSS) –0.4V]/Gain,\nwhich means theentire full-scale range, FSR =±(AVDD –AVSS) /Gain, cannot beused inthisconfiguration.\nThis limitation isaresult oftheoutput drive capability ofthePGA amplifiers (A1and A2); seeFigure 39.The\noutput ofeach amplifier must stay 200mVaway from therails (AVDD andAVSS), otherwise thePGA becomes\nnonlinear. Consequently, themaximum output swing ofthePGA islimited toVOUT=±[(AVDD –AVSS) –0.4V].\nUsing a3-mV/V load cellwith a5-Vexcitation yields amaximum differential output voltage ofVIN(MAX) =±15mV,\nwhich meets Equation 41when using again of128.\nVIN(MAX)≤±[(AVDD –AVSS) –0.4V]/Gain =±(5V–0.4V)/128=±36mV (41)\nAfirst-order differential and common-mode RCfilter (RF1,RF2,CDIF1,CCM1,and CCM2)isplaced ontheADC\ninputs. The reference hasanadditional capacitor CDIF2tolimit reference noise. Care must betaken tomaintain a\nlimited amount offiltering orthemeasurement isnolonger ratiometric.\nTofind therepeatability ofthereadings, perform thefollowing calculation. The load cellproduces anoutput\nvoltage of15mVatthemaximum load of1kg.AtaGain =128andDR=20SPS theADS1220 offers anoise-\nfreeresolution of0.41 µVpp.Therepeatability isthen calculated asshown inEquation 42.\nRepeatability =(1kg/15mV) ·0.41 µV=27mg (42)\nTheregister settings forthisdesign areshown inTable 26.\nTable 26.Register Settings\nREGISTER SETTING DESCRIPTION\n00h 3Eh AIN P=AIN1, AIN N=AIN2, gain =128, PGA enabled\n01h 04h DR=20SPS, normal mode, continuous conversion mode\n02h 98hExternal reference (REFP1, REFN1), simultaneous 50-Hz and60-Hz\nrejection, PSW =1\n03h 00h NoIDACs used\n0.1 PF3.3 V16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8DeviceCLK\nDGND\nAVSS\nAIN3/REFN1\nAIN2\nREFN0 REFP0AIN1AIN0/REFP1AVDDDVDDDRDYDOUT/DRDYDIN SCLK\nCS\n0.1 PF3.3 V\n0.1 PF2.5 V16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8DeviceCLK\nDGND\nAVSS\nAIN3/REFN1\nAIN2\nREFN0 REFP0AIN1AIN0/REFP1AVDDDVDDDRDYDOUT/DRDYDIN SCLK\nCS\n0.1 PF3.3 V\n0.1 PF-2.5 V\n-50 \x1ds-1 VDVDD\n60ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated10Power Supply Recommendations\nThe device requires twopower supplies: analog (AVDD, AVSS) and digital (DVDD, DGND). The analog power\nsupply canbebipolar (forexample, AVDD =2.5V,AVSS =–2.5V)orunipolar (forexample, AVDD =3.3V,\nAVSS =0V)andisindependent ofthedigital power supply. Thedigital supply sets thedigital I/Olevels.\n10.1 Power-Supply Sequencing\nThe power supplies canbesequenced inanyorder, butinnocase must anyanalog ordigital inputs exceed the\nrespective analog ordigital power-supply voltage and current limits. Ramping DVDD together with orbefore\nAVDD minimizes any leakage current through AIN3/REFN1 because ofthelow-side switch connected tothis\ninput. IfAVDD ramps before DVDD, then thelow-side switch isinanunknown state and can short the\nAIN3/REFN1 input toAVSS until DVDD has ramped. Wait approximately 50µsafter allpower supplies are\nstabilized before communicating with thedevice toallow thepower-up reset process tocomplete.\n10.2 Power-Supply Ramp Rate\nForproper device power-up over theentire temperature range, thepower-supply ramp rate must bemonotonic\nandslower than 1Vper50µs,asshown inFigure 83.\nFigure 83.Power-Supply Ramp Rate\n10.3 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. AVDD, AVSS (when using a\nbipolar supply) and DVDD must bedecoupled with atleast a0.1-µFcapacitor, asshown inFigure 84and\nFigure 85.Place thebypass capacitors asclose tothepower-supply pins ofthedevice aspossible using low-\nimpedance connections. TIrecommends using multi-layer ceramic chip capacitors (MLCCs) that offer low\nequivalent series resistance (ESR) and inductance (ESL) characteristics forpower-supply decoupling purposes.\nForvery sensitive systems, orforsystems inharsh noise environments, avoiding theuseofvias forconnecting\nthecapacitors tothedevice pins may offer superior noise immunity. The useofmultiple vias inparallel lowers\ntheoverall inductance andisbeneficial forconnections toground planes. TIrecommends connecting analog and\ndigital ground together asclose tothedevice aspossible.\nFigure 84.Unipolar Analog Power Supply Figure 85.Bipolar Analog Power Supply\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n61ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nTIrecommends employing best design practices when laying outaprinted circuit board (PCB) forboth analog\nand digital components. This recommendation generally means that thelayout separates analog components\n[such asADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital\ncomponents [such asmicrocontrollers, complex programmable logic devices (CPLDs), field-programmable gate\narrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching\nregulators]. Anexample ofgood component placement isshown inFigure 86.Although Figure 86provides a\ngood example ofcomponent placement, thebest placement foreach application isunique tothegeometries,\ncomponents, andPCB fabrication capabilities employed. That is,there isnosingle layout thatisperfect forevery\ndesign andcareful consideration must always beused when designing with anyanalog component.\nFigure 86.System Component Placement\nThe useofsplit analog anddigital ground planes isnotnecessary forimproved noise performance (although for\nthermal isolation thisoption isaworthwhile consideration). However, theuseofasolid ground plane orground\nfillinPCB areas with nocomponents isessential foroptimum performance. Ifthesystem being used employs a\nsplit digital andanalog ground plane, TIgenerally recommends thattheground planes beconnected together as\nclose tothedevice aspossible. Atwo-layer board ispossible using common grounds forboth analog anddigital\ngrounds. Additional layers canbeadded tosimplify PCB trace routing. Ground fillmay also reduce EMI andRFI\nissues.\nTIalso strongly recommends that digital components, especially RFportions, bekept asfaraspractically\npossible from analog circuitry inagiven system. Additionally, minimize thedistance thatdigital control traces run\nthrough analog areas and avoid placing these traces near sensitive analog components. Digital return currents\nusually flow through aground path thatisasclose tothedigital path aspossible. Ifasolid ground connection to\naplane isnotavailable, these currents may findpaths back tothesource thatinterfere with analog performance.\nThe implications that layout hasonthetemperature-sensing functions aremuch more significant than forADC\nfunctions.\nSupply pins must bebypassed toground with alow-ESR ceramic capacitor. The optimum placement ofthe\nbypass capacitors isasclose aspossible tothesupply pins. IfAVSS isconnected toanegative supply, then\nconnect anadditional bypass capacitor from AVSS toAGND aswell. The ground-side connections ofthebypass\ncapacitors must below-impedance connections foroptimum performance. The supply current flows through the\nbypass capacitor terminal firstandthen tothesupply pintomake thebypassing most effective.\nAnalog inputs with differential connections must have acapacitor placed differentially across theinputs. Best\ninput combinations fordifferential measurements areAIN0, AIN1 and AIN2, AIN3. The differential capacitors\nmust beofhigh quality. The best ceramic chip capacitors areC0G (NPO), which have stable properties andlow\nnoise characteristics. Thermally isolate acopper region around thethermocouple input connections tocreate a\nthermally-stable cold junction. Obtaining acceptable performance with alternate layout schemes ispossible as\nlong astheabove guidelines arefollowed.\n  9: REFP0\n  1: SCLK  8: REFN0\n  7: AIN2\n  6: AIN3\n  5: AVSS\n  4: DGND\n  3: CLK\n  2: CS 11: AIN0 10: AIN1\n 12: AVDD\n 13: DVDD\n 14: DRDY\n 15: DOUT\n 16: DIN\nREFN0REFP0DOUTDRDYAIN1\nAIN0\nAVDD\nDVDDAIN2\nAIN3DIN SCLK CSVias connect to either the bottom layer or\nan internal plane. The bottom layer or\ninternal plane are dedicated GND planes\n(GND = DGND = AVSS).\n62ADS1220\nSBAS501C –MAY 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated11.2 Layout Example\nFigure 87.Layout Example\n63ADS1220\nwww.ti.com SBAS501C –MAY 2013 –REVISED AUGUST 2016\nProduct Folder Links: ADS1220Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference (SBOS410)\n•RTD Ratiometric Measurements andFiltering Using theADS1148 andADS1248 (SBAA201)\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS1220IPW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ADS1220\nADS1220IPWR ACTIVE TSSOP PW162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ADS1220\nADS1220IRVAR ACTIVE VQFN RVA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1220\nADS1220IRVAT ACTIVE VQFN RVA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1220\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Feb-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS1220IPWR TSSOP PW162500 330.0 12.4 6.95.61.68.012.0 Q1\nADS1220IRVAR VQFN RVA 163000 330.0 12.43.753.751.158.012.0 Q2\nADS1220IRVAT VQFN RVA 16250 180.0 12.43.753.751.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Feb-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS1220IPWR TSSOP PW 162500 367.0 367.0 35.0\nADS1220IRVAR VQFN RVA 163000 367.0 367.0 35.0\nADS1220IRVAT VQFN RVA 16250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Feb-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nADS1220IPW PW TSSOP 16 90 530 10.2 3600 3.5\nPack Materials-Page 3\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS1220IRVAT

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (AVDD): 2.3V to 5.5V
  - Digital Supply Voltage (DVDD): 2.3V to 5.5V
  - Internal Reference Voltage: 2.048V

- **Current Ratings:**
  - Maximum Input Current: ±10 mA (except power supply pins)
  - Programmable Gain Amplifier (PGA) Gain: 1 to 128 V/V
  - Dual Matched Programmable Current Sources: 10 µA to 1.5 mA

- **Power Consumption:**
  - Low Current Consumption: As low as 120 µA (typical) in Duty-Cycle Mode
  - Power Dissipation: Up to 890 µA in Turbo Mode with Gain = 64/128

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - VQFN (16 pins), dimensions: 3.5 mm x 3.5 mm x 0.9 mm

- **Special Features:**
  - Integrated 24-bit ADC with low-noise, high input impedance PGA
  - Internal 2.048V reference with low drift (5 ppm/°C)
  - Integrated temperature sensor with 0.5°C accuracy
  - SPI-compatible interface (Mode 1)
  - Simultaneous 50-Hz and 60-Hz rejection at 20 SPS
  - Internal oscillator and low-side switch for power management

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The ADS1220 is a precision, low-power, 24-bit analog-to-digital converter (ADC) designed for applications requiring high accuracy and low noise. It integrates a programmable gain amplifier (PGA), an internal voltage reference, and a temperature sensor, making it suitable for measuring small sensor signals such as thermocouples, resistance temperature detectors (RTDs), and resistive bridge sensors. The device features a flexible input multiplexer that allows for two differential or four single-ended inputs.

**Typical Applications:**
- **Temperature Sensor Measurements:** Suitable for thermistors, thermocouples, and RTDs (2-, 3-, or 4-wire types).
- **Resistive Bridge Sensor Measurements:** Ideal for pressure sensors, strain gauges, and weigh scales.
- **Portable Instrumentation:** Used in handheld devices for accurate measurements.
- **Factory Automation and Process Control:** Employed in industrial applications for monitoring and control systems.

The ADS1220 is particularly advantageous in applications where precision and low power consumption are critical, such as in medical devices, industrial sensors, and environmental monitoring systems.