SystemVerilog 2.10.1 Changelog:

## Fix ##
 - Parsing: fix issue where port type could be incorrect when using implicit type
 - Completion: dot completion was not available if followed immediately by another punctuation character like a parenthesis
