// Seed: 4030595805
module module_0;
  assign id_1[1'b0] = id_1;
  id_2 :
  assert property (@(posedge 1) 1'b0)
  else $display;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1[1==?1] = 1;
  tri0 id_3;
  assign id_3 = id_3 - id_3;
  wire id_4;
  logic [7:0] id_5;
  module_0();
  wire id_6;
  wire id_7;
  assign id_5[1-1+:1] = 1;
  wire id_8;
  wire id_9;
  tri1 id_10;
  wire id_11;
  supply1 id_12;
  always @(posedge id_10) id_12 = id_10 & 1;
  wire id_13;
endmodule
