{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443620053202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443620053213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 15:34:12 2015 " "Processing started: Wed Sep 30 15:34:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443620053213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443620053213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443620053213 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443620053980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcs_check_serial_test-behavior " "Found design unit 1: fcs_check_serial_test-behavior" {  } { { "async_fifo_test.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo_test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074031 ""} { "Info" "ISGN_ENTITY_NAME" "1 fcs_check_serial_test " "Found entity 1: fcs_check_serial_test" {  } { { "async_fifo_test.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443620074031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_fifo-arch " "Found design unit 1: async_fifo-arch" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074035 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443620074035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_port_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_memory-arch " "Found design unit 1: dual_port_memory-arch" {  } { { "dual_port_memory.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/dual_port_memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074039 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_memory " "Found entity 1: dual_port_memory" {  } { { "dual_port_memory.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/dual_port_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443620074039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_control-arch " "Found design unit 1: sync_control-arch" {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074043 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_control " "Found entity 1: sync_control" {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443620074043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_control-arch " "Found design unit 1: fifo_control-arch" {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074047 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_control " "Found entity 1: fifo_control" {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443620074047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443620074047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "async_fifo " "Elaborating entity \"async_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443620074119 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data_out async_fifo.vhd(18) " "VHDL Signal Declaration warning at async_fifo.vhd(18): used implicit default value for signal \"read_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443620074121 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full async_fifo.vhd(26) " "Verilog HDL or VHDL warning at async_fifo.vhd(26): object \"full\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443620074121 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty async_fifo.vhd(27) " "Verilog HDL or VHDL warning at async_fifo.vhd(27): object \"empty\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443620074122 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wen async_fifo.vhd(28) " "Verilog HDL or VHDL warning at async_fifo.vhd(28): object \"wen\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443620074122 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ren async_fifo.vhd(29) " "Verilog HDL or VHDL warning at async_fifo.vhd(29): object \"ren\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443620074122 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waddr async_fifo.vhd(32) " "Verilog HDL or VHDL warning at async_fifo.vhd(32): object \"waddr\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443620074122 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "raddr async_fifo.vhd(33) " "Verilog HDL or VHDL warning at async_fifo.vhd(33): object \"raddr\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443620074123 "|async_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_control fifo_control:fwc " "Elaborating entity \"fifo_control\" for hierarchy \"fifo_control:fwc\"" {  } { { "async_fifo.vhd" "fwc" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443620074135 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pointer fifo_control.vhd(13) " "VHDL Signal Declaration warning at fifo_control.vhd(13): used implicit default value for signal \"pointer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443620074137 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_occu fifo_control.vhd(14) " "VHDL Signal Declaration warning at fifo_control.vhd(14): used implicit default value for signal \"fifo_occu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443620074137 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag fifo_control.vhd(15) " "VHDL Signal Declaration warning at fifo_control.vhd(15): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443620074137 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address fifo_control.vhd(16) " "VHDL Signal Declaration warning at fifo_control.vhd(16): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443620074137 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en fifo_control.vhd(17) " "VHDL Signal Declaration warning at fifo_control.vhd(17): used implicit default value for signal \"en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443620074137 "|async_fifo|fifo_control:fwc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_control sync_control:ws " "Elaborating entity \"sync_control\" for hierarchy \"sync_control:ws\"" {  } { { "async_fifo.vhd" "ws" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443620074139 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sync sync_control.vhd(11) " "VHDL Signal Declaration warning at sync_control.vhd(11): used implicit default value for signal \"sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443620074140 "|async_fifo|sync_control:ws"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[0\] GND " "Pin \"fifo_occu_in\[0\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[1\] GND " "Pin \"fifo_occu_in\[1\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[2\] GND " "Pin \"fifo_occu_in\[2\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[3\] GND " "Pin \"fifo_occu_in\[3\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[4\] GND " "Pin \"fifo_occu_in\[4\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[0\] GND " "Pin \"fifo_occu_out\[0\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[1\] GND " "Pin \"fifo_occu_out\[1\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[2\] GND " "Pin \"fifo_occu_out\[2\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[3\] GND " "Pin \"fifo_occu_out\[3\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[4\] GND " "Pin \"fifo_occu_out\[4\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|fifo_occu_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[0\] GND " "Pin \"read_data_out\[0\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[1\] GND " "Pin \"read_data_out\[1\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[2\] GND " "Pin \"read_data_out\[2\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[3\] GND " "Pin \"read_data_out\[3\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[4\] GND " "Pin \"read_data_out\[4\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[5\] GND " "Pin \"read_data_out\[5\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[6\] GND " "Pin \"read_data_out\[6\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[7\] GND " "Pin \"read_data_out\[7\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443620074850 "|async_fifo|read_data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443620074850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443620075040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075040 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wclk " "No output dependent on input pin \"wclk\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|wclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rclk " "No output dependent on input pin \"rclk\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|rclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_enable " "No output dependent on input pin \"read_enable\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|read_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[0\] " "No output dependent on input pin \"write_data_in\[0\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[1\] " "No output dependent on input pin \"write_data_in\[1\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[2\] " "No output dependent on input pin \"write_data_in\[2\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[3\] " "No output dependent on input pin \"write_data_in\[3\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[4\] " "No output dependent on input pin \"write_data_in\[4\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[5\] " "No output dependent on input pin \"write_data_in\[5\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[6\] " "No output dependent on input pin \"write_data_in\[6\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[7\] " "No output dependent on input pin \"write_data_in\[7\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443620075101 "|async_fifo|write_data_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443620075101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443620075103 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443620075103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443620075103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443620075141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 15:34:35 2015 " "Processing ended: Wed Sep 30 15:34:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443620075141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443620075141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443620075141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443620075141 ""}
