INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Google/CNN_1/CNN_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Google/CNN_1/CNN_1.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Google/CNN_1/CNN_1.srcs/sources_1/new/dense_layer_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_layer_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Google/CNN_1/CNN_1.srcs/sources_1/new/dnn_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dnn_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Google/CNN_1/CNN_1.srcs/sources_1/new/image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Google/CNN_1/CNN_1.srcs/sources_1/new/max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Google/CNN_1/CNN_1.srcs/test_dnn_pipe/new/test_dnn_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dnn_pipe
