// Seed: 882814014
module module_0;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input  wand id_2,
    input  tri1 id_3,
    input  wor  id_4
);
  tri id_6;
  assign id_0 = 1'b0;
  wire id_7;
  always begin
  end
  module_0();
  assign id_0 = id_6;
  static id_8(
      1, 1,
  );
endmodule
module module_2 (
    id_1,
    id_2#(
        .id_3(""),
        .id_4(1),
        .id_5(1)
    )
);
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
endmodule
