<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.1</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt; Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a86dcf97a789d4a033db4d96e4f51a862">accum_step</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae99cfc42250be5b85b43aecf00e43013">arch_attr</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a30e7ee28cf590924dcff4b25cc3539c7">bgm_perf_tuning_knob</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a8f22860acaba77808f9b7570783496e1">brgemm_arguments_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7649596c75ed9c56a38d044466a8c37a">brgemm_arguments_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af4401d9edd5a6da2d676f052181716b3">brgemm_arguments_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a09a84a802f0b8a9107868f4b5277576f">brgemm_arguments_128x64_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9b4f7930db20e85359151fcb3c61c5d9">brgemm_arguments_128x64_trnp_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aea7736eba2f0268f9c4417272b45901c">brgemm_arguments_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a976157066c20eb5756fc12ba346bd96a">brgemm_arguments_256x64_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae81c0f8a2403b292e481de1d4eb9348c">brgemm_arguments_256x64_trnp_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a58d976e13cd17b5b002ddc53eaaae287">brgemm_arguments_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aed74348e84e8316967c0da9b6a357c33">brgemm_arguments_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a919caa05e6d15378ee86355fa20fa681">brgemm_arguments_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#adac7539bea863fa4a5163e045a925e31">brgemm_mem_layout_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac215a4b559b4bf4dcef2ed32ce19b51f">brgemm_mem_layout_out_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5b689f43e357924cc6ebfd84c2bdd93a">brgemm_mem_layout_QKT_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a221e6d7de2afa4c95e5c99a4874b3399">brgemm_mem_layout_trnp_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa6e9220c72cc08778722aae9d428ed42">brgemm_mem_space_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4b095c8f87112f6b2e5d6eb7022dda76">brgemm_mem_space_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a450785ab53e121edcb3806c4de23a18f">brgemm_mem_space_trnp_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a95818e1e2db34cd3585e04287e45a358">brgemm_op_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab86b04942777b389dcf20ad2c561d811">brgemm_op_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2b5fc5e2b7ce70f4b74046259d9b6343">brgemm_op_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae90fcc06a53946d292c7fd2ad5968350">brgemm_op_128x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa6930667c70721ac3b48f995b3b3a8b2">brgemm_op_128x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae48f2ed2231f0dc0a097b86546014835">brgemm_op_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac3985a4bbab7821d7737923ec6405688">brgemm_op_256x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac348cbdf9388d35c91a87a8744c7d75e">brgemm_op_256x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5579207726982e15755c4a5936bb4780">brgemm_op_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afa5093192f9d6b6e61006e7e76e7d93d">brgemm_op_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa835a02e6d1635912da6227e28332ad8">brgemm_op_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abc54d4854fcd06fe1d8fe41eb5b57f9a">call</a>(xetla_exec_item&lt; 3 &gt; &amp;ei, arguments_t *args)</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a31058763562fe63016439cbaa6d6e633">compute_policy_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0579e591a5ce26e682f6384e8681053f">l3_kslicing</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac9fd7f8969dd6a9825e82cdd37a23d36">matAcc_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae65be1c6898f670c8f44f594b60826f5">matAcc_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5d86601bf07400793e1772f401f20c92">matAcc_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a41e9d6b85650fd71ddc12cd4983eab3c">matAcc_128x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab0541d6367ad50a6d30279ff9fdc3001">matAcc_128x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa0c5b15634d941d8506700f6d932c0cb">matAcc_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a62504b195bd6578bb690b5025e9c615e">matAcc_256x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a69e3c9b1d162f01fd343a6d15935ba61">matAcc_256x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1a6d384715f8b97ec933864040e92951">matAcc_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4b390a6d30fcc950da02ab37ec06e6f6">matAcc_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7ef7fa0cb569f61275346747c2b08ec1">matAcc_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a75db7e0a3a365c2da379296bd710ebaa">matC_128x128_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a918f3ba9aa274198dd9d89d8f203eb82">matC_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af108d2343c9c64baf8992b53916fba59">matC_128x256_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aeb180fd4b74b832af4601a2a73066697">matC_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7c8bf4f4319d57e5f5cab3dda6e5a630">matC_128x64_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e283ac9c7d52ef05d5400f19ef3d256">matC_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af67b9974efedfebc148759d45f1983c6">matC_128x64_trnp_a_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a352e57466bb1d2ef4d3b217481e7fb07">matC_128x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2fe487a0f43046a4a86ca5421d13d685">matC_128x64_trnp_af_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a91209c41ce9e9a14aad8949be556dfad">matC_128x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b1627184e1fa7ed26cb2b8d916cca33">matC_16x2048_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a391fbb5ed470a5c12e7263d264e7619a">matC_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab30e3e4f8eeb0c7dc5364975bb45e4ca">matC_256x64_trnp_a_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6ed3032bf3fc27778cb26d0b6891fbb9">matC_256x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a31f9188bb3c636e06c18c5fba928442a">matC_256x64_trnp_af_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b9dcc2357f7e4cde5fdf92fcecb30d6">matC_256x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a852ebb62dceccb39f7ead39ed70a4859">matC_32x1024_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad44c87a47c4adff8172a5d975d028973">matC_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a95a9ce4152e5e6eb62729a40af2f31dd">matC_64x384_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0dac2f36713de3f736d3c6076decd1c1">matC_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af5946bcd784076004290b8000257d52d">matC_64x512_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a58ea712b48663c4e7fa8aa8fdb5365dc">matC_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9cd209cbd30a123d913f54c7649a77af">matW_128x128_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26097d9a9af7f9b62425a6c6df17760">matW_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2fed9965063cef38aae627ad6f703492">matW_128x256_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab387142d7fcb95a16d943c59513ac537">matW_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad521f3039d59083a5b164f1c35b7bd43">matW_16x2048_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4cdddb709d104da58a9abb760fbb3039">matW_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aad3e64a1525e9683baa849e449d03662">matW_32x1024_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a8854c395aa4fb44ea98b8c108531a5e3">matW_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a8c69edfe6e5c6f6adaae8c34dc38fd6e">matW_64x384_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7914c10e661d0727c629e472c2f23e8d">matW_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4aa81633e0cd3d6afd9abd843a84c0e9">matW_64x512_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#accc0d0dd40963a7623f8de698bb7b3f0">matW_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abff07e06d374ce63616dfa20583329e5">mem_desc_a_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a806857bdb9dd0fde96e3fbada5fadfe8">mem_desc_a_out_b_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a87cda9f475d1254b937b8084b27dca40">mem_desc_a_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515b3968861df717b9def9058b264438">mem_desc_b_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a18ebb8a2f6e4a14852417a76c433230b">mem_desc_b_out_b_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6bf5e44de0b79a72d67a9d537fa50b46">mem_desc_b_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afd31d35dd96c1bf4b6263f048e3ff15d">mem_layout_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a67d0c18126ae9c786406fcdf78d9ca77">mem_layout_out_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a72643732ad421f11142940b484361bb6">mem_layout_QKT_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6eca50382569f2822ca95b1e71389e2a">mem_layout_trnp_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0e353190453728c95daa51844046d536">mem_space_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac241da4e142d0b5afd401e7f2d960d9b">mem_space_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0d0615bd0204667831d687913d5cef3">periodic_sync_interval</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2139f945e02d59df5d3d1d80dd2d5fa9">pre_processing_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7382255ecf9917ff37306423edc38941">pre_processing_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacc7da2163dc87b470e8babb9bef7035">pre_processing_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e6df70fbf5d202d99229413b0c6ec57">pre_processing_128x64_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26fef91abfdbf5a8085deb5a7825624">pre_processing_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a81e562dcbe37db787f3032cc4b258cd4">pre_processing_256x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a77c5623c04f3cee67b9d26747b49d151">pre_processing_256x64_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac73e268b1c291371e37194869ff8b597">pre_processing_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5754c1c481566112d08df6b4609e76d3">pre_processing_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a698786a93b3bab8db19d2f1e0200c05e">pre_processing_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a026aa21f6f34dff6a2fad2be2c4dd9b7">prefetch_distance</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acfd2f432b36b0b36ac434224300c94d3">sfx_type_size</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acd5c7dd640800cc48177cae4e10c3deb">ThreadNum</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af42e50c1269e28c51637d46b63beeb9f">tile_attr_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a21ab0d0f05a0038f41ed1edcc365a917">tile_attr_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9eb8cb74702065560a8ea453dccb9d18">tile_attr_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a79a50d1e6b6e25a14cb1add0a63797a9">tile_attr_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abd346e1afb9ddf2ecaafca2c544ca32a">tile_attr_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a54cce1bb091a94c689e95cd061963b0f">tile_attr_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3aa74bebfd35254a558d5bc5e863f5b5">work_group_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
