<profile>

<section name = "Vitis HLS Report for 'mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2'" level="0">
<item name = "Date">Wed Jan 14 16:22:29 2026
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">ls_project</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4103, 4103, 41.030 us, 41.030 us, 4103, 4103, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_S_k_2_k1_l_S_i_2_i2">4101, 4101, 7, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 137, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 305, 306, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 206, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U41">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U42">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_1_fu_220_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln70_2_fu_144_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln70_fu_156_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln71_fu_259_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln73_fu_248_p2">+, 0, 0, 19, 12, 12</column>
<column name="icmp_ln70_fu_138_p2">icmp, 0, 0, 12, 13, 14</column>
<column name="icmp_ln71_fu_162_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln70_1_fu_188_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln70_2_fu_212_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln70_fu_168_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_k1_load">9, 2, 7, 14</column>
<column name="i2_fu_46">9, 2, 7, 14</column>
<column name="indvar_flatten_fu_54">9, 2, 13, 26</column>
<column name="k1_fu_50">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="d_col_addr_reg_315">6, 0, 6, 0</column>
<column name="i2_fu_46">7, 0, 7, 0</column>
<column name="indvar_flatten_fu_54">13, 0, 13, 0</column>
<column name="k1_fu_50">7, 0, 7, 0</column>
<column name="v28_reg_331">32, 0, 32, 0</column>
<column name="v29_reg_336">32, 0, 32, 0</column>
<column name="v30_reg_341">32, 0, 32, 0</column>
<column name="d_col_addr_reg_315">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, return value</column>
<column name="zext_ln65">in, 6, ap_none, zext_ln65, scalar</column>
<column name="v13_address0">out, 12, ap_memory, v13, array</column>
<column name="v13_ce0">out, 1, ap_memory, v13, array</column>
<column name="v13_q0">in, 32, ap_memory, v13, array</column>
<column name="C_buffer_address0">out, 12, ap_memory, C_buffer, array</column>
<column name="C_buffer_ce0">out, 1, ap_memory, C_buffer, array</column>
<column name="C_buffer_q0">in, 32, ap_memory, C_buffer, array</column>
<column name="d_col_address0">out, 6, ap_memory, d_col, array</column>
<column name="d_col_ce0">out, 1, ap_memory, d_col, array</column>
<column name="d_col_we0">out, 1, ap_memory, d_col, array</column>
<column name="d_col_d0">out, 32, ap_memory, d_col, array</column>
<column name="d_col_address1">out, 6, ap_memory, d_col, array</column>
<column name="d_col_ce1">out, 1, ap_memory, d_col, array</column>
<column name="d_col_q1">in, 32, ap_memory, d_col, array</column>
</table>
</item>
</section>
</profile>
