0.6
2019.1
May 24 2019
15:06:07
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/decoder_3_8/decoder_3_8.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,1745009863,verilog,,,,decoder_3_8_tb,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/decoder_3_8/decoder_3_8.srcs/sources_1/new/decoder_3_8.v,1745009867,verilog,,F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,,decoder_3_8,,,,,,,,
