Protel Design System Design Rule Check
PCB File : C:\Users\Artem Sannikov\Desktop\Two_axis_gimbal\Dual_BLDC_Controller\PCB_board.PcbDoc
Date     : 17.01.2025
Time     : 17:58:48

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J2-(3018.465mil,4065.079mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :1

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D2-1(4367.598mil,2518.819mil) on Top Layer And Pad D2-2(4405mil,2518.819mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D2-2(4405mil,2518.819mil) on Top Layer And Pad D2-3(4442.402mil,2518.819mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-1(3613.425mil,4077.48mil) on Top Layer And Pad J1-2(3574.055mil,4077.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-2(3574.055mil,4077.48mil) on Top Layer And Pad J1-3(3534.685mil,4077.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-3(3534.685mil,4077.48mil) on Top Layer And Pad J1-4(3495.315mil,4077.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-4(3495.315mil,4077.48mil) on Top Layer And Pad J1-5(3455.945mil,4077.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-5(3455.945mil,4077.48mil) on Top Layer And Pad J1-6(3416.575mil,4077.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J3-1(5228.425mil,4082.48mil) on Top Layer And Pad J3-2(5189.055mil,4082.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J3-2(5189.055mil,4082.48mil) on Top Layer And Pad J3-3(5149.685mil,4082.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J3-3(5149.685mil,4082.48mil) on Top Layer And Pad J3-4(5110.315mil,4082.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J3-4(5110.315mil,4082.48mil) on Top Layer And Pad J3-5(5070.945mil,4082.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J3-5(5070.945mil,4082.48mil) on Top Layer And Pad J3-6(5031.575mil,4082.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J5-1(4580.945mil,4077.835mil) on Top Layer And Pad J5-2(4620.315mil,4077.835mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J5-2(4620.315mil,4077.835mil) on Top Layer And Pad J5-3(4659.685mil,4077.835mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J5-3(4659.685mil,4077.835mil) on Top Layer And Pad J5-4(4699.055mil,4077.835mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
Rule Violations :15

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.292mil < 10mil) Between Arc (3885.63mil,2560.748mil) on Top Overlay And Pad X1-1(3925mil,2614.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.292mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.737mil < 10mil) Between Arc (3885.63mil,2560.748mil) on Top Overlay And Pad X1-1(3925mil,2614.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A1-3(3250mil,3038.228mil) on Top Layer And Track (3128.543mil,3082.008mil)(3321.457mil,3082.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A1-6(3250mil,3251.772mil) on Top Layer And Track (3128.543mil,3207.992mil)(3321.457mil,3207.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A1-7(3200mil,3251.772mil) on Top Layer And Track (3128.543mil,3207.992mil)(3321.457mil,3207.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A1-8(3150mil,3251.772mil) on Top Layer And Track (3128.543mil,3207.992mil)(3321.457mil,3207.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A2-2(5380mil,2801.772mil) on Top Layer And Track (5258.543mil,2757.992mil)(5451.457mil,2757.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A2-4(5280mil,2801.772mil) on Top Layer And Track (5258.543mil,2757.992mil)(5451.457mil,2757.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A2-5(5280mil,2588.228mil) on Top Layer And Track (5258.543mil,2632.008mil)(5451.457mil,2632.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B1_A2-6(5330mil,2588.228mil) on Top Layer And Track (5258.543mil,2632.008mil)(5451.457mil,2632.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B3_A1-1(3145mil,2668.228mil) on Top Layer And Track (3117.441mil,2638.189mil)(3117.441mil,2698.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A1-1(3145mil,2668.228mil) on Top Layer And Track (3123.543mil,2712.008mil)(3316.457mil,2712.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A1-3(3245mil,2668.228mil) on Top Layer And Track (3123.543mil,2712.008mil)(3316.457mil,2712.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A1-5(3295mil,2881.772mil) on Top Layer And Track (3123.543mil,2837.992mil)(3316.457mil,2837.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A1-7(3195mil,2881.772mil) on Top Layer And Track (3123.543mil,2837.992mil)(3316.457mil,2837.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A1-8(3145mil,2881.772mil) on Top Layer And Track (3123.543mil,2837.992mil)(3316.457mil,2837.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A2-1(5431.525mil,3206.772mil) on Top Layer And Track (5260.069mil,3162.992mil)(5452.982mil,3162.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B3_A2-1(5431.525mil,3206.772mil) on Top Layer And Track (5459.084mil,3176.772mil)(5459.084mil,3236.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A2-2(5381.525mil,3206.772mil) on Top Layer And Track (5260.069mil,3162.992mil)(5452.982mil,3162.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A2-7(5381.525mil,2993.228mil) on Top Layer And Track (5260.069mil,3037.008mil)(5452.982mil,3037.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B3_A2-8(5431.525mil,2993.228mil) on Top Layer And Track (5260.069mil,3037.008mil)(5452.982mil,3037.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-1(3702.953mil,2315mil) on Top Layer And Track (3656.693mil,2287.244mil)(3656.693mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad B4_A1-1(3702.953mil,2315mil) on Top Layer And Track (3670.472mil,2288.425mil)(3735.433mil,2288.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-14(3447.047mil,2415mil) on Top Layer And Track (3493.307mil,2287.244mil)(3493.307mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-15(3447.047mil,2365mil) on Top Layer And Track (3493.307mil,2287.244mil)(3493.307mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-3(3702.953mil,2415mil) on Top Layer And Track (3656.693mil,2287.244mil)(3656.693mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-4(3702.953mil,2465mil) on Top Layer And Track (3656.693mil,2287.244mil)(3656.693mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-5(3702.953mil,2515mil) on Top Layer And Track (3656.693mil,2287.244mil)(3656.693mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-8(3702.953mil,2665mil) on Top Layer And Track (3656.693mil,2287.244mil)(3656.693mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A1-9(3447.047mil,2665mil) on Top Layer And Track (3493.307mil,2287.244mil)(3493.307mil,2692.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-10(5112.953mil,3300mil) on Top Layer And Track (5066.693mil,3222.244mil)(5066.693mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-11(5112.953mil,3350mil) on Top Layer And Track (5066.693mil,3222.244mil)(5066.693mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-12(5112.953mil,3400mil) on Top Layer And Track (5066.693mil,3222.244mil)(5066.693mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-14(5112.953mil,3500mil) on Top Layer And Track (5066.693mil,3222.244mil)(5066.693mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-16(5112.953mil,3600mil) on Top Layer And Track (5066.693mil,3222.244mil)(5066.693mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-5(4857.047mil,3400mil) on Top Layer And Track (4903.307mil,3222.244mil)(4903.307mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-6(4857.047mil,3350mil) on Top Layer And Track (4903.307mil,3222.244mil)(4903.307mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-7(4857.047mil,3300mil) on Top Layer And Track (4903.307mil,3222.244mil)(4903.307mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-8(4857.047mil,3250mil) on Top Layer And Track (4903.307mil,3222.244mil)(4903.307mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B4_A2-9(5112.953mil,3250mil) on Top Layer And Track (5066.693mil,3222.244mil)(5066.693mil,3627.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B5_A1-1(3145mil,2298.228mil) on Top Layer And Track (3117.441mil,2268.189mil)(3117.441mil,2328.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A1-1(3145mil,2298.228mil) on Top Layer And Track (3123.543mil,2342.008mil)(3316.457mil,2342.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A1-2(3195mil,2298.228mil) on Top Layer And Track (3123.543mil,2342.008mil)(3316.457mil,2342.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A1-3(3245mil,2298.228mil) on Top Layer And Track (3123.543mil,2342.008mil)(3316.457mil,2342.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A1-5(3295mil,2511.772mil) on Top Layer And Track (3123.543mil,2467.992mil)(3316.457mil,2467.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.255mil < 10mil) Between Pad B5_A1-6(3245mil,2511.772mil) on Top Layer And Track (3122mil,2551mil)(3228mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.255mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Pad B5_A1-7(3195mil,2511.772mil) on Top Layer And Track (3122mil,2551mil)(3228mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A1-7(3195mil,2511.772mil) on Top Layer And Track (3123.543mil,2467.992mil)(3316.457mil,2467.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A2-1(5426.525mil,3585.919mil) on Top Layer And Track (5255.069mil,3542.14mil)(5447.982mil,3542.14mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad B5_A2-1(5426.525mil,3585.919mil) on Top Layer And Track (5454.084mil,3555.919mil)(5454.084mil,3615.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A2-2(5376.525mil,3585.919mil) on Top Layer And Track (5255.069mil,3542.14mil)(5447.982mil,3542.14mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A2-7(5376.525mil,3372.376mil) on Top Layer And Track (5255.069mil,3416.156mil)(5447.982mil,3416.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad B5_A2-8(5426.525mil,3372.376mil) on Top Layer And Track (5255.069mil,3416.156mil)(5447.982mil,3416.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C10-1(4107.559mil,2850mil) on Top Layer And Track (4027mil,2821mil)(4133mil,2821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C10-1(4107.559mil,2850mil) on Top Layer And Track (4027mil,2879mil)(4133mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C10-1(4107.559mil,2850mil) on Top Layer And Track (4133mil,2821mil)(4133mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C11-1(4510mil,2734.882mil) on Top Layer And Track (4481mil,2709.441mil)(4481mil,2815.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C11-1(4510mil,2734.882mil) on Top Layer And Track (4481mil,2709.441mil)(4539mil,2709.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C11-1(4510mil,2734.882mil) on Top Layer And Track (4539mil,2709.441mil)(4539mil,2815.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C12-1(4285mil,2732.441mil) on Top Layer And Track (4256mil,2707mil)(4256mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C12-1(4285mil,2732.441mil) on Top Layer And Track (4256mil,2707mil)(4314mil,2707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C12-1(4285mil,2732.441mil) on Top Layer And Track (4314mil,2707mil)(4314mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C15-2(4347.559mil,2455mil) on Top Layer And Track (4267mil,2426mil)(4373mil,2426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C15-2(4347.559mil,2455mil) on Top Layer And Track (4267mil,2484mil)(4373mil,2484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C15-2(4347.559mil,2455mil) on Top Layer And Track (4373mil,2426mil)(4373mil,2484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C16-1(4545mil,2577.441mil) on Top Layer And Track (4516mil,2552mil)(4516mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C16-1(4545mil,2577.441mil) on Top Layer And Track (4516mil,2552mil)(4574mil,2552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C16-1(4545mil,2577.441mil) on Top Layer And Track (4574mil,2552mil)(4574mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C16-2(4545mil,2632.559mil) on Top Layer And Track (4516mil,2552mil)(4516mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C16-2(4545mil,2632.559mil) on Top Layer And Track (4516mil,2658mil)(4574mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C16-2(4545mil,2632.559mil) on Top Layer And Track (4574mil,2552mil)(4574mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C17-1(4295mil,2557.441mil) on Top Layer And Track (4266mil,2532mil)(4266mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C17-1(4295mil,2557.441mil) on Top Layer And Track (4266mil,2532mil)(4324mil,2532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C17-1(4295mil,2557.441mil) on Top Layer And Track (4324mil,2532mil)(4324mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C3_A1-1(3202.559mil,2955mil) on Top Layer And Track (3122mil,2926mil)(3228mil,2926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C3_A1-1(3202.559mil,2955mil) on Top Layer And Track (3122mil,2984mil)(3228mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C3_A1-1(3202.559mil,2955mil) on Top Layer And Track (3228mil,2926mil)(3228mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C3_A1-2(3147.441mil,2955mil) on Top Layer And Track (3122mil,2926mil)(3122mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C3_A1-2(3147.441mil,2955mil) on Top Layer And Track (3122mil,2926mil)(3228mil,2926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C3_A1-2(3147.441mil,2955mil) on Top Layer And Track (3122mil,2984mil)(3228mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C3_A2-2(5422.559mil,2910mil) on Top Layer And Track (5342mil,2881mil)(5448mil,2881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C3_A2-2(5422.559mil,2910mil) on Top Layer And Track (5342mil,2939mil)(5448mil,2939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C3_A2-2(5422.559mil,2910mil) on Top Layer And Track (5448mil,2881mil)(5448mil,2939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C4_A1-2(3147.441mil,2580mil) on Top Layer And Track (3122mil,2551mil)(3122mil,2609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C4_A1-2(3147.441mil,2580mil) on Top Layer And Track (3122mil,2551mil)(3228mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C4_A1-2(3147.441mil,2580mil) on Top Layer And Track (3122mil,2609mil)(3228mil,2609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C5-1(4105mil,3225mil) on Top Layer And Track (4076mil,3199.559mil)(4076mil,3305.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C5-1(4105mil,3225mil) on Top Layer And Track (4076mil,3199.559mil)(4134mil,3199.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C5-1(4105mil,3225mil) on Top Layer And Track (4134mil,3199.559mil)(4134mil,3305.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C6-1(4290mil,3472.559mil) on Top Layer And Track (4261mil,3392mil)(4261mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C6-1(4290mil,3472.559mil) on Top Layer And Track (4261mil,3498mil)(4319mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C6-1(4290mil,3472.559mil) on Top Layer And Track (4319mil,3392mil)(4319mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C6-2(4290mil,3417.441mil) on Top Layer And Track (4261mil,3392mil)(4261mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C6-2(4290mil,3417.441mil) on Top Layer And Track (4261mil,3392mil)(4319mil,3392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C6-2(4290mil,3417.441mil) on Top Layer And Track (4319mil,3392mil)(4319mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C7-2(4052.441mil,2985mil) on Top Layer And Track (4027mil,2956mil)(4027mil,3014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C7-2(4052.441mil,2985mil) on Top Layer And Track (4027mil,2956mil)(4133mil,2956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C7-2(4052.441mil,2985mil) on Top Layer And Track (4027mil,3014mil)(4133mil,3014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C8-1(4395mil,2732.441mil) on Top Layer And Track (4366mil,2707mil)(4366mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C8-1(4395mil,2732.441mil) on Top Layer And Track (4366mil,2707mil)(4424mil,2707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C8-1(4395mil,2732.441mil) on Top Layer And Track (4424mil,2707mil)(4424mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C8-2(4395mil,2787.559mil) on Top Layer And Track (4366mil,2707mil)(4366mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C8-2(4395mil,2787.559mil) on Top Layer And Track (4366mil,2813mil)(4424mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C8-2(4395mil,2787.559mil) on Top Layer And Track (4424mil,2707mil)(4424mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C9-1(4620mil,2737.441mil) on Top Layer And Track (4591mil,2712mil)(4591mil,2818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C9-1(4620mil,2737.441mil) on Top Layer And Track (4591mil,2712mil)(4649mil,2712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C9-1(4620mil,2737.441mil) on Top Layer And Track (4649mil,2712mil)(4649mil,2818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C9-2(4620mil,2792.559mil) on Top Layer And Track (4591mil,2712mil)(4591mil,2818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C9-2(4620mil,2792.559mil) on Top Layer And Track (4591mil,2818mil)(4649mil,2818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.209mil < 10mil) Between Pad C9-2(4620mil,2792.559mil) on Top Layer And Track (4649mil,2712mil)(4649mil,2818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.13mil < 10mil) Between Pad D10_A1-2(2894.252mil,2870mil) on Top Layer And Text "D10_A1" (2717.525mil,2852.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-1(4204.095mil,3252.638mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-10(4204.095mil,3075.472mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-11(4204.095mil,3055.787mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-12(4204.095mil,3036.102mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-13(4204.095mil,3016.417mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-14(4204.095mil,2996.732mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-15(4204.095mil,2977.047mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-16(4204.095mil,2957.362mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-18(4302.047mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-19(4321.732mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-21(4361.102mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-22(4380.787mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-23(4400.472mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-28(4498.898mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-29(4518.583mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-3(4204.095mil,3213.268mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-32(4577.638mil,2879.095mil) on Top Layer And Track (4246.929mil,2921.929mil)(4613.071mil,2921.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-33(4655.905mil,2957.362mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-34(4655.905mil,2977.047mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-36(4655.905mil,3016.417mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-38(4655.905mil,3055.787mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-4(4204.095mil,3193.583mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-40(4655.905mil,3095.157mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-42(4655.905mil,3134.528mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-43(4655.905mil,3154.213mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-44(4655.905mil,3173.898mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-45(4655.905mil,3193.583mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-46(4655.905mil,3213.268mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-47(4655.905mil,3232.953mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-48(4655.905mil,3252.638mil) on Top Layer And Track (4613.071mil,2921.929mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-49(4577.638mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-5(4204.095mil,3173.898mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-50(4557.953mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-51(4538.268mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-54(4479.213mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-57(4420.158mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-58(4400.472mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-59(4380.787mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-6(4204.095mil,3154.213mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-61(4341.417mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-63(4302.047mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-64(4282.362mil,3330.905mil) on Top Layer And Track (4246.929mil,3288.071mil)(4613.071mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-7(4204.095mil,3134.528mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-8(4204.095mil,3114.843mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad D1-9(4204.095mil,3095.157mil) on Top Layer And Track (4246.929mil,2921.929mil)(4246.929mil,3288.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D2-5(4367.598mil,2621.181mil) on Top Layer And Track (4343.976mil,2530.63mil)(4343.976mil,2609.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D2-5(4367.598mil,2621.181mil) on Top Layer And Track (4391.221mil,2609.37mil)(4418.779mil,2609.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.629mil < 10mil) Between Pad D3_A2-1(5505mil,2659.252mil) on Top Layer And Text "D3_A2" (5492.504mil,2624.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.629mil < 10mil) Between Pad D4_A2-1(5505mil,3060mil) on Top Layer And Text "D4_A2" (5489.029mil,3025.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5_A1-1(3463.228mil,3130mil) on Top Layer And Track (3433.189mil,3157.559mil)(3493.228mil,3157.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-1(3463.228mil,3130mil) on Top Layer And Track (3507.008mil,2760.118mil)(3507.008mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-10(3676.772mil,2830mil) on Top Layer And Track (3632.992mil,2760.118mil)(3632.992mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-11(3676.772mil,2880mil) on Top Layer And Track (3632.992mil,2760.118mil)(3632.992mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-12(3676.772mil,2930mil) on Top Layer And Track (3632.992mil,2760.118mil)(3632.992mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-14(3676.772mil,3030mil) on Top Layer And Track (3632.992mil,2760.118mil)(3632.992mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-15(3676.772mil,3080mil) on Top Layer And Track (3632.992mil,2760.118mil)(3632.992mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-3(3463.228mil,3030mil) on Top Layer And Track (3507.008mil,2760.118mil)(3507.008mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-5(3463.228mil,2930mil) on Top Layer And Track (3507.008mil,2760.118mil)(3507.008mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-7(3463.228mil,2830mil) on Top Layer And Track (3507.008mil,2760.118mil)(3507.008mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A1-9(3676.772mil,2780mil) on Top Layer And Track (3632.992mil,2760.118mil)(3632.992mil,3149.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-1(5086.772mil,2790mil) on Top Layer And Track (5042.992mil,2770.118mil)(5042.992mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5_A2-1(5086.772mil,2790mil) on Top Layer And Track (5056.772mil,2762.441mil)(5116.811mil,2762.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-12(4873.228mil,2990mil) on Top Layer And Track (4917.008mil,2770.118mil)(4917.008mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-13(4873.228mil,2940mil) on Top Layer And Track (4917.008mil,2770.118mil)(4917.008mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-16(4873.228mil,2790mil) on Top Layer And Track (4917.008mil,2770.118mil)(4917.008mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-2(5086.772mil,2840mil) on Top Layer And Track (5042.992mil,2770.118mil)(5042.992mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-3(5086.772mil,2890mil) on Top Layer And Track (5042.992mil,2770.118mil)(5042.992mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-6(5086.772mil,3040mil) on Top Layer And Track (5042.992mil,2770.118mil)(5042.992mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad D5_A2-7(5086.772mil,3090mil) on Top Layer And Track (5042.992mil,2770.118mil)(5042.992mil,3159.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.627mil < 10mil) Between Pad D6_A1-1(3080mil,2445.748mil) on Top Layer And Text "D6_A1" (3092.496mil,2480.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.627mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.278mil < 10mil) Between Pad J1-7(3664.606mil,4176.89mil) on Top Layer And Text "J1" (3700.006mil,4175.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J1-7(3664.606mil,4176.89mil) on Top Layer And Track (3396.89mil,4202.48mil)(3633.11mil,4202.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J1-7(3664.606mil,4176.89mil) on Top Layer And Track (3672.48mil,4088.307mil)(3672.48mil,4133.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J3-6(5031.575mil,4082.48mil) on Top Layer And Track (4972.52mil,4093.307mil)(5011.89mil,4093.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J3-7(5279.606mil,4181.89mil) on Top Layer And Track (5011.89mil,4207.48mil)(5248.11mil,4207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J3-7(5279.606mil,4181.89mil) on Top Layer And Track (5287.48mil,4093.307mil)(5287.48mil,4138.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J3-8(4980.394mil,4181.89mil) on Top Layer And Track (4972.52mil,4130.709mil)(4972.52mil,4138.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J3-8(4980.394mil,4181.89mil) on Top Layer And Track (5011.89mil,4207.48mil)(5248.11mil,4207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.65mil < 10mil) Between Pad J5-MP2(4750.236mil,4177.244mil) on Top Layer And Text "J5" (4785.008mil,4170.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q1_A1-1(2651.772mil,3460mil) on Top Layer And Track (2607.992mil,3438.543mil)(2607.992mil,3631.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Q1_A1-1(2651.772mil,3460mil) on Top Layer And Track (2621.772mil,3432.441mil)(2681.811mil,3432.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q1_A1-6(2438.228mil,3560mil) on Top Layer And Track (2482.008mil,3438.543mil)(2482.008mil,3631.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q1_A2-3(6048.228mil,2430mil) on Top Layer And Track (6092.008mil,2358.543mil)(6092.008mil,2551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q1_A2-4(6048.228mil,2380mil) on Top Layer And Track (6092.008mil,2358.543mil)(6092.008mil,2551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q1_A2-5(6261.772mil,2380mil) on Top Layer And Track (6217.992mil,2358.543mil)(6217.992mil,2551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A1-2(2656.772mil,3230mil) on Top Layer And Track (2612.992mil,3158.543mil)(2612.992mil,3351.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A1-4(2656.772mil,3330mil) on Top Layer And Track (2612.992mil,3158.543mil)(2612.992mil,3351.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A1-6(2443.228mil,3280mil) on Top Layer And Track (2487.008mil,3158.543mil)(2487.008mil,3351.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A1-7(2443.228mil,3230mil) on Top Layer And Track (2487.008mil,3158.543mil)(2487.008mil,3351.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A1-8(2443.228mil,3180mil) on Top Layer And Track (2487.008mil,3158.543mil)(2487.008mil,3351.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Q2_A2-1(6048.228mil,2265mil) on Top Layer And Track (6018.189mil,2292.559mil)(6078.228mil,2292.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A2-1(6048.228mil,2265mil) on Top Layer And Track (6092.008mil,2093.543mil)(6092.008mil,2286.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A2-2(6048.228mil,2215mil) on Top Layer And Track (6092.008mil,2093.543mil)(6092.008mil,2286.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A2-5(6261.772mil,2115mil) on Top Layer And Track (6217.992mil,2093.543mil)(6217.992mil,2286.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q2_A2-8(6261.772mil,2265mil) on Top Layer And Track (6217.992mil,2093.543mil)(6217.992mil,2286.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A1-2(2661.772mil,2945mil) on Top Layer And Track (2617.992mil,2873.543mil)(2617.992mil,3066.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A1-3(2661.772mil,2995mil) on Top Layer And Track (2617.992mil,2873.543mil)(2617.992mil,3066.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A1-4(2661.772mil,3045mil) on Top Layer And Track (2617.992mil,2873.543mil)(2617.992mil,3066.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A1-5(2448.228mil,3045mil) on Top Layer And Track (2492.008mil,2873.543mil)(2492.008mil,3066.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A1-6(2448.228mil,2995mil) on Top Layer And Track (2492.008mil,2873.543mil)(2492.008mil,3066.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A1-7(2448.228mil,2945mil) on Top Layer And Track (2492.008mil,2873.543mil)(2492.008mil,3066.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A1-8(2448.228mil,2895mil) on Top Layer And Track (2492.008mil,2873.543mil)(2492.008mil,3066.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Q3_A2-1(6043.228mil,2795mil) on Top Layer And Track (6013.189mil,2822.559mil)(6073.228mil,2822.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-1(6043.228mil,2795mil) on Top Layer And Track (6087.008mil,2623.543mil)(6087.008mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-2(6043.228mil,2745mil) on Top Layer And Track (6087.008mil,2623.543mil)(6087.008mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-3(6043.228mil,2695mil) on Top Layer And Track (6087.008mil,2623.543mil)(6087.008mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-4(6043.228mil,2645mil) on Top Layer And Track (6087.008mil,2623.543mil)(6087.008mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-5(6256.772mil,2645mil) on Top Layer And Track (6212.992mil,2623.543mil)(6212.992mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-6(6256.772mil,2695mil) on Top Layer And Track (6212.992mil,2623.543mil)(6212.992mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-7(6256.772mil,2745mil) on Top Layer And Track (6212.992mil,2623.543mil)(6212.992mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q3_A2-8(6256.772mil,2795mil) on Top Layer And Track (6212.992mil,2623.543mil)(6212.992mil,2816.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A1-2(2661.772mil,2660mil) on Top Layer And Track (2617.992mil,2588.543mil)(2617.992mil,2781.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A1-4(2661.772mil,2760mil) on Top Layer And Track (2617.992mil,2588.543mil)(2617.992mil,2781.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A1-5(2448.228mil,2760mil) on Top Layer And Track (2492.008mil,2588.543mil)(2492.008mil,2781.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A1-8(2448.228mil,2610mil) on Top Layer And Track (2492.008mil,2588.543mil)(2492.008mil,2781.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Q4_A2-1(6038.228mil,3070mil) on Top Layer And Track (6008.189mil,3097.559mil)(6068.228mil,3097.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A2-1(6038.228mil,3070mil) on Top Layer And Track (6082.008mil,2898.543mil)(6082.008mil,3091.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A2-2(6038.228mil,3020mil) on Top Layer And Track (6082.008mil,2898.543mil)(6082.008mil,3091.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A2-3(6038.228mil,2970mil) on Top Layer And Track (6082.008mil,2898.543mil)(6082.008mil,3091.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A2-6(6251.772mil,2970mil) on Top Layer And Track (6207.992mil,2898.543mil)(6207.992mil,3091.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q4_A2-7(6251.772mil,3020mil) on Top Layer And Track (6207.992mil,2898.543mil)(6207.992mil,3091.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A1-2(2671.772mil,2120mil) on Top Layer And Track (2627.992mil,2048.543mil)(2627.992mil,2241.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A1-3(2671.772mil,2170mil) on Top Layer And Track (2627.992mil,2048.543mil)(2627.992mil,2241.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A1-5(2458.228mil,2220mil) on Top Layer And Track (2502.008mil,2048.543mil)(2502.008mil,2241.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A1-6(2458.228mil,2170mil) on Top Layer And Track (2502.008mil,2048.543mil)(2502.008mil,2241.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A1-7(2458.228mil,2120mil) on Top Layer And Track (2502.008mil,2048.543mil)(2502.008mil,2241.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A1-8(2458.228mil,2070mil) on Top Layer And Track (2502.008mil,2048.543mil)(2502.008mil,2241.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A2-4(6038.228mil,3450mil) on Top Layer And Track (6082.008mil,3428.543mil)(6082.008mil,3621.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A2-5(6251.772mil,3450mil) on Top Layer And Track (6207.992mil,3428.543mil)(6207.992mil,3621.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q5_A2-8(6251.772mil,3600mil) on Top Layer And Track (6207.992mil,3428.543mil)(6207.992mil,3621.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A1-2(2661.772mil,2385mil) on Top Layer And Track (2617.992mil,2313.543mil)(2617.992mil,2506.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A1-5(2448.228mil,2485mil) on Top Layer And Track (2492.008mil,2313.543mil)(2492.008mil,2506.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A1-6(2448.228mil,2435mil) on Top Layer And Track (2492.008mil,2313.543mil)(2492.008mil,2506.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A1-7(2448.228mil,2385mil) on Top Layer And Track (2492.008mil,2313.543mil)(2492.008mil,2506.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A1-8(2448.228mil,2335mil) on Top Layer And Track (2492.008mil,2313.543mil)(2492.008mil,2506.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Q6_A2-1(6038.228mil,3335mil) on Top Layer And Track (6008.189mil,3362.559mil)(6068.228mil,3362.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A2-1(6038.228mil,3335mil) on Top Layer And Track (6082.008mil,3163.543mil)(6082.008mil,3356.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A2-3(6038.228mil,3235mil) on Top Layer And Track (6082.008mil,3163.543mil)(6082.008mil,3356.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A2-5(6251.772mil,3185mil) on Top Layer And Track (6207.992mil,3163.543mil)(6207.992mil,3356.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad Q6_A2-7(6251.772mil,3285mil) on Top Layer And Track (6207.992mil,3163.543mil)(6207.992mil,3356.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R1_A1-1(2964.528mil,3290mil) on Top Layer And Track (2880mil,3261mil)(2992mil,3261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R1_A1-1(2964.528mil,3290mil) on Top Layer And Track (2880mil,3318mil)(2992mil,3318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R1_A1-1(2964.528mil,3290mil) on Top Layer And Track (2992mil,3318mil)(2993mil,3317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R1_A1-1(2964.528mil,3290mil) on Top Layer And Track (2993mil,3262mil)(2993mil,3292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R1_A1-1(2964.528mil,3290mil) on Top Layer And Track (2993mil,3292mil)(2993mil,3317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R1_A1-2(2905.472mil,3290mil) on Top Layer And Track (2878.5mil,3316.5mil)(2880mil,3318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R1_A1-2(2905.472mil,3290mil) on Top Layer And Track (2878mil,3263mil)(2878mil,3316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R1_A1-2(2905.472mil,3290mil) on Top Layer And Track (2878mil,3263mil)(2880mil,3261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R1_A1-2(2905.472mil,3290mil) on Top Layer And Track (2878mil,3316mil)(2878.5mil,3316.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R1_A1-2(2905.472mil,3290mil) on Top Layer And Track (2880mil,3261mil)(2992mil,3261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R1_A1-2(2905.472mil,3290mil) on Top Layer And Track (2880mil,3318mil)(2992mil,3318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R1_A2-1(5630.472mil,2575mil) on Top Layer And Track (5602mil,2548mil)(5602mil,2573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R1_A2-1(5630.472mil,2575mil) on Top Layer And Track (5602mil,2548mil)(5603mil,2547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R1_A2-1(5630.472mil,2575mil) on Top Layer And Track (5602mil,2573mil)(5602mil,2603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R1_A2-1(5630.472mil,2575mil) on Top Layer And Track (5603mil,2547mil)(5715mil,2547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R1_A2-1(5630.472mil,2575mil) on Top Layer And Track (5603mil,2604mil)(5715mil,2604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R10_A1-1(2975mil,2385mil) on Top Layer And Track (2890.472mil,2356mil)(3002.472mil,2356mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R10_A1-1(2975mil,2385mil) on Top Layer And Track (2890.472mil,2413mil)(3002.472mil,2413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R10_A1-1(2975mil,2385mil) on Top Layer And Track (3002.472mil,2413mil)(3003.472mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R10_A1-1(2975mil,2385mil) on Top Layer And Track (3003.472mil,2357mil)(3003.472mil,2387mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R10_A1-1(2975mil,2385mil) on Top Layer And Track (3003.472mil,2387mil)(3003.472mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R10_A1-2(2915.945mil,2385mil) on Top Layer And Track (2888.472mil,2358mil)(2888.472mil,2411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R10_A1-2(2915.945mil,2385mil) on Top Layer And Track (2888.472mil,2358mil)(2890.472mil,2356mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R10_A1-2(2915.945mil,2385mil) on Top Layer And Track (2888.472mil,2411mil)(2888.972mil,2411.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R10_A1-2(2915.945mil,2385mil) on Top Layer And Track (2888.972mil,2411.5mil)(2890.472mil,2413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R10_A1-2(2915.945mil,2385mil) on Top Layer And Track (2890.472mil,2356mil)(3002.472mil,2356mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R10_A1-2(2915.945mil,2385mil) on Top Layer And Track (2890.472mil,2413mil)(3002.472mil,2413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R10_A2-1(5650.945mil,3565mil) on Top Layer And Track (5622.472mil,3538mil)(5622.472mil,3563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R10_A2-1(5650.945mil,3565mil) on Top Layer And Track (5622.472mil,3538mil)(5623.472mil,3537mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R10_A2-1(5650.945mil,3565mil) on Top Layer And Track (5622.472mil,3563mil)(5622.472mil,3593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R10_A2-1(5650.945mil,3565mil) on Top Layer And Track (5623.472mil,3537mil)(5735.472mil,3537mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R10_A2-1(5650.945mil,3565mil) on Top Layer And Track (5623.472mil,3594mil)(5735.472mil,3594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R11_A1-1(3340mil,3584.528mil) on Top Layer And Track (3312mil,3500mil)(3312mil,3612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R11_A1-1(3340mil,3584.528mil) on Top Layer And Track (3312mil,3612mil)(3313mil,3613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R11_A1-1(3340mil,3584.528mil) on Top Layer And Track (3313mil,3613mil)(3338mil,3613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R11_A1-1(3340mil,3584.528mil) on Top Layer And Track (3338mil,3613mil)(3368mil,3613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R11_A1-1(3340mil,3584.528mil) on Top Layer And Track (3369mil,3500mil)(3369mil,3612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R11_A1-2(3340mil,3525.472mil) on Top Layer And Track (3312mil,3500mil)(3312mil,3612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R11_A1-2(3340mil,3525.472mil) on Top Layer And Track (3312mil,3500mil)(3313.5mil,3498.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R11_A1-2(3340mil,3525.472mil) on Top Layer And Track (3313.5mil,3498.5mil)(3314mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R11_A1-2(3340mil,3525.472mil) on Top Layer And Track (3314mil,3498mil)(3367mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R11_A1-2(3340mil,3525.472mil) on Top Layer And Track (3367mil,3498mil)(3369mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R11_A1-2(3340mil,3525.472mil) on Top Layer And Track (3369mil,3500mil)(3369mil,3612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R11_A2-1(5284.528mil,2430mil) on Top Layer And Track (5200mil,2401mil)(5312mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R11_A2-1(5284.528mil,2430mil) on Top Layer And Track (5200mil,2458mil)(5312mil,2458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R11_A2-1(5284.528mil,2430mil) on Top Layer And Track (5312mil,2458mil)(5313mil,2457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R11_A2-1(5284.528mil,2430mil) on Top Layer And Track (5313mil,2402mil)(5313mil,2432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R11_A2-1(5284.528mil,2430mil) on Top Layer And Track (5313mil,2432mil)(5313mil,2457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R11_A2-2(5225.472mil,2430mil) on Top Layer And Track (5198.5mil,2456.5mil)(5200mil,2458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R11_A2-2(5225.472mil,2430mil) on Top Layer And Track (5198mil,2403mil)(5198mil,2456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R11_A2-2(5225.472mil,2430mil) on Top Layer And Track (5198mil,2403mil)(5200mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R11_A2-2(5225.472mil,2430mil) on Top Layer And Track (5198mil,2456mil)(5198.5mil,2456.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R11_A2-2(5225.472mil,2430mil) on Top Layer And Track (5200mil,2401mil)(5312mil,2401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R11_A2-2(5225.472mil,2430mil) on Top Layer And Track (5200mil,2458mil)(5312mil,2458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R12_A1-1(3985mil,2334.528mil) on Top Layer And Track (3957mil,2250mil)(3957mil,2362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R12_A1-1(3985mil,2334.528mil) on Top Layer And Track (3957mil,2362mil)(3958mil,2363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R12_A1-1(3985mil,2334.528mil) on Top Layer And Track (3958mil,2363mil)(3983mil,2363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R12_A1-1(3985mil,2334.528mil) on Top Layer And Track (3983mil,2363mil)(4013mil,2363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R12_A1-1(3985mil,2334.528mil) on Top Layer And Track (4014mil,2250mil)(4014mil,2362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R12_A2-1(4585mil,3489.528mil) on Top Layer And Track (4557mil,3405mil)(4557mil,3517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R12_A2-1(4585mil,3489.528mil) on Top Layer And Track (4557mil,3517mil)(4558mil,3518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R12_A2-1(4585mil,3489.528mil) on Top Layer And Track (4558mil,3518mil)(4583mil,3518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R12_A2-1(4585mil,3489.528mil) on Top Layer And Track (4583mil,3518mil)(4613mil,3518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R12_A2-1(4585mil,3489.528mil) on Top Layer And Track (4614mil,3405mil)(4614mil,3517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R13_A1-2(3985mil,2415.472mil) on Top Layer And Track (3957mil,2390mil)(3957mil,2502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R13_A1-2(3985mil,2415.472mil) on Top Layer And Track (3957mil,2390mil)(3958.5mil,2388.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R13_A1-2(3985mil,2415.472mil) on Top Layer And Track (3958.5mil,2388.5mil)(3959mil,2388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R13_A1-2(3985mil,2415.472mil) on Top Layer And Track (3959mil,2388mil)(4012mil,2388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R13_A1-2(3985mil,2415.472mil) on Top Layer And Track (4012mil,2388mil)(4014mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R13_A1-2(3985mil,2415.472mil) on Top Layer And Track (4014mil,2390mil)(4014mil,2502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R13_A2-2(4585mil,3580.472mil) on Top Layer And Track (4557mil,3555mil)(4557mil,3667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R13_A2-2(4585mil,3580.472mil) on Top Layer And Track (4557mil,3555mil)(4558.5mil,3553.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R13_A2-2(4585mil,3580.472mil) on Top Layer And Track (4558.5mil,3553.5mil)(4559mil,3553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R13_A2-2(4585mil,3580.472mil) on Top Layer And Track (4559mil,3553mil)(4612mil,3553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R13_A2-2(4585mil,3580.472mil) on Top Layer And Track (4612mil,3553mil)(4614mil,3555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R13_A2-2(4585mil,3580.472mil) on Top Layer And Track (4614mil,3555mil)(4614mil,3667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R2_A2-1(5230mil,2339.528mil) on Top Layer And Track (5202mil,2255mil)(5202mil,2367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R2_A2-1(5230mil,2339.528mil) on Top Layer And Track (5202mil,2367mil)(5203mil,2368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R2_A2-1(5230mil,2339.528mil) on Top Layer And Track (5203mil,2368mil)(5228mil,2368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R2_A2-1(5230mil,2339.528mil) on Top Layer And Track (5228mil,2368mil)(5258mil,2368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R2_A2-1(5230mil,2339.528mil) on Top Layer And Track (5259mil,2255mil)(5259mil,2367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R3_A1-1(2964.528mil,3070mil) on Top Layer And Track (2880mil,3041mil)(2992mil,3041mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R3_A1-1(2964.528mil,3070mil) on Top Layer And Track (2880mil,3098mil)(2992mil,3098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R3_A1-1(2964.528mil,3070mil) on Top Layer And Track (2992mil,3098mil)(2993mil,3097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R3_A1-1(2964.528mil,3070mil) on Top Layer And Track (2993mil,3042mil)(2993mil,3072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R3_A1-1(2964.528mil,3070mil) on Top Layer And Track (2993mil,3072mil)(2993mil,3097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R3_A1-2(2905.472mil,3070mil) on Top Layer And Track (2878.5mil,3096.5mil)(2880mil,3098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R3_A1-2(2905.472mil,3070mil) on Top Layer And Track (2878mil,3043mil)(2878mil,3096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R3_A1-2(2905.472mil,3070mil) on Top Layer And Track (2878mil,3043mil)(2880mil,3041mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R3_A1-2(2905.472mil,3070mil) on Top Layer And Track (2878mil,3096mil)(2878.5mil,3096.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R3_A1-2(2905.472mil,3070mil) on Top Layer And Track (2880mil,3041mil)(2992mil,3041mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R3_A1-2(2905.472mil,3070mil) on Top Layer And Track (2880mil,3098mil)(2992mil,3098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R3_A2-1(5620.472mil,2785mil) on Top Layer And Track (5592mil,2758mil)(5592mil,2783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R3_A2-1(5620.472mil,2785mil) on Top Layer And Track (5592mil,2758mil)(5593mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R3_A2-1(5620.472mil,2785mil) on Top Layer And Track (5592mil,2783mil)(5592mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R3_A2-1(5620.472mil,2785mil) on Top Layer And Track (5593mil,2757mil)(5705mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R3_A2-1(5620.472mil,2785mil) on Top Layer And Track (5593mil,2814mil)(5705mil,2814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R4_A1-2(3815mil,3495.472mil) on Top Layer And Track (3787mil,3470mil)(3787mil,3582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R4_A1-2(3815mil,3495.472mil) on Top Layer And Track (3787mil,3470mil)(3788.5mil,3468.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R4_A1-2(3815mil,3495.472mil) on Top Layer And Track (3788.5mil,3468.5mil)(3789mil,3468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R4_A1-2(3815mil,3495.472mil) on Top Layer And Track (3789mil,3468mil)(3842mil,3468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R4_A1-2(3815mil,3495.472mil) on Top Layer And Track (3842mil,3468mil)(3844mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R4_A1-2(3815mil,3495.472mil) on Top Layer And Track (3844mil,3470mil)(3844mil,3582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R4_A2-1(4720mil,2375.472mil) on Top Layer And Track (4691mil,2348mil)(4691mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R4_A2-1(4720mil,2375.472mil) on Top Layer And Track (4692mil,2347mil)(4722mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R4_A2-1(4720mil,2375.472mil) on Top Layer And Track (4722mil,2347mil)(4747mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R4_A2-1(4720mil,2375.472mil) on Top Layer And Track (4747mil,2347mil)(4748mil,2348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R4_A2-1(4720mil,2375.472mil) on Top Layer And Track (4748mil,2348mil)(4748mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R5_A1-1(2969.528mil,2730mil) on Top Layer And Track (2885mil,2701mil)(2997mil,2701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R5_A1-1(2969.528mil,2730mil) on Top Layer And Track (2885mil,2758mil)(2997mil,2758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R5_A1-1(2969.528mil,2730mil) on Top Layer And Track (2997mil,2758mil)(2998mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R5_A1-1(2969.528mil,2730mil) on Top Layer And Track (2998mil,2702mil)(2998mil,2732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R5_A1-2(2910.472mil,2730mil) on Top Layer And Track (2883.5mil,2756.5mil)(2885mil,2758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R5_A1-2(2910.472mil,2730mil) on Top Layer And Track (2883mil,2703mil)(2883mil,2756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R5_A1-2(2910.472mil,2730mil) on Top Layer And Track (2883mil,2703mil)(2885mil,2701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R5_A1-2(2910.472mil,2730mil) on Top Layer And Track (2883mil,2756mil)(2883.5mil,2756.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R5_A1-2(2910.472mil,2730mil) on Top Layer And Track (2885mil,2701mil)(2997mil,2701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R5_A1-2(2910.472mil,2730mil) on Top Layer And Track (2885mil,2758mil)(2997mil,2758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R5_A2-1(5635.472mil,3170mil) on Top Layer And Track (5607mil,3143mil)(5607mil,3168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R5_A2-1(5635.472mil,3170mil) on Top Layer And Track (5607mil,3143mil)(5608mil,3142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R5_A2-1(5635.472mil,3170mil) on Top Layer And Track (5607mil,3168mil)(5607mil,3198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R5_A2-1(5635.472mil,3170mil) on Top Layer And Track (5608mil,3142mil)(5720mil,3142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R5_A2-1(5635.472mil,3170mil) on Top Layer And Track (5608mil,3199mil)(5720mil,3199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R5_A2-2(5694.528mil,3170mil) on Top Layer And Track (5608mil,3142mil)(5720mil,3142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R5_A2-2(5694.528mil,3170mil) on Top Layer And Track (5608mil,3199mil)(5720mil,3199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R5_A2-2(5694.528mil,3170mil) on Top Layer And Track (5720mil,3142mil)(5721.5mil,3143.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R5_A2-2(5694.528mil,3170mil) on Top Layer And Track (5720mil,3199mil)(5722mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R5_A2-2(5694.528mil,3170mil) on Top Layer And Track (5721.5mil,3143.5mil)(5722mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R5_A2-2(5694.528mil,3170mil) on Top Layer And Track (5722mil,3144mil)(5722mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R6_A1-1(2969.528mil,2940mil) on Top Layer And Track (2885mil,2911mil)(2997mil,2911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R6_A1-1(2969.528mil,2940mil) on Top Layer And Track (2885mil,2968mil)(2997mil,2968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R6_A1-1(2969.528mil,2940mil) on Top Layer And Track (2997mil,2968mil)(2998mil,2967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R6_A1-1(2969.528mil,2940mil) on Top Layer And Track (2998mil,2912mil)(2998mil,2942mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R6_A1-1(2969.528mil,2940mil) on Top Layer And Track (2998mil,2942mil)(2998mil,2967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R6_A1-2(2910.472mil,2940mil) on Top Layer And Track (2883.5mil,2966.5mil)(2885mil,2968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R6_A1-2(2910.472mil,2940mil) on Top Layer And Track (2883mil,2913mil)(2883mil,2966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R6_A1-2(2910.472mil,2940mil) on Top Layer And Track (2883mil,2913mil)(2885mil,2911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R6_A1-2(2910.472mil,2940mil) on Top Layer And Track (2883mil,2966mil)(2883.5mil,2966.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R6_A1-2(2910.472mil,2940mil) on Top Layer And Track (2885mil,2911mil)(2997mil,2911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R6_A1-2(2910.472mil,2940mil) on Top Layer And Track (2885mil,2968mil)(2997mil,2968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R7_A1-1(3849.528mil,2350mil) on Top Layer And Track (3765mil,2321mil)(3877mil,2321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R7_A1-1(3849.528mil,2350mil) on Top Layer And Track (3765mil,2378mil)(3877mil,2378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R7_A1-1(3849.528mil,2350mil) on Top Layer And Track (3877mil,2378mil)(3878mil,2377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R7_A1-1(3849.528mil,2350mil) on Top Layer And Track (3878mil,2322mil)(3878mil,2352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R7_A1-1(3849.528mil,2350mil) on Top Layer And Track (3878mil,2352mil)(3878mil,2377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R7_A2-1(4710.472mil,3560mil) on Top Layer And Track (4682mil,3533mil)(4682mil,3558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R7_A2-1(4710.472mil,3560mil) on Top Layer And Track (4682mil,3533mil)(4683mil,3532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R7_A2-1(4710.472mil,3560mil) on Top Layer And Track (4682mil,3558mil)(4682mil,3588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R7_A2-1(4710.472mil,3560mil) on Top Layer And Track (4683mil,3532mil)(4795mil,3532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R7_A2-1(4710.472mil,3560mil) on Top Layer And Track (4683mil,3589mil)(4795mil,3589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R8_A1-1(3849.528mil,2465mil) on Top Layer And Track (3765mil,2436mil)(3877mil,2436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R8_A1-1(3849.528mil,2465mil) on Top Layer And Track (3765mil,2493mil)(3877mil,2493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R8_A1-1(3849.528mil,2465mil) on Top Layer And Track (3877mil,2493mil)(3878mil,2492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R8_A1-1(3849.528mil,2465mil) on Top Layer And Track (3878mil,2437mil)(3878mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R8_A1-1(3849.528mil,2465mil) on Top Layer And Track (3878mil,2467mil)(3878mil,2492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R8_A2-1(4715.472mil,3435mil) on Top Layer And Track (4687mil,3408mil)(4687mil,3433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R8_A2-1(4715.472mil,3435mil) on Top Layer And Track (4687mil,3408mil)(4688mil,3407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R8_A2-1(4715.472mil,3435mil) on Top Layer And Track (4687mil,3433mil)(4687mil,3463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R8_A2-1(4715.472mil,3435mil) on Top Layer And Track (4688mil,3407mil)(4800mil,3407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R8_A2-1(4715.472mil,3435mil) on Top Layer And Track (4688mil,3464mil)(4800mil,3464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R8_A2-2(4774.528mil,3435mil) on Top Layer And Track (4688mil,3407mil)(4800mil,3407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R8_A2-2(4774.528mil,3435mil) on Top Layer And Track (4688mil,3464mil)(4800mil,3464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R8_A2-2(4774.528mil,3435mil) on Top Layer And Track (4800mil,3407mil)(4801.5mil,3408.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R8_A2-2(4774.528mil,3435mil) on Top Layer And Track (4800mil,3464mil)(4802mil,3462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R8_A2-2(4774.528mil,3435mil) on Top Layer And Track (4801.5mil,3408.5mil)(4802mil,3409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R8_A2-2(4774.528mil,3435mil) on Top Layer And Track (4802mil,3409mil)(4802mil,3462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R9_A1-1(2974.528mil,2595mil) on Top Layer And Track (2890mil,2566mil)(3002mil,2566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R9_A1-1(2974.528mil,2595mil) on Top Layer And Track (2890mil,2623mil)(3002mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R9_A1-1(2974.528mil,2595mil) on Top Layer And Track (3002mil,2623mil)(3003mil,2622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R9_A1-1(2974.528mil,2595mil) on Top Layer And Track (3003mil,2567mil)(3003mil,2597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R9_A1-1(2974.528mil,2595mil) on Top Layer And Track (3003mil,2597mil)(3003mil,2622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R9_A1-2(2915.472mil,2595mil) on Top Layer And Track (2888.5mil,2621.5mil)(2890mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R9_A1-2(2915.472mil,2595mil) on Top Layer And Track (2888mil,2568mil)(2888mil,2621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R9_A1-2(2915.472mil,2595mil) on Top Layer And Track (2888mil,2568mil)(2890mil,2566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R9_A1-2(2915.472mil,2595mil) on Top Layer And Track (2888mil,2621mil)(2888.5mil,2621.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R9_A1-2(2915.472mil,2595mil) on Top Layer And Track (2890mil,2566mil)(3002mil,2566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R9_A1-2(2915.472mil,2595mil) on Top Layer And Track (2890mil,2623mil)(3002mil,2623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R9_A2-1(5650.472mil,3335mil) on Top Layer And Track (5622mil,3308mil)(5622mil,3333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad R9_A2-1(5650.472mil,3335mil) on Top Layer And Track (5622mil,3308mil)(5623mil,3307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.756mil < 10mil) Between Pad R9_A2-1(5650.472mil,3335mil) on Top Layer And Track (5622mil,3333mil)(5622mil,3363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R9_A2-1(5650.472mil,3335mil) on Top Layer And Track (5623mil,3307mil)(5735mil,3307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R9_A2-1(5650.472mil,3335mil) on Top Layer And Track (5623mil,3364mil)(5735mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad R9_A2-2(5709.528mil,3335mil) on Top Layer And Track (5623mil,3307mil)(5735mil,3307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad R9_A2-2(5709.528mil,3335mil) on Top Layer And Track (5623mil,3364mil)(5735mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.06mil < 10mil) Between Pad R9_A2-2(5709.528mil,3335mil) on Top Layer And Track (5735mil,3307mil)(5736.5mil,3308.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad R9_A2-2(5709.528mil,3335mil) on Top Layer And Track (5735mil,3364mil)(5737mil,3362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Pad R9_A2-2(5709.528mil,3335mil) on Top Layer And Track (5736.5mil,3308.5mil)(5737mil,3309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R9_A2-2(5709.528mil,3335mil) on Top Layer And Track (5737mil,3309mil)(5737mil,3362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
Rule Violations :439

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.619mil < 10mil) Between Text "B1_A1" (3337.504mil,3207.48mil) on Top Overlay And Track (3128.543mil,3082.008mil)(3321.457mil,3082.008mil) on Top Overlay Silk Text to Silk Clearance [8.619mil]
   Violation between Silk To Silk Clearance Constraint: (8.619mil < 10mil) Between Text "B1_A1" (3337.504mil,3207.48mil) on Top Overlay And Track (3128.543mil,3207.992mil)(3321.457mil,3207.992mil) on Top Overlay Silk Text to Silk Clearance [8.619mil]
   Violation between Silk To Silk Clearance Constraint: (3.612mil < 10mil) Between Text "B1_A1" (3337.504mil,3207.48mil) on Top Overlay And Track (3321.457mil,3082.008mil)(3321.457mil,3207.992mil) on Top Overlay Silk Text to Silk Clearance [3.612mil]
   Violation between Silk To Silk Clearance Constraint: (8.61mil < 10mil) Between Text "B5_A1" (3332.504mil,2469.979mil) on Top Overlay And Track (3123.543mil,2342.008mil)(3316.457mil,2342.008mil) on Top Overlay Silk Text to Silk Clearance [8.61mil]
   Violation between Silk To Silk Clearance Constraint: (8.61mil < 10mil) Between Text "B5_A1" (3332.504mil,2469.979mil) on Top Overlay And Track (3123.543mil,2467.992mil)(3316.457mil,2467.992mil) on Top Overlay Silk Text to Silk Clearance [8.61mil]
   Violation between Silk To Silk Clearance Constraint: (3.612mil < 10mil) Between Text "B5_A1" (3332.504mil,2469.979mil) on Top Overlay And Track (3316.457mil,2342.008mil)(3316.457mil,2467.992mil) on Top Overlay Silk Text to Silk Clearance [3.612mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C10" (4042.512mil,2890.005mil) on Top Overlay And Track (4027mil,2879mil)(4133mil,2879mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (7.056mil < 10mil) Between Text "C14" (4277.512mil,2240.005mil) on Top Overlay And Track (4252.008mil,2225.512mil)(4377.992mil,2225.512mil) on Top Overlay Silk Text to Silk Clearance [7.056mil]
   Violation between Silk To Silk Clearance Constraint: (6.021mil < 10mil) Between Text "C2_A1" (3247.58mil,3312.504mil) on Top Overlay And Track (3235.559mil,3296mil)(3235.559mil,3354mil) on Top Overlay Silk Text to Silk Clearance [6.021mil]
   Violation between Silk To Silk Clearance Constraint: (1.023mil < 10mil) Between Text "C2_A2" (5200.023mil,2492.504mil) on Top Overlay And Track (5347mil,2476mil)(5347mil,2534mil) on Top Overlay Silk Text to Silk Clearance [1.023mil]
   Violation between Silk To Silk Clearance Constraint: (8.463mil < 10mil) Between Text "C3_A2" (5187.582mil,2897.504mil) on Top Overlay And Track (5342mil,2881mil)(5342mil,2939mil) on Top Overlay Silk Text to Silk Clearance [8.463mil]
   Violation between Silk To Silk Clearance Constraint: (6.023mil < 10mil) Between Text "C4_A2" (5190.023mil,3277.504mil) on Top Overlay And Track (5342mil,3261mil)(5342mil,3319mil) on Top Overlay Silk Text to Silk Clearance [6.023mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C5" (4064.995mil,3230.008mil) on Top Overlay And Track (4076mil,3199.559mil)(4076mil,3305.559mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C6" (4249.995mil,3420.008mil) on Top Overlay And Track (4261mil,3392mil)(4261mil,3498mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C7" (4060.008mil,3025.005mil) on Top Overlay And Track (4027mil,3014mil)(4133mil,3014mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C8" (4354.995mil,2730.008mil) on Top Overlay And Track (4314mil,2707mil)(4314mil,2813mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C8" (4354.995mil,2730.008mil) on Top Overlay And Track (4366mil,2707mil)(4366mil,2813mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C9" (4579.995mil,2740.008mil) on Top Overlay And Track (4539mil,2709.441mil)(4539mil,2815.441mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "C9" (4579.995mil,2740.008mil) on Top Overlay And Track (4591mil,2712mil)(4591mil,2818mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (8.028mil < 10mil) Between Text "D4_A2" (5489.029mil,3025.725mil) on Top Overlay And Track (5479.409mil,3037.835mil)(5479.409mil,3140.709mil) on Top Overlay Silk Text to Silk Clearance [8.028mil]
   Violation between Silk To Silk Clearance Constraint: (8.329mil < 10mil) Between Text "D5_A2" (5051.749mil,2747.496mil) on Top Overlay And Track (5056.772mil,2762.441mil)(5116.811mil,2762.441mil) on Top Overlay Silk Text to Silk Clearance [8.329mil]
   Violation between Silk To Silk Clearance Constraint: (7.04mil < 10mil) Between Text "J2" (3256.898mil,4155.005mil) on Top Overlay And Track (3243.858mil,3764.291mil)(3243.858mil,4246.181mil) on Top Overlay Silk Text to Silk Clearance [7.04mil]
   Violation between Silk To Silk Clearance Constraint: (7.508mil < 10mil) Between Text "J6" (4325.008mil,4160.005mil) on Top Overlay And Track (4310mil,4014.724mil)(4310mil,4205.276mil) on Top Overlay Silk Text to Silk Clearance [7.508mil]
   Violation between Silk To Silk Clearance Constraint: (8.867mil < 10mil) Between Text "L1" (4562.672mil,1931.936mil) on Top Overlay And Track (4516.378mil,1803.228mil)(4516.378mil,2090.63mil) on Top Overlay Silk Text to Silk Clearance [8.867mil]
   Violation between Silk To Silk Clearance Constraint: (8.61mil < 10mil) Between Text "Q1_A1" (2602.48mil,3422.496mil) on Top Overlay And Track (2482.008mil,3438.543mil)(2482.008mil,3631.457mil) on Top Overlay Silk Text to Silk Clearance [8.61mil]
   Violation between Silk To Silk Clearance Constraint: (3.612mil < 10mil) Between Text "Q1_A1" (2602.48mil,3422.496mil) on Top Overlay And Track (2482.008mil,3438.543mil)(2607.992mil,3438.543mil) on Top Overlay Silk Text to Silk Clearance [3.612mil]
   Violation between Silk To Silk Clearance Constraint: (7.92mil < 10mil) Between Text "Q3_A1" (2619.024mil,2853.188mil) on Top Overlay And Track (2492.008mil,2873.543mil)(2617.992mil,2873.543mil) on Top Overlay Silk Text to Silk Clearance [7.92mil]
   Violation between Silk To Silk Clearance Constraint: (8.61mil < 10mil) Between Text "Q3_A2" (6075.023mil,2832.504mil) on Top Overlay And Track (6087.008mil,2623.543mil)(6087.008mil,2816.457mil) on Top Overlay Silk Text to Silk Clearance [8.61mil]
   Violation between Silk To Silk Clearance Constraint: (8.612mil < 10mil) Between Text "Q5_A1" (2624.979mil,2027.496mil) on Top Overlay And Track (2502.008mil,2048.543mil)(2627.992mil,2048.543mil) on Top Overlay Silk Text to Silk Clearance [8.612mil]
   Violation between Silk To Silk Clearance Constraint: (3.612mil < 10mil) Between Text "Q5_A2" (6070.023mil,3637.504mil) on Top Overlay And Track (6082.008mil,3621.457mil)(6207.992mil,3621.457mil) on Top Overlay Silk Text to Silk Clearance [3.612mil]
   Violation between Silk To Silk Clearance Constraint: (8.61mil < 10mil) Between Text "Q5_A2" (6070.023mil,3637.504mil) on Top Overlay And Track (6207.992mil,3428.543mil)(6207.992mil,3621.457mil) on Top Overlay Silk Text to Silk Clearance [8.61mil]
   Violation between Silk To Silk Clearance Constraint: (8.61mil < 10mil) Between Text "Q6_A2" (6070.023mil,3372.504mil) on Top Overlay And Track (6082.008mil,3163.543mil)(6082.008mil,3356.457mil) on Top Overlay Silk Text to Silk Clearance [8.61mil]
   Violation between Silk To Silk Clearance Constraint: (3.612mil < 10mil) Between Text "Q6_A2" (6070.023mil,3372.504mil) on Top Overlay And Track (6082.008mil,3356.457mil)(6207.992mil,3356.457mil) on Top Overlay Silk Text to Silk Clearance [3.612mil]
   Violation between Silk To Silk Clearance Constraint: (8.61mil < 10mil) Between Text "Q6_A2" (6070.023mil,3372.504mil) on Top Overlay And Track (6207.992mil,3163.543mil)(6207.992mil,3356.457mil) on Top Overlay Silk Text to Silk Clearance [8.61mil]
   Violation between Silk To Silk Clearance Constraint: (4.524mil < 10mil) Between Text "R11_A1" (3150.024mil,3572.504mil) on Top Overlay And Track (3312mil,3500mil)(3312mil,3612mil) on Top Overlay Silk Text to Silk Clearance [4.524mil]
   Violation between Silk To Silk Clearance Constraint: (9.526mil < 10mil) Between Text "R11_A2" (5330.026mil,2412.504mil) on Top Overlay And Track (5313mil,2402mil)(5313mil,2432mil) on Top Overlay Silk Text to Silk Clearance [9.526mil]
   Violation between Silk To Silk Clearance Constraint: (9.526mil < 10mil) Between Text "R11_A2" (5330.026mil,2412.504mil) on Top Overlay And Track (5313mil,2432mil)(5313mil,2457mil) on Top Overlay Silk Text to Silk Clearance [9.526mil]
   Violation between Silk To Silk Clearance Constraint: (7.006mil < 10mil) Between Text "R12_A1" (3937.496mil,2202.525mil) on Top Overlay And Track (3957mil,2250mil)(3957mil,2362mil) on Top Overlay Silk Text to Silk Clearance [7.006mil]
   Violation between Silk To Silk Clearance Constraint: (7.006mil < 10mil) Between Text "R13_A1" (3937.496mil,2387.525mil) on Top Overlay And Track (3957mil,2390mil)(3957mil,2502mil) on Top Overlay Silk Text to Silk Clearance [7.006mil]
   Violation between Silk To Silk Clearance Constraint: (9.845mil < 10mil) Between Text "R13_A1" (3937.496mil,2387.525mil) on Top Overlay And Track (3957mil,2502mil)(3958mil,2503mil) on Top Overlay Silk Text to Silk Clearance [9.845mil]
   Violation between Silk To Silk Clearance Constraint: (8.004mil < 10mil) Between Text "R4_A1" (3857.504mil,3594.979mil) on Top Overlay And Track (3789mil,3468mil)(3842mil,3468mil) on Top Overlay Silk Text to Silk Clearance [8.004mil]
   Violation between Silk To Silk Clearance Constraint: (9.071mil < 10mil) Between Text "R4_A1" (3857.504mil,3594.979mil) on Top Overlay And Track (3813mil,3583mil)(3843mil,3583mil) on Top Overlay Silk Text to Silk Clearance [9.071mil]
   Violation between Silk To Silk Clearance Constraint: (6.004mil < 10mil) Between Text "R4_A1" (3857.504mil,3594.979mil) on Top Overlay And Track (3842mil,3468mil)(3844mil,3470mil) on Top Overlay Silk Text to Silk Clearance [6.004mil]
   Violation between Silk To Silk Clearance Constraint: (7.717mil < 10mil) Between Text "R4_A1" (3857.504mil,3594.979mil) on Top Overlay And Track (3843mil,3583mil)(3844mil,3582mil) on Top Overlay Silk Text to Silk Clearance [7.717mil]
   Violation between Silk To Silk Clearance Constraint: (1.006mil < 10mil) Between Text "R4_A1" (3857.504mil,3594.979mil) on Top Overlay And Track (3844mil,3470mil)(3844mil,3582mil) on Top Overlay Silk Text to Silk Clearance [1.006mil]
Rule Violations :45

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02