$date
	Wed Jul  5 18:28:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fact_tb $end
$var wire 101 ! out [100:0] $end
$var reg 6 " in [5:0] $end
$scope module DUT $end
$var wire 6 # in [5:0] $end
$var wire 101 $ out [100:0] $end
$var reg 101 % fact [100:0] $end
$var reg 101 & temp [100:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b1111000 %
b1111000 $
b101 #
b101 "
b1111000 !
$end
#5
b1 &
b1011000100110000000 !
b1011000100110000000 $
b1011000100110000000 %
b1001 "
b1001 #
#10
b1 &
b110110000001010111001001100000110100010010000000000000000 !
b110110000001010111001001100000110100010010000000000000000 $
b110110000001010111001001100000110100010010000000000000000 %
b10011 "
b10011 #
#15
b1 &
b1000110010111100001111110010111011001111100110001011000011001101011000100000000000000000000000 !
b1000110010111100001111110010111011001111100110001011000011001101011000100000000000000000000000 $
b1000110010111100001111110010111011001111100110001011000011001101011000100000000000000000000000 %
b11011 "
b11011 #
#20
b1 &
b1101110101111100000000 !
b1101110101111100000000 $
b1101110101111100000000 %
b1010 "
b1010 #
#25
b1 &
b1111000 !
b1111000 $
b1111000 %
b101 "
b101 #
#30
b1 &
b10000111000011011001110111110010000010101101000000000000000000 !
b10000111000011011001110111110010000010101101000000000000000000 $
b10000111000011011001110111110010000010101101000000000000000000 %
b10100 "
b10100 #
#35
