
*** Running vivado
    with args -log design_1_ila_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 368.770 ; gain = 159.410
INFO: [Synth 8-638] synthesizing module 'design_1_ila_1_0' [c:/Users/linh9/Desktop/src/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (18#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (20#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (22#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_1_0' (46#1) [c:/Users/linh9/Desktop/src/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:63]
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:38 . Memory (MB): peak = 672.344 ; gain = 462.984
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:38 . Memory (MB): peak = 672.344 ; gain = 462.984
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 771.664 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:47 ; elapsed = 00:01:58 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:47 ; elapsed = 00:01:58 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:59 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:02:01 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:09 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:12 ; elapsed = 00:02:24 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:25 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:25 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:26 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:02:26 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 771.664 ; gain = 562.305
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 771.664 ; gain = 562.305

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    10|
|2     |CFGLUT5  |    28|
|3     |LUT1     |     9|
|4     |LUT2     |    37|
|5     |LUT3     |    57|
|6     |LUT4     |    64|
|7     |LUT5     |    84|
|8     |LUT6     |   232|
|9     |MUXF7    |    15|
|10    |MUXF8    |     1|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     1|
|13    |SRL16E   |    45|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |   841|
|17    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 771.664 ; gain = 562.305
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 771.664 ; gain = 495.977
