// Seed: 495748178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_0,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_24;
  id_25 :
  assert property (@(posedge 1 | id_6) id_6)
  else $display;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_3,
      id_16,
      id_11,
      id_3,
      id_8,
      id_9,
      id_18,
      id_9,
      id_3,
      id_5,
      id_3,
      id_13,
      id_3,
      id_3,
      id_18,
      id_3
  );
  wire id_26;
  id_27 :
  assert property (@(posedge (id_6)) id_24)
  else $display(1'b0 - id_17 && 1'b0 + id_24 && "" && 1 && id_17);
  wire id_28;
  initial begin : LABEL_0
    if (id_3) begin : LABEL_0
      id_25 = id_2;
      id_23 <= id_17;
      id_12  <=  1  ?  1 'd0 :  id_2  ?  1  :  id_9  ?  id_7  [  1  ]  :  1 'b0 ?  id_24  :  id_27  ?  1  :  id_9  ?  1  &&  id_8  :  id_1  ;
    end
  end
  wire id_29;
  assign id_21 = 1;
  wire id_30;
  wire id_31;
  wire id_32;
  assign id_25 = id_17;
endmodule
