#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 18 21:33:15 2018
# Process ID: 9032
# Current directory: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10416 C:\Users\elven\Desktop\Hardware Design Lab\Lab 1\3 bit comparator\3 bit comparator.xpr
# Log file: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/vivado.log
# Journal file: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
oopen_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 784.352 ; gain = 41.703uupdate_compile_order -fileset sources_1lexit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 18 21:42:08 2018...

Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property top Comparator_3bits [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Tue Sep 18 21:34:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
ERROR: [Common 17-49] Internal Data Exception: Design::refreshDesign : Run checkpoint 'C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/synth_1/Comparator_3bits.dcp' does not exist. Cannot open run.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 18 21:35:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1215.125 ; gain = 377.699
place_ports {a[2]} R3
place_ports {a[2]} R2
place_ports {a[1]} T1
place_ports {a[0]} U1
place_ports {b[2]} W2
place_ports {b[1]} P3
place_ports {b[1]} R3
place_ports {b[0]} T2
set_property IOSTANDARD LVCMOS33 [get_ports [list {a[2]} {a[1]} {a[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {b[2]} {b[1]} {b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_gt_b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_lt_b]]
set_property package_pin "" [get_ports [list  a_eq_b]]
place_ports a_gt_b V13
place_ports a_lt_b V14
place_ports a_eq_b U15
place_ports a_eq_b U14
file mkdir {C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.srcs/constrs_1/new}
close [ open {C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc}}
set_property target_constrs_file {C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Sep 18 21:41:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
[Tue Sep 18 21:41:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 18 21:43:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711964A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2513.621 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2513.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711964A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 18 21:52:31 2018...
