# Gray Code -> Binary -> BCD -> 7 Segment

## Struktur Program
src -> Program Logic VHDL

tb -> testbench

top-level -> Top Module

## Gray Code to Binary
file : src_gray_to_bin.vhdl
(V) Done Checked & Worked
![Pasted image 20250601160935](https://github.com/user-attachments/assets/2acfd19a-6f1b-472c-819a-bbf759c66a3d)

![Pasted image 20250601160947](https://github.com/user-attachments/assets/03cc81d7-b1da-41b3-8be0-bd17ab855199)

## Binary Code to BCD
file : src_bin_to_bcd.vhdl

(V) Done Checked & Worked
![Pasted image 20250601161827](https://github.com/user-attachments/assets/f8470997-f8ba-4c7e-ae99-7481ec511873)
![Pasted image 20250601161839](https://github.com/user-attachments/assets/e2f85840-72cc-4fe3-9f15-86487c438be2)
