![](https://github.com/matth2k/lut-synth/actions/workflows/rust.yml/badge.svg)

# lut-synth: LUT Network Synthesis with E-Graphs

## Description

An early experiment on representing LUT networks within E-Graphs for logic synthesis

### Dependencies

- [rustup](https://rustup.rs/)
  - Crates
    - [egg](https://docs.rs/egg/latest/egg/)
    - [bitvec](https://docs.rs/bitvec/latest/bitvec/)
    - [clap](https://docs.rs/clap/latest/clap/)
    - [indicatif](https://docs.rs/indicatif/latest/indicatif/)
- VSCode
  - [Rust Analyzer Extension](https://rust-analyzer.github.io/)
  - [VerilogHDL Extension](https://marketplace.visualstudio.com/items?itemName=mshr-h.VerilogHDL)
- [Verible](https://github.com/chipsalliance/verible)
- [Yosys](https://github.com/YosysHQ/yosys)

### Installing & Getting Started

`cargo build`

`cargo run --release -- tests/verilog/mux_reg.v # Run the synthesizer on a very simple 4:1 pipelined mux`

You can also try to synthesize your own verilog `my_file.v`:

`source utils/setup.sh # Add tools to path`

`lvv my_file.v`

### Docs

You can generate most of the documentation with `cargo doc`.

Here is a rough outline of the type system defined by `LutLang`:

`<LutLang> ::= <Program> | <Node> | BUS <Node> ... <Node>`

It is important to note that there is an implicit coversion from BUS types to Node types. The least significant bit is taken.
REG expressions trivially result in inconclusive. Sequential logic isn't fully supported yet.

`<Node> ::= <Const> | x | <Input> | NOR <Node> <Node> | MUX <Node> <Node> <Node> | LUT <Program> <Node> ... <Node> | REG <Node>`

`<Const> ::= false | true // Base type is a bool`

`<Input> ::= <String> // Any string is parsed as an input variable`

`<Program> ::= <u64> // Can store a program for up to 6 bits`
