INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
