mc.v,verilog,xil_defaultlib,../../../../Carlight.gen/sources_1/ip/mc_0_2/mc.v,
mc_0.v,verilog,xil_defaultlib,../../../../Carlight.gen/sources_1/ip/mc_0_2/sim/mc_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
