Warning: Design 'lenet_2set' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Tue Jan  2 12:52:16 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  fc_controller_mydesign_1
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  1.7775     1.7775 f
  srstn (in)                                            0.0000     1.7775 f
  lenet_0/srstn (lenet_mydesign_1)                      0.0000     1.7775 f
  lenet_0/fc_top/srstn (fc_top_mydesign_1)              0.0000     1.7775 f
  lenet_0/fc_top/fc_controller/srstn (fc_controller_mydesign_1)
                                                        0.0000     1.7775 f
  lenet_0/fc_top/fc_controller/U155/Y (DELLN1X2_HVT)    0.3077     2.0852 f
  lenet_0/fc_top/fc_controller/U259/Y (NAND2X0_HVT)     0.0469     2.1321 r
  lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/EN (SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_0)
                                                        0.0000     2.1321 r
  lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/latch/D (LATCHX1_HVT)
                                                        0.0000     2.1321 r
  data arrival time                                                2.1321

  clock clk' (rise edge)                                1.7775     1.7775
  clock network delay (ideal)                           0.0000     1.7775
  lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/latch/CLK (LATCHX1_HVT)
                                                        0.0000     1.7775 r
  time borrowed from endpoint                           0.3546     2.1321
  data required time                                               2.1321
  --------------------------------------------------------------------------
  data required time                                               2.1321
  data arrival time                                               -2.1321
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                      1.7775   
  library setup time                                   -0.1064   
  --------------------------------------------------------------
  max time borrow                                       1.6711   
  actual time borrow                                    0.3546   
  --------------------------------------------------------------


1
