Analysis & Synthesis report for test_sisa
Fri May 18 13:58:51 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state
 11. State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state
 12. State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0
 20. Parameter Settings for User Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "vga_controller:vga_controller0|vga_sync:u_vga_sync"
 28. Port Connectivity Checks: "vga_controller:vga_controller0"
 29. Port Connectivity Checks: "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0"
 30. Port Connectivity Checks: "MemoryController:mem_ctrl0|SRAMController:controller0"
 31. Port Connectivity Checks: "proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0"
 32. Port Connectivity Checks: "proc:proc0|unidad_control:unidad_control0|multi:multi0"
 33. Port Connectivity Checks: "proc:proc0|unidad_control:unidad_control0|control_l:control_l0"
 34. SignalTap II Logic Analyzer Settings
 35. Elapsed Time Per Partition
 36. Connections to In-System Debugging Instance "auto_signaltap_0"
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 18 13:58:51 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; test_sisa                                       ;
; Top-level Entity Name              ; sisa                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 11,230                                          ;
;     Total combinational functions  ; 10,242                                          ;
;     Dedicated logic registers      ; 5,657                                           ;
; Total registers                    ; 5657                                            ;
; Total pins                         ; 126                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 63,488                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; sisa               ; test_sisa          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; interrupt_controller.vhd                                                                ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/interrupt_controller.vhd   ;         ;
; display16.vhd                                                                           ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/display16.vhd              ;         ;
; vga_sync.vhd                                                                            ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/vga_sync.vhd               ;         ;
; vga_ram_dual.vhd                                                                        ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/vga_ram_dual.vhd           ;         ;
; vga_font_rom.vhd                                                                        ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/vga_font_rom.vhd           ;         ;
; vga_controller.vhd                                                                      ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/vga_controller.vhd         ;         ;
; unidad_control.vhd                                                                      ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/unidad_control.vhd         ;         ;
; SRAMController.vhd                                                                      ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/SRAMController.vhd         ;         ;
; sisa.vhd                                                                                ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/sisa.vhd                   ;         ;
; regfile.vhd                                                                             ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/regfile.vhd                ;         ;
; ps2_keyboard.vhd                                                                        ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/ps2_keyboard.vhd           ;         ;
; proc.vhd                                                                                ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/proc.vhd                   ;         ;
; multi.vhd                                                                               ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/multi.vhd                  ;         ;
; MemoryController.vhd                                                                    ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/MemoryController.vhd       ;         ;
; keyboard_controller.vhd                                                                 ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/keyboard_controller.vhd    ;         ;
; datapath.vhd                                                                            ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/datapath.vhd               ;         ;
; control_l.vhd                                                                           ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/control_l.vhd              ;         ;
; controladoresIO.vhd                                                                     ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/controladoresIO.vhd        ;         ;
; alu.vhd                                                                                 ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/alu.vhd                    ;         ;
; input_controllers.vhd                                                                   ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/input_controllers.vhd      ;         ;
; exception_controller.vhd                                                                ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/exception_controller.vhd   ;         ;
; sld_signaltap.vhd                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;         ;
; sld_signaltap_impl.vhd                                                                  ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;         ;
; sld_ela_control.vhd                                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;         ;
; lpm_shiftreg.tdf                                                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;         ;
; lpm_constant.inc                                                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; dffeea.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                ;         ;
; aglobal130.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                            ;         ;
; sld_mbpmg.vhd                                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;         ;
; sld_buffer_manager.vhd                                                                  ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;         ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_ns14.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/altsyncram_ns14.tdf     ;         ;
; db/altsyncram_vgq1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/altsyncram_vgq1.tdf     ;         ;
; altdpram.tdf                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                              ;         ;
; memmodes.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                            ;         ;
; a_hdffe.inc                                                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                               ;         ;
; alt_le_rden_reg.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;         ;
; altsyncram.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                            ;         ;
; lpm_mux.tdf                                                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                               ;         ;
; muxlut.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                ;         ;
; bypassff.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; altshift.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/mux_7oc.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/mux_7oc.tdf             ;         ;
; lpm_decode.tdf                                                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                            ;         ;
; declut.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                ;         ;
; lpm_compare.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; db/decode_rqf.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/decode_rqf.tdf          ;         ;
; lpm_counter.tdf                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                           ;         ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; cmpconst.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                              ;         ;
; lpm_counter.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; alt_counter_stratix.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;         ;
; db/cntr_fci.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/cntr_fci.tdf            ;         ;
; db/cmpr_acc.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/cmpr_acc.tdf            ;         ;
; db/cntr_m4j.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/cntr_m4j.tdf            ;         ;
; db/cntr_qbi.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/cntr_qbi.tdf            ;         ;
; db/cmpr_9cc.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/cmpr_9cc.tdf            ;         ;
; db/cntr_gui.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/cntr_gui.tdf            ;         ;
; db/cmpr_5cc.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/cmpr_5cc.tdf            ;         ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;         ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                               ;         ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;         ;
; lpm_divide.tdf                                                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                            ;         ;
; abs_divider.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                           ;         ;
; sign_div_unsign.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                       ;         ;
; db/lpm_divide_3gm.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/lpm_divide_3gm.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_s5f.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/alt_u_div_s5f.tdf       ;         ;
; db/add_sub_lkc.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/add_sub_lkc.tdf         ;         ;
; db/add_sub_mkc.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/add_sub_mkc.tdf         ;         ;
; db/lpm_divide_rto.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/lpm_divide_rto.tdf      ;         ;
; db/abs_divider_8dg.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/abs_divider_8dg.tdf     ;         ;
; db/lpm_abs_2s9.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/lpm_abs_2s9.tdf         ;         ;
; lpm_mult.tdf                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                              ;         ;
; multcore.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                              ;         ;
; db/mult_l8t.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/mult_l8t.tdf            ;         ;
; db/mult_h1t.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/mult_h1t.tdf            ;         ;
; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/altsyncram_mug1.tdf ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/altsyncram_mug1.tdf     ;         ;
; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/altsyncram_qug1.tdf ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleExcepcions/db/altsyncram_qug1.tdf     ;         ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 11,230   ;
;                                             ;          ;
; Total combinational functions               ; 10242    ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 4456     ;
;     -- 3 input functions                    ; 5319     ;
;     -- <=2 input functions                  ; 467      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 9698     ;
;     -- arithmetic mode                      ; 544      ;
;                                             ;          ;
; Total registers                             ; 5657     ;
;     -- Dedicated logic registers            ; 5657     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 126      ;
; Total memory bits                           ; 63488    ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 4933     ;
; Total fan-out                               ; 49199    ;
; Average fan-out                             ; 3.06     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sisa                                                                                                   ; 10242 (4)         ; 5657 (3)     ; 63488       ; 4            ; 0       ; 2         ; 126  ; 0            ; |sisa                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Display7:display0|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display0                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |Display7:display1|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display1                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |Display7:display2|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display2                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |Display7:display3|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display3                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |MemoryController:mem_ctrl0|                                                                         ; 74 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0                                                                                                                                                                                                                                                                                                           ; work         ;
;       |SRAMController:controller0|                                                                      ; 74 (74)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0                                                                                                                                                                                                                                                                                ; work         ;
;    |controladores_IO:controladores_IO0|                                                                 ; 7619 (7148)       ; 4238 (4093)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0                                                                                                                                                                                                                                                                                                   ; work         ;
;       |counter_ms:counter_ms0|                                                                          ; 71 (71)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|counter_ms:counter_ms0                                                                                                                                                                                                                                                                            ; work         ;
;       |input_controllers:input_controllers0|                                                            ; 388 (0)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0                                                                                                                                                                                                                                                              ; work         ;
;          |interruptores:interruptores0|                                                                 ; 31 (31)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0                                                                                                                                                                                                                                 ; work         ;
;          |keyboard_controller_intr:keyboard_controller_intr0|                                           ; 302 (1)           ; 72 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0                                                                                                                                                                                                           ; work         ;
;             |keyboard_controller:keyboard_controller0|                                                  ; 301 (7)           ; 71 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0                                                                                                                                                                  ; work         ;
;                |ps2_keyboard_interface:k0|                                                              ; 294 (294)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0                                                                                                                                        ; work         ;
;          |pulsadores:pulsadores0|                                                                       ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0                                                                                                                                                                                                                                       ; work         ;
;          |timer:timer0|                                                                                 ; 39 (39)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0                                                                                                                                                                                                                                                 ; work         ;
;       |interrupt_controller:interrupt_controller0|                                                      ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0                                                                                                                                                                                                                                                        ; work         ;
;    |proc:proc0|                                                                                         ; 1861 (0)          ; 291 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |datapath:datapath0|                                                                              ; 1708 (92)         ; 256 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0                                                                                                                                                                                                                                                                                                        ; work         ;
;          |alu:alu0|                                                                                     ; 1258 (619)        ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0                                                                                                                                                                                                                                                                                               ; work         ;
;             |lpm_divide:Div0|                                                                           ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_divide_3gm:auto_generated|                                                          ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                   |sign_div_unsign_dnh:divider|                                                         ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                     ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 278 (277)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                                                                                                                                                                                               ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                         ; work         ;
;             |lpm_divide:Div1|                                                                           ; 361 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_divide_rto:auto_generated|                                                          ; 361 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                   |abs_divider_8dg:divider|                                                             ; 361 (16)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider                                                                                                                                                                                                                         ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 290 (287)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider                                                                                                                                                                                                   ; work         ;
;                         |add_sub_lkc:add_sub_0|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0                                                                                                                                                                             ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                             ; work         ;
;                      |lpm_abs_2s9:my_abs_den|                                                           ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den                                                                                                                                                                                                  ; work         ;
;                      |lpm_abs_2s9:my_abs_num|                                                           ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num                                                                                                                                                                                                  ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_l8t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_h1t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1|mult_h1t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |regfile:regfile0|                                                                             ; 358 (137)         ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0                                                                                                                                                                                                                                                                                       ; work         ;
;             |generalp_regfile:generalp_regfile0|                                                        ; 154 (154)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0                                                                                                                                                                                                                                                    ; work         ;
;             |system_regfile:system_regfile0|                                                            ; 67 (67)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0                                                                                                                                                                                                                                                        ; work         ;
;       |unidad_control:unidad_control0|                                                                  ; 153 (80)          ; 35 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0                                                                                                                                                                                                                                                                                            ; work         ;
;          |control_l:control_l0|                                                                         ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0                                                                                                                                                                                                                                                                       ; work         ;
;          |multi:multi0|                                                                                 ; 20 (20)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 124 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 123 (85)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 450 (1)           ; 1014 (124)   ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 449 (0)           ; 890 (0)      ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 449 (20)          ; 890 (280)    ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_ns14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ns14:auto_generated                                                                                                                                           ; work         ;
;                   |altsyncram_vgq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ns14:auto_generated|altsyncram_vgq1:altsyncram1                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 146 (1)           ; 326 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 124 (0)           ; 310 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 186 (186)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 124 (0)           ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 21 (21)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 144 (12)          ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_fci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 62 (62)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |vga_controller:vga_controller0|                                                                     ; 54 (1)            ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |vga_sync:u_vga_sync|                                                                             ; 53 (53)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0|vga_sync:u_vga_sync                                                                                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ns14:auto_generated|altsyncram_vgq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 62           ; 1024         ; 62           ; 63488 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state                                                                                                                                                                                                                                                                                     ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; Name                                 ; m1_state.m1_tx_rising_edge_marker ; m1_state.m1_tx_error_no_keyboard_ack ; m1_state.m1_tx_done_recovery ; m1_state.m1_tx_wait_keyboard_ack ; m1_state.m1_tx_clk_l ; m1_state.m1_tx_clk_h ; m1_state.m1_tx_wait_clk_h ; m1_state.m1_tx_reset_timer ; m1_state.m1_tx_first_wait_clk_l ; m1_state.m1_tx_first_wait_clk_h ; m1_state.m1_tx_force_clk_l ; m1_state.m1_rx_rising_edge_marker ; m1_state.m1_rx_falling_edge_marker ; m1_state.m1_rx_clk_l ; m1_state.m1_rx_clk_h ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; m1_state.m1_rx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 0                    ;
; m1_state.m1_rx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 1                    ; 1                    ;
; m1_state.m1_rx_falling_edge_marker   ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 1                                  ; 0                    ; 1                    ;
; m1_state.m1_rx_rising_edge_marker    ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 1                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_force_clk_l           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 1                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_h      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 1                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_l      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 1                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_reset_timer           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 1                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_clk_h            ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 1                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 1                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 1                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_keyboard_ack     ; 0                                 ; 0                                    ; 0                            ; 1                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_done_recovery         ; 0                                 ; 0                                    ; 1                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_error_no_keyboard_ack ; 0                                 ; 1                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_rising_edge_marker    ; 1                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state            ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; Name            ; state.RES_ST ; state.WR_ST ; state.RD_ST ; state.BRANCH_ST ; state.IDLE_ST ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; state.IDLE_ST   ; 0            ; 0           ; 0           ; 0               ; 0             ;
; state.BRANCH_ST ; 0            ; 0           ; 0           ; 1               ; 1             ;
; state.RD_ST     ; 0            ; 0           ; 1           ; 0               ; 1             ;
; state.WR_ST     ; 0            ; 1           ; 0           ; 0               ; 1             ;
; state.RES_ST    ; 1            ; 0           ; 0           ; 0               ; 1             ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state ;
+--------------+--------------+------------+------------+----------------------------+
; Name         ; state.SYSTEM ; state.DEMW ; state.IDLE ; state.FETCH                ;
+--------------+--------------+------------+------------+----------------------------+
; state.FETCH  ; 0            ; 0          ; 0          ; 0                          ;
; state.IDLE   ; 0            ; 0          ; 1          ; 1                          ;
; state.DEMW   ; 0            ; 1          ; 0          ; 1                          ;
; state.SYSTEM ; 1            ; 0          ; 0          ; 1                          ;
+--------------+--------------+------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                                                         ; Latch Enable Signal                                                                                                                                                               ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; proc:proc0|unidad_control:unidad_control0|multi:multi0|alu_op[1]                                                                                                                   ; proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW                                                                                                                 ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|multi:multi0|alu_op[0]                                                                                                                   ; proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW                                                                                                                 ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|multi:multi0|alu_op[2]                                                                                                                   ; proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW                                                                                                                 ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N                                                                                                                    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N                                                                                                                   ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_LB_N                                                                                                                    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N                                                                                                                   ; yes                    ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[0]                                                                                               ; GND                                                                                                                                                                               ; yes                    ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[1]                                                                                               ; GND                                                                                                                                                                               ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[14]                                                                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[13]                                                                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[12]                                                                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[5]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[4]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[3]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[8]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[15]                                                                                                                                       ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[1]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[10]                                                                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[0]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[9]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[2]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[11]                                                                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[6]                                                                                                                  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.RES_ST                                                                                                                ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[14]                                                                                                                                       ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[13]                                                                                                                                       ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[12]                                                                                                                                       ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[11]                                                                                                                                       ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[10]                                                                                                                                       ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[9]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[8]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[7]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[6]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[5]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[4]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[3]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[2]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[1]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[0]                                                                                                                                        ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|data_available ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|data_ready_we ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[1]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[2]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[3]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[4]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[5]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[6]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[7]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[8]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[9]$latch                                                                                                             ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[10]$latch                                                                                                            ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[11]$latch                                                                                                            ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[12]$latch                                                                                                            ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[13]$latch                                                                                                            ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[14]$latch                                                                                                            ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[15]$latch                                                                                                            ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                                                                             ; yes                    ;
; Number of user-specified and inferred latches = 56                                                                                                                                 ;                                                                                                                                                                                   ;                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                 ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; controladores_IO:controladores_IO0|ports[7][4]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][5]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][6]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][7]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][8]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][9]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][11]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][12]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][13]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][14]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][8]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][9]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][11]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][12]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][13]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][14]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|o2[0..13]                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; proc:proc0|unidad_control:unidad_control0|multi:multi0|state.IDLE                                                                                                                                                             ; Lost fanout                            ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_reset_timer      ; Lost fanout                            ;
; MemoryController:mem_ctrl0|SRAMController:controller0|state.WR_ST                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l      ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_l ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 40                                                                                                                                                                                        ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l ; Stuck at GND              ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5657  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 600   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 790   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 15                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|bus_ir[13]                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sisa|vga_controller:vga_controller0|vga_sync:u_vga_sync|v_count_reg[6]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|q[0]                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|timer_60usec_count[11] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|timer_5usec_count[1]   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|rx_ascii[5]            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|bit_count[2]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|controladores_IO:controladores_IO0|counter_ms:counter_ms0|tmp_ms_counter[15]                                                                                                                                         ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|new_pc[14]                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[7][9]                                                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[2][8]                                                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[1][10]                                                                                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[0][10]                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[5]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[6]                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|mux_immed_reg[3]                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|addr_a[1]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|op[1]                                                                                                                                                 ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|Mux10                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|data_ext                                                                                                                                                       ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|a[11]                                                                                                                                                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w_dummy                                                                                                                                                                       ;
; 259:1              ; 8 bits    ; 1376 LEs      ; 1368 LEs             ; 8 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|rd_io[15]                                                                                                                                                                         ;
; 260:1              ; 4 bits    ; 692 LEs       ; 688 LEs              ; 4 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|rd_io[5]                                                                                                                                                                          ;
; 260:1              ; 2 bits    ; 346 LEs       ; 344 LEs              ; 2 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|rd_io[3]                                                                                                                                                                          ;
; 62:1               ; 3 bits    ; 123 LEs       ; 36 LEs               ; 87 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[9]                                                                                                                                                                          ;
; 61:1               ; 3 bits    ; 120 LEs       ; 33 LEs               ; 87 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[6]                                                                                                                                                                          ;
; 63:1               ; 2 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[13]                                                                                                                                                                         ;
; 62:1               ; 2 bits    ; 82 LEs        ; 24 LEs               ; 58 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[2]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                            ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TIMER_60USEC_VALUE_PP ; 2950  ; Signed Integer                                                                                                                                                                                             ;
; TIMER_60USEC_BITS_PP  ; 12    ; Signed Integer                                                                                                                                                                                             ;
; TIMER_5USEC_VALUE_PP  ; 186   ; Signed Integer                                                                                                                                                                                             ;
; TIMER_5USEC_BITS_PP   ; 8     ; Signed Integer                                                                                                                                                                                             ;
; TRAP_SHIFT_KEYS_PP    ; 0     ; Signed Integer                                                                                                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; d_width        ; 16    ; Signed Integer                                                               ;
; addr_width     ; 12    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 62                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 62                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                 ; Signed Integer ;
; sld_node_crc_hiword                             ; 42371                                                                                                                                                                                                              ; Untyped        ;
; sld_node_crc_loword                             ; 10003                                                                                                                                                                                                              ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                               ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                               ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 210                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 16             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_3gm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 16             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_rto ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                     ;
+------------------------------------------------+------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                  ;
; LATENCY                                        ; 0          ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; USE_EAB                                        ; OFF        ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                  ;
+------------------------------------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                     ;
+------------------------------------------------+------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                  ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                  ;
; LATENCY                                        ; 0          ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; USE_EAB                                        ; OFF        ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                  ;
+------------------------------------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 2                                                     ;
; Entity Instance                       ; proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_controller0|vga_sync:u_vga_sync"                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_row[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_controller0"                                                                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; red_out[7..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; green_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; blue_out[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; blank_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; csync_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_extended              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; rx_scan_code             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; tx_data                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; tx_write                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; tx_write_ack_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; tx_error_no_keyboard_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryController:mem_ctrl0|SRAMController:controller0" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; wr   ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0"                                                                         ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; addr_m          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; unaligned_mem   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; exception_cause ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:proc0|unidad_control:unidad_control0|multi:multi0"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; wr_m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:proc0|unidad_control:unidad_control0|control_l:control_l0"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; wr_m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 62                  ; 62               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:40     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                       ; Details ;
+------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                                ; N/A     ;
; KEY[0]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                  ; N/A     ;
; KEY[0]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                  ; N/A     ;
; KEY[1]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                                                                                  ; N/A     ;
; KEY[1]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                                                                                  ; N/A     ;
; KEY[2]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[2]                                                                                                  ; N/A     ;
; KEY[2]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[2]                                                                                                  ; N/A     ;
; KEY[3]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[3]                                                                                                  ; N/A     ;
; KEY[3]                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[3]                                                                                                  ; N/A     ;
; LEDG[0]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                                                          ; N/A     ;
; LEDG[0]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                                                          ; N/A     ;
; LEDG[1]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                                                          ; N/A     ;
; LEDG[1]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                                                          ; N/A     ;
; LEDG[2]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                                                          ; N/A     ;
; LEDG[2]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                                                          ; N/A     ;
; LEDG[3]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                                                          ; N/A     ;
; LEDG[3]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                                                          ; N/A     ;
; LEDG[4]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                                                          ; N/A     ;
; LEDG[4]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                                                          ; N/A     ;
; LEDG[5]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                                                          ; N/A     ;
; LEDG[5]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                                                          ; N/A     ;
; LEDG[6]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                                                          ; N/A     ;
; LEDG[6]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                                                          ; N/A     ;
; LEDG[7]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                                                          ; N/A     ;
; LEDG[7]                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                                                          ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores_inta  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|key_inta~0                ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores_inta  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|key_inta~0                ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores_intr  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|bus_intr ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores_intr  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|bus_intr ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[2]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[2]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[3]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|rd_key[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[3]                                                                                                  ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[0]                    ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[0]                    ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[1]                    ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[1]                    ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|inta       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|inta       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta                                     ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|intr       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|intr~1                    ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|intr       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|intr~1                    ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|timer_inta ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|timer_inta~0              ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|timer_inta ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|timer_inta~0              ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|timer_intr ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0|bus_intr           ; N/A     ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|timer_intr ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0|bus_intr           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[0]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[0]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[0]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[0]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[10]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[10]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[10]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[10]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[11]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[11]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[11]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[11]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[12]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[12]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[12]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[12]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[13]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[13]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[13]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[13]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[14]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[14]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[14]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[14]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[15]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[15]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[15]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[15]                                                    ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[1]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[1]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[1]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[1]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[2]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[2]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[2]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[2]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[3]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[3]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[3]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[3]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[4]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[4]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[4]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[4]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[5]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[5]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[5]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[5]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[6]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[6]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[6]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[6]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[7]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[7]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[7]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[7]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[8]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[8]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[8]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[8]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[9]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[9]                                                     ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[9]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[9]                                                     ; N/A     ;
+------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 18 13:58:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-Structure
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 1 entities, in source file display16.vhd
    Info (12022): Found design unit 1: Display7-Structure
    Info (12023): Found entity 1: Display7
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-vga_sync_arch
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file vga_ram_dual.vhd
    Info (12022): Found design unit 1: vga_ram_dual-vga_ram_dual_arch
    Info (12023): Found entity 1: vga_ram_dual
Info (12021): Found 2 design units, including 1 entities, in source file vga_font_rom.vhd
    Info (12022): Found design unit 1: vga_font_rom-vga_font_rom_arch
    Info (12023): Found entity 1: vga_font_rom
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-vga_controller_rtl
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 2 design units, including 1 entities, in source file unidad_control.vhd
    Info (12022): Found design unit 1: unidad_control-Structure
    Info (12023): Found entity 1: unidad_control
Info (12021): Found 2 design units, including 1 entities, in source file sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-comportament
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file sisa.vhd
    Info (12022): Found design unit 1: sisa-Structure
    Info (12023): Found entity 1: sisa
Info (12021): Found 6 design units, including 3 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12022): Found design unit 2: system_regfile-Structure
    Info (12022): Found design unit 3: generalp_regfile-Structure
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: system_regfile
    Info (12023): Found entity 3: generalp_regfile
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard_interface-trans
    Info (12023): Found entity 1: ps2_keyboard_interface
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-Structure
    Info (12023): Found entity 1: proc
Info (12021): Found 2 design units, including 1 entities, in source file multi.vhd
    Info (12022): Found design unit 1: multi-Structure
    Info (12023): Found entity 1: multi
Info (12021): Found 2 design units, including 1 entities, in source file memorycontroller.vhd
    Info (12022): Found design unit 1: MemoryController-comportament
    Info (12023): Found entity 1: MemoryController
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_controller.vhd
    Info (12022): Found design unit 1: keyboard_controller-Behavioral
    Info (12023): Found entity 1: keyboard_controller
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-Structure
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file control_l.vhd
    Info (12022): Found design unit 1: control_l-Structure
    Info (12023): Found entity 1: control_l
Info (12021): Found 4 design units, including 2 entities, in source file controladoresio.vhd
    Info (12022): Found design unit 1: controladores_IO-Structure
    Info (12022): Found design unit 2: counter_ms-Structure
    Info (12023): Found entity 1: controladores_IO
    Info (12023): Found entity 2: counter_ms
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 10 design units, including 5 entities, in source file input_controllers.vhd
    Info (12022): Found design unit 1: input_controllers-Structure
    Info (12022): Found design unit 2: pulsadores-Structure
    Info (12022): Found design unit 3: interruptores-Structure
    Info (12022): Found design unit 4: timer-Structure
    Info (12022): Found design unit 5: keyboard_controller_intr-Structure
    Info (12023): Found entity 1: input_controllers
    Info (12023): Found entity 2: pulsadores
    Info (12023): Found entity 3: interruptores
    Info (12023): Found entity 4: timer
    Info (12023): Found entity 5: keyboard_controller_intr
Info (12021): Found 2 design units, including 1 entities, in source file exception_controller.vhd
    Info (12022): Found design unit 1: exception_controller-Structure
    Info (12023): Found entity 1: exception_controller
Info (12127): Elaborating entity "sisa" for the top level hierarchy
Info (12128): Elaborating entity "proc" for hierarchy "proc:proc0"
Info (12128): Elaborating entity "unidad_control" for hierarchy "proc:proc0|unidad_control:unidad_control0"
Warning (10036): Verilog HDL or VHDL warning at unidad_control.vhd(107): object "bus_wr_m" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at unidad_control.vhd(129): used implicit default value for signal "bus_wr_m_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "control_l" for hierarchy "proc:proc0|unidad_control:unidad_control0|control_l:control_l0"
Info (12128): Elaborating entity "multi" for hierarchy "proc:proc0|unidad_control:unidad_control0|multi:multi0"
Warning (10492): VHDL Process Statement warning at multi.vhd(68): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "alu_op[0]" at multi.vhd(134)
Info (10041): Inferred latch for "alu_op[1]" at multi.vhd(134)
Info (10041): Inferred latch for "alu_op[2]" at multi.vhd(134)
Info (12128): Elaborating entity "datapath" for hierarchy "proc:proc0|datapath:datapath0"
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(84): object "mux_dreg_pcup" assigned a value but never read
Info (12128): Elaborating entity "alu" for hierarchy "proc:proc0|datapath:datapath0|alu:alu0"
Info (12128): Elaborating entity "regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0"
Info (12128): Elaborating entity "system_regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0"
Info (12128): Elaborating entity "generalp_regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0"
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:mem_ctrl0"
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(56): used explicit default value for signal "instr_memory_limit" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(57): used explicit default value for signal "vga_lower_limit" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(58): used explicit default value for signal "vga_upper_limit" because signal was never assigned a value
Info (10041): Inferred latch for "bus_unaligned_access" at MemoryController.vhd(96)
Info (12128): Elaborating entity "SRAMController" for hierarchy "MemoryController:mem_ctrl0|SRAMController:controller0"
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(59): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(60): signal "dataToWrite0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(69): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(70): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(71): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(80): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(81): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(82): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(93): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(96): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(96): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(100): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(102): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(102): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(106): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(108): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable "SRAM_WE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable "SRAM_LB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable "SRAM_UB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable "SRAM_DQ", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable "data_ext", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_ext[0]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[1]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[2]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[3]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[4]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[5]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[6]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[7]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[8]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[9]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[10]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[11]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[12]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[13]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[14]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "data_ext[15]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[0]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[1]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[2]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[3]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[4]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[5]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[6]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[7]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[8]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[9]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[10]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[11]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[12]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[13]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[14]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_DQ[15]" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_UB_N" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_LB_N" at SRAMController.vhd(48)
Info (10041): Inferred latch for "SRAM_WE_N" at SRAMController.vhd(48)
Info (12128): Elaborating entity "controladores_IO" for hierarchy "controladores_IO:controladores_IO0"
Info (10041): Inferred latch for "rd_io[0]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[1]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[2]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[3]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[4]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[5]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[6]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[7]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[8]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[9]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[10]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[11]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[12]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[13]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[14]" at controladoresIO.vhd(180)
Info (10041): Inferred latch for "rd_io[15]" at controladoresIO.vhd(180)
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"
Info (10041): Inferred latch for "iid[0]" at interrupt_controller.vhd(73)
Info (10041): Inferred latch for "iid[1]" at interrupt_controller.vhd(73)
Info (10041): Inferred latch for "iid[2]" at interrupt_controller.vhd(73)
Info (10041): Inferred latch for "iid[3]" at interrupt_controller.vhd(73)
Info (10041): Inferred latch for "iid[4]" at interrupt_controller.vhd(73)
Info (10041): Inferred latch for "iid[5]" at interrupt_controller.vhd(73)
Info (10041): Inferred latch for "iid[6]" at interrupt_controller.vhd(73)
Info (10041): Inferred latch for "iid[7]" at interrupt_controller.vhd(73)
Info (12128): Elaborating entity "input_controllers" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0"
Info (12128): Elaborating entity "keyboard_controller_intr" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0"
Info (12128): Elaborating entity "keyboard_controller" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(39): object "rx_extended" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(44): object "tx_write_ack_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object "tx_error_no_keyboard_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object "rx_scan_code" assigned a value but never read
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(100): signal "rx_data_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(100): signal "rx_released" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(101): signal "rx_shift_key_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(101): signal "rx_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at keyboard_controller.vhd(96): inferring latch(es) for signal or variable "data_available", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_available" at keyboard_controller.vhd(96)
Info (12128): Elaborating entity "ps2_keyboard_interface" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0"
Info (12128): Elaborating entity "pulsadores" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(158): signal "keys" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "interruptores" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(222): signal "switches" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "timer" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0"
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(283): signal "boot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "counter_ms" for hierarchy "controladores_IO:controladores_IO0|counter_ms:counter_ms0"
Info (12128): Elaborating entity "exception_controller" for hierarchy "exception_controller:exception_controller0"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_controller0"
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_controller:vga_controller0|vga_sync:u_vga_sync"
Info (12128): Elaborating entity "vga_font_rom" for hierarchy "vga_controller:vga_controller0|vga_font_rom:u_font_rom"
Info (12128): Elaborating entity "vga_ram_dual" for hierarchy "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam"
Info (12128): Elaborating entity "Display7" for hierarchy "Display7:display0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ns14.tdf
    Info (12023): Found entity 1: altsyncram_ns14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgq1.tdf
    Info (12023): Found entity 1: altsyncram_vgq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fci.tdf
    Info (12023): Found entity 1: cntr_fci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemoryController:mem_ctrl0|SRAMController:controller0|dataToWrite0[7]" feeding internal logic into a wire
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp" is uninferred due to inappropriate RAM size
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Mult1"
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf
    Info (12023): Found entity 1: lpm_divide_3gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf
    Info (12023): Found entity 1: lpm_divide_rto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf
    Info (12023): Found entity 1: lpm_abs_2s9
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 30 buffer(s)
    Info (13016): Ignored 30 CARRY_SUM buffer(s)
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|inta
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[0]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[0]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[0]~1"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[1]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[1]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[1]~5"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[2]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[2]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[2]~9"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[3]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[3]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[3]~13"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[0]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[0]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[0]~1"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[1]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[1]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[1]~5"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[2]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[2]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[2]~9"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[3]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[3]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[3]~13"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[4]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[4]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[4]~17"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[5]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[5]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[5]~21"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[6]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[6]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[6]~25"
    Warning (13310): Register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[7]" is converted into an equivalent circuit using register "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[7]~_emulated" and latch "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[7]~29"
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[1]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[2]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[3]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[4]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[5]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[6]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[7]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[8]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[9]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[10]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[11]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[12]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[13]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[14]~synth"
    Warning (13010): Node "MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[15]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 125 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
Info (21057): Implemented 11483 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 94 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 11286 logic cells
    Info (21064): Implemented 62 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 170 warnings
    Info: Peak virtual memory: 590 megabytes
    Info: Processing ended: Fri May 18 13:58:51 2018
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:46


