// Seed: 3049532343
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 id_4
);
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply0 id_9
);
  wire  id_11;
  logic id_12 = id_7;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_9,
      id_8,
      id_2
  );
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1,
    input  tri1  id_2
    , id_5,
    input  uwire id_3
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
