// Seed: 265745541
module module_0 (
    output wand id_0,
    input  tri  id_1
);
  wire id_3;
  module_2(
      id_1, id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    output wire  id_4
);
  wire id_6;
  module_0(
      id_2, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1
);
  wire id_3;
endmodule
module module_3 (
    output wor id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    output tri0 id_7
);
  assign id_7 = 1;
  module_2(
      id_2, id_5
  );
endmodule
