Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: PROCESSOR_6BITS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PROCESSOR_6BITS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PROCESSOR_6BITS"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : PROCESSOR_6BITS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" in Library work.
Entity <pr_2_muser_processor_6bits> compiled.
Entity <pr_2_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <sequence_2_muser_processor_6bits> compiled.
Entity <sequence_2_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <and8_mxilinx_processor_6bits> compiled.
Entity <and8_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <and16_mxilinx_processor_6bits> compiled.
Entity <and16_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_processor_6bits> compiled.
Entity <ftce_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <cb8ce_mxilinx_processor_6bits> compiled.
Entity <cb8ce_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <cb16ce_mxilinx_processor_6bits> compiled.
Entity <cb16ce_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <sys_clk_adepder_muser_processor_6bits> compiled.
Entity <sys_clk_adepder_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <fd_delay_muser_processor_6bits> compiled.
Entity <fd_delay_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <system_clk_muser_processor_6bits> compiled.
Entity <system_clk_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <cnvert_2_muser_processor_6bits> compiled.
Entity <cnvert_2_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <cnvert_3_muser_processor_6bits> compiled.
Entity <cnvert_3_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_2_t0_1_muser_processor_6bits> compiled.
Entity <mux_2_t0_1_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_2_4_muser_processor_6bits> compiled.
Entity <mux_2_4_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <or8_mxilinx_processor_6bits> compiled.
Entity <or8_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_8to1_muser_processor_6bits> compiled.
Entity <mux_8to1_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_8way4_bit_muser_processor_6bits> compiled.
Entity <mux_8way4_bit_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <sequence_muser_processor_6bits> compiled.
Entity <sequence_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <and_3_muser_processor_6bits> compiled.
Entity <and_3_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_8way_3bit_muser_processor_6bits> compiled.
Entity <mux_8way_3bit_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_8way_6bit_muser_processor_6bits> compiled.
Entity <mux_8way_6bit_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <lut_muser_processor_6bits> compiled.
Entity <lut_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <seven_seg_final_muser_processor_6bits> compiled.
Entity <seven_seg_final_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <ha_muser_processor_6bits> compiled.
Entity <ha_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <adder_4_muser_processor_6bits> compiled.
Entity <adder_4_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_2_to_1_muser_processor_6bits> compiled.
Entity <mux_2_to_1_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_2way_6bit_muser_processor_6bits> compiled.
Entity <mux_2way_6bit_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <fd_3_muser_processor_6bits> compiled.
Entity <fd_3_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <reg_6_muser_processor_6bits> compiled.
Entity <reg_6_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <and7_mxilinx_processor_6bits> compiled.
Entity <and7_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <nor6_mxilinx_processor_6bits> compiled.
Entity <nor6_mxilinx_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_2_3_muser_processor_6bits> compiled.
Entity <mux_2_3_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <decoder_3to8_muser_processor_6bits> compiled.
Entity <decoder_3to8_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <ins_dec_2_muser_processor_6bits> compiled.
Entity <ins_dec_2_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <reg_4_muser_processor_6bits> compiled.
Entity <reg_4_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <counter_4_muser_processor_6bits> compiled.
Entity <counter_4_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <fa_muser_processor_6bits> compiled.
Entity <fa_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <au_6bits_muser_processor_6bits> compiled.
Entity <au_6bits_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <mux_8way_6bits_2_muser_processor_6bits> compiled.
Entity <mux_8way_6bits_2_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <reg_bank_8_6_muser_processor_6bits> compiled.
Entity <reg_bank_8_6_muser_processor_6bits> (Architecture <behavioral>) compiled.
Entity <processor_6bits> compiled.
Entity <processor_6bits> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/ADDER_4.vhf" in Library work.
Architecture behavioral of Entity ha_muser_adder_4 is up to date.
Architecture behavioral of Entity adder_4 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/AU_6BITS.vhf" in Library work.
Architecture behavioral of Entity nor6_mxilinx_au_6bits is up to date.
Architecture behavioral of Entity ha_muser_au_6bits is up to date.
Architecture behavioral of Entity fa_muser_au_6bits is up to date.
Architecture behavioral of Entity au_6bits is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/COUNTER_4.vhf" in Library work.
Architecture behavioral of Entity reg_4_muser_counter_4 is up to date.
Architecture behavioral of Entity counter_4 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/INS_DEC_2.vhf" in Library work.
Architecture behavioral of Entity mux_2_to_1_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity mux_2way_6bit_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity fd_3_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity reg_6_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity and_3_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity and7_mxilinx_ins_dec_2 is up to date.
Architecture behavioral of Entity nor6_mxilinx_ins_dec_2 is up to date.
Architecture behavioral of Entity mux_2_t0_1_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity mux_2_3_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity decoder_3to8_muser_ins_dec_2 is up to date.
Architecture behavioral of Entity ins_dec_2 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_8WAY_6BITS_2.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux_8way_6bits_2 is up to date.
Architecture behavioral of Entity mux_8to1_muser_mux_8way_6bits_2 is up to date.
Architecture behavioral of Entity mux_8way_3bit_muser_mux_8way_6bits_2 is up to date.
Architecture behavioral of Entity mux_8way_6bit_muser_mux_8way_6bits_2 is up to date.
Architecture behavioral of Entity mux_8way_6bits_2 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PR_2.vhf" in Library work.
Architecture behavioral of Entity pr_2 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/REG_BANK_8_6.vhf" in Library work.
Architecture behavioral of Entity reg_6_muser_reg_bank_8_6 is up to date.
Architecture behavioral of Entity decoder_3to8_muser_reg_bank_8_6 is up to date.
Architecture behavioral of Entity reg_bank_8_6 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/SEVEN_SEG_FINAL.vhf" in Library work.
Architecture behavioral of Entity cnvert_2_muser_seven_seg_final is up to date.
Architecture behavioral of Entity cnvert_3_muser_seven_seg_final is up to date.
Architecture behavioral of Entity mux_2_t0_1_muser_seven_seg_final is up to date.
Architecture behavioral of Entity mux_2_4_muser_seven_seg_final is up to date.
Architecture behavioral of Entity or8_mxilinx_seven_seg_final is up to date.
Architecture behavioral of Entity mux_8to1_muser_seven_seg_final is up to date.
Architecture behavioral of Entity mux_8way4_bit_muser_seven_seg_final is up to date.
Architecture behavioral of Entity sequence_muser_seven_seg_final is up to date.
Architecture behavioral of Entity sequence_2_muser_seven_seg_final is up to date.
Architecture behavioral of Entity fd_delay_muser_seven_seg_final is up to date.
Architecture behavioral of Entity and_3_muser_seven_seg_final is up to date.
Architecture behavioral of Entity mux_8way_3bit_muser_seven_seg_final is up to date.
Architecture behavioral of Entity mux_8way_6bit_muser_seven_seg_final is up to date.
Architecture behavioral of Entity lut_muser_seven_seg_final is up to date.
Architecture behavioral of Entity seven_seg_final is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/SYSTEM_CLK.vhf" in Library work.
Entity <sequence_2_muser_system_clk> compiled.
Entity <sequence_2_muser_system_clk> (Architecture <behavioral>) compiled.
Entity <and8_mxilinx_system_clk> compiled.
Entity <and8_mxilinx_system_clk> (Architecture <behavioral>) compiled.
Entity <and16_mxilinx_system_clk> compiled.
Entity <and16_mxilinx_system_clk> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_system_clk> compiled.
Entity <ftce_mxilinx_system_clk> (Architecture <behavioral>) compiled.
Entity <cb8ce_mxilinx_system_clk> compiled.
Entity <cb8ce_mxilinx_system_clk> (Architecture <behavioral>) compiled.
Entity <cb16ce_mxilinx_system_clk> compiled.
Entity <cb16ce_mxilinx_system_clk> (Architecture <behavioral>) compiled.
Entity <sys_clk_adepder_muser_system_clk> compiled.
Entity <sys_clk_adepder_muser_system_clk> (Architecture <behavioral>) compiled.
Entity <fd_delay_muser_system_clk> compiled.
Entity <fd_delay_muser_system_clk> (Architecture <behavioral>) compiled.
Entity <system_clk> compiled.
Entity <system_clk> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/AND_3.vhf" in Library work.
Architecture behavioral of Entity and_3 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/CNVERT_3.vhf" in Library work.
Architecture behavioral of Entity cnvert_2_muser_cnvert_3 is up to date.
Architecture behavioral of Entity cnvert_3 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/DECODER_3TO8.vhf" in Library work.
Architecture behavioral of Entity decoder_3to8 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/FA.vhf" in Library work.
Architecture behavioral of Entity ha_muser_fa is up to date.
Architecture behavioral of Entity fa is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/FD_3.vhf" in Library work.
Architecture behavioral of Entity fd_3 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/FD_DELAY.vhf" in Library work.
Architecture behavioral of Entity sequence_2_muser_fd_delay is up to date.
Architecture behavioral of Entity fd_delay is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/LUT.vhf" in Library work.
Architecture behavioral of Entity lut is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_2WAY_6BIT.vhf" in Library work.
Architecture behavioral of Entity mux_2_to_1_muser_mux_2way_6bit is up to date.
Architecture behavioral of Entity mux_2way_6bit is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_2_3.vhf" in Library work.
Architecture behavioral of Entity mux_2_t0_1_muser_mux_2_3 is up to date.
Architecture behavioral of Entity mux_2_3 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_2_4.vhf" in Library work.
Architecture behavioral of Entity mux_2_t0_1_muser_mux_2_4 is up to date.
Architecture behavioral of Entity mux_2_4 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_8WAY4_BIT.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux_8way4_bit is up to date.
Architecture behavioral of Entity mux_8to1_muser_mux_8way4_bit is up to date.
Architecture behavioral of Entity mux_8way4_bit is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_8WAY_6BIT.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux_8way_6bit is up to date.
Architecture behavioral of Entity mux_8to1_muser_mux_8way_6bit is up to date.
Architecture behavioral of Entity mux_8way_3bit_muser_mux_8way_6bit is up to date.
Architecture behavioral of Entity mux_8way_6bit is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/REG_4.vhf" in Library work.
Architecture behavioral of Entity reg_4 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/REG_6.vhf" in Library work.
Architecture behavioral of Entity reg_6 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/SEQUENCE.vhf" in Library work.
Architecture behavioral of Entity sequence is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/sys_clk_adepder.vhf" in Library work.
Architecture behavioral of Entity and8_mxilinx_sys_clk_adepder is up to date.
Architecture behavioral of Entity and16_mxilinx_sys_clk_adepder is up to date.
Architecture behavioral of Entity ftce_mxilinx_sys_clk_adepder is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_sys_clk_adepder is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_sys_clk_adepder is up to date.
Architecture behavioral of Entity sys_clk_adepder is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/cnvert_2.vhf" in Library work.
Architecture behavioral of Entity cnvert_2 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/HA.vhf" in Library work.
Architecture behavioral of Entity ha is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_2_T0_1.vhf" in Library work.
Architecture behavioral of Entity mux_2_t0_1 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_2_TO_1.vhf" in Library work.
Architecture behavioral of Entity mux_2_to_1 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_8WAY_3BIT.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux_8way_3bit is up to date.
Architecture behavioral of Entity mux_8to1_muser_mux_8way_3bit is up to date.
Architecture behavioral of Entity mux_8way_3bit is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/SEQUENCE_2.vhf" in Library work.
Architecture behavioral of Entity sequence_2 is up to date.
Compiling vhdl file "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/MUX_8TO1.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux_8to1 is up to date.
Architecture behavioral of Entity mux_8to1 is up to date.
Compiling verilog file "convert_1.v" in library work
Module <CNVRT_1> compiled
No errors in compilation
Analysis of file <"PROCESSOR_6BITS.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_BANK_8_6_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_8WAY_6BITS_2_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AU_6BITS_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_4_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_4_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <INS_DEC_2_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER_4_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEVEN_SEG_FINAL_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SYSTEM_CLK_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PR_2_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_6_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DECODER_3TO8_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_8WAY_6BIT_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FA_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NOR6_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_4_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_3_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND_3_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND7_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2WAY_6BIT_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD_3_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <HA_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LUT_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEQUENCE_2_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD_DELAY_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEQUENCE_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_8WAY4_BIT_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_4_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CNVERT_3_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sys_clk_adepder_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_8WAY_3BIT_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_TO_1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEQUENCE_2_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_8TO1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cnvert_2_MUSER_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB16CE_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB8CE_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND16_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND8_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR8_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <CNVRT_1> in library <work>.

Analyzing hierarchy for entity <FTCE_MXILINX_PROCESSOR_6BITS> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 4666: Unconnected output port 'ADD_FLAG' of component 'INS_DEC_2_MUSER_PROCESSOR_6BITS'.
Entity <PROCESSOR_6BITS> analyzed. Unit <PROCESSOR_6BITS> generated.

Analyzing Entity <REG_BANK_8_6_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <REG_BANK_8_6_MUSER_PROCESSOR_6BITS> analyzed. Unit <REG_BANK_8_6_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <REG_6_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <REG_6_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <REG_6_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <REG_6_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <REG_6_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_11> in unit <REG_6_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <REG_6_MUSER_PROCESSOR_6BITS>.
Entity <REG_6_MUSER_PROCESSOR_6BITS> analyzed. Unit <REG_6_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <DECODER_3TO8_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <DECODER_3TO8_MUSER_PROCESSOR_6BITS> analyzed. Unit <DECODER_3TO8_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_8WAY_6BITS_2_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_8WAY_6BITS_2_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_8WAY_6BITS_2_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_8WAY_6BIT_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_8WAY_6BIT_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_8WAY_6BIT_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_8WAY_3BIT_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_8WAY_3BIT_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_8WAY_3BIT_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_8TO1_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_37_56" for instance <XLXI_37> in unit <MUX_8TO1_MUSER_PROCESSOR_6BITS>.
Entity <MUX_8TO1_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_8TO1_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <OR8_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_PROCESSOR_6BITS>.
Entity <OR8_MXILINX_PROCESSOR_6BITS> analyzed. Unit <OR8_MXILINX_PROCESSOR_6BITS> generated.

Analyzing Entity <AU_6BITS_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_14_59" for instance <XLXI_14> in unit <AU_6BITS_MUSER_PROCESSOR_6BITS>.
Entity <AU_6BITS_MUSER_PROCESSOR_6BITS> analyzed. Unit <AU_6BITS_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <FA_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <FA_MUSER_PROCESSOR_6BITS> analyzed. Unit <FA_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <HA_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <HA_MUSER_PROCESSOR_6BITS> analyzed. Unit <HA_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <NOR6_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_106> in unit <NOR6_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_107> in unit <NOR6_MXILINX_PROCESSOR_6BITS>.
Entity <NOR6_MXILINX_PROCESSOR_6BITS> analyzed. Unit <NOR6_MXILINX_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_2_4_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_2_4_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_2_4_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <COUNTER_4_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <COUNTER_4_MUSER_PROCESSOR_6BITS> analyzed. Unit <COUNTER_4_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <REG_4_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <REG_4_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <REG_4_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <REG_4_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <REG_4_MUSER_PROCESSOR_6BITS>.
Entity <REG_4_MUSER_PROCESSOR_6BITS> analyzed. Unit <REG_4_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <INS_DEC_2_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 3604: Unconnected output port 'Y7' of component 'DECODER_3TO8_MUSER_PROCESSOR_6BITS'.
    Set user-defined property "HU_SET =  XLXI_6_57" for instance <XLXI_6> in unit <INS_DEC_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  XLXI_35_58" for instance <XLXI_35> in unit <INS_DEC_2_MUSER_PROCESSOR_6BITS>.
Entity <INS_DEC_2_MUSER_PROCESSOR_6BITS> analyzed. Unit <INS_DEC_2_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_2_3_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_2_3_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_2_3_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <AND_3_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <AND_3_MUSER_PROCESSOR_6BITS> analyzed. Unit <AND_3_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <AND7_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_98> in unit <AND7_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_110> in unit <AND7_MXILINX_PROCESSOR_6BITS>.
Entity <AND7_MXILINX_PROCESSOR_6BITS> analyzed. Unit <AND7_MXILINX_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_2WAY_6BIT_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_2WAY_6BIT_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_2WAY_6BIT_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_2_TO_1_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_2_TO_1_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_2_TO_1_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <FD_3_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <FD_3_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <FD_3_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <FD_3_MUSER_PROCESSOR_6BITS>.
Entity <FD_3_MUSER_PROCESSOR_6BITS> analyzed. Unit <FD_3_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <ADDER_4_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <ADDER_4_MUSER_PROCESSOR_6BITS> analyzed. Unit <ADDER_4_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <SEVEN_SEG_FINAL_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 2718: Unconnected output port 'EXE_2' of component 'SEQUENCE_MUSER_PROCESSOR_6BITS'.
Entity <SEVEN_SEG_FINAL_MUSER_PROCESSOR_6BITS> analyzed. Unit <SEVEN_SEG_FINAL_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <LUT_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  2812" for instance <XLXI_1> in unit <LUT_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  D004" for instance <XLXI_3> in unit <LUT_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  8492" for instance <XLXI_4> in unit <LUT_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  02BA" for instance <XLXI_5> in unit <LUT_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  208E" for instance <XLXI_6> in unit <LUT_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  1083" for instance <XLXI_7> in unit <LUT_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  D860" for instance <XLXI_8> in unit <LUT_MUSER_PROCESSOR_6BITS>.
Entity <LUT_MUSER_PROCESSOR_6BITS> analyzed. Unit <LUT_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <SEQUENCE_2_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  1" for instance <XLXI_1> in unit <SEQUENCE_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <SEQUENCE_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <SEQUENCE_2_MUSER_PROCESSOR_6BITS>.
Entity <SEQUENCE_2_MUSER_PROCESSOR_6BITS> analyzed. Unit <SEQUENCE_2_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <FD_DELAY_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1314: Unconnected output port 'EXE_1' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1314: Unconnected output port 'EXE_2' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1321: Unconnected output port 'EXE_1' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1321: Unconnected output port 'EXE_2' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1328: Unconnected output port 'EXE_1' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1328: Unconnected output port 'EXE_2' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1335: Unconnected output port 'EXE_1' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1335: Unconnected output port 'EXE_2' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1342: Unconnected output port 'EXE_1' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1342: Unconnected output port 'EXE_2' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1349: Unconnected output port 'EXE_1' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1349: Unconnected output port 'EXE_2' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
Entity <FD_DELAY_MUSER_PROCESSOR_6BITS> analyzed. Unit <FD_DELAY_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <SEQUENCE_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  1" for instance <XLXI_1> in unit <SEQUENCE_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <SEQUENCE_MUSER_PROCESSOR_6BITS>.
Entity <SEQUENCE_MUSER_PROCESSOR_6BITS> analyzed. Unit <SEQUENCE_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <MUX_8WAY4_BIT_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <MUX_8WAY4_BIT_MUSER_PROCESSOR_6BITS> analyzed. Unit <MUX_8WAY4_BIT_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <CNVERT_3_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1628: Unconnected output port 'OUT_B3' of component 'cnvert_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1638: Unconnected output port 'OUT_B3' of component 'cnvert_2_MUSER_PROCESSOR_6BITS'.
Entity <CNVERT_3_MUSER_PROCESSOR_6BITS> analyzed. Unit <CNVERT_3_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <cnvert_2_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
Entity <cnvert_2_MUSER_PROCESSOR_6BITS> analyzed. Unit <cnvert_2_MUSER_PROCESSOR_6BITS> generated.

Analyzing module <CNVRT_1> in library <work>.
Module <CNVRT_1> is correct for synthesis.
 
Analyzing Entity <SYSTEM_CLK_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1440: Unconnected output port 'EXE_1' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1440: Unconnected output port 'EXE_3' of component 'SEQUENCE_2_MUSER_PROCESSOR_6BITS'.
Entity <SYSTEM_CLK_MUSER_PROCESSOR_6BITS> analyzed. Unit <SYSTEM_CLK_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <sys_clk_adepder_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1236: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1236: Unconnected output port 'TC' of component 'CB16CE_MXILINX_PROCESSOR_6BITS'.
    Set user-defined property "HU_SET =  XLXI_2_52" for instance <XLXI_2> in unit <sys_clk_adepder_MUSER_PROCESSOR_6BITS>.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1244: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_PROCESSOR_6BITS'.
WARNING:Xst:753 - "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf" line 1244: Unconnected output port 'TC' of component 'CB8CE_MXILINX_PROCESSOR_6BITS'.
    Set user-defined property "HU_SET =  XLXI_3_53" for instance <XLXI_3> in unit <sys_clk_adepder_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  XLXI_6_54" for instance <XLXI_6> in unit <sys_clk_adepder_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  XLXI_7_55" for instance <XLXI_7> in unit <sys_clk_adepder_MUSER_PROCESSOR_6BITS>.
Entity <sys_clk_adepder_MUSER_PROCESSOR_6BITS> analyzed. Unit <sys_clk_adepder_MUSER_PROCESSOR_6BITS> generated.

Analyzing Entity <CB16CE_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_37" for instance <I_Q0> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q1_36" for instance <I_Q1> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q2_39" for instance <I_Q2> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q3_38" for instance <I_Q3> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q4_43" for instance <I_Q4> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q5_42" for instance <I_Q5> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q6_41" for instance <I_Q6> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q7_40" for instance <I_Q7> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q8_44" for instance <I_Q8> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q9_45" for instance <I_Q9> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q10_46" for instance <I_Q10> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q11_47" for instance <I_Q11> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q12_48" for instance <I_Q12> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q13_49" for instance <I_Q13> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q14_50" for instance <I_Q14> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q15_51" for instance <I_Q15> in unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
Entity <CB16CE_MXILINX_PROCESSOR_6BITS> analyzed. Unit <CB16CE_MXILINX_PROCESSOR_6BITS> generated.

Analyzing generic Entity <FTCE_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_PROCESSOR_6BITS>.
Entity <FTCE_MXILINX_PROCESSOR_6BITS> analyzed. Unit <FTCE_MXILINX_PROCESSOR_6BITS> generated.

Analyzing Entity <CB8CE_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_34" for instance <I_Q0> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q1_35" for instance <I_Q1> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q2_31" for instance <I_Q2> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q3_32" for instance <I_Q3> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q4_33" for instance <I_Q4> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q5_30" for instance <I_Q5> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q6_29" for instance <I_Q6> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "HU_SET =  I_Q7_28" for instance <I_Q7> in unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
Entity <CB8CE_MXILINX_PROCESSOR_6BITS> analyzed. Unit <CB8CE_MXILINX_PROCESSOR_6BITS> generated.

Analyzing Entity <AND16_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <AND16_MXILINX_PROCESSOR_6BITS>.
Entity <AND16_MXILINX_PROCESSOR_6BITS> analyzed. Unit <AND16_MXILINX_PROCESSOR_6BITS> generated.

Analyzing Entity <AND8_MXILINX_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_PROCESSOR_6BITS>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_PROCESSOR_6BITS>.
Entity <AND8_MXILINX_PROCESSOR_6BITS> analyzed. Unit <AND8_MXILINX_PROCESSOR_6BITS> generated.

Analyzing Entity <PR_2_MUSER_PROCESSOR_6BITS> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0067" for instance <XLXI_1> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0070" for instance <XLXI_2> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0019" for instance <XLXI_3> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  001B" for instance <XLXI_4> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  001D" for instance <XLXI_5> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0000" for instance <XLXI_6> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0058" for instance <XLXI_7> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0010" for instance <XLXI_8> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0031" for instance <XLXI_9> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0012" for instance <XLXI_10> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0001" for instance <XLXI_11> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0000" for instance <XLXI_12> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0000" for instance <XLXI_13> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0008" for instance <XLXI_14> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Set user-defined property "INIT =  0024" for instance <XLXI_16> in unit <PR_2_MUSER_PROCESSOR_6BITS>.
Entity <PR_2_MUSER_PROCESSOR_6BITS> analyzed. Unit <PR_2_MUSER_PROCESSOR_6BITS> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CNVRT_1>.
    Related source file is "convert_1.v".
    Found 16x4-bit ROM for signal <out_B>.
    Summary:
	inferred   1 ROM(s).
Unit <CNVRT_1> synthesized.


Synthesizing Unit <PR_2_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <PR_2_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <REG_6_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <REG_6_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <DECODER_3TO8_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <DECODER_3TO8_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <OR8_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <NOR6_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <NOR6_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <HA_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <HA_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_2_T0_1_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_2_T0_1_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <REG_4_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <REG_4_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <AND_3_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <AND_3_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <AND7_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <AND7_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <FD_3_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <FD_3_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_2_TO_1_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_2_TO_1_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <LUT_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <LUT_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <SEQUENCE_2_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <SEQUENCE_2_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <SEQUENCE_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <SEQUENCE_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <cnvert_2_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <cnvert_2_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <AND16_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <AND16_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <AND8_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <FTCE_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <FTCE_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <REG_BANK_8_6_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <REG_BANK_8_6_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_2_4_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_2_4_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <COUNTER_4_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <COUNTER_4_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <ADDER_4_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <ADDER_4_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_8TO1_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_8TO1_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <FA_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <FA_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_2_3_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_2_3_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_2WAY_6BIT_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_2WAY_6BIT_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <FD_DELAY_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <FD_DELAY_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <CNVERT_3_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <CNVERT_3_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <CB16CE_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <CB16CE_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <CB8CE_MXILINX_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <CB8CE_MXILINX_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <AU_6BITS_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <AU_6BITS_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <INS_DEC_2_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <INS_DEC_2_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_8WAY_3BIT_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_8WAY_3BIT_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_8WAY4_BIT_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_8WAY4_BIT_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <sys_clk_adepder_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <sys_clk_adepder_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <SYSTEM_CLK_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
WARNING:Xst:653 - Signal <XLXI_16_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <SYSTEM_CLK_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_8WAY_6BIT_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_8WAY_6BIT_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <MUX_8WAY_6BITS_2_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <MUX_8WAY_6BITS_2_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <SEVEN_SEG_FINAL_MUSER_PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
WARNING:Xst:653 - Signal <XLXI_40_R7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_40_R6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_40_R5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_40_R3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_40_R0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_39_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <SEVEN_SEG_FINAL_MUSER_PROCESSOR_6BITS> synthesized.


Synthesizing Unit <PROCESSOR_6BITS>.
    Related source file is "C:/Users/Nilanka Manoj/Documents/FINAL LAB RESOUSES/New folder (3)/PROCESSOR_6_BITS_FINAL2/PROCESSOR_6_BITS_FINAL/PROCESSOR_6BITS.vhf".
Unit <PROCESSOR_6BITS> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 7
 16x4-bit ROM                                          : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 7
 16x4-bit ROM                                          : 7
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PROCESSOR_6BITS> ...

Optimizing unit <DECODER_3TO8_MUSER_PROCESSOR_6BITS> ...

Optimizing unit <OR8_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <NOR6_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <AND7_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <AND16_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <AND8_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <FTCE_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <cnvert_2_MUSER_PROCESSOR_6BITS> ...

Optimizing unit <REG_BANK_8_6_MUSER_PROCESSOR_6BITS> ...

Optimizing unit <MUX_8TO1_MUSER_PROCESSOR_6BITS> ...

Optimizing unit <CB16CE_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <CB8CE_MXILINX_PROCESSOR_6BITS> ...

Optimizing unit <CNVERT_3_MUSER_PROCESSOR_6BITS> ...

Optimizing unit <AU_6BITS_MUSER_PROCESSOR_6BITS> ...

Optimizing unit <INS_DEC_2_MUSER_PROCESSOR_6BITS> ...

Optimizing unit <SEVEN_SEG_FINAL_MUSER_PROCESSOR_6BITS> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <A> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <B> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <C> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <D> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <E> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <F> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <G> driven by black box <ROM16X1>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PROCESSOR_6BITS, actual ratio is 10.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_2/XLXI_30/XLXI_37/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_2/XLXI_30/XLXI_37/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_2/XLXI_30/XLXI_37/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37/S0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37/S1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PROCESSOR_6BITS.ngr
Top Level Output File Name         : PROCESSOR_6BITS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 731
#      AND2                        : 73
#      AND2B1                      : 15
#      AND2B2                      : 1
#      AND3                        : 47
#      AND4                        : 190
#      AND4B3                      : 1
#      AND5                        : 4
#      BUF                         : 65
#      GND                         : 29
#      INV                         : 101
#      LUT4                        : 28
#      MUXCY                       : 1
#      MUXCY_L                     : 3
#      OR2                         : 68
#      OR3                         : 3
#      OR4                         : 46
#      VCC                         : 4
#      XNOR2                       : 6
#      XOR2                        : 46
# FlipFlops/Latches                : 135
#      FD                          : 9
#      FDC                         : 58
#      FDCE                        : 53
#      FDPE                        : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 8
#      OBUF                        : 15
# Logical                          : 2
#      NOR4                        : 2
# Others                           : 101
#      FMAP                        : 79
#      ROM16X1                     : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       76  out of    960     7%  
 Number of Slice Flip Flops:            135  out of   1920     7%  
 Number of 4 input LUTs:                151  out of   1920     7%  
    Number used as ROMs:                 22
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)                       | Load  |
-----------------------------------------------------------------+---------------------------------------------+-------+
XLXI_22/XLXI_1/XLXN_1(XLXI_22/XLXI_1/XLXI_6:O)                   | NONE(*)(XLXI_22/XLXI_1/XLXI_2)              | 4     |
XLXI_138/XLXI_1/XLXN_16                                          | NONE(XLXI_138/XLXI_1/XLXI_12/XLXI_5)        | 3     |
XLXI_138/XLXI_1/XLXN_8                                           | NONE(XLXI_138/XLXI_1/XLXI_11/XLXI_5)        | 3     |
XLXI_138/XLXI_1/XLXN_7                                           | NONE(XLXI_138/XLXI_1/XLXI_10/XLXI_5)        | 3     |
XLXI_138/XLXI_1/XLXN_6                                           | NONE(XLXI_138/XLXI_1/XLXI_9/XLXI_5)         | 3     |
XLXI_138/XLXI_1/XLXN_5                                           | NONE(XLXI_138/XLXI_1/XLXI_8/XLXI_5)         | 3     |
CLK                                                              | BUFGP                                       | 22    |
XLXI_138/XLXI_6/XLXI_7/O_DUMMY(XLXI_138/XLXI_6/XLXI_7/I_36_142:O)| NONE(*)(XLXI_138/XLXI_16/XLXI_1)            | 3     |
XLXI_1/XLXI_1/CLK_IN(XLXI_1/XLXI_1/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_1/XLXI_7)               | 6     |
XLXI_1/XLXI_2/CLK_IN(XLXI_1/XLXI_2/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_2/XLXI_7)               | 6     |
XLXI_1/XLXI_3/CLK_IN(XLXI_1/XLXI_3/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_3/XLXI_7)               | 6     |
XLXI_1/XLXI_4/CLK_IN(XLXI_1/XLXI_4/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_4/XLXI_7)               | 6     |
XLXI_1/XLXI_5/CLK_IN(XLXI_1/XLXI_5/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_5/XLXI_7)               | 6     |
XLXI_1/XLXI_6/CLK_IN(XLXI_1/XLXI_6/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_6/XLXI_7)               | 6     |
XLXI_1/XLXI_7/CLK_IN(XLXI_1/XLXI_7/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_7/XLXI_7)               | 6     |
XLXI_1/XLXI_8/CLK_IN(XLXI_1/XLXI_8/XLXI_19:O)                    | NONE(*)(XLXI_1/XLXI_8/XLXI_7)               | 6     |
XLXI_138/XLXI_6/XLXI_6/O(XLXI_138/XLXI_6/XLXI_6/I_36_165:O)      | NONE(*)(XLXI_138/XLXI_6/XLXI_3/I_Q7/I_36_35)| 8     |
CLOCK_PR(XLXI_138/XLXI_4:O)                                      | NONE(*)(XLXI_122/XLXI_107/XLXI_1)           | 9     |
XLXI_122/XLXI_110/CLK_IN(XLXI_122/XLXI_110/XLXI_19:O)            | NONE(*)(XLXI_122/XLXI_110/XLXI_7)           | 6     |
XLXI_131/XLXI_37/XLXN_16                                         | NONE(XLXI_131/XLXI_37/XLXI_12/XLXI_5)       | 3     |
XLXI_131/XLXI_37/XLXN_8                                          | NONE(XLXI_131/XLXI_37/XLXI_11/XLXI_5)       | 3     |
XLXI_131/XLXI_37/XLXN_7                                          | NONE(XLXI_131/XLXI_37/XLXI_10/XLXI_5)       | 3     |
XLXI_131/XLXI_37/XLXN_6                                          | NONE(XLXI_131/XLXI_37/XLXI_9/XLXI_5)        | 3     |
XLXI_131/XLXI_37/XLXN_5                                          | NONE(XLXI_131/XLXI_37/XLXI_8/XLXI_5)        | 3     |
XLXI_131/XLXN_109                                                | NONE(XLXI_131/XLXI_39/XLXI_1)               | 2     |
XLXI_131/XLXN_110                                                | NONE(XLXI_131/XLXI_6/XLXI_1)                | 3     |
-----------------------------------------------------------------+---------------------------------------------+-------+
(*) These 13 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+------------------------------------------+-------+
Control Signal                                             | Buffer(FF name)                          | Load  |
-----------------------------------------------------------+------------------------------------------+-------+
XLXI_138/XLXI_16/XLXN_4(XLXI_138/XLXI_16/XLXI_4:G)         | NONE(XLXI_131/XLXI_37/XLXI_10/XLXI_1)    | 44    |
XLXI_138/XLXI_6/XLXI_2/N0(XLXI_138/XLXI_6/XLXI_2/XST_GND:G)| NONE(XLXI_138/XLXI_6/XLXI_2/I_Q0/I_36_35)| 16    |
XLXI_138/XLXI_6/XLXI_3/N0(XLXI_138/XLXI_6/XLXI_3/XST_GND:G)| NONE(XLXI_138/XLXI_6/XLXI_3/I_Q0/I_36_35)| 8     |
N1(XST_VCC:P)                                              | NONE(XLXI_1/XLXI_1/XLXI_10)              | 6     |
XLXI_1/XLXN_108(XLXI_1/XLXI_45:O)                          | NONE(XLXI_1/XLXI_2/XLXI_10)              | 6     |
XLXI_1/XLXN_109(XLXI_1/XLXI_46:O)                          | NONE(XLXI_1/XLXI_3/XLXI_10)              | 6     |
XLXI_1/XLXN_110(XLXI_1/XLXI_47:O)                          | NONE(XLXI_1/XLXI_4/XLXI_10)              | 6     |
XLXI_1/XLXN_111(XLXI_1/XLXI_48:O)                          | NONE(XLXI_1/XLXI_5/XLXI_10)              | 6     |
XLXI_1/XLXN_112(XLXI_1/XLXI_49:O)                          | NONE(XLXI_1/XLXI_6/XLXI_10)              | 6     |
XLXI_1/XLXN_113(XLXI_1/XLXI_50:O)                          | NONE(XLXI_1/XLXI_7/XLXI_10)              | 6     |
XLXI_1/XLXN_114(XLXI_1/XLXI_51:O)                          | NONE(XLXI_1/XLXI_8/XLXI_10)              | 6     |
XLXN_44(XLXI_122/XLXI_1/XLXI_44:O)                         | NONE(XLXI_122/XLXI_110/XLXI_10)          | 6     |
CLR                                                        | IBUF                                     | 4     |
-----------------------------------------------------------+------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.326ns (Maximum Frequency: 44.791MHz)
   Minimum input arrival time before clock: 30.145ns
   Maximum output required time after clock: 33.423ns
   Maximum combinational path delay: 34.312ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXI_1/XLXN_1'
  Clock period: 8.171ns (frequency: 122.384MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               8.171ns (Levels of Logic = 6)
  Source:            XLXI_22/XLXI_1/XLXI_2 (FF)
  Destination:       XLXI_22/XLXI_1/XLXI_5 (FF)
  Source Clock:      XLXI_22/XLXI_1/XLXN_1 rising
  Destination Clock: XLXI_22/XLXI_1/XLXN_1 rising

  Data Path: XLXI_22/XLXI_1/XLXI_2 to XLXI_22/XLXI_1/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_22/XLXI_1/XLXI_2 (COUNT<0>)
     AND2:I0->O            2   0.704   0.447  XLXI_123/XLXI_4/XLXI_3 (XLXI_123/XLXN_3)
     AND2:I1->O            2   0.704   0.447  XLXI_123/XLXI_3/XLXI_3 (XLXI_123/XLXN_4)
     AND2:I1->O            2   0.704   0.447  XLXI_123/XLXI_2/XLXI_3 (XLXI_123/XLXN_5)
     XOR2:I1->O            1   0.704   0.420  XLXI_123/XLXI_1/XLXI_1 (XLXN_110<3>)
     AND2B1:I1->O          1   0.704   0.420  XLXI_7/XLXI_4/XLXI_5 (XLXI_7/XLXI_4/XLXN_2)
     OR2:I1->O             1   0.704   0.420  XLXI_7/XLXI_4/XLXI_4 (XLXN_124<3>)
     FDC:D                     0.308          XLXI_22/XLXI_1/XLXI_5
    ----------------------------------------
    Total                      8.171ns (5.123ns logic, 3.048ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/XLXI_1/XLXN_16'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            XLXI_138/XLXI_1/XLXI_12/XLXI_5 (FF)
  Destination:       XLXI_138/XLXI_1/XLXI_12/XLXI_1 (FF)
  Source Clock:      XLXI_138/XLXI_1/XLXN_16 rising
  Destination Clock: XLXI_138/XLXI_1/XLXN_16 rising

  Data Path: XLXI_138/XLXI_1/XLXI_12/XLXI_5 to XLXI_138/XLXI_1/XLXI_12/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  XLXI_138/XLXI_1/XLXI_12/XLXI_5 (XLXI_138/XLXN_9)
     FDPE:D                    0.308          XLXI_138/XLXI_1/XLXI_12/XLXI_1
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/XLXI_1/XLXN_8'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_138/XLXI_1/XLXI_11/XLXI_5 (FF)
  Destination:       XLXI_138/XLXI_1/XLXI_11/XLXI_1 (FF)
  Source Clock:      XLXI_138/XLXI_1/XLXN_8 rising
  Destination Clock: XLXI_138/XLXI_1/XLXN_8 rising

  Data Path: XLXI_138/XLXI_1/XLXI_11/XLXI_5 to XLXI_138/XLXI_1/XLXI_11/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_138/XLXI_1/XLXI_11/XLXI_5 (XLXI_138/XLXI_1/XLXN_16)
     FDPE:D                    0.308          XLXI_138/XLXI_1/XLXI_11/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/XLXI_1/XLXN_7'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_138/XLXI_1/XLXI_10/XLXI_5 (FF)
  Destination:       XLXI_138/XLXI_1/XLXI_10/XLXI_1 (FF)
  Source Clock:      XLXI_138/XLXI_1/XLXN_7 rising
  Destination Clock: XLXI_138/XLXI_1/XLXN_7 rising

  Data Path: XLXI_138/XLXI_1/XLXI_10/XLXI_5 to XLXI_138/XLXI_1/XLXI_10/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_138/XLXI_1/XLXI_10/XLXI_5 (XLXI_138/XLXI_1/XLXN_8)
     FDPE:D                    0.308          XLXI_138/XLXI_1/XLXI_10/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/XLXI_1/XLXN_6'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_138/XLXI_1/XLXI_9/XLXI_5 (FF)
  Destination:       XLXI_138/XLXI_1/XLXI_9/XLXI_1 (FF)
  Source Clock:      XLXI_138/XLXI_1/XLXN_6 rising
  Destination Clock: XLXI_138/XLXI_1/XLXN_6 rising

  Data Path: XLXI_138/XLXI_1/XLXI_9/XLXI_5 to XLXI_138/XLXI_1/XLXI_9/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_138/XLXI_1/XLXI_9/XLXI_5 (XLXI_138/XLXI_1/XLXN_7)
     FDPE:D                    0.308          XLXI_138/XLXI_1/XLXI_9/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/XLXI_1/XLXN_5'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_138/XLXI_1/XLXI_8/XLXI_5 (FF)
  Destination:       XLXI_138/XLXI_1/XLXI_8/XLXI_1 (FF)
  Source Clock:      XLXI_138/XLXI_1/XLXN_5 rising
  Destination Clock: XLXI_138/XLXI_1/XLXN_5 rising

  Data Path: XLXI_138/XLXI_1/XLXI_8/XLXI_5 to XLXI_138/XLXI_1/XLXI_8/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_138/XLXI_1/XLXI_8/XLXI_5 (XLXI_138/XLXI_1/XLXN_6)
     FDPE:D                    0.308          XLXI_138/XLXI_1/XLXI_8/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.827ns (frequency: 127.763MHz)
  Total number of paths / destination ports: 142 / 22
-------------------------------------------------------------------------
Delay:               7.827ns (Levels of Logic = 6)
  Source:            XLXI_138/XLXI_6/XLXI_2/I_Q0/I_36_35 (FF)
  Destination:       XLXI_138/XLXI_6/XLXI_2/I_Q15/I_36_35 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_138/XLXI_6/XLXI_2/I_Q0/I_36_35 to XLXI_138/XLXI_6/XLXI_2/I_Q15/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.669  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4:I3->O            5   0.704   0.633  I_36_10 (T4)
     AND5:I4->O            5   0.704   0.633  I_36_14 (T8)
     AND5:I4->O            5   0.704   0.633  I_36_29 (T12)
     AND2:I1->O            1   0.704   0.420  I_36_23 (T13)
     begin scope: 'I_Q13'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      7.827ns (4.419ns logic, 3.408ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/XLXI_6/XLXI_7/O_DUMMY'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            XLXI_138/XLXI_16/XLXI_2 (FF)
  Destination:       XLXI_138/XLXI_16/XLXI_5 (FF)
  Source Clock:      XLXI_138/XLXI_6/XLXI_7/O_DUMMY rising
  Destination Clock: XLXI_138/XLXI_6/XLXI_7/O_DUMMY rising

  Data Path: XLXI_138/XLXI_16/XLXI_2 to XLXI_138/XLXI_16/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  XLXI_138/XLXI_16/XLXI_2 (XLXI_138/XLXN_34)
     FDCE:D                    0.308          XLXI_138/XLXI_16/XLXI_5
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_1/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_1/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_1/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_1/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_1/CLK_IN rising

  Data Path: XLXI_1/XLXI_1/XLXI_12 to XLXI_1/XLXI_1/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_1/XLXI_12 (R0<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_1/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_2/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_2/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_2/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_2/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_2/CLK_IN rising

  Data Path: XLXI_1/XLXI_2/XLXI_12 to XLXI_1/XLXI_2/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_2/XLXI_12 (R1<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_29 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y1)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I2->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_2/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_3/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_3/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_3/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_3/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_3/CLK_IN rising

  Data Path: XLXI_1/XLXI_3/XLXI_12 to XLXI_1/XLXI_3/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_3/XLXI_12 (R2<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_30 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y2)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_3/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_4/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_4/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_4/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_4/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_4/CLK_IN rising

  Data Path: XLXI_1/XLXI_4/XLXI_12 to XLXI_1/XLXI_4/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_4/XLXI_12 (R3<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_31 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y3)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I0->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_4/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_5/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_5/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_5/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_5/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_5/CLK_IN rising

  Data Path: XLXI_1/XLXI_5/XLXI_12 to XLXI_1/XLXI_5/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_5/XLXI_12 (R4<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_32 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y4)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_5/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_6/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_6/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_6/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_6/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_6/CLK_IN rising

  Data Path: XLXI_1/XLXI_6/XLXI_12 to XLXI_1/XLXI_6/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_6/XLXI_12 (R5<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_33 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y5)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I2->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_6/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_7/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_7/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_7/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_7/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_7/CLK_IN rising

  Data Path: XLXI_1/XLXI_7/XLXI_12 to XLXI_1/XLXI_7/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_7/XLXI_12 (R6<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_34 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y6)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_7/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_8/CLK_IN'
  Clock period: 22.326ns (frequency: 44.791MHz)
  Total number of paths / destination ports: 504 / 6
-------------------------------------------------------------------------
Delay:               22.326ns (Levels of Logic = 19)
  Source:            XLXI_1/XLXI_8/XLXI_12 (FF)
  Destination:       XLXI_1/XLXI_8/XLXI_7 (FF)
  Source Clock:      XLXI_1/XLXI_8/CLK_IN rising
  Destination Clock: XLXI_1/XLXI_8/CLK_IN rising

  Data Path: XLXI_1/XLXI_8/XLXI_12 to XLXI_1/XLXI_8/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_8/XLXI_12 (R7<0>)
     AND4:I3->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_35 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y7)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I0->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_8/XLXI_7
    ----------------------------------------
    Total                     22.326ns (13.571ns logic, 8.755ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/XLXI_6/XLXI_6/O'
  Clock period: 5.153ns (frequency: 194.062MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               5.153ns (Levels of Logic = 4)
  Source:            XLXI_138/XLXI_6/XLXI_3/I_Q0/I_36_35 (FF)
  Destination:       XLXI_138/XLXI_6/XLXI_3/I_Q7/I_36_35 (FF)
  Source Clock:      XLXI_138/XLXI_6/XLXI_6/O rising
  Destination Clock: XLXI_138/XLXI_6/XLXI_6/O rising

  Data Path: XLXI_138/XLXI_6/XLXI_3/I_Q0/I_36_35 to XLXI_138/XLXI_6/XLXI_3/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.669  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4:I3->O            5   0.704   0.633  I_36_15 (T4)
     AND2:I1->O            1   0.704   0.420  I_36_2 (T5)
     begin scope: 'I_Q5'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      5.153ns (3.011ns logic, 2.142ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_131/XLXI_37/XLXN_16'
  Clock period: 1.430ns (frequency: 699.301MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.430ns (Levels of Logic = 0)
  Source:            XLXI_131/XLXI_37/XLXI_12/XLXI_5 (FF)
  Destination:       XLXI_131/XLXI_37/XLXI_12/XLXI_1 (FF)
  Source Clock:      XLXI_131/XLXI_37/XLXN_16 rising
  Destination Clock: XLXI_131/XLXI_37/XLXN_16 rising

  Data Path: XLXI_131/XLXI_37/XLXI_12/XLXI_5 to XLXI_131/XLXI_37/XLXI_12/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  XLXI_131/XLXI_37/XLXI_12/XLXI_5 (XLXI_131/XLXN_109)
     FDPE:D                    0.308          XLXI_131/XLXI_37/XLXI_12/XLXI_1
    ----------------------------------------
    Total                      1.430ns (0.899ns logic, 0.531ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_131/XLXI_37/XLXN_8'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_131/XLXI_37/XLXI_11/XLXI_5 (FF)
  Destination:       XLXI_131/XLXI_37/XLXI_11/XLXI_1 (FF)
  Source Clock:      XLXI_131/XLXI_37/XLXN_8 rising
  Destination Clock: XLXI_131/XLXI_37/XLXN_8 rising

  Data Path: XLXI_131/XLXI_37/XLXI_11/XLXI_5 to XLXI_131/XLXI_37/XLXI_11/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_131/XLXI_37/XLXI_11/XLXI_5 (XLXI_131/XLXI_37/XLXN_16)
     FDPE:D                    0.308          XLXI_131/XLXI_37/XLXI_11/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_131/XLXI_37/XLXN_7'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_131/XLXI_37/XLXI_10/XLXI_5 (FF)
  Destination:       XLXI_131/XLXI_37/XLXI_10/XLXI_1 (FF)
  Source Clock:      XLXI_131/XLXI_37/XLXN_7 rising
  Destination Clock: XLXI_131/XLXI_37/XLXN_7 rising

  Data Path: XLXI_131/XLXI_37/XLXI_10/XLXI_5 to XLXI_131/XLXI_37/XLXI_10/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_131/XLXI_37/XLXI_10/XLXI_5 (XLXI_131/XLXI_37/XLXN_8)
     FDPE:D                    0.308          XLXI_131/XLXI_37/XLXI_10/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_131/XLXI_37/XLXN_6'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_131/XLXI_37/XLXI_9/XLXI_5 (FF)
  Destination:       XLXI_131/XLXI_37/XLXI_9/XLXI_1 (FF)
  Source Clock:      XLXI_131/XLXI_37/XLXN_6 rising
  Destination Clock: XLXI_131/XLXI_37/XLXN_6 rising

  Data Path: XLXI_131/XLXI_37/XLXI_9/XLXI_5 to XLXI_131/XLXI_37/XLXI_9/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_131/XLXI_37/XLXI_9/XLXI_5 (XLXI_131/XLXI_37/XLXN_7)
     FDPE:D                    0.308          XLXI_131/XLXI_37/XLXI_9/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_131/XLXI_37/XLXN_5'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_131/XLXI_37/XLXI_8/XLXI_5 (FF)
  Destination:       XLXI_131/XLXI_37/XLXI_8/XLXI_1 (FF)
  Source Clock:      XLXI_131/XLXI_37/XLXN_5 rising
  Destination Clock: XLXI_131/XLXI_37/XLXN_5 rising

  Data Path: XLXI_131/XLXI_37/XLXI_8/XLXI_5 to XLXI_131/XLXI_37/XLXI_8/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  XLXI_131/XLXI_37/XLXI_8/XLXI_5 (XLXI_131/XLXI_37/XLXN_6)
     FDPE:D                    0.308          XLXI_131/XLXI_37/XLXI_8/XLXI_1
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_131/XLXN_109'
  Clock period: 1.486ns (frequency: 672.948MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.486ns (Levels of Logic = 0)
  Source:            XLXI_131/XLXI_39/XLXI_1 (FF)
  Destination:       XLXI_131/XLXI_39/XLXI_2 (FF)
  Source Clock:      XLXI_131/XLXN_109 rising
  Destination Clock: XLXI_131/XLXN_109 rising

  Data Path: XLXI_131/XLXI_39/XLXI_1 to XLXI_131/XLXI_39/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             4   0.591   0.587  XLXI_131/XLXI_39/XLXI_1 (XLXI_131/XLXN_110)
     FDCE:D                    0.308          XLXI_131/XLXI_39/XLXI_2
    ----------------------------------------
    Total                      1.486ns (0.899ns logic, 0.587ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_131/XLXN_110'
  Clock period: 2.063ns (frequency: 484.731MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.063ns (Levels of Logic = 0)
  Source:            XLXI_131/XLXI_6/XLXI_5 (FF)
  Destination:       XLXI_131/XLXI_6/XLXI_1 (FF)
  Source Clock:      XLXI_131/XLXN_110 rising
  Destination Clock: XLXI_131/XLXN_110 rising

  Data Path: XLXI_131/XLXI_6/XLXI_5 to XLXI_131/XLXI_6/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            22   0.591   1.164  XLXI_131/XLXI_6/XLXI_5 (XLXI_131/S<2>)
     FDPE:D                    0.308          XLXI_131/XLXI_6/XLXI_1
    ----------------------------------------
    Total                      2.063ns (0.899ns logic, 1.164ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_22/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 11524 / 4
-------------------------------------------------------------------------
Offset:              27.822ns (Levels of Logic = 23)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_22/XLXI_1/XLXI_5 (FF)
  Destination Clock: XLXI_22/XLXI_1/XLXN_1 rising

  Data Path: SW_FAST to XLXI_22/XLXI_1/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_4/XLXI_2/XLXI_1 (XLXN_41<3>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_4/XLXI_1 (XLXI_122/XLXI_76/XLXI_4/XLXN_1)
     OR2:I1->O             9   0.704   0.820  XLXI_122/XLXI_76/XLXI_4/XLXI_4 (REG_OUT<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_7/XLXI_4/XLXI_2 (XLXI_7/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_7/XLXI_4/XLXI_4 (XLXN_124<3>)
     FDC:D                     0.308          XLXI_22/XLXI_1/XLXI_5
    ----------------------------------------
    Total                     27.822ns (16.310ns logic, 11.512ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_1/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_1/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_1/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_1/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_1/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_2/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_2/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_2/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_2/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_2/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_3/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_3/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_3/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_3/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_3/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_4/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_4/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_4/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_4/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_4/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_5/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_5/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_5/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_5/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_5/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_6/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_6/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_6/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_6/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_6/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_7/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_7/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_7/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_7/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_7/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_8/CLK_IN'
  Total number of paths / destination ports: 12966 / 6
-------------------------------------------------------------------------
Offset:              30.145ns (Levels of Logic = 25)
  Source:            SW_FAST (PAD)
  Destination:       XLXI_1/XLXI_8/XLXI_7 (FF)
  Destination Clock: XLXI_1/XLXI_8/CLK_IN rising

  Data Path: SW_FAST to XLXI_1/XLXI_8/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_FAST_IBUF (SW_FAST_IBUF)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     AND3:I2->O            1   0.704   0.420  XLXI_122/XLXI_76/XLXI_6/XLXI_1 (XLXI_122/XLXI_76/XLXI_6/XLXN_1)
     OR2:I1->O             8   0.704   0.757  XLXI_122/XLXI_76/XLXI_6/XLXI_4 (REG_OUT<5>)
     FDC:D                     0.308          XLXI_1/XLXI_8/XLXI_7
    ----------------------------------------
    Total                     30.145ns (17.718ns logic, 12.427ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_PR'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 0)
  Source:            XLXI_142/XLXI_2:O (PAD)
  Destination:       XLXI_122/XLXI_111/XLXI_1 (FF)
  Destination Clock: CLOCK_PR rising

  Data Path: XLXI_142/XLXI_2:O to XLXI_122/XLXI_111/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              2   0.000   0.447  XLXI_142/XLXI_2 (INST<12>)
     FD:D                      0.308          XLXI_122/XLXI_111/XLXI_1
    ----------------------------------------
    Total                      0.755ns (0.308ns logic, 0.447ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_122/XLXI_110/CLK_IN'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 0)
  Source:            XLXI_142/XLXI_13:O (PAD)
  Destination:       XLXI_122/XLXI_110/XLXI_7 (FF)
  Destination Clock: XLXI_122/XLXI_110/CLK_IN rising

  Data Path: XLXI_142/XLXI_13:O to XLXI_122/XLXI_110/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              2   0.000   0.447  XLXI_142/XLXI_13 (INST<5>)
     FDC:D                     0.308          XLXI_122/XLXI_110/XLXI_7
    ----------------------------------------
    Total                      0.755ns (0.308ns logic, 0.447ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_PR'
  Total number of paths / destination ports: 47928 / 3
-------------------------------------------------------------------------
Offset:              33.423ns (Levels of Logic = 27)
  Source:            XLXI_122/XLXI_111/XLXI_2 (FF)
  Destination:       Z_OUT (PAD)
  Source Clock:      CLOCK_PR rising

  Data Path: XLXI_122/XLXI_111/XLXI_2 to Z_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.633  XLXI_122/XLXI_111/XLXI_2 (XLXI_122/INST_2<1>)
     INV:I->O              4   0.704   0.587  XLXI_122/XLXI_1/XLXI_14 (XLXI_122/XLXI_1/XLXN_8)
     AND3:I1->O            8   0.704   0.757  XLXI_122/XLXI_1/XLXI_37 (XLXI_122/XLXN_233)
     OR4:I2->O             1   0.704   0.420  XLXI_122/XLXI_42 (XLXI_122/XLXN_313)
     AND2:I1->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     begin scope: 'XLXI_3/XLXI_14'
     OR3:I2->O             1   0.704   0.420  I_36_93 (I35)
     NOR4:I3->O            1   0.704   0.420  I_36_100 (O_DUMMY)
     end scope: 'XLXI_3/XLXI_14'
     OBUF:I->O                 3.272          Z_OUT_OBUF (Z_OUT)
    ----------------------------------------
    Total                     33.423ns (20.759ns logic, 12.664ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_1/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_1/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_1/CLK_IN rising

  Data Path: XLXI_1/XLXI_1/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_1/XLXI_7 (R0<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_28 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y0)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_2/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_2/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_2/CLK_IN rising

  Data Path: XLXI_1/XLXI_2/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_2/XLXI_7 (R1<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_29 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y1)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I2->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_3/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_3/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_3/CLK_IN rising

  Data Path: XLXI_1/XLXI_3/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_3/XLXI_7 (R2<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_30 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y2)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_4/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_4/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_4/CLK_IN rising

  Data Path: XLXI_1/XLXI_4/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_4/XLXI_7 (R3<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_31 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y3)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I0->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_5/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_5/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_5/CLK_IN rising

  Data Path: XLXI_1/XLXI_5/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_5/XLXI_7 (R4<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_32 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y4)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_6/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_6/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_6/CLK_IN rising

  Data Path: XLXI_1/XLXI_6/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_6/XLXI_7 (R5<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_33 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y5)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I2->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_7/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_7/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_7/CLK_IN rising

  Data Path: XLXI_1/XLXI_7/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_7/XLXI_7 (R6<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_34 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y6)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_138/XLXI_1/XLXN_16'
  Total number of paths / destination ports: 1440 / 3
-------------------------------------------------------------------------
Offset:              32.172ns (Levels of Logic = 26)
  Source:            XLXI_138/XLXI_1/XLXI_12/XLXI_5 (FF)
  Destination:       Z_OUT (PAD)
  Source Clock:      XLXI_138/XLXI_1/XLXN_16 rising

  Data Path: XLXI_138/XLXI_1/XLXI_12/XLXI_5 to Z_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  XLXI_138/XLXI_1/XLXI_12/XLXI_5 (XLXI_138/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_138/XLXI_2 (XLXI_138/XLXN_13)
     OR3:I1->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     begin scope: 'XLXI_3/XLXI_14'
     OR3:I2->O             1   0.704   0.420  I_36_93 (I35)
     NOR4:I3->O            1   0.704   0.420  I_36_100 (O_DUMMY)
     end scope: 'XLXI_3/XLXI_14'
     OBUF:I->O                 3.272          Z_OUT_OBUF (Z_OUT)
    ----------------------------------------
    Total                     32.172ns (20.055ns logic, 12.117ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_138/XLXI_6/XLXI_7/O_DUMMY'
  Total number of paths / destination ports: 1440 / 3
-------------------------------------------------------------------------
Offset:              32.172ns (Levels of Logic = 26)
  Source:            XLXI_138/XLXI_16/XLXI_2 (FF)
  Destination:       Z_OUT (PAD)
  Source Clock:      XLXI_138/XLXI_6/XLXI_7/O_DUMMY rising

  Data Path: XLXI_138/XLXI_16/XLXI_2 to Z_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  XLXI_138/XLXI_16/XLXI_2 (XLXI_138/XLXN_34)
     AND2:I1->O            1   0.704   0.420  XLXI_138/XLXI_5 (XLXI_138/XLXN_17)
     OR3:I2->O            13   0.704   0.983  XLXI_138/XLXI_4 (CLOCK_PR)
     AND2:I0->O            3   0.704   0.531  XLXI_122/XLXI_129 (XLXI_122/XLXN_312)
     AND2:I0->O           30   0.704   1.262  XLXI_122/XLXI_103/XLXI_3 (XLXN_46<2>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_15 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXN_4)
     AND4:I2->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_28 (XLXI_2/XLXI_2/XLXI_2/XLXI_30/Y0)
     begin scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             2   0.704   0.447  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_2/XLXI_30/XLXI_37'
     XOR2:I1->O            2   0.704   0.447  XLXI_3/XLXI_7 (XLXI_3/XLXN_1)
     XOR2:I0->O            2   0.704   0.447  XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_3/XLXI_1/XLXI_2/XLXI_3 (XLXI_3/XLXI_1/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_1/XLXI_3 (XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_2/XLXI_2/XLXI_3 (XLXI_3/XLXI_2/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXN_8)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_3/XLXI_2/XLXI_3 (XLXI_3/XLXI_3/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_3/XLXI_3 (XLXI_3/XLXN_9)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_4/XLXI_2/XLXI_3 (XLXI_3/XLXI_4/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_4/XLXI_3 (XLXI_3/XLXN_10)
     AND2:I0->O            1   0.704   0.420  XLXI_3/XLXI_5/XLXI_2/XLXI_3 (XLXI_3/XLXI_5/XLXN_3)
     OR2:I0->O             2   0.704   0.447  XLXI_3/XLXI_5/XLXI_3 (XLXI_3/XLXN_11)
     XOR2:I0->O            3   0.704   0.531  XLXI_3/XLXI_6/XLXI_2/XLXI_1 (XLXN_41<5>)
     begin scope: 'XLXI_3/XLXI_14'
     OR3:I2->O             1   0.704   0.420  I_36_93 (I35)
     NOR4:I3->O            1   0.704   0.420  I_36_100 (O_DUMMY)
     end scope: 'XLXI_3/XLXI_14'
     OBUF:I->O                 3.272          Z_OUT_OBUF (Z_OUT)
    ----------------------------------------
    Total                     32.172ns (20.055ns logic, 12.117ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_8/CLK_IN'
  Total number of paths / destination ports: 5531 / 31
-------------------------------------------------------------------------
Offset:              29.415ns (Levels of Logic = 26)
  Source:            XLXI_1/XLXI_8/XLXI_7 (FF)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)
  Source Clock:      XLXI_1/XLXI_8/CLK_IN rising

  Data Path: XLXI_1/XLXI_8/XLXI_7 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  XLXI_1/XLXI_8/XLXI_7 (R7<5>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_35 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y7)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I0->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     29.415ns (17.487ns logic, 11.928ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_131/XLXN_110'
  Total number of paths / destination ports: 678 / 31
-------------------------------------------------------------------------
Offset:              7.302ns (Levels of Logic = 3)
  Source:            XLXI_131/XLXI_6/XLXI_5 (FF)
  Destination:       SEG_1 (PAD)
  Source Clock:      XLXI_131/XLXN_110 rising

  Data Path: XLXI_131/XLXI_6/XLXI_5 to SEG_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            22   0.591   1.164  XLXI_131/XLXI_6/XLXI_5 (XLXI_131/S<2>)
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_30 (XLXI_131/XLXN_90)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_22 (SEG_2_OBUF)
     OBUF:I->O                 3.272          SEG_2_OBUF (SEG_2)
    ----------------------------------------
    Total                      7.302ns (5.271ns logic, 2.031ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_22/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 64 / 61
-------------------------------------------------------------------------
Offset:              8.887ns (Levels of Logic = 5)
  Source:            XLXI_22/XLXI_1/XLXI_2 (FF)
  Destination:       RESTART (PAD)
  Source Clock:      XLXI_22/XLXI_1/XLXN_1 rising

  Data Path: XLXI_22/XLXI_1/XLXI_2 to RESTART
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  XLXI_22/XLXI_1/XLXI_2 (COUNT<0>)
     AND2:I0->O            2   0.704   0.447  XLXI_123/XLXI_4/XLXI_3 (XLXI_123/XLXN_3)
     AND2:I1->O            2   0.704   0.447  XLXI_123/XLXI_3/XLXI_3 (XLXI_123/XLXN_4)
     AND2:I1->O            2   0.704   0.447  XLXI_123/XLXI_2/XLXI_3 (XLXI_123/XLXN_5)
     AND2:I1->O            1   0.704   0.420  XLXI_123/XLXI_1/XLXI_3 (RESTART_OBUF)
     OBUF:I->O                 3.272          RESTART_OBUF (RESTART)
    ----------------------------------------
    Total                      8.887ns (6.679ns logic, 2.208ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 134324 / 38
-------------------------------------------------------------------------
Delay:               34.312ns (Levels of Logic = 30)
  Source:            SW0 (PAD)
  Destination:       XLXI_131/XLXI_1/XLXI_1:A3 (PAD)

  Data Path: SW0 to XLXI_131/XLXI_1/XLXI_1:A3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW0_IBUF (SW0_IBUF)
     BUF:I->O              1   0.704   0.420  XLXI_119 (REG_SEL<0>)
     AND2:I1->O           31   0.704   1.262  XLXI_131/XLXI_32/XLXI_1 (XLXI_131/EXE3<0>)
     INV:I->O              4   0.704   0.587  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_13 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXN_2)
     AND4:I0->O            1   0.704   0.420  XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_28 (XLXI_131/XLXI_2/XLXI_1/XLXI_29/Y0)
     begin scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     OR4:I3->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_2/XLXI_1/XLXI_29/XLXI_37'
     BUF:I->O              2   0.704   0.447  XLXI_131/XLXI_4 (XLXI_131/EXE2<1>)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_1/XLXI_8 (XLXI_131/XLXI_45/XLXI_1/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_1/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_1/XLXI_4 (XLXI_131/XLXI_45/XLXN_1)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_2/XLXI_9 (XLXI_131/XLXI_45/XLXI_2/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_2/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_2/XLXI_6 (XLXI_131/XLXI_45/XLXN_6)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_3/XLXI_12 (XLXI_131/XLXI_45/XLXI_3/A<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_3/Mrom_out_B31 (XLXI_131/XLXI_45/XLXI_3/B<3>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_3/XLXI_7 (XLXI_131/XLXI_45/XLXN_13)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_6/XLXI_8 (XLXI_131/XLXI_45/XLXI_6/A<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_3/Mrom_out_B11 (XLXI_131/XLXI_45/XLXI_6/B<0>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_6/XLXI_4 (XLXI_131/XLXI_45/XLXN_15)
     BUF:I->O              4   0.704   0.762  XLXI_131/XLXI_45/XLXI_7/XLXI_9 (XLXI_131/XLXI_45/XLXI_7/A<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_3/Mrom_out_B21 (XLXI_131/XLXI_45/XLXI_7/B<2>)
     BUF:I->O              1   0.704   0.420  XLXI_131/XLXI_45/XLXI_7/XLXI_6 (XLXI_131/XLXN_113<3>)
     AND2:I1->O            1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_2 (XLXI_131/XLXI_41/XLXI_4/XLXN_3)
     OR2:I0->O             1   0.704   0.420  XLXI_131/XLXI_41/XLXI_4/XLXI_4 (XLXI_131/XLXN_116<3>)
     AND4:I3->O            1   0.704   0.420  XLXI_131/XLXI_40/XLXI_30/XLXI_30 (XLXI_131/XLXI_40/XLXI_30/Y2)
     begin scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             0   0.704   0.000  I_36_94 (O_DUMMY)
     end scope: 'XLXI_131/XLXI_40/XLXI_30/XLXI_37'
    ROM16X1:A3                 0.000          XLXI_131/XLXI_1/XLXI_8
    ----------------------------------------
    Total                     34.312ns (20.226ns logic, 14.086ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.58 secs
 
--> 

Total memory usage is 343400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    1 (   0 filtered)

