TRACE::2024-03-31.11:12:10::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:10::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:10::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:10::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:10::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-31.11:12:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-03-31.11:12:16::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-03-31.11:12:16::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1"
		}]
}
TRACE::2024-03-31.11:12:16::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-03-31.11:12:16::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-31.11:12:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-31.11:12:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-31.11:12:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:17::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-03-31.11:12:17::SCWPlatform::Generating the sources  .
TRACE::2024-03-31.11:12:17::SCWBDomain::Generating boot domain sources.
TRACE::2024-03-31.11:12:17::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-03-31.11:12:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-31.11:12:17::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:17::SCWMssOS::mss does not exists at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:17::SCWMssOS::Creating sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:17::SCWMssOS::Adding the swdes entry, created swdb C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:17::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:17::SCWMssOS::Writing mss at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:17::SCWMssOS::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-31.11:12:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-03-31.11:12:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-03-31.11:12:17::SCWBDomain::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-31.11:12:54::SCWPlatform::Generating sources Done.
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:54::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-31.11:12:54::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-31.11:12:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:12:54::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:12:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:12:54::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:54::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:12:54::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:54::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:12:54::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:54::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:12:54::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-31.11:12:54::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:12:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:12:54::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:54::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:12:54::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:54::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:12:54::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:54::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:12:54::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:12:54::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:54::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-31.11:12:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-31.11:12:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-31.11:12:55::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:55::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:55::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:55::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:55::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-03-31.11:12:55::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:12:55::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:12:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:12:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:12:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:12:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:12:55::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:12:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:12:55::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:12:55::SCWMssOS::mss does not exists at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:12:55::SCWMssOS::Creating sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:12:55::SCWMssOS::Adding the swdes entry, created swdb C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:12:55::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:12:55::SCWMssOS::Writing mss at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:12:55::SCWMssOS::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-31.11:12:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-03-31.11:12:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-03-31.11:12:55::SCWMssOS::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-31.11:12:55::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-03-31.11:13:14::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:14::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:14::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-31.11:13:14::SCWMssOS::Writing the mss file completed C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"afad101558d81bc5afc9e62a439a7c18",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-31.11:13:14::SCWPlatform::Started generating the artifacts platform EBAZ4205_1
TRACE::2024-03-31.11:13:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-31.11:13:14::SCWPlatform::Started generating the artifacts for system configuration EBAZ4205_1
LOG::2024-03-31.11:13:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-31.11:13:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-31.11:13:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-31.11:13:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-03-31.11:13:14::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-31.11:13:14::SCWSystem::Not a boot domain 
LOG::2024-03-31.11:13:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-31.11:13:14::SCWDomain::Generating domain artifcats
TRACE::2024-03-31.11:13:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-31.11:13:14::SCWMssOS::Copying the qemu file from  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt To C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/sw/EBAZ4205_1/qemu/
TRACE::2024-03-31.11:13:14::SCWMssOS::Copying the qemu file from  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt To C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/sw/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-31.11:13:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-31.11:13:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-31.11:13:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-31.11:13:14::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-03-31.11:13:14::SCWMssOS::skipping the bsp build ... 
TRACE::2024-03-31.11:13:14::SCWMssOS::Copying to export directory.
TRACE::2024-03-31.11:13:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-31.11:13:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-03-31.11:13:14::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-03-31.11:13:14::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-31.11:13:14::SCWSystem::Completed Processing the sysconfig EBAZ4205_1
LOG::2024-03-31.11:13:14::SCWPlatform::Completed generating the artifacts for system configuration EBAZ4205_1
TRACE::2024-03-31.11:13:14::SCWPlatform::Started preparing the platform 
TRACE::2024-03-31.11:13:14::SCWSystem::Writing the bif file for system config EBAZ4205_1
TRACE::2024-03-31.11:13:14::SCWSystem::dir created 
TRACE::2024-03-31.11:13:14::SCWSystem::Writing the bif 
TRACE::2024-03-31.11:13:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-31.11:13:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-31.11:13:14::SCWPlatform::Completed generating the platform
TRACE::2024-03-31.11:13:14::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:14::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:14::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:14::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:14::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"afad101558d81bc5afc9e62a439a7c18",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-31.11:13:14::SCWPlatform::updated the xpfm file.
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:16::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:16::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:16::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"afad101558d81bc5afc9e62a439a7c18",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:16::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:16::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:16::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:16::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:16::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:16::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:16::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"afad101558d81bc5afc9e62a439a7c18",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-31.11:13:17::SCWPlatform::Started generating the artifacts platform EBAZ4205_1
TRACE::2024-03-31.11:13:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-31.11:13:17::SCWPlatform::Started generating the artifacts for system configuration EBAZ4205_1
LOG::2024-03-31.11:13:17::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-31.11:13:17::SCWDomain::Generating domain artifcats
TRACE::2024-03-31.11:13:17::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-31.11:13:17::SCWMssOS::Copying the qemu file from  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt To C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/sw/EBAZ4205_1/qemu/
TRACE::2024-03-31.11:13:17::SCWMssOS::Copying the qemu file from  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt To C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/sw/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-31.11:13:17::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:17::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-31.11:13:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-31.11:13:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-31.11:13:17::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-03-31.11:13:17::SCWMssOS::skipping the bsp build ... 
TRACE::2024-03-31.11:13:17::SCWMssOS::Copying to export directory.
TRACE::2024-03-31.11:13:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-31.11:13:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-03-31.11:13:17::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-03-31.11:13:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-31.11:13:17::SCWSystem::Completed Processing the sysconfig EBAZ4205_1
LOG::2024-03-31.11:13:17::SCWPlatform::Completed generating the artifacts for system configuration EBAZ4205_1
TRACE::2024-03-31.11:13:17::SCWPlatform::Started preparing the platform 
TRACE::2024-03-31.11:13:17::SCWSystem::Writing the bif file for system config EBAZ4205_1
TRACE::2024-03-31.11:13:17::SCWSystem::dir created 
TRACE::2024-03-31.11:13:17::SCWSystem::Writing the bif 
TRACE::2024-03-31.11:13:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-31.11:13:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-31.11:13:17::SCWPlatform::Completed generating the platform
TRACE::2024-03-31.11:13:17::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:17::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:17::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:13:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:13:17::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:17::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:17::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:17::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:17::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:17::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:13:17::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-31.11:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:13:17::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:13:17::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:13:17::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"afad101558d81bc5afc9e62a439a7c18",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-31.11:13:17::SCWPlatform::updated the xpfm file.
TRACE::2024-03-31.11:14:02::SCWPlatform::Clearing the existing platform
TRACE::2024-03-31.11:14:02::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-31.11:14:02::SCWBDomain::clearing the fsbl build
TRACE::2024-03-31.11:14:02::SCWMssOS::Removing the swdes entry for  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:02::SCWMssOS::Removing the swdes entry for  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:02::SCWSystem::Clearing the domains completed.
TRACE::2024-03-31.11:14:02::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-31.11:14:02::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform:: Platform location is C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:02::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:02::SCWPlatform::Removing the HwDB with name C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:02::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWReader::Active system found as  EBAZ4205_1
TRACE::2024-03-31.11:14:13::SCWReader::Handling sysconfig EBAZ4205_1
TRACE::2024-03-31.11:14:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-31.11:14:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-31.11:14:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-31.11:14:13::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-31.11:14:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:14:13::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:13::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:13::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-03-31.11:14:13::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:14:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:14:13::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:14:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-31.11:14:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:13::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWReader::No isolation master present  
TRACE::2024-03-31.11:14:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-31.11:14:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-31.11:14:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:13::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:13::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:13::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:13::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-31.11:14:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:14:14::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:14::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:14:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:14:14::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:14:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-31.11:14:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-31.11:14:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:14::SCWReader::No isolation master present  
TRACE::2024-03-31.11:14:14::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:14::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:14::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:14::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::In reload Mss file.
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:15::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:15::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-03-31.11:14:15::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-31.11:14:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:14:15::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:15::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:15::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:15::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:15::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:15::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:15::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-03-31.11:14:15::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:14:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:14:15::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:15::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:15::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:14:15::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:15::SCWMssOS::Removing the swdes entry for  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:14:25::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:25::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:25::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-03-31.11:14:25::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:25::SCWMssOS::In reload Mss file.
TRACE::2024-03-31.11:14:25::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:25::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:25::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-31.11:14:25::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:25::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:25::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:25::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-03-31.11:14:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:14:26::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:26::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:14:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:14:26::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:14:26::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:26::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:26::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:26::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:26::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:26::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-03-31.11:14:26::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:26::SCWMssOS::Removing the swdes entry for  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:46::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:46::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:46::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:46::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:46::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:46::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-31.11:14:46::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:46::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:46::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:46::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-03-31.11:14:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:14:46::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::In reload Mss file.
TRACE::2024-03-31.11:14:57::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:57::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:57::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-31.11:14:57::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-03-31.11:14:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:14:57::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:14:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:14:57::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:14:57::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:14:57::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:14:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:14:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:14:57::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-03-31.11:14:57::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:14:57::SCWMssOS::Removing the swdes entry for  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
LOG::2024-03-31.11:15:09::SCWPlatform::Started generating the artifacts platform EBAZ4205_1
TRACE::2024-03-31.11:15:09::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-31.11:15:09::SCWPlatform::Started generating the artifacts for system configuration EBAZ4205_1
LOG::2024-03-31.11:15:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-31.11:15:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-31.11:15:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-31.11:15:09::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-03-31.11:15:09::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:15:09::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:15:09::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:15:09::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:15:09::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:15:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:15:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:15:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:15:09::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:15:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-31.11:15:09::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:15:09::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:15:09::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:15:09::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-31.11:15:09::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:15:09::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:15:09::SCWBDomain::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-31.11:15:09::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-31.11:15:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-31.11:15:09::SCWBDomain::System Command Ran  C:&  cd  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-03-31.11:15:10::SCWBDomain::make: Entering directory 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zyn
TRACE::2024-03-31.11:15:10::SCWBDomain::q_fsbl_bsp'

TRACE::2024-03-31.11:15:10::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-03-31.11:15:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_7/src"

TRACE::2024-03-31.11:15:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:10::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-03-31.11:15:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-31.11:15:13::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-31.11:15:13::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-03-31.11:15:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-31.11:15:13::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-31.11:15:13::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-31.11:15:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:14::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-03-31.11:15:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-03-31.11:15:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:15::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-03-31.11:15:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:15:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:15:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-03-31.11:15:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:15:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:15:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-03-31.11:15:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:16::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_18/src"

TRACE::2024-03-31.11:15:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_18/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/nandps_v2_8/src"

TRACE::2024-03-31.11:15:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/nandps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-03-31.11:15:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-03-31.11:15:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-31.11:15:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-31.11:15:18::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-03-31.11:15:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-03-31.11:15:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:15:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:15:20::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-03-31.11:15:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:21::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-03-31.11:15:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-31.11:15:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-31.11:15:22::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-03-31.11:15:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:15:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:15:26::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-03-31.11:15:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:27::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-03-31.11:15:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:27::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-03-31.11:15:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-03-31.11:15:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:15:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:15:28::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:28::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-03-31.11:15:28::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2024-03-31.11:15:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_7/src"

TRACE::2024-03-31.11:15:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:28::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-03-31.11:15:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-31.11:15:28::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-31.11:15:28::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-03-31.11:15:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-31.11:15:28::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-31.11:15:28::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-31.11:15:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:28::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:15:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:15:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:15:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:15:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_18/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_18/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/nandps_v2_8/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/nandps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-03-31.11:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-03-31.11:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-31.11:15:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-31.11:15:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-03-31.11:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-03-31.11:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-03-31.11:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:15:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:15:31::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-03-31.11:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-31.11:15:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-31.11:15:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-03-31.11:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:15:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:15:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-03-31.11:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-03-31.11:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-03-31.11:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:15:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:15:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_7/src"

TRACE::2024-03-31.11:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:15:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:15:32::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-03-31.11:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-31.11:15:32::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-31.11:15:32::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-03-31.11:15:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-31.11:15:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-31.11:15:34::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-31.11:15:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:15:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:15:34::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-03-31.11:15:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:15:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:15:35::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-03-31.11:15:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:15:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:15:36::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-03-31.11:15:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:15:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:15:38::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-03-31.11:15:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:15:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:15:42::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-03-31.11:15:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:15:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:15:46::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_18/src"

TRACE::2024-03-31.11:15:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:15:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:15:47::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/nandps_v2_8/src"

TRACE::2024-03-31.11:15:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/nandps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:15:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:15:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-03-31.11:15:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:15:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:15:54::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-03-31.11:15:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:15:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:15:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-03-31.11:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:15:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:15:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:15:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-03-31.11:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-03-31.11:15:59::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-03-31.11:15:59::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-03-31.11:16:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:16:03::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:16:03::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-03-31.11:16:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:16:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:16:08::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-03-31.11:16:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:16:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:16:08::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-03-31.11:16:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:16:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:16:15::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-03-31.11:16:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:16:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:16:20::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:35::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-03-31.11:16:35::SCWBDomain::make --no-print-directory archive

TRACE::2024-03-31.11:16:35::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-03-31.11:16:35::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-03-31.11:16:35::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-03-31.11:16:35::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-03-31.11:16:35::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-03-31.11:16:35::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-03-31.11:16:35::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-03-31.11:16:35::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-03-31.11:16:35::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcanps.o ps7_cortexa9_0/lib/xcanps_g.o
TRACE::2024-03-31.11:16:35::SCWBDomain:: ps7_cortexa9_0/lib/xcanps_hw.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xcanps
TRACE::2024-03-31.11:16:35::SCWBDomain::_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xd
TRACE::2024-03-31.11:16:35::SCWBDomain::evcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_corte
TRACE::2024-03-31.11:16:35::SCWBDomain::xa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortex
TRACE::2024-03-31.11:16:35::SCWBDomain::a9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o p
TRACE::2024-03-31.11:16:35::SCWBDomain::s7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sini
TRACE::2024-03-31.11:16:35::SCWBDomain::t.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps
TRACE::2024-03-31.11:16:35::SCWBDomain::7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o 
TRACE::2024-03-31.11:16:35::SCWBDomain::ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-03-31.11:16:35::SCWBDomain::ops_sinit.o ps7_cortexa9_0/lib/xiicps.o ps7_cortexa9_0/lib/xiicps_g.o ps7_cortexa9_0/lib/xiicps_hw.o ps7_cortexa9_0/lib/xiicps_
TRACE::2024-03-31.11:16:35::SCWBDomain::intr.o ps7_cortexa9_0/lib/xiicps_master.o ps7_cortexa9_0/lib/xiicps_options.o ps7_cortexa9_0/lib/xiicps_selftest.o ps7_cortexa9
TRACE::2024-03-31.11:16:35::SCWBDomain::_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xiicps_xfer.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cort
TRACE::2024-03-31.11:16:35::SCWBDomain::exa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7
TRACE::2024-03-31.11:16:35::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.
TRACE::2024-03-31.11:16:35::SCWBDomain::o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib
TRACE::2024-03-31.11:16:35::SCWBDomain::/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/
TRACE::2024-03-31.11:16:35::SCWBDomain::lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xnandps.o ps7_cortexa9_0/lib/xnandps_bbm.o ps7_cort
TRACE::2024-03-31.11:16:35::SCWBDomain::exa9_0/lib/xnandps_g.o ps7_cortexa9_0/lib/xnandps_onfi.o ps7_cortexa9_0/lib/xnandps_sinit.o ps7_cortexa9_0/lib/xplatform_info.o
TRACE::2024-03-31.11:16:35::SCWBDomain:: ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7
TRACE::2024-03-31.11:16:35::SCWBDomain::_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic
TRACE::2024-03-31.11:16:35::SCWBDomain::_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0
TRACE::2024-03-31.11:16:35::SCWBDomain::/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_co
TRACE::2024-03-31.11:16:35::SCWBDomain::rtexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortex
TRACE::2024-03-31.11:16:35::SCWBDomain::a9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_corte
TRACE::2024-03-31.11:16:35::SCWBDomain::xa9_0/lib/xspips_g.o ps7_cortexa9_0/lib/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps
TRACE::2024-03-31.11:16:35::SCWBDomain::7_cortexa9_0/lib/xspips_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_co
TRACE::2024-03-31.11:16:35::SCWBDomain::rtexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_sel
TRACE::2024-03-31.11:16:35::SCWBDomain::ftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-03-31.11:16:41::SCWBDomain::'Finished building libraries'

TRACE::2024-03-31.11:16:41::SCWBDomain::make: Leaving directory 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq
TRACE::2024-03-31.11:16:41::SCWBDomain::_fsbl_bsp'

TRACE::2024-03-31.11:16:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-03-31.11:16:42::SCWBDomain::exa9_0/include -I.

TRACE::2024-03-31.11:16:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-31.11:16:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-31.11:16:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-03-31.11:16:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-03-31.11:16:43::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-03-31.11:16:43::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-31.11:16:43::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-03-31.11:16:43::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-03-31.11:16:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-03-31.11:16:44::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-31.11:16:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-31.11:16:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-31.11:16:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-03-31.11:16:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-03-31.11:16:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-31.11:16:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-31.11:16:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-03-31.11:16:48::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-31.11:16:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-31.11:16:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-31.11:16:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-03-31.11:16:49::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-31.11:16:49::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-03-31.11:16:49::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-03-31.11:16:49::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-03-31.11:16:49::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                         -Wl,--gc-sections -Lzynq_fsbl
TRACE::2024-03-31.11:16:49::SCWBDomain::_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-03-31.11:16:51::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-31.11:16:51::SCWSystem::Not a boot domain 
LOG::2024-03-31.11:16:51::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-31.11:16:51::SCWDomain::Generating domain artifcats
TRACE::2024-03-31.11:16:51::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-31.11:16:51::SCWMssOS::Copying the qemu file from  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt To C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/sw/EBAZ4205_1/qemu/
TRACE::2024-03-31.11:16:51::SCWMssOS::Copying the qemu file from  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt To C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/sw/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-31.11:16:51::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-31.11:16:51::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:16:51::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:16:51::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:16:51::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:16:51::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:16:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:16:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:16:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:16:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:16:51::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:16:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:16:51::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:16:51::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:16:51::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:16:51::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-31.11:16:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:16:51::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:16:51::SCWMssOS::Completed writing the mss file at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-31.11:16:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:16:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-31.11:16:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-31.11:16:51::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-03-31.11:16:51::SCWMssOS::doing bsp build ... 
TRACE::2024-03-31.11:16:51::SCWMssOS::System Command Ran  C: & cd  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-03-31.11:16:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-31.11:16:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-31.11:16:51::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-03-31.11:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_7/src"

TRACE::2024-03-31.11:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-03-31.11:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:16:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:16:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-31.11:16:53::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-31.11:16:53::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-03-31.11:16:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-31.11:16:54::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-31.11:16:54::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-31.11:16:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:16:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:16:54::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-03-31.11:16:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:16:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:16:54::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-03-31.11:16:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:16:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:16:54::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-03-31.11:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:16:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:16:55::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-03-31.11:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:16:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:16:55::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-03-31.11:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:16:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:16:55::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_18/src"

TRACE::2024-03-31.11:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_18/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:16:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:16:55::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/nandps_v2_8/src"

TRACE::2024-03-31.11:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/nandps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:16:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:16:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-03-31.11:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:16:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:16:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-03-31.11:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-31.11:16:56::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-31.11:16:56::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-03-31.11:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:16:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:16:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-03-31.11:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:16:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:16:56::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-03-31.11:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:16:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:16:56::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-03-31.11:16:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-31.11:16:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-31.11:16:57::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-03-31.11:16:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:16:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:16:57::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:16:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-03-31.11:16:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-31.11:16:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-31.11:16:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_7/src"

TRACE::2024-03-31.11:17:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:17:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:17:04::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-03-31.11:17:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-31.11:17:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-31.11:17:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-03-31.11:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-31.11:17:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-31.11:17:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-31.11:17:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:17:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:17:08::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-03-31.11:17:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:17:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:17:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-03-31.11:17:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:17:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:17:08::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-03-31.11:17:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:17:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:17:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-03-31.11:17:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:17:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:17:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-03-31.11:17:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:17:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:17:19::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_18/src"

TRACE::2024-03-31.11:17:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:17:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:17:19::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/nandps_v2_8/src"

TRACE::2024-03-31.11:17:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/nandps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:17:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:17:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-03-31.11:17:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:17:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:17:27::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-03-31.11:17:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-31.11:17:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-31.11:17:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-03-31.11:17:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:17:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:17:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-03-31.11:17:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-03-31.11:17:35::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-03-31.11:17:35::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-03-31.11:17:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-31.11:17:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-31.11:17:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-03-31.11:17:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-31.11:17:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-31.11:17:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-03-31.11:17:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-31.11:17:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-31.11:17:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:17:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-03-31.11:17:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-31.11:17:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-31.11:17:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-31.11:18:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-31.11:18:04::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-31.11:18:04::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-03-31.11:18:04::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-03-31.11:18:04::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-03-31.11:18:04::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-03-31.11:18:04::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-03-31.11:18:04::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-03-31.11:18:04::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-03-31.11:18:04::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-03-31.11:18:04::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcanps.o ps7_cortexa9_0/lib/xcanps_g.o
TRACE::2024-03-31.11:18:04::SCWMssOS:: ps7_cortexa9_0/lib/xcanps_hw.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xcanps
TRACE::2024-03-31.11:18:04::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xd
TRACE::2024-03-31.11:18:04::SCWMssOS::evcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_corte
TRACE::2024-03-31.11:18:04::SCWMssOS::xa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortex
TRACE::2024-03-31.11:18:04::SCWMssOS::a9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o p
TRACE::2024-03-31.11:18:04::SCWMssOS::s7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sini
TRACE::2024-03-31.11:18:04::SCWMssOS::t.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps
TRACE::2024-03-31.11:18:04::SCWMssOS::7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o 
TRACE::2024-03-31.11:18:04::SCWMssOS::ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-03-31.11:18:04::SCWMssOS::ops_sinit.o ps7_cortexa9_0/lib/xiicps.o ps7_cortexa9_0/lib/xiicps_g.o ps7_cortexa9_0/lib/xiicps_hw.o ps7_cortexa9_0/lib/xiicps_
TRACE::2024-03-31.11:18:04::SCWMssOS::intr.o ps7_cortexa9_0/lib/xiicps_master.o ps7_cortexa9_0/lib/xiicps_options.o ps7_cortexa9_0/lib/xiicps_selftest.o ps7_cortexa9
TRACE::2024-03-31.11:18:04::SCWMssOS::_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xiicps_xfer.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cort
TRACE::2024-03-31.11:18:04::SCWMssOS::exa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7
TRACE::2024-03-31.11:18:04::SCWMssOS::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.
TRACE::2024-03-31.11:18:04::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib
TRACE::2024-03-31.11:18:04::SCWMssOS::/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/
TRACE::2024-03-31.11:18:04::SCWMssOS::lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xnandps.o ps7_cortexa9_0/lib/xnandps_bbm.o ps7_cort
TRACE::2024-03-31.11:18:04::SCWMssOS::exa9_0/lib/xnandps_g.o ps7_cortexa9_0/lib/xnandps_onfi.o ps7_cortexa9_0/lib/xnandps_sinit.o ps7_cortexa9_0/lib/xplatform_info.o
TRACE::2024-03-31.11:18:04::SCWMssOS:: ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7
TRACE::2024-03-31.11:18:04::SCWMssOS::_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic
TRACE::2024-03-31.11:18:04::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0
TRACE::2024-03-31.11:18:04::SCWMssOS::/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_co
TRACE::2024-03-31.11:18:04::SCWMssOS::rtexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortex
TRACE::2024-03-31.11:18:04::SCWMssOS::a9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_corte
TRACE::2024-03-31.11:18:04::SCWMssOS::xa9_0/lib/xspips_g.o ps7_cortexa9_0/lib/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps
TRACE::2024-03-31.11:18:04::SCWMssOS::7_cortexa9_0/lib/xspips_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_co
TRACE::2024-03-31.11:18:04::SCWMssOS::rtexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_sel
TRACE::2024-03-31.11:18:04::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-03-31.11:18:07::SCWMssOS::'Finished building libraries'

TRACE::2024-03-31.11:18:11::SCWMssOS::Copying to export directory.
TRACE::2024-03-31.11:18:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-31.11:18:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-31.11:18:18::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-31.11:18:18::SCWSystem::Completed Processing the sysconfig EBAZ4205_1
LOG::2024-03-31.11:18:18::SCWPlatform::Completed generating the artifacts for system configuration EBAZ4205_1
TRACE::2024-03-31.11:18:18::SCWPlatform::Started preparing the platform 
TRACE::2024-03-31.11:18:18::SCWSystem::Writing the bif file for system config EBAZ4205_1
TRACE::2024-03-31.11:18:18::SCWSystem::dir created 
TRACE::2024-03-31.11:18:18::SCWSystem::Writing the bif 
TRACE::2024-03-31.11:18:18::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-31.11:18:18::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-31.11:18:18::SCWPlatform::Completed generating the platform
TRACE::2024-03-31.11:18:18::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:18:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:18:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:18:18::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:18:18::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:18:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:18:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:18:18::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:18:18::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:18:18::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:18:18::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:18:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:18:18::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-31.11:18:18::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:18:18::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:18:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:18:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:18:18::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:18:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:18:18::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:18:18::SCWWriter::formatted JSON is {
	"platformName":	"EBAZ4205_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EBAZ4205_1",
	"platHandOff":	"C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EBAZ4205_1",
	"systems":	[{
			"systemName":	"EBAZ4205_1",
			"systemDesc":	"EBAZ4205_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EBAZ4205_1",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8957bbd1577c9a6d179ee3548986b773",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/EBAZ4205_1/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"afad101558d81bc5afc9e62a439a7c18",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-31.11:18:18::SCWPlatform::updated the xpfm file.
TRACE::2024-03-31.11:18:33::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:33::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:33::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:33::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:18:33::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:18:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:18:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:18:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:18:33::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:18:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:18:33::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:18:35::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:35::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:35::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:35::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:18:35::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:18:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:18:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:18:35::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:18:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:18:35::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::In reload Mss file.
TRACE::2024-03-31.11:19:29::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:19:29::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:19:29::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:19:29::SCWMssOS::No sw design opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::mss exists loading the mss file  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::Opened the sw design from mss  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::Adding the swdes entry C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-31.11:19:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-31.11:19:29::SCWMssOS::Opened the sw design.  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::Saving the mss changes C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-31.11:19:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-31.11:19:29::SCWMssOS::Commit changes completed.
TRACE::2024-03-31.11:19:29::SCWPlatform::Trying to open the hw design at C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform::DSA given C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform::DSA absoulate path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform::DSA directory C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw
TRACE::2024-03-31.11:19:29::SCWPlatform:: Platform Path C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/hw/design_1_wrapper.xsa
TRACE::2024-03-31.11:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-03-31.11:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-31.11:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-31.11:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-31.11:19:29::SCWMssOS::Checking the sw design at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-31.11:19:29::SCWMssOS::Sw design exists and opened at  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-31.11:19:29::SCWMssOS::Removing the swdes entry for  C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
