<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: qspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">instance/qspi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="instance_2qspi_8h__dep__incl.gif" border="0" usemap="#aqspi_8hdep" alt=""/></div>
</div>
</div>
<p><a href="instance_2qspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4e7459b93c23f7fc0398d29ba89752b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a4e7459b93c23f7fc0398d29ba89752b1">REG_QSPI_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C000U)</td></tr>
<tr class="memdesc:a4e7459b93c23f7fc0398d29ba89752b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Control Register  <br /></td></tr>
<tr class="separator:a4e7459b93c23f7fc0398d29ba89752b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18b9fa026999c3131f420e00c5bc9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#ab18b9fa026999c3131f420e00c5bc9bf">REG_QSPI_IAR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C030U)</td></tr>
<tr class="memdesc:ab18b9fa026999c3131f420e00c5bc9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Instruction Address Register  <br /></td></tr>
<tr class="separator:ab18b9fa026999c3131f420e00c5bc9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ad6b4588c3aa88ed14e18264170f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#ad7ad6b4588c3aa88ed14e18264170f16">REG_QSPI_ICR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C034U)</td></tr>
<tr class="memdesc:ad7ad6b4588c3aa88ed14e18264170f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Instruction Code Register  <br /></td></tr>
<tr class="separator:ad7ad6b4588c3aa88ed14e18264170f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b38c496b0583cf03f517a91958594c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a08b38c496b0583cf03f517a91958594c">REG_QSPI_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C018U)</td></tr>
<tr class="memdesc:a08b38c496b0583cf03f517a91958594c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a08b38c496b0583cf03f517a91958594c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76163a75a8c6f71be90e35eb7bc1c11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a76163a75a8c6f71be90e35eb7bc1c11f">REG_QSPI_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C014U)</td></tr>
<tr class="memdesc:a76163a75a8c6f71be90e35eb7bc1c11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a76163a75a8c6f71be90e35eb7bc1c11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420a7a0ce544d41f6297c5f86062d604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a420a7a0ce544d41f6297c5f86062d604">REG_QSPI_IFR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C038U)</td></tr>
<tr class="memdesc:a420a7a0ce544d41f6297c5f86062d604"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Instruction Frame Register  <br /></td></tr>
<tr class="separator:a420a7a0ce544d41f6297c5f86062d604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b5e274ae3b9e7a59413c9e1e6378dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a53b5e274ae3b9e7a59413c9e1e6378dc">REG_QSPI_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C01CU)</td></tr>
<tr class="memdesc:a53b5e274ae3b9e7a59413c9e1e6378dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a53b5e274ae3b9e7a59413c9e1e6378dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c1d0f1300d20703e296072c43be0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a20c1d0f1300d20703e296072c43be0a7">REG_QSPI_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C004U)</td></tr>
<tr class="memdesc:a20c1d0f1300d20703e296072c43be0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Mode Register  <br /></td></tr>
<tr class="separator:a20c1d0f1300d20703e296072c43be0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f719c6bd46d8c46b5030bba7369f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#af1f719c6bd46d8c46b5030bba7369f7a">REG_QSPI_RDR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C008U)</td></tr>
<tr class="memdesc:af1f719c6bd46d8c46b5030bba7369f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Receive Data Register  <br /></td></tr>
<tr class="separator:af1f719c6bd46d8c46b5030bba7369f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848d4c5fb502de70a9ab84ff2d79a658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a848d4c5fb502de70a9ab84ff2d79a658">REG_QSPI_SCR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C020U)</td></tr>
<tr class="memdesc:a848d4c5fb502de70a9ab84ff2d79a658"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Serial Clock Register  <br /></td></tr>
<tr class="separator:a848d4c5fb502de70a9ab84ff2d79a658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1295ff7a1c4be02a1783a8ac3a3e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a1a1295ff7a1c4be02a1783a8ac3a3e9a">REG_QSPI_SKR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C044U)</td></tr>
<tr class="memdesc:a1a1295ff7a1c4be02a1783a8ac3a3e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Scrambling Key Register  <br /></td></tr>
<tr class="separator:a1a1295ff7a1c4be02a1783a8ac3a3e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce89a470636552b3ba05ebca0225aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#abce89a470636552b3ba05ebca0225aac">REG_QSPI_SMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C040U)</td></tr>
<tr class="memdesc:abce89a470636552b3ba05ebca0225aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Scrambling Mode Register  <br /></td></tr>
<tr class="separator:abce89a470636552b3ba05ebca0225aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07c4b53a206bf0b6cc9d5c10fbfa04a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#ac07c4b53a206bf0b6cc9d5c10fbfa04a">REG_QSPI_SR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C010U)</td></tr>
<tr class="memdesc:ac07c4b53a206bf0b6cc9d5c10fbfa04a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Status Register  <br /></td></tr>
<tr class="separator:ac07c4b53a206bf0b6cc9d5c10fbfa04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf5600c5340501b7cbb6da527851c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a9cf5600c5340501b7cbb6da527851c52">REG_QSPI_TDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C00CU)</td></tr>
<tr class="memdesc:a9cf5600c5340501b7cbb6da527851c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Transmit Data Register  <br /></td></tr>
<tr class="separator:a9cf5600c5340501b7cbb6da527851c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c379cd3e069c196b7b58d784a27e54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a0c379cd3e069c196b7b58d784a27e54e">REG_QSPI_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C0FCU)</td></tr>
<tr class="memdesc:a0c379cd3e069c196b7b58d784a27e54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Version Register  <br /></td></tr>
<tr class="separator:a0c379cd3e069c196b7b58d784a27e54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991b633f72c97756bf732a713c37081f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#a991b633f72c97756bf732a713c37081f">REG_QSPI_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C0E4U)</td></tr>
<tr class="memdesc:a991b633f72c97756bf732a713c37081f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a991b633f72c97756bf732a713c37081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac722451d0fd9e82f058dbd7856a94ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2qspi_8h.html#ac722451d0fd9e82f058dbd7856a94ea2">REG_QSPI_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C0E8U)</td></tr>
<tr class="memdesc:ac722451d0fd9e82f058dbd7856a94ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Write Protection Status Register  <br /></td></tr>
<tr class="separator:ac722451d0fd9e82f058dbd7856a94ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4e7459b93c23f7fc0398d29ba89752b1" name="a4e7459b93c23f7fc0398d29ba89752b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7459b93c23f7fc0398d29ba89752b1">&#9670;&#160;</a></span>REG_QSPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00058">58</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="ab18b9fa026999c3131f420e00c5bc9bf" name="ab18b9fa026999c3131f420e00c5bc9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18b9fa026999c3131f420e00c5bc9bf">&#9670;&#160;</a></span>REG_QSPI_IAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IAR&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Instruction Address Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00067">67</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="ad7ad6b4588c3aa88ed14e18264170f16" name="ad7ad6b4588c3aa88ed14e18264170f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ad6b4588c3aa88ed14e18264170f16">&#9670;&#160;</a></span>REG_QSPI_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_ICR&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Instruction Code Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00068">68</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a08b38c496b0583cf03f517a91958594c" name="a08b38c496b0583cf03f517a91958594c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b38c496b0583cf03f517a91958594c">&#9670;&#160;</a></span>REG_QSPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00064">64</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a76163a75a8c6f71be90e35eb7bc1c11f" name="a76163a75a8c6f71be90e35eb7bc1c11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76163a75a8c6f71be90e35eb7bc1c11f">&#9670;&#160;</a></span>REG_QSPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00063">63</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a420a7a0ce544d41f6297c5f86062d604" name="a420a7a0ce544d41f6297c5f86062d604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420a7a0ce544d41f6297c5f86062d604">&#9670;&#160;</a></span>REG_QSPI_IFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IFR&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Instruction Frame Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00069">69</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a53b5e274ae3b9e7a59413c9e1e6378dc" name="a53b5e274ae3b9e7a59413c9e1e6378dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b5e274ae3b9e7a59413c9e1e6378dc">&#9670;&#160;</a></span>REG_QSPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00065">65</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a20c1d0f1300d20703e296072c43be0a7" name="a20c1d0f1300d20703e296072c43be0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c1d0f1300d20703e296072c43be0a7">&#9670;&#160;</a></span>REG_QSPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00059">59</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="af1f719c6bd46d8c46b5030bba7369f7a" name="af1f719c6bd46d8c46b5030bba7369f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f719c6bd46d8c46b5030bba7369f7a">&#9670;&#160;</a></span>REG_QSPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_RDR&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00060">60</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a848d4c5fb502de70a9ab84ff2d79a658" name="a848d4c5fb502de70a9ab84ff2d79a658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848d4c5fb502de70a9ab84ff2d79a658">&#9670;&#160;</a></span>REG_QSPI_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SCR&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Serial Clock Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00066">66</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a1a1295ff7a1c4be02a1783a8ac3a3e9a" name="a1a1295ff7a1c4be02a1783a8ac3a3e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1295ff7a1c4be02a1783a8ac3a3e9a">&#9670;&#160;</a></span>REG_QSPI_SKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SKR&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Scrambling Key Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00071">71</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="abce89a470636552b3ba05ebca0225aac" name="abce89a470636552b3ba05ebca0225aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce89a470636552b3ba05ebca0225aac">&#9670;&#160;</a></span>REG_QSPI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Scrambling Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00070">70</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="ac07c4b53a206bf0b6cc9d5c10fbfa04a" name="ac07c4b53a206bf0b6cc9d5c10fbfa04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07c4b53a206bf0b6cc9d5c10fbfa04a">&#9670;&#160;</a></span>REG_QSPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SR&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00062">62</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a9cf5600c5340501b7cbb6da527851c52" name="a9cf5600c5340501b7cbb6da527851c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf5600c5340501b7cbb6da527851c52">&#9670;&#160;</a></span>REG_QSPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_TDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4007C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00061">61</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a0c379cd3e069c196b7b58d784a27e54e" name="a0c379cd3e069c196b7b58d784a27e54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c379cd3e069c196b7b58d784a27e54e">&#9670;&#160;</a></span>REG_QSPI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C0FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Version Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00074">74</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="a991b633f72c97756bf732a713c37081f" name="a991b633f72c97756bf732a713c37081f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991b633f72c97756bf732a713c37081f">&#9670;&#160;</a></span>REG_QSPI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4007C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00072">72</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
<a id="ac722451d0fd9e82f058dbd7856a94ea2" name="ac722451d0fd9e82f058dbd7856a94ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac722451d0fd9e82f058dbd7856a94ea2">&#9670;&#160;</a></span>REG_QSPI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x4007C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2qspi_8h_source.html#l00073">73</a> of file <a class="el" href="instance_2qspi_8h_source.html">instance/qspi.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
