// Seed: 2764707290
module module_0;
  wire id_1 = id_1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    inout tri id_10,
    output wor id_11,
    output tri1 id_12
);
  for (id_14 = id_1; 1 ^ id_9 >= 1; id_5 = id_9) begin : LABEL_0
    always begin : LABEL_0
      id_0 = 1;
    end
  end
  module_0 modCall_1 ();
  id_15 :
  assert property (@(posedge 1) 1)
  else $display(1'b0 - id_4, id_6, 1'b0, 1);
  timeprecision 1ps;
endmodule
