// Seed: 3871152640
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4,
    input  id_5
);
  assign id_2 = id_1;
  logic id_6 = 1;
  type_8(
      id_2, id_0
  );
endmodule
