序列11检测

1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity seq_11 is
port(
x,clk,clr: in std_logic;
z: out std_logic
);
end seq_11;

architecture Behavioral of seq_11 is
type main_state is(s0,s1,s2);
signal  current_state,next_state: main_state;
begin
process(clk,clr)
begin
if(clr='1') then
    current_state<=s0;
elsif (clk'event and clk='1') then
    current_state<=next_state;
end if;
end process;
process(current_state,x)
begin
case current_state is
when s0 =>
    if x='0'then
        next_state<=s0;
    else
        next_state<=s1;
    end if;
    z<='0';
when s1=>
    if x='0'then
        next_state<=s0;
    else
        next_state<=s2;
    end if;
    z<='0';
when s2=>
    if x='0'then
        next_state<=s0;
    else
        next_state<=s1;
    end if;
    z<='1';
when others=>
    null;
end case;
end process;
end Behavioral;

```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221104094228.png)

3.tb测试

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity seq_11_testbench is
end seq_11_testbench;
architecture Behavioral of seq_11_testbench is
component seq_11
port(
x,clk,clr: in std_logic;
z: out std_logic
);
end component;
signal x,clk,clr: std_logic:='0';signal z: std_logic:='0';
begin
u0: seq_11 port map(
x=>x,clk=>clk,clr=>clr,z=>z);
process
begin
wait for 10ns;clk<=not clk;
end process;
process
begin 
clr<='1';
wait for 10ns;clr<='0';wait ;
end process;
process
begin
wait for 20ns;x<='1';
wait for 20ns;x<='0';
wait for 20ns;x<='1';
wait for 20ns;x<='1';
wait for 20ns;x<='1';
wait for 20ns;x<='1';
wait for 20ns;x<='0';
end process;
end Behavioral;
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221104094147.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221104094321.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221104094341.png)