[Library]
others = $MODEL_TECH/../modelsim.ini
RTG4 = /home/hagen/microchip/Libero_SoC_2025.2/Libero_SoC/Designer/lib/modelsimpro/precompiled/vlog/rtg4
syncad_vhdl_lib = /home/hagen/microchip/Libero_SoC_2025.2/Libero_SoC/Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
