`timescale 1ns / 1ps
// Using data flow modeling 
module BCD_to_7Segmant_decoder(
        input A, B, C, D,
        output [6:0] seg
    );
    
    assign seg[0] = C | A | (!(B ^ D));
    assign seg[1] = ~B | (!(C ^ D));
    assign seg[2] = B | ~C | D;
    assign seg[3] = A | (~B & C) | (C & ~D) | (B & C & ~D) | (~B & ~D);
    assign seg[4] = (C & ~D) | (~B & ~D);
    assign seg[5] = A | (B & ~D) | (B & ~C) | (~C & ~D);
    assign seg[6] = A | (C & ~D) | (B ^ C);
    
endmodule
