// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of vgch_suba
//
// Generated
//  by:  wig
//  on:  Fri Jul  7 06:44:20 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bugver.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: vgch_suba.v,v 1.2 2006/07/10 07:30:09 wig Exp $
// $Date: 2006/07/10 07:30:09 $
// $Log: vgch_suba.v,v $
// Revision 1.2  2006/07/10 07:30:09  wig
// Updated more testcasess.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of vgch_suba
//

// No user `defines in this module


module vgch_suba
//
// Generated Module vgch_suba_i
//
	(
	);

// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for cgu_i
		cgu cgu_i (

		);
		// End of Generated Instance Port Map for cgu_i

		// Generated Instance Port Map for tmu_i
		tmu tmu_i (

		);
		// End of Generated Instance Port Map for tmu_i



endmodule
//
// End of Generated Module rtl of vgch_suba
//

//
//!End of Module/s
// --------------------------------------------------------------
