--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Stache\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o
pong_top.twr pong_top.pcf -ucf Nexys3_master.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.065ns.
--------------------------------------------------------------------------------

Paths for end point state_reg_FSM_FFd2 (SLICE_X9Y18.B4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd2 (FF)
  Destination:          state_reg_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.030ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd2 to state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2
    SLICE_X19Y29.D4      net (fanout=34)       1.899   state_reg_FSM_FFd2
    SLICE_X19Y29.D       Tilo                  0.259   graph_unit/bar_y_reg<3>
                                                       state_reg__n0117<0>1
    SLICE_X9Y22.A4       net (fanout=9)        1.613   gra_still
    SLICE_X9Y22.A        Tilo                  0.259   _n0108_inv
                                                       graph_unit/Mmux_hit11
    SLICE_X9Y18.C4       net (fanout=11)       0.701   hit
    SLICE_X9Y18.C        Tilo                  0.259   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In_SW0
    SLICE_X9Y18.B4       net (fanout=1)        0.327   N0
    SLICE_X9Y18.CLK      Tas                   0.322   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In
                                                       state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.030ns (1.490ns logic, 4.540ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd1 (FF)
  Destination:          state_reg_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd1 to state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.AQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1
    SLICE_X19Y29.D3      net (fanout=33)       1.830   state_reg_FSM_FFd1
    SLICE_X19Y29.D       Tilo                  0.259   graph_unit/bar_y_reg<3>
                                                       state_reg__n0117<0>1
    SLICE_X9Y22.A4       net (fanout=9)        1.613   gra_still
    SLICE_X9Y22.A        Tilo                  0.259   _n0108_inv
                                                       graph_unit/Mmux_hit11
    SLICE_X9Y18.C4       net (fanout=11)       0.701   hit
    SLICE_X9Y18.C        Tilo                  0.259   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In_SW0
    SLICE_X9Y18.B4       net (fanout=1)        0.327   N0
    SLICE_X9Y18.CLK      Tas                   0.322   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In
                                                       state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.490ns logic, 4.471ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ball_reg_0 (FF)
  Destination:          state_reg_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.270 - 0.277)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ball_reg_0 to state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.CQ      Tcko                  0.391   ball_reg<1>
                                                       ball_reg_0
    SLICE_X9Y18.C5       net (fanout=4)        0.677   ball_reg<0>
    SLICE_X9Y18.C        Tilo                  0.259   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In_SW0
    SLICE_X9Y18.B4       net (fanout=1)        0.327   N0
    SLICE_X9Y18.CLK      Tas                   0.322   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In
                                                       state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (0.972ns logic, 1.004ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point ball_reg_0 (SLICE_X11Y21.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd2 (FF)
  Destination:          ball_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.263 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd2 to ball_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2
    SLICE_X19Y29.D4      net (fanout=34)       1.899   state_reg_FSM_FFd2
    SLICE_X19Y29.D       Tilo                  0.259   graph_unit/bar_y_reg<3>
                                                       state_reg__n0117<0>1
    SLICE_X9Y22.A4       net (fanout=9)        1.613   gra_still
    SLICE_X9Y22.A        Tilo                  0.259   _n0108_inv
                                                       graph_unit/Mmux_hit11
    SLICE_X9Y22.C2       net (fanout=11)       0.440   hit
    SLICE_X9Y22.C        Tilo                  0.259   _n0108_inv
                                                       _n0108_inv1
    SLICE_X11Y21.CE      net (fanout=1)        0.464   _n0108_inv
    SLICE_X11Y21.CLK     Tceck                 0.340   ball_reg<1>
                                                       ball_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (1.508ns logic, 4.416ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd1 (FF)
  Destination:          ball_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.263 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd1 to ball_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.AQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1
    SLICE_X19Y29.D3      net (fanout=33)       1.830   state_reg_FSM_FFd1
    SLICE_X19Y29.D       Tilo                  0.259   graph_unit/bar_y_reg<3>
                                                       state_reg__n0117<0>1
    SLICE_X9Y22.A4       net (fanout=9)        1.613   gra_still
    SLICE_X9Y22.A        Tilo                  0.259   _n0108_inv
                                                       graph_unit/Mmux_hit11
    SLICE_X9Y22.C2       net (fanout=11)       0.440   hit
    SLICE_X9Y22.C        Tilo                  0.259   _n0108_inv
                                                       _n0108_inv1
    SLICE_X11Y21.CE      net (fanout=1)        0.464   _n0108_inv
    SLICE_X11Y21.CLK     Tceck                 0.340   ball_reg<1>
                                                       ball_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (1.508ns logic, 4.347ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd1 (FF)
  Destination:          ball_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.263 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd1 to ball_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.AQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1
    SLICE_X9Y24.A6       net (fanout=33)       0.815   state_reg_FSM_FFd1
    SLICE_X9Y24.A        Tilo                  0.259   timer_unit/Mcount_timer_reg2
                                                       graph_unit/Mmux_miss11
    SLICE_X9Y24.C2       net (fanout=1)        0.427   graph_unit/Mmux_miss1
    SLICE_X9Y24.C        Tilo                  0.259   timer_unit/Mcount_timer_reg2
                                                       graph_unit/Mmux_miss13
    SLICE_X9Y22.C4       net (fanout=11)       0.683   miss
    SLICE_X9Y22.C        Tilo                  0.259   _n0108_inv
                                                       _n0108_inv1
    SLICE_X11Y21.CE      net (fanout=1)        0.464   _n0108_inv
    SLICE_X11Y21.CLK     Tceck                 0.340   ball_reg<1>
                                                       ball_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (1.508ns logic, 2.389ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point ball_reg_1 (SLICE_X11Y21.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd2 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.263 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd2 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2
    SLICE_X19Y29.D4      net (fanout=34)       1.899   state_reg_FSM_FFd2
    SLICE_X19Y29.D       Tilo                  0.259   graph_unit/bar_y_reg<3>
                                                       state_reg__n0117<0>1
    SLICE_X9Y22.A4       net (fanout=9)        1.613   gra_still
    SLICE_X9Y22.A        Tilo                  0.259   _n0108_inv
                                                       graph_unit/Mmux_hit11
    SLICE_X9Y22.C2       net (fanout=11)       0.440   hit
    SLICE_X9Y22.C        Tilo                  0.259   _n0108_inv
                                                       _n0108_inv1
    SLICE_X11Y21.CE      net (fanout=1)        0.464   _n0108_inv
    SLICE_X11Y21.CLK     Tceck                 0.316   ball_reg<1>
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (1.484ns logic, 4.416ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd1 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.263 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd1 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.AQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1
    SLICE_X19Y29.D3      net (fanout=33)       1.830   state_reg_FSM_FFd1
    SLICE_X19Y29.D       Tilo                  0.259   graph_unit/bar_y_reg<3>
                                                       state_reg__n0117<0>1
    SLICE_X9Y22.A4       net (fanout=9)        1.613   gra_still
    SLICE_X9Y22.A        Tilo                  0.259   _n0108_inv
                                                       graph_unit/Mmux_hit11
    SLICE_X9Y22.C2       net (fanout=11)       0.440   hit
    SLICE_X9Y22.C        Tilo                  0.259   _n0108_inv
                                                       _n0108_inv1
    SLICE_X11Y21.CE      net (fanout=1)        0.464   _n0108_inv
    SLICE_X11Y21.CLK     Tceck                 0.316   ball_reg<1>
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.484ns logic, 4.347ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_reg_FSM_FFd1 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.263 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_reg_FSM_FFd1 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.AQ       Tcko                  0.391   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1
    SLICE_X9Y24.A6       net (fanout=33)       0.815   state_reg_FSM_FFd1
    SLICE_X9Y24.A        Tilo                  0.259   timer_unit/Mcount_timer_reg2
                                                       graph_unit/Mmux_miss11
    SLICE_X9Y24.C2       net (fanout=1)        0.427   graph_unit/Mmux_miss1
    SLICE_X9Y24.C        Tilo                  0.259   timer_unit/Mcount_timer_reg2
                                                       graph_unit/Mmux_miss13
    SLICE_X9Y22.C4       net (fanout=11)       0.683   miss
    SLICE_X9Y22.C        Tilo                  0.259   _n0108_inv
                                                       _n0108_inv1
    SLICE_X11Y21.CE      net (fanout=1)        0.464   _n0108_inv
    SLICE_X11Y21.CLK     Tceck                 0.316   ball_reg<1>
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.484ns logic, 2.389ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point master_clk (SLICE_X13Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               master_clk (FF)
  Destination:          master_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: master_clk to master_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.198   master_clk
                                                       master_clk
    SLICE_X13Y33.A6      net (fanout=2)        0.021   master_clk
    SLICE_X13Y33.CLK     Tah         (-Th)    -0.215   master_clk
                                                       Mcount_master_clk_xor<0>11_INV_0
                                                       master_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point ball_reg_1 (SLICE_X11Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ball_reg_1 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ball_reg_1 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.DQ      Tcko                  0.198   ball_reg<1>
                                                       ball_reg_1
    SLICE_X11Y21.D6      net (fanout=3)        0.034   ball_reg<1>
    SLICE_X11Y21.CLK     Tah         (-Th)    -0.215   ball_reg<1>
                                                       _n0098<1>1
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point ball_reg_0 (SLICE_X11Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ball_reg_0 (FF)
  Destination:          ball_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ball_reg_0 to ball_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.CQ      Tcko                  0.198   ball_reg<1>
                                                       ball_reg_0
    SLICE_X11Y21.C5      net (fanout=4)        0.074   ball_reg<0>
    SLICE_X11Y21.CLK     Tah         (-Th)    -0.215   ball_reg<1>
                                                       _n0098<0>1
                                                       ball_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.413ns logic, 0.074ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X12Y42.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: rgb_reg<2>/SR
  Logical resource: rgb_reg_2/SR
  Location pin: SLICE_X12Y44.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.065|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41 paths, 0 nets, and 44 connections

Design statistics:
   Minimum period:   6.065ns{1}   (Maximum frequency: 164.880MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 13 16:15:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



