
---------- Begin Simulation Statistics ----------
final_tick                                91589489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861852                       # Number of bytes of host memory used
host_op_rate                                   231073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   440.66                       # Real time elapsed on the host
host_tick_rate                              207843937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101825745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091589                       # Number of seconds simulated
sim_ticks                                 91589489000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.925593                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9110578                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9117362                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 31                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1357906                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          14358933                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                113                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             207                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               94                       # Number of indirect misses.
system.cpu.branchPred.lookups                18287160                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  645763                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101825745                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.831790                       # CPI: cycles per instruction
system.cpu.discardedOps                       1865683                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           53769856                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          26722767                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10543285                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                159                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23985434                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.545914                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        183178978                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   9      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                64640826     63.48%     63.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                    133      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     29      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     34      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     36      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    26      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               26916802     26.43%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10267847     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101825745                       # Class of committed instruction
system.cpu.tickCycles                       159193544                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1242413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2486104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            322                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              42082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        85130                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13636                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89699                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89699                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42082                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       362335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13882304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13882304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131788                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131788    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131788                       # Request fanout histogram
system.membus.reqLayer0.occupancy           599455000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          712999500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            835260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          518436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408424                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           741                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       834519                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3727826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3729795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    126745024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126823616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99088                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5448320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1342779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000241                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1342456     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    323      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1342779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1980987000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1864418000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1111500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   94                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1111809                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1111903                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  94                       # number of overall hits
system.l2.overall_hits::.cpu.data             1111809                       # number of overall hits
system.l2.overall_hits::total                 1111903                       # number of overall hits
system.l2.demand_misses::.cpu.inst                647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             131134                       # number of demand (read+write) misses
system.l2.demand_misses::total                 131781                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               647                       # number of overall misses
system.l2.overall_misses::.cpu.data            131134                       # number of overall misses
system.l2.overall_misses::total                131781                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50078500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11347877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11397955500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50078500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11347877000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11397955500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1242943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1243684                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1242943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1243684                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.105503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105960                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.105503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105960                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77401.081917                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86536.497018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86491.645230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77401.081917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86536.497018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86491.645230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               85130                       # number of writebacks
system.l2.writebacks::total                     85130                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        131134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       131134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           131781                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43608500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10036537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10080145500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43608500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10036537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10080145500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.105503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.105503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105960                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67401.081917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76536.497018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76491.645230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67401.081917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76536.497018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76491.645230                       # average overall mshr miss latency
system.l2.replacements                          99088                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       737448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           737448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       737448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       737448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              487                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          487                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          487                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            318725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                318725                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           89699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89699                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7954887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7954887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        408424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            408424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.219622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.219622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88684.232823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88684.232823                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        89699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7057897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7057897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.219622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.219622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78684.232823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78684.232823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77401.081917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77401.081917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43608500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43608500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67401.081917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67401.081917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        793084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            793084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        41435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3392990000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3392990000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       834519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        834519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81887.052009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81887.052009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2978640000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2978640000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.049651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71887.052009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71887.052009                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       134000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       134000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19142.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19142.857143                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28205.378902                       # Cycle average of tags in use
system.l2.tags.total_refs                     2486096                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.854629                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.201749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       135.036181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28059.140973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.856297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.860760                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27003                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20020680                       # Number of tag accesses
system.l2.tags.data_accesses                 20020680                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          41408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8392576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8433984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5448320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5448320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          131134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        85130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            452104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          91632523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92084628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       452104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           452104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       59486302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59486302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       59486302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           452104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         91632523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151570930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     85130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    131034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003702431750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4952                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4952                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              366352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80280                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      85130                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131781                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    85130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    100                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5304                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2188530750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  658405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4657549500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16619.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35369.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31452                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131781                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                85130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  117570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       118585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.001509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.388974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.665132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        87763     74.01%     74.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19615     16.54%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5193      4.38%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1731      1.46%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1587      1.34%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          517      0.44%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          391      0.33%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          524      0.44%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1264      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       118585                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.590468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.971783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.506085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4826     97.46%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           28      0.57%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           92      1.86%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4952                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.186995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.152242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.092458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2167     43.76%     43.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.90%     45.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2298     46.41%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              384      7.75%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4952                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8427584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5447040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8433984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5448320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        92.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     92.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   91426776000                       # Total gap between requests
system.mem_ctrls.avgGap                     421494.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8386176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5447040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 452104.280219316424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 91562646.451712384820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59472326.567953668535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       131134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        85130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17112500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4640437000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2159377654000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26449.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35386.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25365648.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            421481340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            224022645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           468341160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          219840300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7229395680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15969478530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21722382240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46254941895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.024566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56312577500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3058120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32218791500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            425215560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            226007430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           471861180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224433900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7229395680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16102127790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21610677600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46289719140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.404273                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56020702750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3058120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32510666250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     33183062                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33183062                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33183062                       # number of overall hits
system.cpu.icache.overall_hits::total        33183062                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          741                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            741                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          741                       # number of overall misses
system.cpu.icache.overall_misses::total           741                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52919500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52919500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52919500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52919500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33183803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33183803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33183803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33183803                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71416.329285                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71416.329285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71416.329285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71416.329285                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          487                       # number of writebacks
system.cpu.icache.writebacks::total               487                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          741                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          741                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          741                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          741                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52178500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52178500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70416.329285                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70416.329285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70416.329285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70416.329285                       # average overall mshr miss latency
system.cpu.icache.replacements                    487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33183062                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33183062                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          741                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           741                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52919500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52919500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33183803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33183803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71416.329285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71416.329285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70416.329285                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70416.329285                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.095862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33183803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               741                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44782.460189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.095862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          66368347                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         66368347                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36050570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36050570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36050689                       # number of overall hits
system.cpu.dcache.overall_hits::total        36050689                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1282856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1282856                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1282859                       # number of overall misses
system.cpu.dcache.overall_misses::total       1282859                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28675768500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28675768500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28675768500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28675768500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37333426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37333426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37333548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37333548                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034362                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034362                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034362                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22353.068856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22353.068856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22353.016582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22353.016582                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       737448                       # number of writebacks
system.cpu.dcache.writebacks::total            737448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39909                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39909                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1242947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1242947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1242950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1242950                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24933352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24933352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24933818500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24933818500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033293                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20059.867396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20059.867396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20060.194296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20060.194296                       # average overall mshr miss latency
system.cpu.dcache.replacements                1241926                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26232619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26232619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       834690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        834690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13838311500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13838311500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     27067309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27067309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16578.983215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16578.983215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       834516                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       834516                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13000495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13000495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15578.485014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15578.485014                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9817951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9817951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14837235500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14837235500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10266110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10266110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33107.079184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33107.079184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        39735                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        39735                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       408424                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       408424                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11932642500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11932642500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29216.310746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29216.310746                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       466500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       466500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       155500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       155500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.999874                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37293711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1242950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.004192                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.999874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75910190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75910190                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91589489000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
