Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  8 17:27:09 2020
| Host         : DESKTOP-B3USB5J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: clkDIv/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[16] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[17] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[18] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[19] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[20] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[21] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[22] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[23] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[24] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_4/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_5/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_6/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_7/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1364 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.862        0.000                      0                  105        0.104        0.000                      0                  105        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.862        0.000                      0                  105        0.104        0.000                      0                  105        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.155ns (46.361%)  route 2.493ns (53.639%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664     9.730    SSG_DISP/CathMod/clear
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.155ns (46.361%)  route 2.493ns (53.639%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664     9.730    SSG_DISP/CathMod/clear
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.155ns (46.361%)  route 2.493ns (53.639%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664     9.730    SSG_DISP/CathMod/clear
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.155ns (46.361%)  route 2.493ns (53.639%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.664     9.730    SSG_DISP/CathMod/clear
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[9]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.155ns (46.451%)  route 2.484ns (53.549%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.655     9.721    SSG_DISP/CathMod/clear
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.155ns (46.451%)  route 2.484ns (53.549%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.655     9.721    SSG_DISP/CathMod/clear
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.155ns (46.451%)  route 2.484ns (53.549%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.655     9.721    SSG_DISP/CathMod/clear
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.155ns (46.451%)  route 2.484ns (53.549%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.560     5.081    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.025    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.832     8.180    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.306     8.486 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.456     8.942    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.655     9.721    SSG_DISP/CathMod/clear
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.058ns (23.198%)  route 3.503ns (76.802%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.375    clkDIv/div_cnt[4]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.093    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.243 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.191    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.519 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.127     9.646    clkDIv/sclk_0
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.445    14.786    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkDIv/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.058ns (23.198%)  route 3.503ns (76.802%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clkDIv/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clkDIv/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.375    clkDIv/div_cnt[4]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.499 f  clkDIv/div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.093    clkDIv/div_cnt[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.243 f  clkDIv/div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.191    clkDIv/div_cnt[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.519 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.127     9.646    clkDIv/sclk_0
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.445    14.786    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkDIv/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  4.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clkDIv/div_cnt[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clkDIv/div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.922    clkDIv/data0[29]
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clkDIv/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clkDIv/div_cnt[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clkDIv/div_cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.933    clkDIv/data0[31]
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clkDIv/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clkDIv/div_cnt[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDIv/div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDIv/div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clkDIv/div_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.958    clkDIv/data0[30]
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clkDIv/div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clkDIv/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.824     1.951    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.955    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X51Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.825     1.952    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkDIv/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clkDIv/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clkDIv/sclk_reg/Q
                         net (fo=2, routed)           0.175     1.784    clkDIv/sclk
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  clkDIv/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.829    clkDIv/sclk_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  clkDIv/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clkDIv/sclk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    clkDIv/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clkDIv/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkDIv/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    clkDIv/div_cnt[12]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkDIv/div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkDIv/data0[12]
    SLICE_X35Y45         FDRE                                         r  clkDIv/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clkDIv/div_cnt_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clkDIv/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clkDIv/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkDIv/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.706    clkDIv/div_cnt[16]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clkDIv/div_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clkDIv/data0[16]
    SLICE_X35Y46         FDRE                                         r  clkDIv/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clkDIv/div_cnt_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    clkDIv/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    clkDIv/div_cnt[20]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clkDIv/div_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clkDIv/data0[20]
    SLICE_X35Y47         FDRE                                         r  clkDIv/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    clkDIv/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   SSG_DISP/CathMod/clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clkDIv/div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clkDIv/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clkDIv/div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clkDIv/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clkDIv/div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clkDIv/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clkDIv/div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clkDIv/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clkDIv/div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clkDIv/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   SSG_DISP/CathMod/clk_div_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   SSG_DISP/CathMod/clk_div_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   SSG_DISP/CathMod/clk_div_counter_reg[19]/C



