// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/03/2023 17:11:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mipssystem (
	clk,
	reset,
	switches,
	LEDs);
input 	clk;
input 	reset;
input 	[7:0] switches;
output 	[7:0] LEDs;

// Design Ports Information
// LEDs[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \switches[5]~input_o ;
wire \switches[2]~input_o ;
wire \switches[6]~input_o ;
wire \reset~input_o ;
wire \switches[4]~input_o ;
wire \cpu|dp|ir3|q~4_combout ;
wire \cpu|dp|ir3|q[7]~1_combout ;
wire \cpu|dp|ir3|q~5_combout ;
wire \switches[3]~input_o ;
wire \exm|q[3]~3_combout ;
wire \cpu|dp|ir0|q[7]~0_combout ;
wire \switches[0]~input_o ;
wire \cpu|cont|state~22_combout ;
wire \cpu|cont|state.RTYPEEX~q ;
wire \cpu|dp|alunit|Mux6~0_combout ;
wire \cpu|cont|state~26_combout ;
wire \cpu|cont|state.MEMADR~q ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder_combout ;
wire \cpu|dp|ir1|q[4]~0_combout ;
wire \cpu|cont|state~35_combout ;
wire \cpu|cont|state.RTYPEWR~q ;
wire \cpu|dp|regmux|y[2]~2_combout ;
wire \switches[1]~input_o ;
wire \exm|q[5]~5_combout ;
wire \exm|q[1]~1_combout ;
wire \cpu|dp|ir0|q[1]~feeder_combout ;
wire \cpu|ac|WideOr0~0_combout ;
wire \cpu|ac|Selector0~0_combout ;
wire \exm|q[6]~6_combout ;
wire \cpu|dp|ir2|q~0_combout ;
wire \cpu|dp|rf|WideOr1~combout ;
wire \cpu|cont|state~34_combout ;
wire \cpu|cont|state.LBWR~q ;
wire \cpu|dp|wdmux|y[6]~6_combout ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder_combout ;
wire \cpu|dp|regmux|y[0]~0_combout ;
wire \cpu|dp|ir2|q~3_combout ;
wire \cpu|dp|ir2|q~4_combout ;
wire \switches[7]~input_o ;
wire \cpu|dp|ir2|q~5_combout ;
wire \cpu|dp|wdmux|y[1]~1_combout ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder_combout ;
wire \cpu|dp|alunit|Mux6~1_combout ;
wire \cpu|dp|rf|WideOr0~combout ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder_combout ;
wire \cpu|dp|wdmux|y[5]~5_combout ;
wire \exm|q[7]~7_combout ;
wire \cpu|dp|wdmux|y[7]~7_combout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder_combout ;
wire \cpu|dp|rf|rd1[4]~5_combout ;
wire \cpu|dp|src1mux|y[4]~5_combout ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a4 ;
wire \cpu|dp|rf|rd2[4]~4_combout ;
wire \cpu|cont|WideOr4~combout ;
wire \cpu|cont|WideOr3~combout ;
wire \cpu|dp|src2mux|Mux3~0_combout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder_combout ;
wire \cpu|dp|rf|rd1[3]~4_combout ;
wire \cpu|dp|src1mux|y[3]~4_combout ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a2 ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder_combout ;
wire \cpu|dp|rf|rd2[2]~2_combout ;
wire \cpu|dp|src2mux|Mux5~0_combout ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a1 ;
wire \cpu|dp|rf|rd2[1]~1_combout ;
wire \cpu|dp|src2mux|Mux6~0_combout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder_combout ;
wire \cpu|dp|rf|rd1[1]~6_combout ;
wire \cpu|dp|pcreg|q~12_combout ;
wire \cpu|cont|WideOr4~0_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a5 ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder_combout ;
wire \cpu|dp|rf|rd2[5]~5_combout ;
wire \cpu|dp|src2mux|Mux2~0_combout ;
wire \cpu|dp|src2mux|Mux7~0_combout ;
wire \cpu|dp|alunit|_~14 ;
wire \cpu|dp|alunit|_~15 ;
wire \cpu|dp|alunit|_~27 ;
wire \cpu|dp|alunit|_~31 ;
wire \cpu|dp|alunit|_~19 ;
wire \cpu|dp|alunit|_~22 ;
wire \cpu|dp|alunit|_~23 ;
wire \cpu|dp|alunit|_~9_sumout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder_combout ;
wire \cpu|dp|rf|rd1[6]~0_combout ;
wire \cpu|dp|pcreg|q~0_combout ;
wire \cpu|dp|pcreg|q~1_combout ;
wire \cpu|dp|pcreg|q~2_combout ;
wire \cpu|dp|src1mux|y[6]~0_combout ;
wire \cpu|dp|alunit|Mux1~0_combout ;
wire \cpu|cont|pcen~0_combout ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a7 ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder_combout ;
wire \cpu|dp|rf|rd2[7]~7_combout ;
wire \cpu|dp|src2mux|Mux0~0_combout ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder_combout ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder_combout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|dp|rf|rd1[7]~1_combout ;
wire \cpu|dp|pcreg|q~4_combout ;
wire \cpu|dp|pcreg|q~5_combout ;
wire \cpu|dp|src1mux|y[7]~1_combout ;
wire \cpu|dp|alunit|_~10 ;
wire \cpu|dp|alunit|_~11 ;
wire \cpu|dp|alunit|_~2 ;
wire \cpu|dp|alunit|_~3 ;
wire \cpu|dp|alunit|_~5_sumout ;
wire \cpu|dp|alunit|_~25_sumout ;
wire \cpu|dp|alunit|_~29_sumout ;
wire \cpu|cont|pcen~1_combout ;
wire \cpu|cont|pcen~2_combout ;
wire \cpu|dp|pcreg|q[2]~3_combout ;
wire \cpu|dp|src1mux|y[1]~6_combout ;
wire \cpu|dp|alunit|_~26 ;
wire \cpu|dp|alunit|_~30 ;
wire \cpu|dp|alunit|_~18 ;
wire \cpu|dp|alunit|_~21_sumout ;
wire \cpu|dp|alunit|Mux3~1_combout ;
wire \cpu|dp|wdmux|y[4]~4_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a3 ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder_combout ;
wire \cpu|dp|rf|rd2[3]~3_combout ;
wire \cpu|dp|src2mux|Mux4~0_combout ;
wire \cpu|dp|alunit|_~17_sumout ;
wire \cpu|dp|alunit|Mux4~0_combout ;
wire \cpu|dp|wdmux|y[3]~3_combout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu|dp|rf|rd1[2]~7_combout ;
wire \cpu|dp|src1mux|y[2]~7_combout ;
wire \cpu|dp|alunit|Mux5~0_combout ;
wire \cpu|dp|alunit|Mux5~1_combout ;
wire \cpu|dp|wdmux|y[2]~2_combout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder_combout ;
wire \cpu|dp|rf|rd1[0]~2_combout ;
wire \cpu|dp|pcreg|q~6_combout ;
wire \cpu|dp|src1mux|y[0]~2_combout ;
wire \cpu|ac|alucont[1]~0_combout ;
wire \cpu|dp|alunit|_~13_sumout ;
wire \cpu|dp|alunit|Mux7~0_combout ;
wire \cpu|dp|wdmux|y[0]~0_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a6 ;
wire \cpu|dp|rf|rd2[6]~6_combout ;
wire \cpu|dp|src2mux|Mux1~0_combout ;
wire \cpu|dp|alunit|_~1_sumout ;
wire \cpu|dp|alunit|Mux1~1_combout ;
wire \cpu|dp|adrmux|y[6]~6_combout ;
wire \cpu|dp|adrmux|y[7]~7_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|dp|ir2|q~1_combout ;
wire \cpu|dp|regmux|y[1]~1_combout ;
wire \cpu|dp|rf|RAM~2_combout ;
wire \cpu|dp|rf|RAM~3_combout ;
wire \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder_combout ;
wire \cpu|dp|rf|rd1[5]~3_combout ;
wire \cpu|dp|pcreg|q~7_combout ;
wire \cpu|dp|pcreg|q~8_combout ;
wire \cpu|dp|src1mux|y[5]~3_combout ;
wire \cpu|dp|alunit|Mux2~0_combout ;
wire \cpu|dp|alunit|Mux2~1_combout ;
wire \cpu|dp|adrmux|y[5]~5_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \exm|q[0]~0_combout ;
wire \cpu|ac|WideOr1~0_combout ;
wire \cpu|dp|alunit|Mux3~0_combout ;
wire \cpu|dp|pcreg|q~10_combout ;
wire \cpu|dp|pcreg|q~11_combout ;
wire \cpu|dp|adrmux|y[4]~4_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|dp|ir3|q~3_combout ;
wire \cpu|cont|state~38_combout ;
wire \cpu|cont|state~39_combout ;
wire \cpu|cont|state.JEX~q ;
wire \cpu|dp|pcreg|q~9_combout ;
wire \cpu|dp|adrmux|y[3]~3_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|dp|ir3|q~2_combout ;
wire \cpu|cont|state~25_combout ;
wire \cpu|cont|state.ADDIEX~q ;
wire \cpu|cont|state~36_combout ;
wire \cpu|cont|state.ADDIWR~q ;
wire \cpu|cont|WideOr7~0_combout ;
wire \cpu|cont|state~31_combout ;
wire \cpu|cont|Selector0~0_combout ;
wire \cpu|cont|WideOr0~0_combout ;
wire \cpu|cont|state~30_combout ;
wire \cpu|cont|state~32_combout ;
wire \cpu|cont|state.FETCH1~q ;
wire \cpu|cont|state~33_combout ;
wire \cpu|cont|state.FETCH2~q ;
wire \cpu|cont|state~29_combout ;
wire \cpu|cont|state.FETCH3~q ;
wire \cpu|cont|state~28_combout ;
wire \cpu|cont|state.FETCH4~q ;
wire \cpu|cont|state~27_combout ;
wire \cpu|cont|state.DECODE~q ;
wire \cpu|cont|state~23_combout ;
wire \cpu|cont|state~24_combout ;
wire \cpu|cont|state.BEQEX~q ;
wire \cpu|dp|pcreg|q~13_combout ;
wire \cpu|dp|adrmux|y[2]~2_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \exm|q[4]~4_combout ;
wire \cpu|ac|WideOr1~1_combout ;
wire \cpu|ac|alucont[0]~1_combout ;
wire \cpu|dp|alunit|Mux6~2_combout ;
wire \cpu|dp|alunit|Mux6~3_combout ;
wire \cpu|dp|adrmux|y[1]~1_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|dp|ir3|q~6_combout ;
wire \cpu|cont|Equal0~0_combout ;
wire \cpu|cont|state~37_combout ;
wire \cpu|cont|state.LBRD~q ;
wire \cpu|dp|adrmux|y[0]~0_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \exm|q[2]~2_combout ;
wire \cpu|ac|WideOr2~0_combout ;
wire \cpu|dp|alunit|Mux0~0_combout ;
wire \cpu|dp|alunit|Mux0~1_combout ;
wire \exm|ram~0_combout ;
wire \exm|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|dp|ir3|q~0_combout ;
wire \cpu|cont|state~21_combout ;
wire \cpu|cont|state.SBWR~q ;
wire \exm|Equal0~0_combout ;
wire \cpu|dp|ir2|q~2_combout ;
wire \cpu|dp|rf|RAM~0_combout ;
wire \cpu|dp|rf|RAM~1_combout ;
wire \cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder_combout ;
wire \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|rf|rd2[0]~0_combout ;
wire \exm|LEDs[0]~0_combout ;
wire \exm|LEDs[1]~feeder_combout ;
wire \exm|LEDs[4]~feeder_combout ;
wire \exm|LEDs[6]~feeder_combout ;
wire \exm|LEDs[7]~feeder_combout ;
wire [7:0] \cpu|dp|wrd|q ;
wire [7:0] \cpu|dp|res|q ;
wire [7:0] \cpu|dp|ir0|q ;
wire [7:0] \exm|LEDs ;
wire [7:0] \cpu|dp|areg|q ;
wire [0:22] \cpu|dp|rf|RAM_rtl_1_bypass ;
wire [7:0] \cpu|dp|mdr|q ;
wire [7:0] \cpu|dp|pcreg|q ;
wire [7:0] \cpu|dp|ir2|q ;
wire [7:0] \cpu|dp|ir3|q ;
wire [7:0] \cpu|dp|ir1|q ;
wire [0:22] \cpu|dp|rf|RAM_rtl_0_bypass ;

wire [39:0] \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a1  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a2  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a3  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a4  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a5  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a6  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a7  = \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \exm|ram_rtl_0|auto_generated|ram_block1a1  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \exm|ram_rtl_0|auto_generated|ram_block1a2  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \exm|ram_rtl_0|auto_generated|ram_block1a3  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \exm|ram_rtl_0|auto_generated|ram_block1a4  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \exm|ram_rtl_0|auto_generated|ram_block1a5  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \exm|ram_rtl_0|auto_generated|ram_block1a6  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \exm|ram_rtl_0|auto_generated|ram_block1a7  = \exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a1  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a2  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a3  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a4  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a5  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a6  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a7  = \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDs[0]~output (
	.i(\exm|LEDs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[0]),
	.obar());
// synopsys translate_off
defparam \LEDs[0]~output .bus_hold = "false";
defparam \LEDs[0]~output .open_drain_output = "false";
defparam \LEDs[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDs[1]~output (
	.i(\exm|LEDs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[1]),
	.obar());
// synopsys translate_off
defparam \LEDs[1]~output .bus_hold = "false";
defparam \LEDs[1]~output .open_drain_output = "false";
defparam \LEDs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDs[2]~output (
	.i(\exm|LEDs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[2]),
	.obar());
// synopsys translate_off
defparam \LEDs[2]~output .bus_hold = "false";
defparam \LEDs[2]~output .open_drain_output = "false";
defparam \LEDs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDs[3]~output (
	.i(\exm|LEDs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[3]),
	.obar());
// synopsys translate_off
defparam \LEDs[3]~output .bus_hold = "false";
defparam \LEDs[3]~output .open_drain_output = "false";
defparam \LEDs[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDs[4]~output (
	.i(\exm|LEDs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[4]),
	.obar());
// synopsys translate_off
defparam \LEDs[4]~output .bus_hold = "false";
defparam \LEDs[4]~output .open_drain_output = "false";
defparam \LEDs[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDs[5]~output (
	.i(\exm|LEDs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[5]),
	.obar());
// synopsys translate_off
defparam \LEDs[5]~output .bus_hold = "false";
defparam \LEDs[5]~output .open_drain_output = "false";
defparam \LEDs[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDs[6]~output (
	.i(\exm|LEDs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[6]),
	.obar());
// synopsys translate_off
defparam \LEDs[6]~output .bus_hold = "false";
defparam \LEDs[6]~output .open_drain_output = "false";
defparam \LEDs[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDs[7]~output (
	.i(\exm|LEDs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[7]),
	.obar());
// synopsys translate_off
defparam \LEDs[7]~output .bus_hold = "false";
defparam \LEDs[7]~output .open_drain_output = "false";
defparam \LEDs[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N21
cyclonev_lcell_comb \cpu|dp|ir3|q~4 (
// Equation(s):
// \cpu|dp|ir3|q~4_combout  = (\reset~input_o  & ((!\exm|Equal0~0_combout  & ((\exm|ram_rtl_0|auto_generated|ram_block1a4 ))) # (\exm|Equal0~0_combout  & (\switches[4]~input_o ))))

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\switches[4]~input_o ),
	.datac(!\exm|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir3|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir3|q~4 .extended_lut = "off";
defparam \cpu|dp|ir3|q~4 .lut_mask = 64'h001B001B001B001B;
defparam \cpu|dp|ir3|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \cpu|dp|ir3|q[7]~1 (
// Equation(s):
// \cpu|dp|ir3|q[7]~1_combout  = ( \cpu|cont|state.FETCH4~q  ) # ( !\cpu|cont|state.FETCH4~q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.FETCH4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir3|q[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir3|q[7]~1 .extended_lut = "off";
defparam \cpu|dp|ir3|q[7]~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \cpu|dp|ir3|q[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \cpu|dp|ir3|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir3|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|ir3|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir3|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|ir3|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \cpu|dp|ir3|q~5 (
// Equation(s):
// \cpu|dp|ir3|q~5_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (\reset~input_o  & ((!\exm|Equal0~0_combout ) # (\switches[2]~input_o ))) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (\switches[2]~input_o  & (\exm|Equal0~0_combout 
//  & \reset~input_o )) ) )

	.dataa(gnd),
	.datab(!\switches[2]~input_o ),
	.datac(!\exm|Equal0~0_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir3|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir3|q~5 .extended_lut = "off";
defparam \cpu|dp|ir3|q~5 .lut_mask = 64'h0003000300F300F3;
defparam \cpu|dp|ir3|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N26
dffeas \cpu|dp|ir3|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir3|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|ir3|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir3|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|ir3|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N9
cyclonev_lcell_comb \exm|q[3]~3 (
// Equation(s):
// \exm|q[3]~3_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a3  & ( (!\exm|Equal0~0_combout ) # (\switches[3]~input_o ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a3  & ( (\exm|Equal0~0_combout  & \switches[3]~input_o ) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches[3]~input_o ),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[3]~3 .extended_lut = "off";
defparam \exm|q[3]~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \exm|q[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \cpu|dp|ir0|q[7]~0 (
// Equation(s):
// \cpu|dp|ir0|q[7]~0_combout  = ( \reset~input_o  & ( !\cpu|cont|state.FETCH1~q  ) ) # ( !\reset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state.FETCH1~q ),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir0|q[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir0|q[7]~0 .extended_lut = "off";
defparam \cpu|dp|ir0|q[7]~0 .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \cpu|dp|ir0|q[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N35
dffeas \cpu|dp|ir0|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N15
cyclonev_lcell_comb \cpu|cont|state~22 (
// Equation(s):
// \cpu|cont|state~22_combout  = ( \reset~input_o  & ( (!\cpu|dp|ir3|q [5] & (\cpu|cont|Equal0~0_combout  & (!\cpu|dp|ir3|q [7] & \cpu|cont|state.DECODE~q ))) ) )

	.dataa(!\cpu|dp|ir3|q [5]),
	.datab(!\cpu|cont|Equal0~0_combout ),
	.datac(!\cpu|dp|ir3|q [7]),
	.datad(!\cpu|cont|state.DECODE~q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~22 .extended_lut = "off";
defparam \cpu|cont|state~22 .lut_mask = 64'h0000000000200020;
defparam \cpu|cont|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \cpu|cont|state.RTYPEEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.RTYPEEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.RTYPEEX .is_wysiwyg = "true";
defparam \cpu|cont|state.RTYPEEX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \cpu|dp|alunit|Mux6~0 (
// Equation(s):
// \cpu|dp|alunit|Mux6~0_combout  = ( \cpu|ac|WideOr1~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr2~0_combout ) # (!\cpu|ac|WideOr1~1_combout ))) ) ) # ( !\cpu|ac|WideOr1~0_combout  & ( \cpu|cont|state.RTYPEEX~q  ) )

	.dataa(!\cpu|ac|WideOr2~0_combout ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|ac|WideOr1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ac|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux6~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux6~0 .lut_mask = 64'h3333333332323232;
defparam \cpu|dp|alunit|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \cpu|cont|state~26 (
// Equation(s):
// \cpu|cont|state~26_combout  = ( \cpu|cont|Equal0~0_combout  & ( (\reset~input_o  & (\cpu|cont|state.DECODE~q  & \cpu|dp|ir3|q [7])) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|state.DECODE~q ),
	.datad(!\cpu|dp|ir3|q [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~26 .extended_lut = "off";
defparam \cpu|cont|state~26 .lut_mask = 64'h0000000000030003;
defparam \cpu|cont|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N56
dffeas \cpu|cont|state.MEMADR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.MEMADR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.MEMADR .is_wysiwyg = "true";
defparam \cpu|cont|state.MEMADR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N26
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \cpu|dp|ir1|q[4]~0 (
// Equation(s):
// \cpu|dp|ir1|q[4]~0_combout  = ( \cpu|cont|state.FETCH2~q  ) # ( !\cpu|cont|state.FETCH2~q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.FETCH2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir1|q[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir1|q[4]~0 .extended_lut = "off";
defparam \cpu|dp|ir1|q[4]~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \cpu|dp|ir1|q[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N7
dffeas \cpu|dp|ir1|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir3|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|ir1|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir1|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|ir1|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \cpu|cont|state~35 (
// Equation(s):
// \cpu|cont|state~35_combout  = ( \cpu|cont|state.RTYPEEX~q  & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.RTYPEEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~35 .extended_lut = "off";
defparam \cpu|cont|state~35 .lut_mask = 64'h0000000055555555;
defparam \cpu|cont|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N5
dffeas \cpu|cont|state.RTYPEWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.RTYPEWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.RTYPEWR .is_wysiwyg = "true";
defparam \cpu|cont|state.RTYPEWR .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N44
dffeas \cpu|dp|ir2|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir2|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir2|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|ir2|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \cpu|dp|regmux|y[2]~2 (
// Equation(s):
// \cpu|dp|regmux|y[2]~2_combout  = ( \cpu|dp|ir2|q [2] & ( (!\cpu|cont|state.RTYPEWR~q ) # (\cpu|dp|ir1|q [5]) ) ) # ( !\cpu|dp|ir2|q [2] & ( (\cpu|dp|ir1|q [5] & \cpu|cont|state.RTYPEWR~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|ir1|q [5]),
	.datac(!\cpu|cont|state.RTYPEWR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|ir2|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|regmux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|regmux|y[2]~2 .extended_lut = "off";
defparam \cpu|dp|regmux|y[2]~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cpu|dp|regmux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N52
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|regmux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N22
dffeas \cpu|dp|ir1|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir3|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|ir1|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir1|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|ir1|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N39
cyclonev_lcell_comb \exm|q[5]~5 (
// Equation(s):
// \exm|q[5]~5_combout  = (!\exm|Equal0~0_combout  & ((\exm|ram_rtl_0|auto_generated|ram_block1a5 ))) # (\exm|Equal0~0_combout  & (\switches[5]~input_o ))

	.dataa(!\exm|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\switches[5]~input_o ),
	.datad(!\exm|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[5]~5 .extended_lut = "off";
defparam \exm|q[5]~5 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \exm|q[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N32
dffeas \cpu|dp|ir0|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \exm|q[1]~1 (
// Equation(s):
// \exm|q[1]~1_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\exm|Equal0~0_combout ) # (\switches[1]~input_o ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a1  & ( (\exm|Equal0~0_combout  & \switches[1]~input_o ) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\switches[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[1]~1 .extended_lut = "off";
defparam \exm|q[1]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \exm|q[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \cpu|dp|ir0|q[1]~feeder (
// Equation(s):
// \cpu|dp|ir0|q[1]~feeder_combout  = ( \exm|q[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exm|q[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir0|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir0|q[1]~feeder .extended_lut = "off";
defparam \cpu|dp|ir0|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|ir0|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \cpu|dp|ir0|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir0|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \cpu|ac|WideOr0~0 (
// Equation(s):
// \cpu|ac|WideOr0~0_combout  = ( !\cpu|dp|ir0|q [1] & ( \cpu|dp|ir0|q [2] & ( !\cpu|dp|ir0|q [3] ) ) ) # ( !\cpu|dp|ir0|q [1] & ( !\cpu|dp|ir0|q [2] & ( (!\cpu|dp|ir0|q [0] & !\cpu|dp|ir0|q [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|ir0|q [0]),
	.datac(!\cpu|dp|ir0|q [3]),
	.datad(gnd),
	.datae(!\cpu|dp|ir0|q [1]),
	.dataf(!\cpu|dp|ir0|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ac|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ac|WideOr0~0 .extended_lut = "off";
defparam \cpu|ac|WideOr0~0 .lut_mask = 64'hC0C00000F0F00000;
defparam \cpu|ac|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \cpu|ac|Selector0~0 (
// Equation(s):
// \cpu|ac|Selector0~0_combout  = ( \cpu|ac|WideOr0~0_combout  & ( (!\cpu|cont|state.RTYPEEX~q  & (\cpu|cont|state.BEQEX~q )) # (\cpu|cont|state.RTYPEEX~q  & (((!\cpu|dp|ir0|q [5]) # (\cpu|dp|ir0|q [4])))) ) ) # ( !\cpu|ac|WideOr0~0_combout  & ( 
// (\cpu|cont|state.RTYPEEX~q ) # (\cpu|cont|state.BEQEX~q ) ) )

	.dataa(!\cpu|cont|state.BEQEX~q ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|dp|ir0|q [4]),
	.datad(!\cpu|dp|ir0|q [5]),
	.datae(gnd),
	.dataf(!\cpu|ac|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ac|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ac|Selector0~0 .extended_lut = "off";
defparam \cpu|ac|Selector0~0 .lut_mask = 64'h7777777777477747;
defparam \cpu|ac|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N21
cyclonev_lcell_comb \exm|q[6]~6 (
// Equation(s):
// \exm|q[6]~6_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (!\exm|Equal0~0_combout ) # (\switches[6]~input_o ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (\exm|Equal0~0_combout  & \switches[6]~input_o ) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\switches[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[6]~6 .extended_lut = "off";
defparam \exm|q[6]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \exm|q[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \cpu|dp|ir0|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exm|q[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \cpu|dp|ir2|q~0 (
// Equation(s):
// \cpu|dp|ir2|q~0_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \cpu|dp|ir2|q [0] & ( (\reset~input_o  & ((!\cpu|cont|state.FETCH3~q ) # ((!\exm|Equal0~0_combout ) # (\switches[0]~input_o )))) ) ) ) # ( 
// !\exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \cpu|dp|ir2|q [0] & ( (\reset~input_o  & ((!\cpu|cont|state.FETCH3~q ) # ((\exm|Equal0~0_combout  & \switches[0]~input_o )))) ) ) ) # ( \exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout  
// & ( !\cpu|dp|ir2|q [0] & ( (\reset~input_o  & (\cpu|cont|state.FETCH3~q  & ((!\exm|Equal0~0_combout ) # (\switches[0]~input_o )))) ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\cpu|dp|ir2|q [0] & ( (\reset~input_o  & 
// (\cpu|cont|state.FETCH3~q  & (\exm|Equal0~0_combout  & \switches[0]~input_o ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|state.FETCH3~q ),
	.datac(!\exm|Equal0~0_combout ),
	.datad(!\switches[0]~input_o ),
	.datae(!\exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\cpu|dp|ir2|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir2|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir2|q~0 .extended_lut = "off";
defparam \cpu|dp|ir2|q~0 .lut_mask = 64'h0001101144455455;
defparam \cpu|dp|ir2|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N14
dffeas \cpu|dp|ir2|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir2|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir2|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|ir2|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N54
cyclonev_lcell_comb \cpu|dp|rf|WideOr1 (
// Equation(s):
// \cpu|dp|rf|WideOr1~combout  = ( !\cpu|dp|ir2|q [2] & ( (!\cpu|dp|ir2|q [0] & !\cpu|dp|ir2|q [1]) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|ir2|q [0]),
	.datac(!\cpu|dp|ir2|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|ir2|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|WideOr1 .extended_lut = "off";
defparam \cpu|dp|rf|WideOr1 .lut_mask = 64'hC0C0C0C000000000;
defparam \cpu|dp|rf|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N46
dffeas \cpu|dp|mdr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \cpu|cont|state~34 (
// Equation(s):
// \cpu|cont|state~34_combout  = ( \cpu|cont|state.LBRD~q  & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.LBRD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~34 .extended_lut = "off";
defparam \cpu|cont|state~34 .lut_mask = 64'h0000000055555555;
defparam \cpu|cont|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \cpu|cont|state.LBWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.LBWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.LBWR .is_wysiwyg = "true";
defparam \cpu|cont|state.LBWR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N9
cyclonev_lcell_comb \cpu|dp|wdmux|y[6]~6 (
// Equation(s):
// \cpu|dp|wdmux|y[6]~6_combout  = ( \cpu|cont|state.LBWR~q  & ( \cpu|dp|mdr|q [6] ) ) # ( !\cpu|cont|state.LBWR~q  & ( \cpu|dp|res|q [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|res|q [6]),
	.datad(!\cpu|dp|mdr|q [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[6]~6 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[6]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|dp|wdmux|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N38
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N34
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N58
dffeas \cpu|dp|mdr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exm|q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N19
dffeas \cpu|dp|ir1|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir3|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|ir1|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir1|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|ir1|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N27
cyclonev_lcell_comb \cpu|dp|regmux|y[0]~0 (
// Equation(s):
// \cpu|dp|regmux|y[0]~0_combout  = (!\cpu|cont|state.RTYPEWR~q  & ((\cpu|dp|ir2|q [0]))) # (\cpu|cont|state.RTYPEWR~q  & (\cpu|dp|ir1|q [3]))

	.dataa(!\cpu|cont|state.RTYPEWR~q ),
	.datab(!\cpu|dp|ir1|q [3]),
	.datac(!\cpu|dp|ir2|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|regmux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|regmux|y[0]~0 .extended_lut = "off";
defparam \cpu|dp|regmux|y[0]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cpu|dp|regmux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N29
dffeas \cpu|dp|ir2|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir2|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir2|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|ir2|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \cpu|dp|ir2|q~3 (
// Equation(s):
// \cpu|dp|ir2|q~3_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a5  & ( \switches[5]~input_o  & ( (\reset~input_o  & ((\cpu|dp|ir2|q [5]) # (\cpu|cont|state.FETCH3~q ))) ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a5  & ( \switches[5]~input_o  
// & ( (\reset~input_o  & ((!\cpu|cont|state.FETCH3~q  & ((\cpu|dp|ir2|q [5]))) # (\cpu|cont|state.FETCH3~q  & (\exm|Equal0~0_combout )))) ) ) ) # ( \exm|ram_rtl_0|auto_generated|ram_block1a5  & ( !\switches[5]~input_o  & ( (\reset~input_o  & 
// ((!\cpu|cont|state.FETCH3~q  & ((\cpu|dp|ir2|q [5]))) # (\cpu|cont|state.FETCH3~q  & (!\exm|Equal0~0_combout )))) ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a5  & ( !\switches[5]~input_o  & ( (\reset~input_o  & (!\cpu|cont|state.FETCH3~q  & 
// \cpu|dp|ir2|q [5])) ) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|state.FETCH3~q ),
	.datad(!\cpu|dp|ir2|q [5]),
	.datae(!\exm|ram_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\switches[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir2|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir2|q~3 .extended_lut = "off";
defparam \cpu|dp|ir2|q~3 .lut_mask = 64'h0030023201310333;
defparam \cpu|dp|ir2|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N50
dffeas \cpu|dp|ir2|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir2|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir2|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|ir2|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N48
cyclonev_lcell_comb \cpu|dp|ir2|q~4 (
// Equation(s):
// \cpu|dp|ir2|q~4_combout  = ( \cpu|dp|ir2|q [6] & ( \exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (\reset~input_o  & ((!\cpu|cont|state.FETCH3~q ) # ((!\exm|Equal0~0_combout ) # (\switches[6]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [6] & ( 
// \exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (\reset~input_o  & (\cpu|cont|state.FETCH3~q  & ((!\exm|Equal0~0_combout ) # (\switches[6]~input_o )))) ) ) ) # ( \cpu|dp|ir2|q [6] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (\reset~input_o  & 
// ((!\cpu|cont|state.FETCH3~q ) # ((\exm|Equal0~0_combout  & \switches[6]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [6] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (\reset~input_o  & (\cpu|cont|state.FETCH3~q  & (\exm|Equal0~0_combout  & 
// \switches[6]~input_o ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|state.FETCH3~q ),
	.datac(!\exm|Equal0~0_combout ),
	.datad(!\switches[6]~input_o ),
	.datae(!\cpu|dp|ir2|q [6]),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir2|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir2|q~4 .extended_lut = "off";
defparam \cpu|dp|ir2|q~4 .lut_mask = 64'h0001444510115455;
defparam \cpu|dp|ir2|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \cpu|dp|ir2|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir2|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir2|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|ir2|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \cpu|dp|ir2|q~5 (
// Equation(s):
// \cpu|dp|ir2|q~5_combout  = ( \cpu|dp|ir2|q [7] & ( \exm|ram_rtl_0|auto_generated|ram_block1a7  & ( (\reset~input_o  & ((!\exm|Equal0~0_combout ) # ((!\cpu|cont|state.FETCH3~q ) # (\switches[7]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [7] & ( 
// \exm|ram_rtl_0|auto_generated|ram_block1a7  & ( (\reset~input_o  & (\cpu|cont|state.FETCH3~q  & ((!\exm|Equal0~0_combout ) # (\switches[7]~input_o )))) ) ) ) # ( \cpu|dp|ir2|q [7] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a7  & ( (\reset~input_o  & 
// ((!\cpu|cont|state.FETCH3~q ) # ((\exm|Equal0~0_combout  & \switches[7]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [7] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a7  & ( (\exm|Equal0~0_combout  & (\reset~input_o  & (\switches[7]~input_o  & 
// \cpu|cont|state.FETCH3~q ))) ) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\switches[7]~input_o ),
	.datad(!\cpu|cont|state.FETCH3~q ),
	.datae(!\cpu|dp|ir2|q [7]),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir2|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir2|q~5 .extended_lut = "off";
defparam \cpu|dp|ir2|q~5 .lut_mask = 64'h0001330100233323;
defparam \cpu|dp|ir2|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N52
dffeas \cpu|dp|mdr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exm|q[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N57
cyclonev_lcell_comb \cpu|dp|wdmux|y[1]~1 (
// Equation(s):
// \cpu|dp|wdmux|y[1]~1_combout  = ( \cpu|cont|state.LBWR~q  & ( \cpu|dp|res|q [1] & ( \cpu|dp|mdr|q [1] ) ) ) # ( !\cpu|cont|state.LBWR~q  & ( \cpu|dp|res|q [1] ) ) # ( \cpu|cont|state.LBWR~q  & ( !\cpu|dp|res|q [1] & ( \cpu|dp|mdr|q [1] ) ) )

	.dataa(!\cpu|dp|mdr|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|state.LBWR~q ),
	.dataf(!\cpu|dp|res|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[1]~1 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[1]~1 .lut_mask = 64'h00005555FFFF5555;
defparam \cpu|dp|wdmux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N52
dffeas \cpu|dp|mdr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N57
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N58
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \cpu|dp|alunit|Mux6~1 (
// Equation(s):
// \cpu|dp|alunit|Mux6~1_combout  = ( \cpu|ac|WideOr2~0_combout  & ( (\cpu|ac|WideOr1~1_combout  & (\cpu|cont|state.RTYPEEX~q  & !\cpu|ac|WideOr1~0_combout )) ) ) # ( !\cpu|ac|WideOr2~0_combout  & ( (\cpu|ac|WideOr1~1_combout  & (\cpu|cont|state.RTYPEEX~q  & 
// \cpu|ac|WideOr1~0_combout )) ) )

	.dataa(!\cpu|ac|WideOr1~1_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|state.RTYPEEX~q ),
	.datad(!\cpu|ac|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|ac|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux6~1 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux6~1 .lut_mask = 64'h0005000505000500;
defparam \cpu|dp|alunit|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N53
dffeas \cpu|dp|mdr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exm|q[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \cpu|dp|rf|WideOr0 (
// Equation(s):
// \cpu|dp|rf|WideOr0~combout  = ( !\cpu|dp|ir2|q [5] & ( (!\cpu|dp|ir2|q [7] & !\cpu|dp|ir2|q [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|ir2|q [7]),
	.datad(!\cpu|dp|ir2|q [6]),
	.datae(gnd),
	.dataf(!\cpu|dp|ir2|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|WideOr0 .extended_lut = "off";
defparam \cpu|dp|rf|WideOr0 .lut_mask = 64'hF000F00000000000;
defparam \cpu|dp|rf|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder_combout  = ( \cpu|dp|wdmux|y[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wdmux|y[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N52
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N40
dffeas \cpu|dp|mdr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exm|q[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \cpu|dp|wdmux|y[5]~5 (
// Equation(s):
// \cpu|dp|wdmux|y[5]~5_combout  = (!\cpu|cont|state.LBWR~q  & (\cpu|dp|res|q [5])) # (\cpu|cont|state.LBWR~q  & ((\cpu|dp|mdr|q [5])))

	.dataa(gnd),
	.datab(!\cpu|dp|res|q [5]),
	.datac(!\cpu|cont|state.LBWR~q ),
	.datad(!\cpu|dp|mdr|q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[5]~5 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[5]~5 .lut_mask = 64'h303F303F303F303F;
defparam \cpu|dp|wdmux|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \exm|q[7]~7 (
// Equation(s):
// \exm|q[7]~7_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a7  & ( (!\exm|Equal0~0_combout ) # (\switches[7]~input_o ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a7  & ( (\exm|Equal0~0_combout  & \switches[7]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exm|Equal0~0_combout ),
	.datad(!\switches[7]~input_o ),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[7]~7 .extended_lut = "off";
defparam \exm|q[7]~7 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \exm|q[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N44
dffeas \cpu|dp|mdr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exm|q[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \cpu|dp|wdmux|y[7]~7 (
// Equation(s):
// \cpu|dp|wdmux|y[7]~7_combout  = ( \cpu|dp|mdr|q [7] & ( (\cpu|dp|res|q [7]) # (\cpu|cont|state.LBWR~q ) ) ) # ( !\cpu|dp|mdr|q [7] & ( (!\cpu|cont|state.LBWR~q  & \cpu|dp|res|q [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state.LBWR~q ),
	.datad(!\cpu|dp|res|q [7]),
	.datae(gnd),
	.dataf(!\cpu|dp|mdr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[7]~7 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[7]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|dp|wdmux|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|WideOr7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|wdmux|y[7]~7_combout ,\cpu|dp|wdmux|y[6]~6_combout ,\cpu|dp|wdmux|y[5]~5_combout ,\cpu|dp|wdmux|y[4]~4_combout ,\cpu|dp|wdmux|y[3]~3_combout ,
\cpu|dp|wdmux|y[2]~2_combout ,\cpu|dp|wdmux|y[1]~1_combout ,\cpu|dp|wdmux|y[0]~0_combout }),
	.portaaddr({\cpu|dp|regmux|y[2]~2_combout ,\cpu|dp|regmux|y[1]~1_combout ,\cpu|dp|regmux|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|ir2|q~5_combout ,\cpu|dp|ir2|q~4_combout ,\cpu|dp|ir2|q~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mini-mips.ram0_regfile_66da57bc.hdl.mif";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "mipscpu:cpu|datapath:dp|regfile:rf|altsyncram:RAM_rtl_0|altsyncram_m7n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N7
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N36
cyclonev_lcell_comb \cpu|dp|rf|rd1[4]~5 (
// Equation(s):
// \cpu|dp|rf|rd1[4]~5_combout  = ( \cpu|dp|rf|RAM_rtl_0_bypass [16] & ( (!\cpu|dp|rf|WideOr0~combout  & ((!\cpu|dp|rf|RAM~3_combout  & ((\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a4 ))) # (\cpu|dp|rf|RAM~3_combout  & (\cpu|dp|rf|RAM_rtl_0_bypass 
// [15])))) ) ) # ( !\cpu|dp|rf|RAM_rtl_0_bypass [16] & ( (!\cpu|dp|rf|WideOr0~combout  & \cpu|dp|rf|RAM_rtl_0_bypass [15]) ) )

	.dataa(!\cpu|dp|rf|WideOr0~combout ),
	.datab(!\cpu|dp|rf|RAM~3_combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_0_bypass [15]),
	.datad(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_0_bypass [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[4]~5 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[4]~5 .lut_mask = 64'h0A0A0A0A028A028A;
defparam \cpu|dp|rf|rd1[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N37
dffeas \cpu|dp|areg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd1[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \cpu|dp|src1mux|y[4]~5 (
// Equation(s):
// \cpu|dp|src1mux|y[4]~5_combout  = ( \cpu|dp|areg|q [4] & ( \cpu|dp|pcreg|q [4] ) ) # ( !\cpu|dp|areg|q [4] & ( \cpu|dp|pcreg|q [4] & ( (!\cpu|cont|state.RTYPEEX~q  & (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.MEMADR~q  & !\cpu|cont|state.BEQEX~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [4] & ( !\cpu|dp|pcreg|q [4] & ( (((\cpu|cont|state.BEQEX~q ) # (\cpu|cont|state.MEMADR~q )) # (\cpu|cont|state.ADDIEX~q )) # (\cpu|cont|state.RTYPEEX~q ) ) ) )

	.dataa(!\cpu|cont|state.RTYPEEX~q ),
	.datab(!\cpu|cont|state.ADDIEX~q ),
	.datac(!\cpu|cont|state.MEMADR~q ),
	.datad(!\cpu|cont|state.BEQEX~q ),
	.datae(!\cpu|dp|areg|q [4]),
	.dataf(!\cpu|dp|pcreg|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[4]~5 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[4]~5 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N56
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N43
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|WideOr7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|wdmux|y[7]~7_combout ,\cpu|dp|wdmux|y[6]~6_combout ,\cpu|dp|wdmux|y[5]~5_combout ,\cpu|dp|wdmux|y[4]~4_combout ,\cpu|dp|wdmux|y[3]~3_combout ,
\cpu|dp|wdmux|y[2]~2_combout ,\cpu|dp|wdmux|y[1]~1_combout ,\cpu|dp|wdmux|y[0]~0_combout }),
	.portaaddr({\cpu|dp|regmux|y[2]~2_combout ,\cpu|dp|regmux|y[1]~1_combout ,\cpu|dp|regmux|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|ir2|q~2_combout ,\cpu|dp|ir2|q~1_combout ,\cpu|dp|ir2|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .init_file = "db/mini-mips.ram0_regfile_66da57bc.hdl.mif";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "mipscpu:cpu|datapath:dp|regfile:rf|altsyncram:RAM_rtl_1|altsyncram_m7n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \cpu|dp|rf|rd2[4]~4 (
// Equation(s):
// \cpu|dp|rf|rd2[4]~4_combout  = ( \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a4  & ( (!\cpu|dp|rf|WideOr1~combout  & (((!\cpu|dp|rf|RAM~1_combout  & \cpu|dp|rf|RAM_rtl_1_bypass [16])) # (\cpu|dp|rf|RAM_rtl_1_bypass [15]))) ) ) # ( 
// !\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a4  & ( (!\cpu|dp|rf|WideOr1~combout  & (\cpu|dp|rf|RAM_rtl_1_bypass [15] & ((!\cpu|dp|rf|RAM_rtl_1_bypass [16]) # (\cpu|dp|rf|RAM~1_combout )))) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [15]),
	.datad(!\cpu|dp|rf|RAM_rtl_1_bypass [16]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[4]~4 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[4]~4 .lut_mask = 64'h0C040C040C8C0C8C;
defparam \cpu|dp|rf|rd2[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N26
dffeas \cpu|dp|wrd|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \cpu|cont|WideOr4 (
// Equation(s):
// \cpu|cont|WideOr4~combout  = ( !\cpu|cont|state.FETCH2~q  & ( (!\cpu|cont|state.DECODE~q  & (!\cpu|cont|state.FETCH4~q  & (!\cpu|cont|state.FETCH3~q  & \cpu|cont|state.FETCH1~q ))) ) )

	.dataa(!\cpu|cont|state.DECODE~q ),
	.datab(!\cpu|cont|state.FETCH4~q ),
	.datac(!\cpu|cont|state.FETCH3~q ),
	.datad(!\cpu|cont|state.FETCH1~q ),
	.datae(gnd),
	.dataf(!\cpu|cont|state.FETCH2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr4 .extended_lut = "off";
defparam \cpu|cont|WideOr4 .lut_mask = 64'h0080008000000000;
defparam \cpu|cont|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \cpu|cont|WideOr3 (
// Equation(s):
// \cpu|cont|WideOr3~combout  = ( !\cpu|cont|state.MEMADR~q  & ( (!\cpu|cont|state.ADDIEX~q  & !\cpu|cont|state.DECODE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state.ADDIEX~q ),
	.datad(!\cpu|cont|state.DECODE~q ),
	.datae(gnd),
	.dataf(!\cpu|cont|state.MEMADR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr3 .extended_lut = "off";
defparam \cpu|cont|WideOr3 .lut_mask = 64'hF000F00000000000;
defparam \cpu|cont|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \cpu|dp|src2mux|Mux3~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux3~0_combout  = ( \cpu|cont|WideOr3~combout  & ( (\cpu|dp|wrd|q [4] & \cpu|cont|WideOr4~combout ) ) ) # ( !\cpu|cont|WideOr3~combout  & ( (!\cpu|cont|WideOr4~combout  & (\cpu|dp|ir0|q [2])) # (\cpu|cont|WideOr4~combout  & ((\cpu|dp|ir0|q 
// [4]))) ) )

	.dataa(!\cpu|dp|ir0|q [2]),
	.datab(!\cpu|dp|ir0|q [4]),
	.datac(!\cpu|dp|wrd|q [4]),
	.datad(!\cpu|cont|WideOr4~combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux3~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux3~0 .lut_mask = 64'h55335533000F000F;
defparam \cpu|dp|src2mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N32
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N33
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N35
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \cpu|dp|rf|rd1[3]~4 (
// Equation(s):
// \cpu|dp|rf|rd1[3]~4_combout  = ( \cpu|dp|rf|RAM_rtl_0_bypass [14] & ( (!\cpu|dp|rf|WideOr0~combout  & ((!\cpu|dp|rf|RAM~3_combout  & (\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a3 )) # (\cpu|dp|rf|RAM~3_combout  & ((\cpu|dp|rf|RAM_rtl_0_bypass 
// [13]))))) ) ) # ( !\cpu|dp|rf|RAM_rtl_0_bypass [14] & ( (!\cpu|dp|rf|WideOr0~combout  & \cpu|dp|rf|RAM_rtl_0_bypass [13]) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\cpu|dp|rf|RAM~3_combout ),
	.datac(!\cpu|dp|rf|WideOr0~combout ),
	.datad(!\cpu|dp|rf|RAM_rtl_0_bypass [13]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[3]~4 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[3]~4 .lut_mask = 64'h00F000F040704070;
defparam \cpu|dp|rf|rd1[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \cpu|dp|areg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|rf|rd1[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \cpu|dp|src1mux|y[3]~4 (
// Equation(s):
// \cpu|dp|src1mux|y[3]~4_combout  = ( \cpu|dp|areg|q [3] & ( \cpu|dp|pcreg|q [3] ) ) # ( !\cpu|dp|areg|q [3] & ( \cpu|dp|pcreg|q [3] & ( (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.RTYPEEX~q  & (!\cpu|cont|state.BEQEX~q  & !\cpu|cont|state.MEMADR~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [3] & ( !\cpu|dp|pcreg|q [3] & ( (((\cpu|cont|state.MEMADR~q ) # (\cpu|cont|state.BEQEX~q )) # (\cpu|cont|state.RTYPEEX~q )) # (\cpu|cont|state.ADDIEX~q ) ) ) )

	.dataa(!\cpu|cont|state.ADDIEX~q ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|cont|state.BEQEX~q ),
	.datad(!\cpu|cont|state.MEMADR~q ),
	.datae(!\cpu|dp|areg|q [3]),
	.dataf(!\cpu|dp|pcreg|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[3]~4 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[3]~4 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N40
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder_combout  = ( \cpu|dp|wdmux|y[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wdmux|y[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N25
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \cpu|dp|rf|rd2[2]~2 (
// Equation(s):
// \cpu|dp|rf|rd2[2]~2_combout  = ( \cpu|dp|rf|RAM_rtl_1_bypass [11] & ( (!\cpu|dp|rf|WideOr1~combout  & (((!\cpu|dp|rf|RAM_rtl_1_bypass [12]) # (\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a2 )) # (\cpu|dp|rf|RAM~1_combout ))) ) ) # ( 
// !\cpu|dp|rf|RAM_rtl_1_bypass [11] & ( (!\cpu|dp|rf|RAM~1_combout  & (!\cpu|dp|rf|WideOr1~combout  & (\cpu|dp|rf|RAM_rtl_1_bypass [12] & \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [12]),
	.datad(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1_bypass [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[2]~2 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[2]~2 .lut_mask = 64'h00080008C4CCC4CC;
defparam \cpu|dp|rf|rd2[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N20
dffeas \cpu|dp|wrd|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \cpu|dp|src2mux|Mux5~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux5~0_combout  = ( \cpu|cont|WideOr3~combout  & ( \cpu|cont|WideOr4~combout  & ( \cpu|dp|wrd|q [2] ) ) ) # ( !\cpu|cont|WideOr3~combout  & ( \cpu|cont|WideOr4~combout  & ( \cpu|dp|ir0|q [2] ) ) ) # ( !\cpu|cont|WideOr3~combout  & ( 
// !\cpu|cont|WideOr4~combout  & ( \cpu|dp|ir0|q [0] ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|ir0|q [0]),
	.datac(!\cpu|dp|ir0|q [2]),
	.datad(!\cpu|dp|wrd|q [2]),
	.datae(!\cpu|cont|WideOr3~combout ),
	.dataf(!\cpu|cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux5~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux5~0 .lut_mask = 64'h333300000F0F00FF;
defparam \cpu|dp|src2mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N41
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N46
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb \cpu|dp|rf|rd2[1]~1 (
// Equation(s):
// \cpu|dp|rf|rd2[1]~1_combout  = ( \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a1  & ( (!\cpu|dp|rf|WideOr1~combout  & (((!\cpu|dp|rf|RAM~1_combout  & \cpu|dp|rf|RAM_rtl_1_bypass [10])) # (\cpu|dp|rf|RAM_rtl_1_bypass [9]))) ) ) # ( 
// !\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a1  & ( (!\cpu|dp|rf|WideOr1~combout  & (\cpu|dp|rf|RAM_rtl_1_bypass [9] & ((!\cpu|dp|rf|RAM_rtl_1_bypass [10]) # (\cpu|dp|rf|RAM~1_combout )))) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [10]),
	.datad(!\cpu|dp|rf|RAM_rtl_1_bypass [9]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[1]~1 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[1]~1 .lut_mask = 64'h00C400C408CC08CC;
defparam \cpu|dp|rf|rd2[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N17
dffeas \cpu|dp|wrd|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \cpu|dp|src2mux|Mux6~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux6~0_combout  = ( \cpu|dp|wrd|q [1] & ( ((!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.MEMADR~q  & !\cpu|cont|state.DECODE~q ))) # (\cpu|dp|ir0|q [1]) ) ) # ( !\cpu|dp|wrd|q [1] & ( (\cpu|dp|ir0|q [1] & (((\cpu|cont|state.DECODE~q ) # 
// (\cpu|cont|state.MEMADR~q )) # (\cpu|cont|state.ADDIEX~q ))) ) )

	.dataa(!\cpu|dp|ir0|q [1]),
	.datab(!\cpu|cont|state.ADDIEX~q ),
	.datac(!\cpu|cont|state.MEMADR~q ),
	.datad(!\cpu|cont|state.DECODE~q ),
	.datae(!\cpu|dp|wrd|q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux6~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux6~0 .lut_mask = 64'h1555D5551555D555;
defparam \cpu|dp|src2mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N14
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N7
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \cpu|dp|rf|rd1[1]~6 (
// Equation(s):
// \cpu|dp|rf|rd1[1]~6_combout  = ( !\cpu|dp|rf|WideOr0~combout  & ( (!\cpu|dp|rf|RAM_rtl_0_bypass [10] & (((\cpu|dp|rf|RAM_rtl_0_bypass [9])))) # (\cpu|dp|rf|RAM_rtl_0_bypass [10] & ((!\cpu|dp|rf|RAM~3_combout  & 
// (\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a1 )) # (\cpu|dp|rf|RAM~3_combout  & ((\cpu|dp|rf|RAM_rtl_0_bypass [9]))))) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\cpu|dp|rf|RAM_rtl_0_bypass [10]),
	.datac(!\cpu|dp|rf|RAM~3_combout ),
	.datad(!\cpu|dp|rf|RAM_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[1]~6 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[1]~6 .lut_mask = 64'h10DF10DF00000000;
defparam \cpu|dp|rf|rd1[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N47
dffeas \cpu|dp|areg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|rf|rd1[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \cpu|dp|pcreg|q~12 (
// Equation(s):
// \cpu|dp|pcreg|q~12_combout  = ( !\cpu|cont|state.JEX~q  & ( (\reset~input_o  & ((!\cpu|cont|state.BEQEX~q  & ((\cpu|dp|alunit|Mux6~3_combout ))) # (\cpu|cont|state.BEQEX~q  & (\cpu|dp|res|q [1])))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|state.BEQEX~q ),
	.datac(!\cpu|dp|res|q [1]),
	.datad(!\cpu|dp|alunit|Mux6~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~12 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~12 .lut_mask = 64'h0145014500000000;
defparam \cpu|dp|pcreg|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \cpu|cont|WideOr4~0 (
// Equation(s):
// \cpu|cont|WideOr4~0_combout  = (!\cpu|cont|state.FETCH2~q  & (!\cpu|cont|state.FETCH3~q  & (!\cpu|cont|state.FETCH4~q  & \cpu|cont|state.FETCH1~q )))

	.dataa(!\cpu|cont|state.FETCH2~q ),
	.datab(!\cpu|cont|state.FETCH3~q ),
	.datac(!\cpu|cont|state.FETCH4~q ),
	.datad(!\cpu|cont|state.FETCH1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr4~0 .extended_lut = "off";
defparam \cpu|cont|WideOr4~0 .lut_mask = 64'h0080008000800080;
defparam \cpu|cont|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N59
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N37
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \cpu|dp|rf|rd2[5]~5 (
// Equation(s):
// \cpu|dp|rf|rd2[5]~5_combout  = ( \cpu|dp|rf|RAM_rtl_1_bypass [18] & ( (!\cpu|dp|rf|WideOr1~combout  & ((!\cpu|dp|rf|RAM~1_combout  & ((\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a5 ))) # (\cpu|dp|rf|RAM~1_combout  & (\cpu|dp|rf|RAM_rtl_1_bypass 
// [17])))) ) ) # ( !\cpu|dp|rf|RAM_rtl_1_bypass [18] & ( (!\cpu|dp|rf|WideOr1~combout  & \cpu|dp|rf|RAM_rtl_1_bypass [17]) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [17]),
	.datad(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1_bypass [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[5]~5 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[5]~5 .lut_mask = 64'h0C0C0C0C048C048C;
defparam \cpu|dp|rf|rd2[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N29
dffeas \cpu|dp|wrd|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \cpu|dp|src2mux|Mux2~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux2~0_combout  = ( \cpu|dp|ir0|q [3] & ( (!\cpu|cont|WideOr4~combout  & (((!\cpu|cont|WideOr3~combout )))) # (\cpu|cont|WideOr4~combout  & ((!\cpu|cont|WideOr3~combout  & (\cpu|dp|ir0|q [5])) # (\cpu|cont|WideOr3~combout  & 
// ((\cpu|dp|wrd|q [5]))))) ) ) # ( !\cpu|dp|ir0|q [3] & ( (\cpu|cont|WideOr4~combout  & ((!\cpu|cont|WideOr3~combout  & (\cpu|dp|ir0|q [5])) # (\cpu|cont|WideOr3~combout  & ((\cpu|dp|wrd|q [5]))))) ) )

	.dataa(!\cpu|cont|WideOr4~combout ),
	.datab(!\cpu|dp|ir0|q [5]),
	.datac(!\cpu|dp|wrd|q [5]),
	.datad(!\cpu|cont|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|ir0|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux2~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux2~0 .lut_mask = 64'h11051105BB05BB05;
defparam \cpu|dp|src2mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \cpu|dp|src2mux|Mux7~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux7~0_combout  = ( \cpu|cont|WideOr3~combout  & ( \cpu|cont|WideOr4~combout  & ( \cpu|dp|wrd|q [0] ) ) ) # ( !\cpu|cont|WideOr3~combout  & ( \cpu|cont|WideOr4~combout  & ( \cpu|dp|ir0|q [0] ) ) ) # ( \cpu|cont|WideOr3~combout  & ( 
// !\cpu|cont|WideOr4~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|ir0|q [0]),
	.datad(!\cpu|dp|wrd|q [0]),
	.datae(!\cpu|cont|WideOr3~combout ),
	.dataf(!\cpu|cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux7~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux7~0 .lut_mask = 64'h0000FFFF0F0F00FF;
defparam \cpu|dp|src2mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \cpu|dp|alunit|_~13 (
// Equation(s):
// \cpu|dp|alunit|_~13_sumout  = SUM(( !\cpu|dp|src2mux|Mux7~0_combout  $ (!\cpu|dp|src1mux|y[0]~2_combout ) ) + ( !VCC ) + ( !VCC ))
// \cpu|dp|alunit|_~14  = CARRY(( !\cpu|dp|src2mux|Mux7~0_combout  $ (!\cpu|dp|src1mux|y[0]~2_combout ) ) + ( !VCC ) + ( !VCC ))
// \cpu|dp|alunit|_~15  = SHARE((!\cpu|dp|src2mux|Mux7~0_combout  & (\cpu|ac|Selector0~0_combout )) # (\cpu|dp|src2mux|Mux7~0_combout  & ((\cpu|dp|src1mux|y[0]~2_combout ))))

	.dataa(gnd),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src2mux|Mux7~0_combout ),
	.datad(!\cpu|dp|src1mux|y[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alunit|_~13_sumout ),
	.cout(\cpu|dp|alunit|_~14 ),
	.shareout(\cpu|dp|alunit|_~15 ));
// synopsys translate_off
defparam \cpu|dp|alunit|_~13 .extended_lut = "off";
defparam \cpu|dp|alunit|_~13 .lut_mask = 64'h0000303F00000FF0;
defparam \cpu|dp|alunit|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \cpu|dp|alunit|_~25 (
// Equation(s):
// \cpu|dp|alunit|_~25_sumout  = SUM(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src1mux|y[1]~6_combout  $ (((\cpu|cont|WideOr4~combout  & \cpu|dp|src2mux|Mux6~0_combout )))) ) + ( \cpu|dp|alunit|_~15  ) + ( \cpu|dp|alunit|_~14  ))
// \cpu|dp|alunit|_~26  = CARRY(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src1mux|y[1]~6_combout  $ (((\cpu|cont|WideOr4~combout  & \cpu|dp|src2mux|Mux6~0_combout )))) ) + ( \cpu|dp|alunit|_~15  ) + ( \cpu|dp|alunit|_~14  ))
// \cpu|dp|alunit|_~27  = SHARE((\cpu|dp|src1mux|y[1]~6_combout  & (!\cpu|ac|Selector0~0_combout  $ (((!\cpu|cont|WideOr4~combout ) # (!\cpu|dp|src2mux|Mux6~0_combout ))))))

	.dataa(!\cpu|cont|WideOr4~combout ),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src2mux|Mux6~0_combout ),
	.datad(!\cpu|dp|src1mux|y[1]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alunit|_~14 ),
	.sharein(\cpu|dp|alunit|_~15 ),
	.combout(),
	.sumout(\cpu|dp|alunit|_~25_sumout ),
	.cout(\cpu|dp|alunit|_~26 ),
	.shareout(\cpu|dp|alunit|_~27 ));
// synopsys translate_off
defparam \cpu|dp|alunit|_~25 .extended_lut = "off";
defparam \cpu|dp|alunit|_~25 .lut_mask = 64'h00000036000036C9;
defparam \cpu|dp|alunit|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \cpu|dp|alunit|_~29 (
// Equation(s):
// \cpu|dp|alunit|_~29_sumout  = SUM(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src1mux|y[2]~7_combout  $ (\cpu|dp|src2mux|Mux5~0_combout )) ) + ( \cpu|dp|alunit|_~27  ) + ( \cpu|dp|alunit|_~26  ))
// \cpu|dp|alunit|_~30  = CARRY(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src1mux|y[2]~7_combout  $ (\cpu|dp|src2mux|Mux5~0_combout )) ) + ( \cpu|dp|alunit|_~27  ) + ( \cpu|dp|alunit|_~26  ))
// \cpu|dp|alunit|_~31  = SHARE((\cpu|dp|src1mux|y[2]~7_combout  & (!\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux5~0_combout ))))

	.dataa(gnd),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src1mux|y[2]~7_combout ),
	.datad(!\cpu|dp|src2mux|Mux5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alunit|_~26 ),
	.sharein(\cpu|dp|alunit|_~27 ),
	.combout(),
	.sumout(\cpu|dp|alunit|_~29_sumout ),
	.cout(\cpu|dp|alunit|_~30 ),
	.shareout(\cpu|dp|alunit|_~31 ));
// synopsys translate_off
defparam \cpu|dp|alunit|_~29 .extended_lut = "off";
defparam \cpu|dp|alunit|_~29 .lut_mask = 64'h0000030C00003CC3;
defparam \cpu|dp|alunit|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \cpu|dp|alunit|_~17 (
// Equation(s):
// \cpu|dp|alunit|_~17_sumout  = SUM(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux4~0_combout  $ (\cpu|dp|src1mux|y[3]~4_combout )) ) + ( \cpu|dp|alunit|_~31  ) + ( \cpu|dp|alunit|_~30  ))
// \cpu|dp|alunit|_~18  = CARRY(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux4~0_combout  $ (\cpu|dp|src1mux|y[3]~4_combout )) ) + ( \cpu|dp|alunit|_~31  ) + ( \cpu|dp|alunit|_~30  ))
// \cpu|dp|alunit|_~19  = SHARE((\cpu|dp|src1mux|y[3]~4_combout  & (!\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux4~0_combout ))))

	.dataa(gnd),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src2mux|Mux4~0_combout ),
	.datad(!\cpu|dp|src1mux|y[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alunit|_~30 ),
	.sharein(\cpu|dp|alunit|_~31 ),
	.combout(),
	.sumout(\cpu|dp|alunit|_~17_sumout ),
	.cout(\cpu|dp|alunit|_~18 ),
	.shareout(\cpu|dp|alunit|_~19 ));
// synopsys translate_off
defparam \cpu|dp|alunit|_~17 .extended_lut = "off";
defparam \cpu|dp|alunit|_~17 .lut_mask = 64'h0000003C00003CC3;
defparam \cpu|dp|alunit|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \cpu|dp|alunit|_~21 (
// Equation(s):
// \cpu|dp|alunit|_~21_sumout  = SUM(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src1mux|y[4]~5_combout  $ (\cpu|dp|src2mux|Mux3~0_combout )) ) + ( \cpu|dp|alunit|_~19  ) + ( \cpu|dp|alunit|_~18  ))
// \cpu|dp|alunit|_~22  = CARRY(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src1mux|y[4]~5_combout  $ (\cpu|dp|src2mux|Mux3~0_combout )) ) + ( \cpu|dp|alunit|_~19  ) + ( \cpu|dp|alunit|_~18  ))
// \cpu|dp|alunit|_~23  = SHARE((\cpu|dp|src1mux|y[4]~5_combout  & (!\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux3~0_combout ))))

	.dataa(gnd),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src1mux|y[4]~5_combout ),
	.datad(!\cpu|dp|src2mux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alunit|_~18 ),
	.sharein(\cpu|dp|alunit|_~19 ),
	.combout(),
	.sumout(\cpu|dp|alunit|_~21_sumout ),
	.cout(\cpu|dp|alunit|_~22 ),
	.shareout(\cpu|dp|alunit|_~23 ));
// synopsys translate_off
defparam \cpu|dp|alunit|_~21 .extended_lut = "off";
defparam \cpu|dp|alunit|_~21 .lut_mask = 64'h0000030C00003CC3;
defparam \cpu|dp|alunit|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \cpu|dp|alunit|_~9 (
// Equation(s):
// \cpu|dp|alunit|_~9_sumout  = SUM(( !\cpu|dp|src2mux|Mux2~0_combout  $ (!\cpu|ac|Selector0~0_combout  $ (\cpu|dp|src1mux|y[5]~3_combout )) ) + ( \cpu|dp|alunit|_~23  ) + ( \cpu|dp|alunit|_~22  ))
// \cpu|dp|alunit|_~10  = CARRY(( !\cpu|dp|src2mux|Mux2~0_combout  $ (!\cpu|ac|Selector0~0_combout  $ (\cpu|dp|src1mux|y[5]~3_combout )) ) + ( \cpu|dp|alunit|_~23  ) + ( \cpu|dp|alunit|_~22  ))
// \cpu|dp|alunit|_~11  = SHARE((\cpu|dp|src1mux|y[5]~3_combout  & (!\cpu|dp|src2mux|Mux2~0_combout  $ (!\cpu|ac|Selector0~0_combout ))))

	.dataa(!\cpu|dp|src2mux|Mux2~0_combout ),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src1mux|y[5]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alunit|_~22 ),
	.sharein(\cpu|dp|alunit|_~23 ),
	.combout(),
	.sumout(\cpu|dp|alunit|_~9_sumout ),
	.cout(\cpu|dp|alunit|_~10 ),
	.shareout(\cpu|dp|alunit|_~11 ));
// synopsys translate_off
defparam \cpu|dp|alunit|_~9 .extended_lut = "off";
defparam \cpu|dp|alunit|_~9 .lut_mask = 64'h0000060600006969;
defparam \cpu|dp|alunit|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N1
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \cpu|dp|rf|rd1[6]~0 (
// Equation(s):
// \cpu|dp|rf|rd1[6]~0_combout  = ( \cpu|dp|rf|RAM_rtl_0_bypass [20] & ( (!\cpu|dp|rf|WideOr0~combout  & ((!\cpu|dp|rf|RAM~3_combout  & (\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a6 )) # (\cpu|dp|rf|RAM~3_combout  & ((\cpu|dp|rf|RAM_rtl_0_bypass 
// [19]))))) ) ) # ( !\cpu|dp|rf|RAM_rtl_0_bypass [20] & ( (!\cpu|dp|rf|WideOr0~combout  & \cpu|dp|rf|RAM_rtl_0_bypass [19]) ) )

	.dataa(!\cpu|dp|rf|WideOr0~combout ),
	.datab(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\cpu|dp|rf|RAM~3_combout ),
	.datad(!\cpu|dp|rf|RAM_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_0_bypass [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[6]~0 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[6]~0 .lut_mask = 64'h00AA00AA202A202A;
defparam \cpu|dp|rf|rd1[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N4
dffeas \cpu|dp|areg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd1[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \cpu|dp|pcreg|q~0 (
// Equation(s):
// \cpu|dp|pcreg|q~0_combout  = ( !\cpu|cont|state.JEX~q  & ( (\reset~input_o  & !\cpu|cont|state.BEQEX~q ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cpu|cont|state.BEQEX~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~0 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~0 .lut_mask = 64'h5050505000000000;
defparam \cpu|dp|pcreg|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \cpu|dp|pcreg|q~1 (
// Equation(s):
// \cpu|dp|pcreg|q~1_combout  = ( \cpu|dp|ir0|q [4] & ( (\reset~input_o  & ((!\cpu|cont|state.BEQEX~q  & (\cpu|cont|state.JEX~q )) # (\cpu|cont|state.BEQEX~q  & ((\cpu|dp|res|q [6]))))) ) ) # ( !\cpu|dp|ir0|q [4] & ( (\cpu|cont|state.BEQEX~q  & 
// (\reset~input_o  & \cpu|dp|res|q [6])) ) )

	.dataa(!\cpu|cont|state.BEQEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|state.JEX~q ),
	.datad(!\cpu|dp|res|q [6]),
	.datae(gnd),
	.dataf(!\cpu|dp|ir0|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~1 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~1 .lut_mask = 64'h0011001102130213;
defparam \cpu|dp|pcreg|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \cpu|dp|pcreg|q~2 (
// Equation(s):
// \cpu|dp|pcreg|q~2_combout  = ( \cpu|dp|alunit|_~1_sumout  & ( ((\cpu|dp|pcreg|q~0_combout  & ((!\cpu|dp|alunit|Mux6~0_combout ) # (\cpu|dp|alunit|Mux1~0_combout )))) # (\cpu|dp|pcreg|q~1_combout ) ) ) # ( !\cpu|dp|alunit|_~1_sumout  & ( 
// ((\cpu|dp|pcreg|q~0_combout  & \cpu|dp|alunit|Mux1~0_combout )) # (\cpu|dp|pcreg|q~1_combout ) ) )

	.dataa(!\cpu|dp|alunit|Mux6~0_combout ),
	.datab(!\cpu|dp|pcreg|q~0_combout ),
	.datac(!\cpu|dp|alunit|Mux1~0_combout ),
	.datad(!\cpu|dp|pcreg|q~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~2 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~2 .lut_mask = 64'h03FF03FF23FF23FF;
defparam \cpu|dp|pcreg|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N38
dffeas \cpu|dp|pcreg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \cpu|dp|src1mux|y[6]~0 (
// Equation(s):
// \cpu|dp|src1mux|y[6]~0_combout  = ( \cpu|dp|areg|q [6] & ( \cpu|dp|pcreg|q [6] ) ) # ( !\cpu|dp|areg|q [6] & ( \cpu|dp|pcreg|q [6] & ( (!\cpu|cont|state.RTYPEEX~q  & (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.MEMADR~q  & !\cpu|cont|state.BEQEX~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [6] & ( !\cpu|dp|pcreg|q [6] & ( (((\cpu|cont|state.BEQEX~q ) # (\cpu|cont|state.MEMADR~q )) # (\cpu|cont|state.ADDIEX~q )) # (\cpu|cont|state.RTYPEEX~q ) ) ) )

	.dataa(!\cpu|cont|state.RTYPEEX~q ),
	.datab(!\cpu|cont|state.ADDIEX~q ),
	.datac(!\cpu|cont|state.MEMADR~q ),
	.datad(!\cpu|cont|state.BEQEX~q ),
	.datae(!\cpu|dp|areg|q [6]),
	.dataf(!\cpu|dp|pcreg|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[6]~0 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[6]~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \cpu|dp|alunit|Mux1~0 (
// Equation(s):
// \cpu|dp|alunit|Mux1~0_combout  = ( \cpu|dp|src2mux|Mux1~0_combout  & ( \cpu|dp|src1mux|y[6]~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # (!\cpu|ac|WideOr1~0_combout ))) ) ) ) # ( !\cpu|dp|src2mux|Mux1~0_combout  & ( 
// \cpu|dp|src1mux|y[6]~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr2~0_combout  & !\cpu|ac|WideOr1~0_combout )))) ) ) ) # ( \cpu|dp|src2mux|Mux1~0_combout  & ( !\cpu|dp|src1mux|y[6]~0_combout  & ( 
// (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr2~0_combout  & !\cpu|ac|WideOr1~0_combout )))) ) ) )

	.dataa(!\cpu|ac|WideOr2~0_combout ),
	.datab(!\cpu|ac|WideOr1~1_combout ),
	.datac(!\cpu|ac|WideOr1~0_combout ),
	.datad(!\cpu|cont|state.RTYPEEX~q ),
	.datae(!\cpu|dp|src2mux|Mux1~0_combout ),
	.dataf(!\cpu|dp|src1mux|y[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux1~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux1~0 .lut_mask = 64'h000000EC00EC00FC;
defparam \cpu|dp|alunit|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \cpu|cont|pcen~0 (
// Equation(s):
// \cpu|cont|pcen~0_combout  = ( !\cpu|dp|alunit|Mux1~0_combout  & ( (!\cpu|dp|alunit|Mux2~0_combout  & (((!\cpu|dp|alunit|_~9_sumout  & !\cpu|dp|alunit|_~1_sumout )) # (\cpu|dp|alunit|Mux6~0_combout ))) ) )

	.dataa(!\cpu|dp|alunit|Mux6~0_combout ),
	.datab(!\cpu|dp|alunit|_~9_sumout ),
	.datac(!\cpu|dp|alunit|_~1_sumout ),
	.datad(!\cpu|dp|alunit|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pcen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pcen~0 .extended_lut = "off";
defparam \cpu|cont|pcen~0 .lut_mask = 64'hD500D50000000000;
defparam \cpu|cont|pcen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder_combout  = ( \cpu|dp|wdmux|y[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wdmux|y[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N43
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N49
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \cpu|dp|rf|rd2[7]~7 (
// Equation(s):
// \cpu|dp|rf|rd2[7]~7_combout  = ( \cpu|dp|rf|RAM_rtl_1_bypass [22] & ( (!\cpu|dp|rf|WideOr1~combout  & ((!\cpu|dp|rf|RAM~1_combout  & ((\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a7 ))) # (\cpu|dp|rf|RAM~1_combout  & (\cpu|dp|rf|RAM_rtl_1_bypass 
// [21])))) ) ) # ( !\cpu|dp|rf|RAM_rtl_1_bypass [22] & ( (!\cpu|dp|rf|WideOr1~combout  & \cpu|dp|rf|RAM_rtl_1_bypass [21]) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [21]),
	.datad(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1_bypass [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[7]~7 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[7]~7 .lut_mask = 64'h0C0C0C0C048C048C;
defparam \cpu|dp|rf|rd2[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N35
dffeas \cpu|dp|wrd|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N44
dffeas \cpu|dp|ir0|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \cpu|dp|src2mux|Mux0~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux0~0_combout  = ( \cpu|cont|WideOr3~combout  & ( (\cpu|cont|WideOr4~combout  & \cpu|dp|wrd|q [7]) ) ) # ( !\cpu|cont|WideOr3~combout  & ( (!\cpu|cont|WideOr4~combout  & (\cpu|dp|ir0|q [5])) # (\cpu|cont|WideOr4~combout  & ((\cpu|dp|ir0|q 
// [7]))) ) )

	.dataa(!\cpu|cont|WideOr4~combout ),
	.datab(!\cpu|dp|ir0|q [5]),
	.datac(!\cpu|dp|wrd|q [7]),
	.datad(!\cpu|dp|ir0|q [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux0~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux0~0 .lut_mask = 64'h2277227705050505;
defparam \cpu|dp|src2mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N21
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N23
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N27
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder_combout  = ( \cpu|dp|wdmux|y[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wdmux|y[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N29
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N18
cyclonev_lcell_comb \cpu|dp|rf|rd1[7]~1 (
// Equation(s):
// \cpu|dp|rf|rd1[7]~1_combout  = ( \cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu|dp|rf|WideOr0~combout  & (((!\cpu|dp|rf|RAM~3_combout  & \cpu|dp|rf|RAM_rtl_0_bypass [22])) # (\cpu|dp|rf|RAM_rtl_0_bypass [21]))) ) ) # ( 
// !\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu|dp|rf|WideOr0~combout  & (\cpu|dp|rf|RAM_rtl_0_bypass [21] & ((!\cpu|dp|rf|RAM_rtl_0_bypass [22]) # (\cpu|dp|rf|RAM~3_combout )))) ) )

	.dataa(!\cpu|dp|rf|WideOr0~combout ),
	.datab(!\cpu|dp|rf|RAM~3_combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_0_bypass [22]),
	.datad(!\cpu|dp|rf|RAM_rtl_0_bypass [21]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[7]~1 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[7]~1 .lut_mask = 64'h00A200A208AA08AA;
defparam \cpu|dp|rf|rd1[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N19
dffeas \cpu|dp|areg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd1[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \cpu|dp|pcreg|q~4 (
// Equation(s):
// \cpu|dp|pcreg|q~4_combout  = ( \cpu|cont|state.JEX~q  & ( (\reset~input_o  & ((!\cpu|cont|state.BEQEX~q  & ((\cpu|dp|ir0|q [5]))) # (\cpu|cont|state.BEQEX~q  & (\cpu|dp|res|q [7])))) ) ) # ( !\cpu|cont|state.JEX~q  & ( (\cpu|cont|state.BEQEX~q  & 
// (\reset~input_o  & \cpu|dp|res|q [7])) ) )

	.dataa(!\cpu|cont|state.BEQEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|res|q [7]),
	.datad(!\cpu|dp|ir0|q [5]),
	.datae(gnd),
	.dataf(!\cpu|cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~4 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~4 .lut_mask = 64'h0101010101230123;
defparam \cpu|dp|pcreg|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb \cpu|dp|pcreg|q~5 (
// Equation(s):
// \cpu|dp|pcreg|q~5_combout  = ( \cpu|dp|alunit|Mux0~0_combout  & ( (\cpu|dp|pcreg|q~4_combout ) # (\cpu|dp|pcreg|q~0_combout ) ) ) # ( !\cpu|dp|alunit|Mux0~0_combout  & ( ((!\cpu|dp|alunit|Mux6~0_combout  & (\cpu|dp|pcreg|q~0_combout  & 
// \cpu|dp|alunit|_~5_sumout ))) # (\cpu|dp|pcreg|q~4_combout ) ) )

	.dataa(!\cpu|dp|alunit|Mux6~0_combout ),
	.datab(!\cpu|dp|pcreg|q~0_combout ),
	.datac(!\cpu|dp|pcreg|q~4_combout ),
	.datad(!\cpu|dp|alunit|_~5_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~5 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~5 .lut_mask = 64'h0F2F0F2F3F3F3F3F;
defparam \cpu|dp|pcreg|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \cpu|dp|pcreg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \cpu|dp|src1mux|y[7]~1 (
// Equation(s):
// \cpu|dp|src1mux|y[7]~1_combout  = ( \cpu|dp|areg|q [7] & ( \cpu|dp|pcreg|q [7] ) ) # ( !\cpu|dp|areg|q [7] & ( \cpu|dp|pcreg|q [7] & ( (!\cpu|cont|state.RTYPEEX~q  & (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.BEQEX~q  & !\cpu|cont|state.MEMADR~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [7] & ( !\cpu|dp|pcreg|q [7] & ( (((\cpu|cont|state.MEMADR~q ) # (\cpu|cont|state.BEQEX~q )) # (\cpu|cont|state.ADDIEX~q )) # (\cpu|cont|state.RTYPEEX~q ) ) ) )

	.dataa(!\cpu|cont|state.RTYPEEX~q ),
	.datab(!\cpu|cont|state.ADDIEX~q ),
	.datac(!\cpu|cont|state.BEQEX~q ),
	.datad(!\cpu|cont|state.MEMADR~q ),
	.datae(!\cpu|dp|areg|q [7]),
	.dataf(!\cpu|dp|pcreg|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[7]~1 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[7]~1 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \cpu|dp|alunit|_~1 (
// Equation(s):
// \cpu|dp|alunit|_~1_sumout  = SUM(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux1~0_combout  $ (\cpu|dp|src1mux|y[6]~0_combout )) ) + ( \cpu|dp|alunit|_~11  ) + ( \cpu|dp|alunit|_~10  ))
// \cpu|dp|alunit|_~2  = CARRY(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux1~0_combout  $ (\cpu|dp|src1mux|y[6]~0_combout )) ) + ( \cpu|dp|alunit|_~11  ) + ( \cpu|dp|alunit|_~10  ))
// \cpu|dp|alunit|_~3  = SHARE((\cpu|dp|src1mux|y[6]~0_combout  & (!\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux1~0_combout ))))

	.dataa(gnd),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src2mux|Mux1~0_combout ),
	.datad(!\cpu|dp|src1mux|y[6]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alunit|_~10 ),
	.sharein(\cpu|dp|alunit|_~11 ),
	.combout(),
	.sumout(\cpu|dp|alunit|_~1_sumout ),
	.cout(\cpu|dp|alunit|_~2 ),
	.shareout(\cpu|dp|alunit|_~3 ));
// synopsys translate_off
defparam \cpu|dp|alunit|_~1 .extended_lut = "off";
defparam \cpu|dp|alunit|_~1 .lut_mask = 64'h0000003C00003CC3;
defparam \cpu|dp|alunit|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \cpu|dp|alunit|_~5 (
// Equation(s):
// \cpu|dp|alunit|_~5_sumout  = SUM(( !\cpu|ac|Selector0~0_combout  $ (!\cpu|dp|src2mux|Mux0~0_combout  $ (\cpu|dp|src1mux|y[7]~1_combout )) ) + ( \cpu|dp|alunit|_~3  ) + ( \cpu|dp|alunit|_~2  ))

	.dataa(gnd),
	.datab(!\cpu|ac|Selector0~0_combout ),
	.datac(!\cpu|dp|src2mux|Mux0~0_combout ),
	.datad(!\cpu|dp|src1mux|y[7]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alunit|_~2 ),
	.sharein(\cpu|dp|alunit|_~3 ),
	.combout(),
	.sumout(\cpu|dp|alunit|_~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|_~5 .extended_lut = "off";
defparam \cpu|dp|alunit|_~5 .lut_mask = 64'h0000000000003CC3;
defparam \cpu|dp|alunit|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \cpu|cont|pcen~1 (
// Equation(s):
// \cpu|cont|pcen~1_combout  = ( \cpu|dp|alunit|_~25_sumout  & ( \cpu|dp|alunit|_~29_sumout  & ( (!\cpu|dp|alunit|Mux5~0_combout  & (\cpu|dp|alunit|Mux6~0_combout  & (!\cpu|dp|alunit|Mux6~2_combout  & \cpu|cont|state.BEQEX~q ))) ) ) ) # ( 
// !\cpu|dp|alunit|_~25_sumout  & ( \cpu|dp|alunit|_~29_sumout  & ( (!\cpu|dp|alunit|Mux5~0_combout  & (\cpu|dp|alunit|Mux6~0_combout  & (!\cpu|dp|alunit|Mux6~2_combout  & \cpu|cont|state.BEQEX~q ))) ) ) ) # ( \cpu|dp|alunit|_~25_sumout  & ( 
// !\cpu|dp|alunit|_~29_sumout  & ( (!\cpu|dp|alunit|Mux5~0_combout  & (\cpu|dp|alunit|Mux6~0_combout  & (!\cpu|dp|alunit|Mux6~2_combout  & \cpu|cont|state.BEQEX~q ))) ) ) ) # ( !\cpu|dp|alunit|_~25_sumout  & ( !\cpu|dp|alunit|_~29_sumout  & ( 
// (!\cpu|dp|alunit|Mux5~0_combout  & (!\cpu|dp|alunit|Mux6~2_combout  & \cpu|cont|state.BEQEX~q )) ) ) )

	.dataa(!\cpu|dp|alunit|Mux5~0_combout ),
	.datab(!\cpu|dp|alunit|Mux6~0_combout ),
	.datac(!\cpu|dp|alunit|Mux6~2_combout ),
	.datad(!\cpu|cont|state.BEQEX~q ),
	.datae(!\cpu|dp|alunit|_~25_sumout ),
	.dataf(!\cpu|dp|alunit|_~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pcen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pcen~1 .extended_lut = "off";
defparam \cpu|cont|pcen~1 .lut_mask = 64'h00A0002000200020;
defparam \cpu|cont|pcen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \cpu|cont|pcen~2 (
// Equation(s):
// \cpu|cont|pcen~2_combout  = ( \cpu|cont|pcen~1_combout  & ( !\cpu|dp|alunit|Mux3~1_combout  & ( (!\cpu|dp|alunit|Mux0~0_combout  & (!\cpu|dp|alunit|Mux4~0_combout  & ((!\cpu|dp|alunit|_~5_sumout ) # (\cpu|dp|alunit|Mux6~0_combout )))) ) ) )

	.dataa(!\cpu|dp|alunit|Mux6~0_combout ),
	.datab(!\cpu|dp|alunit|Mux0~0_combout ),
	.datac(!\cpu|dp|alunit|Mux4~0_combout ),
	.datad(!\cpu|dp|alunit|_~5_sumout ),
	.datae(!\cpu|cont|pcen~1_combout ),
	.dataf(!\cpu|dp|alunit|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pcen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pcen~2 .extended_lut = "off";
defparam \cpu|cont|pcen~2 .lut_mask = 64'h0000C04000000000;
defparam \cpu|cont|pcen~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \cpu|dp|pcreg|q[2]~3 (
// Equation(s):
// \cpu|dp|pcreg|q[2]~3_combout  = ( \cpu|dp|alunit|Mux7~0_combout  & ( \cpu|cont|pcen~2_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|WideOr4~0_combout ) # (\cpu|cont|state.JEX~q )) ) ) ) # ( !\cpu|dp|alunit|Mux7~0_combout  & ( \cpu|cont|pcen~2_combout  & 
// ( (!\reset~input_o ) # (((!\cpu|cont|WideOr4~0_combout ) # (\cpu|cont|pcen~0_combout )) # (\cpu|cont|state.JEX~q )) ) ) ) # ( \cpu|dp|alunit|Mux7~0_combout  & ( !\cpu|cont|pcen~2_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|WideOr4~0_combout ) # 
// (\cpu|cont|state.JEX~q )) ) ) ) # ( !\cpu|dp|alunit|Mux7~0_combout  & ( !\cpu|cont|pcen~2_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|WideOr4~0_combout ) # (\cpu|cont|state.JEX~q )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|state.JEX~q ),
	.datac(!\cpu|cont|WideOr4~0_combout ),
	.datad(!\cpu|cont|pcen~0_combout ),
	.datae(!\cpu|dp|alunit|Mux7~0_combout ),
	.dataf(!\cpu|cont|pcen~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q[2]~3 .extended_lut = "off";
defparam \cpu|dp|pcreg|q[2]~3 .lut_mask = 64'hFBFBFBFBFBFFFBFB;
defparam \cpu|dp|pcreg|q[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N35
dffeas \cpu|dp|pcreg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \cpu|dp|src1mux|y[1]~6 (
// Equation(s):
// \cpu|dp|src1mux|y[1]~6_combout  = ( \cpu|dp|areg|q [1] & ( \cpu|dp|pcreg|q [1] ) ) # ( !\cpu|dp|areg|q [1] & ( \cpu|dp|pcreg|q [1] & ( (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.RTYPEEX~q  & (!\cpu|cont|state.MEMADR~q  & !\cpu|cont|state.BEQEX~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [1] & ( !\cpu|dp|pcreg|q [1] & ( (((\cpu|cont|state.BEQEX~q ) # (\cpu|cont|state.MEMADR~q )) # (\cpu|cont|state.RTYPEEX~q )) # (\cpu|cont|state.ADDIEX~q ) ) ) )

	.dataa(!\cpu|cont|state.ADDIEX~q ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|cont|state.MEMADR~q ),
	.datad(!\cpu|cont|state.BEQEX~q ),
	.datae(!\cpu|dp|areg|q [1]),
	.dataf(!\cpu|dp|pcreg|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[1]~6 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[1]~6 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \cpu|dp|alunit|Mux3~1 (
// Equation(s):
// \cpu|dp|alunit|Mux3~1_combout  = ( \cpu|dp|alunit|Mux3~0_combout  ) # ( !\cpu|dp|alunit|Mux3~0_combout  & ( (!\cpu|dp|alunit|Mux6~0_combout  & \cpu|dp|alunit|_~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alunit|Mux6~0_combout ),
	.datad(!\cpu|dp|alunit|_~21_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux3~1 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux3~1 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \cpu|dp|alunit|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N11
dffeas \cpu|dp|res|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alunit|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \cpu|dp|wdmux|y[4]~4 (
// Equation(s):
// \cpu|dp|wdmux|y[4]~4_combout  = ( \cpu|dp|res|q [4] & ( (!\cpu|cont|state.LBWR~q ) # (\cpu|dp|mdr|q [4]) ) ) # ( !\cpu|dp|res|q [4] & ( (\cpu|dp|mdr|q [4] & \cpu|cont|state.LBWR~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|mdr|q [4]),
	.datad(!\cpu|cont|state.LBWR~q ),
	.datae(gnd),
	.dataf(!\cpu|dp|res|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[4]~4 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[4]~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|dp|wdmux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N40
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N22
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N21
cyclonev_lcell_comb \cpu|dp|rf|rd2[3]~3 (
// Equation(s):
// \cpu|dp|rf|rd2[3]~3_combout  = ( \cpu|dp|rf|RAM_rtl_1_bypass [14] & ( (!\cpu|dp|rf|WideOr1~combout  & ((!\cpu|dp|rf|RAM~1_combout  & (\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a3 )) # (\cpu|dp|rf|RAM~1_combout  & ((\cpu|dp|rf|RAM_rtl_1_bypass 
// [13]))))) ) ) # ( !\cpu|dp|rf|RAM_rtl_1_bypass [14] & ( (!\cpu|dp|rf|WideOr1~combout  & \cpu|dp|rf|RAM_rtl_1_bypass [13]) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a3 ),
	.datad(!\cpu|dp|rf|RAM_rtl_1_bypass [13]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[3]~3 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[3]~3 .lut_mask = 64'h00CC00CC084C084C;
defparam \cpu|dp|rf|rd2[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N23
dffeas \cpu|dp|wrd|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \cpu|dp|src2mux|Mux4~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux4~0_combout  = ( \cpu|cont|WideOr4~combout  & ( (!\cpu|cont|WideOr3~combout  & (\cpu|dp|ir0|q [3])) # (\cpu|cont|WideOr3~combout  & ((\cpu|dp|wrd|q [3]))) ) ) # ( !\cpu|cont|WideOr4~combout  & ( (\cpu|dp|ir0|q [1] & 
// !\cpu|cont|WideOr3~combout ) ) )

	.dataa(!\cpu|dp|ir0|q [3]),
	.datab(!\cpu|dp|ir0|q [1]),
	.datac(!\cpu|dp|wrd|q [3]),
	.datad(!\cpu|cont|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux4~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux4~0 .lut_mask = 64'h33003300550F550F;
defparam \cpu|dp|src2mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \cpu|dp|alunit|Mux4~0 (
// Equation(s):
// \cpu|dp|alunit|Mux4~0_combout  = ( \cpu|dp|alunit|_~17_sumout  & ( (!\cpu|ac|alucont[0]~1_combout  & ((!\cpu|dp|alunit|Mux6~1_combout ) # ((\cpu|dp|src2mux|Mux4~0_combout  & \cpu|dp|src1mux|y[3]~4_combout )))) # (\cpu|ac|alucont[0]~1_combout  & 
// (!\cpu|dp|alunit|Mux6~1_combout  & ((\cpu|dp|src1mux|y[3]~4_combout ) # (\cpu|dp|src2mux|Mux4~0_combout )))) ) ) # ( !\cpu|dp|alunit|_~17_sumout  & ( (!\cpu|ac|alucont[0]~1_combout  & (\cpu|dp|alunit|Mux6~1_combout  & (\cpu|dp|src2mux|Mux4~0_combout  & 
// \cpu|dp|src1mux|y[3]~4_combout ))) # (\cpu|ac|alucont[0]~1_combout  & (!\cpu|dp|alunit|Mux6~1_combout  & ((\cpu|dp|src1mux|y[3]~4_combout ) # (\cpu|dp|src2mux|Mux4~0_combout )))) ) )

	.dataa(!\cpu|ac|alucont[0]~1_combout ),
	.datab(!\cpu|dp|alunit|Mux6~1_combout ),
	.datac(!\cpu|dp|src2mux|Mux4~0_combout ),
	.datad(!\cpu|dp|src1mux|y[3]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux4~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux4~0 .lut_mask = 64'h044604468CCE8CCE;
defparam \cpu|dp|alunit|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N53
dffeas \cpu|dp|res|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alunit|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N55
dffeas \cpu|dp|mdr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|mdr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|mdr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|mdr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \cpu|dp|wdmux|y[3]~3 (
// Equation(s):
// \cpu|dp|wdmux|y[3]~3_combout  = ( \cpu|cont|state.LBWR~q  & ( \cpu|dp|mdr|q [3] ) ) # ( !\cpu|cont|state.LBWR~q  & ( \cpu|dp|res|q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|res|q [3]),
	.datad(!\cpu|dp|mdr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[3]~3 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[3]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|dp|wdmux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N56
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \cpu|dp|rf|rd1[2]~7 (
// Equation(s):
// \cpu|dp|rf|rd1[2]~7_combout  = ( !\cpu|dp|rf|WideOr0~combout  & ( (!\cpu|dp|rf|RAM_rtl_0_bypass [12] & (((\cpu|dp|rf|RAM_rtl_0_bypass [11])))) # (\cpu|dp|rf|RAM_rtl_0_bypass [12] & ((!\cpu|dp|rf|RAM~3_combout  & 
// (\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a2 )) # (\cpu|dp|rf|RAM~3_combout  & ((\cpu|dp|rf|RAM_rtl_0_bypass [11]))))) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_0_bypass [12]),
	.datab(!\cpu|dp|rf|RAM~3_combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\cpu|dp|rf|RAM_rtl_0_bypass [11]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[2]~7 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[2]~7 .lut_mask = 64'h04BF04BF00000000;
defparam \cpu|dp|rf|rd1[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N2
dffeas \cpu|dp|areg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|rf|rd1[2]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \cpu|dp|src1mux|y[2]~7 (
// Equation(s):
// \cpu|dp|src1mux|y[2]~7_combout  = ( \cpu|dp|areg|q [2] & ( \cpu|dp|pcreg|q [2] ) ) # ( !\cpu|dp|areg|q [2] & ( \cpu|dp|pcreg|q [2] & ( (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.BEQEX~q  & (!\cpu|cont|state.MEMADR~q  & !\cpu|cont|state.RTYPEEX~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [2] & ( !\cpu|dp|pcreg|q [2] & ( (((\cpu|cont|state.RTYPEEX~q ) # (\cpu|cont|state.MEMADR~q )) # (\cpu|cont|state.BEQEX~q )) # (\cpu|cont|state.ADDIEX~q ) ) ) )

	.dataa(!\cpu|cont|state.ADDIEX~q ),
	.datab(!\cpu|cont|state.BEQEX~q ),
	.datac(!\cpu|cont|state.MEMADR~q ),
	.datad(!\cpu|cont|state.RTYPEEX~q ),
	.datae(!\cpu|dp|areg|q [2]),
	.dataf(!\cpu|dp|pcreg|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[2]~7 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[2]~7 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \cpu|dp|alunit|Mux5~0 (
// Equation(s):
// \cpu|dp|alunit|Mux5~0_combout  = ( \cpu|dp|src1mux|y[2]~7_combout  & ( \cpu|dp|src2mux|Mux5~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~0_combout ) # (!\cpu|ac|WideOr1~1_combout ))) ) ) ) # ( !\cpu|dp|src1mux|y[2]~7_combout  & ( 
// \cpu|dp|src2mux|Mux5~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr1~0_combout  & !\cpu|ac|WideOr2~0_combout )))) ) ) ) # ( \cpu|dp|src1mux|y[2]~7_combout  & ( !\cpu|dp|src2mux|Mux5~0_combout  & ( 
// (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr1~0_combout  & !\cpu|ac|WideOr2~0_combout )))) ) ) )

	.dataa(!\cpu|ac|WideOr1~0_combout ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|ac|WideOr2~0_combout ),
	.datad(!\cpu|ac|WideOr1~1_combout ),
	.datae(!\cpu|dp|src1mux|y[2]~7_combout ),
	.dataf(!\cpu|dp|src2mux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux5~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux5~0 .lut_mask = 64'h0000332033203322;
defparam \cpu|dp|alunit|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \cpu|dp|alunit|Mux5~1 (
// Equation(s):
// \cpu|dp|alunit|Mux5~1_combout  = ( \cpu|dp|alunit|_~29_sumout  & ( (!\cpu|dp|alunit|Mux6~0_combout ) # (\cpu|dp|alunit|Mux5~0_combout ) ) ) # ( !\cpu|dp|alunit|_~29_sumout  & ( \cpu|dp|alunit|Mux5~0_combout  ) )

	.dataa(!\cpu|dp|alunit|Mux6~0_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alunit|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|_~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux5~1 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux5~1 .lut_mask = 64'h0F0F0F0FAFAFAFAF;
defparam \cpu|dp|alunit|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N50
dffeas \cpu|dp|res|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alunit|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \cpu|dp|wdmux|y[2]~2 (
// Equation(s):
// \cpu|dp|wdmux|y[2]~2_combout  = ( \cpu|cont|state.LBWR~q  & ( \cpu|dp|mdr|q [2] ) ) # ( !\cpu|cont|state.LBWR~q  & ( \cpu|dp|res|q [2] ) )

	.dataa(!\cpu|dp|mdr|q [2]),
	.datab(gnd),
	.datac(!\cpu|dp|res|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.LBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[2]~2 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[2]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cpu|dp|wdmux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N52
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N45
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N46
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N48
cyclonev_lcell_comb \cpu|dp|rf|rd1[0]~2 (
// Equation(s):
// \cpu|dp|rf|rd1[0]~2_combout  = ( \cpu|dp|rf|RAM_rtl_0_bypass [7] & ( \cpu|dp|rf|RAM_rtl_0_bypass [8] & ( (!\cpu|dp|rf|WideOr0~combout  & ((\cpu|dp|rf|RAM~3_combout ) # (\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( 
// !\cpu|dp|rf|RAM_rtl_0_bypass [7] & ( \cpu|dp|rf|RAM_rtl_0_bypass [8] & ( (\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\cpu|dp|rf|RAM~3_combout  & !\cpu|dp|rf|WideOr0~combout )) ) ) ) # ( \cpu|dp|rf|RAM_rtl_0_bypass [7] & ( 
// !\cpu|dp|rf|RAM_rtl_0_bypass [8] & ( !\cpu|dp|rf|WideOr0~combout  ) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\cpu|dp|rf|RAM~3_combout ),
	.datac(!\cpu|dp|rf|WideOr0~combout ),
	.datad(gnd),
	.datae(!\cpu|dp|rf|RAM_rtl_0_bypass [7]),
	.dataf(!\cpu|dp|rf|RAM_rtl_0_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[0]~2 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[0]~2 .lut_mask = 64'h0000F0F040407070;
defparam \cpu|dp|rf|rd1[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N49
dffeas \cpu|dp|areg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd1[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \cpu|dp|pcreg|q~6 (
// Equation(s):
// \cpu|dp|pcreg|q~6_combout  = ( \cpu|dp|alunit|Mux7~0_combout  & ( (\reset~input_o  & (!\cpu|cont|state.JEX~q  & ((!\cpu|cont|state.BEQEX~q ) # (\cpu|dp|res|q [0])))) ) ) # ( !\cpu|dp|alunit|Mux7~0_combout  & ( (\reset~input_o  & (\cpu|cont|state.BEQEX~q  
// & (\cpu|dp|res|q [0] & !\cpu|cont|state.JEX~q ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|state.BEQEX~q ),
	.datac(!\cpu|dp|res|q [0]),
	.datad(!\cpu|cont|state.JEX~q ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~6 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~6 .lut_mask = 64'h0100010045004500;
defparam \cpu|dp|pcreg|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \cpu|dp|pcreg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \cpu|dp|src1mux|y[0]~2 (
// Equation(s):
// \cpu|dp|src1mux|y[0]~2_combout  = ( \cpu|dp|areg|q [0] & ( \cpu|dp|pcreg|q [0] ) ) # ( !\cpu|dp|areg|q [0] & ( \cpu|dp|pcreg|q [0] & ( (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.BEQEX~q  & (!\cpu|cont|state.RTYPEEX~q  & !\cpu|cont|state.MEMADR~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [0] & ( !\cpu|dp|pcreg|q [0] & ( (((\cpu|cont|state.MEMADR~q ) # (\cpu|cont|state.RTYPEEX~q )) # (\cpu|cont|state.BEQEX~q )) # (\cpu|cont|state.ADDIEX~q ) ) ) )

	.dataa(!\cpu|cont|state.ADDIEX~q ),
	.datab(!\cpu|cont|state.BEQEX~q ),
	.datac(!\cpu|cont|state.RTYPEEX~q ),
	.datad(!\cpu|cont|state.MEMADR~q ),
	.datae(!\cpu|dp|areg|q [0]),
	.dataf(!\cpu|dp|pcreg|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[0]~2 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[0]~2 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \cpu|ac|alucont[1]~0 (
// Equation(s):
// \cpu|ac|alucont[1]~0_combout  = (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # (!\cpu|ac|WideOr1~0_combout )))

	.dataa(!\cpu|ac|WideOr1~1_combout ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|ac|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ac|alucont[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ac|alucont[1]~0 .extended_lut = "off";
defparam \cpu|ac|alucont[1]~0 .lut_mask = 64'h3232323232323232;
defparam \cpu|ac|alucont[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \cpu|dp|alunit|Mux7~0 (
// Equation(s):
// \cpu|dp|alunit|Mux7~0_combout  = ( \cpu|dp|src2mux|Mux7~0_combout  & ( \cpu|dp|alunit|_~5_sumout  & ( ((!\cpu|ac|alucont[1]~0_combout  & ((\cpu|dp|alunit|_~13_sumout ))) # (\cpu|ac|alucont[1]~0_combout  & (\cpu|dp|src1mux|y[0]~2_combout ))) # 
// (\cpu|ac|alucont[0]~1_combout ) ) ) ) # ( !\cpu|dp|src2mux|Mux7~0_combout  & ( \cpu|dp|alunit|_~5_sumout  & ( (!\cpu|ac|alucont[0]~1_combout  & (((!\cpu|ac|alucont[1]~0_combout  & \cpu|dp|alunit|_~13_sumout )))) # (\cpu|ac|alucont[0]~1_combout  & 
// (((!\cpu|ac|alucont[1]~0_combout )) # (\cpu|dp|src1mux|y[0]~2_combout ))) ) ) ) # ( \cpu|dp|src2mux|Mux7~0_combout  & ( !\cpu|dp|alunit|_~5_sumout  & ( (!\cpu|ac|alucont[0]~1_combout  & ((!\cpu|ac|alucont[1]~0_combout  & ((\cpu|dp|alunit|_~13_sumout ))) # 
// (\cpu|ac|alucont[1]~0_combout  & (\cpu|dp|src1mux|y[0]~2_combout )))) # (\cpu|ac|alucont[0]~1_combout  & (((\cpu|ac|alucont[1]~0_combout )))) ) ) ) # ( !\cpu|dp|src2mux|Mux7~0_combout  & ( !\cpu|dp|alunit|_~5_sumout  & ( (!\cpu|ac|alucont[0]~1_combout  & 
// (((!\cpu|ac|alucont[1]~0_combout  & \cpu|dp|alunit|_~13_sumout )))) # (\cpu|ac|alucont[0]~1_combout  & (\cpu|dp|src1mux|y[0]~2_combout  & (\cpu|ac|alucont[1]~0_combout ))) ) ) )

	.dataa(!\cpu|ac|alucont[0]~1_combout ),
	.datab(!\cpu|dp|src1mux|y[0]~2_combout ),
	.datac(!\cpu|ac|alucont[1]~0_combout ),
	.datad(!\cpu|dp|alunit|_~13_sumout ),
	.datae(!\cpu|dp|src2mux|Mux7~0_combout ),
	.dataf(!\cpu|dp|alunit|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux7~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux7~0 .lut_mask = 64'h01A107A751F157F7;
defparam \cpu|dp|alunit|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N38
dffeas \cpu|dp|res|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alunit|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N51
cyclonev_lcell_comb \cpu|dp|wdmux|y[0]~0 (
// Equation(s):
// \cpu|dp|wdmux|y[0]~0_combout  = ( \cpu|dp|res|q [0] & ( (!\cpu|cont|state.LBWR~q ) # (\cpu|dp|mdr|q [0]) ) ) # ( !\cpu|dp|res|q [0] & ( (\cpu|dp|mdr|q [0] & \cpu|cont|state.LBWR~q ) ) )

	.dataa(!\cpu|dp|mdr|q [0]),
	.datab(gnd),
	.datac(!\cpu|cont|state.LBWR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|res|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|wdmux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|wdmux|y[0]~0 .extended_lut = "off";
defparam \cpu|dp|wdmux|y[0]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cpu|dp|wdmux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \cpu|dp|rf|rd2[6]~6 (
// Equation(s):
// \cpu|dp|rf|rd2[6]~6_combout  = ( \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a6  & ( (!\cpu|dp|rf|WideOr1~combout  & (((!\cpu|dp|rf|RAM~1_combout  & \cpu|dp|rf|RAM_rtl_1_bypass [20])) # (\cpu|dp|rf|RAM_rtl_1_bypass [19]))) ) ) # ( 
// !\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a6  & ( (!\cpu|dp|rf|WideOr1~combout  & (\cpu|dp|rf|RAM_rtl_1_bypass [19] & ((!\cpu|dp|rf|RAM_rtl_1_bypass [20]) # (\cpu|dp|rf|RAM~1_combout )))) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [19]),
	.datad(!\cpu|dp|rf|RAM_rtl_1_bypass [20]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[6]~6 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[6]~6 .lut_mask = 64'h0C040C040C8C0C8C;
defparam \cpu|dp|rf|rd2[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N32
dffeas \cpu|dp|wrd|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \cpu|dp|src2mux|Mux1~0 (
// Equation(s):
// \cpu|dp|src2mux|Mux1~0_combout  = ( \cpu|cont|WideOr4~combout  & ( (!\cpu|cont|WideOr3~combout  & (\cpu|dp|ir0|q [6])) # (\cpu|cont|WideOr3~combout  & ((\cpu|dp|wrd|q [6]))) ) ) # ( !\cpu|cont|WideOr4~combout  & ( (!\cpu|cont|WideOr3~combout  & 
// \cpu|dp|ir0|q [4]) ) )

	.dataa(!\cpu|dp|ir0|q [6]),
	.datab(!\cpu|dp|wrd|q [6]),
	.datac(!\cpu|cont|WideOr3~combout ),
	.datad(!\cpu|dp|ir0|q [4]),
	.datae(!\cpu|cont|WideOr4~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src2mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src2mux|Mux1~0 .extended_lut = "off";
defparam \cpu|dp|src2mux|Mux1~0 .lut_mask = 64'h00F0535300F05353;
defparam \cpu|dp|src2mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \cpu|dp|alunit|Mux1~1 (
// Equation(s):
// \cpu|dp|alunit|Mux1~1_combout  = ( \cpu|dp|alunit|Mux1~0_combout  ) # ( !\cpu|dp|alunit|Mux1~0_combout  & ( (\cpu|dp|alunit|_~1_sumout  & !\cpu|dp|alunit|Mux6~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alunit|_~1_sumout ),
	.datac(!\cpu|dp|alunit|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux1~1 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux1~1 .lut_mask = 64'h30303030FFFFFFFF;
defparam \cpu|dp|alunit|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N41
dffeas \cpu|dp|res|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alunit|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \cpu|dp|adrmux|y[6]~6 (
// Equation(s):
// \cpu|dp|adrmux|y[6]~6_combout  = ( \cpu|dp|pcreg|q [6] & ( ((!\cpu|cont|state.LBRD~q  & !\cpu|cont|state.SBWR~q )) # (\cpu|dp|res|q [6]) ) ) # ( !\cpu|dp|pcreg|q [6] & ( (\cpu|dp|res|q [6] & ((\cpu|cont|state.SBWR~q ) # (\cpu|cont|state.LBRD~q ))) ) )

	.dataa(!\cpu|cont|state.LBRD~q ),
	.datab(!\cpu|cont|state.SBWR~q ),
	.datac(!\cpu|dp|res|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|pcreg|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[6]~6 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[6]~6 .lut_mask = 64'h070707078F8F8F8F;
defparam \cpu|dp|adrmux|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \cpu|dp|adrmux|y[7]~7 (
// Equation(s):
// \cpu|dp|adrmux|y[7]~7_combout  = ( \cpu|dp|res|q [7] & ( \cpu|dp|pcreg|q [7] ) ) # ( !\cpu|dp|res|q [7] & ( \cpu|dp|pcreg|q [7] & ( (!\cpu|cont|state.LBRD~q  & !\cpu|cont|state.SBWR~q ) ) ) ) # ( \cpu|dp|res|q [7] & ( !\cpu|dp|pcreg|q [7] & ( 
// (\cpu|cont|state.SBWR~q ) # (\cpu|cont|state.LBRD~q ) ) ) )

	.dataa(!\cpu|cont|state.LBRD~q ),
	.datab(gnd),
	.datac(!\cpu|cont|state.SBWR~q ),
	.datad(gnd),
	.datae(!\cpu|dp|res|q [7]),
	.dataf(!\cpu|dp|pcreg|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[7]~7 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[7]~7 .lut_mask = 64'h00005F5FA0A0FFFF;
defparam \cpu|dp|adrmux|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \exm|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\exm|ram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|wrd|q [7],\cpu|dp|wrd|q [6],\cpu|dp|wrd|q [5],\cpu|dp|wrd|q [4],\cpu|dp|wrd|q [3],\cpu|dp|wrd|q [2],\cpu|dp|wrd|q [1],\cpu|dp|wrd|q [0]}),
	.portaaddr({\cpu|dp|adrmux|y[7]~7_combout ,\cpu|dp|adrmux|y[6]~6_combout ,\cpu|dp|adrmux|y[5]~5_combout ,\cpu|dp|adrmux|y[4]~4_combout ,\cpu|dp|adrmux|y[3]~3_combout ,\cpu|dp|adrmux|y[2]~2_combout ,\cpu|dp|adrmux|y[1]~1_combout ,\cpu|dp|adrmux|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exm|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mini-mips.ram0_exmem_68f12d0.hdl.mif";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "exmem:exm|altsyncram:ram_rtl_0|altsyncram_u3f1:auto_generated|ALTSYNCRAM";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exm|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000003000000000E000200000400000000010002000005000FF000FF000100006000000000050000000085000200002000000000850002800022000A00006400000000800002000063000FF000FF00008000100000000003000800000600000000C000080000C60000000080000A00000600000000C000008000100000000009";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \cpu|dp|ir2|q~1 (
// Equation(s):
// \cpu|dp|ir2|q~1_combout  = ( \cpu|dp|ir2|q [1] & ( \exm|ram_rtl_0|auto_generated|ram_block1a1  & ( (\reset~input_o  & ((!\exm|Equal0~0_combout ) # ((!\cpu|cont|state.FETCH3~q ) # (\switches[1]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [1] & ( 
// \exm|ram_rtl_0|auto_generated|ram_block1a1  & ( (\cpu|cont|state.FETCH3~q  & (\reset~input_o  & ((!\exm|Equal0~0_combout ) # (\switches[1]~input_o )))) ) ) ) # ( \cpu|dp|ir2|q [1] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a1  & ( (\reset~input_o  & 
// ((!\cpu|cont|state.FETCH3~q ) # ((\exm|Equal0~0_combout  & \switches[1]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [1] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a1  & ( (\exm|Equal0~0_combout  & (\cpu|cont|state.FETCH3~q  & (\reset~input_o  & 
// \switches[1]~input_o ))) ) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\cpu|cont|state.FETCH3~q ),
	.datac(!\reset~input_o ),
	.datad(!\switches[1]~input_o ),
	.datae(!\cpu|dp|ir2|q [1]),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir2|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir2|q~1 .extended_lut = "off";
defparam \cpu|dp|ir2|q~1 .lut_mask = 64'h00010C0D02030E0F;
defparam \cpu|dp|ir2|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N23
dffeas \cpu|dp|ir2|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir2|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir2|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|ir2|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \cpu|dp|regmux|y[1]~1 (
// Equation(s):
// \cpu|dp|regmux|y[1]~1_combout  = ( \cpu|cont|state.RTYPEWR~q  & ( \cpu|dp|ir1|q [4] ) ) # ( !\cpu|cont|state.RTYPEWR~q  & ( \cpu|dp|ir2|q [1] ) )

	.dataa(gnd),
	.datab(!\cpu|dp|ir1|q [4]),
	.datac(!\cpu|dp|ir2|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.RTYPEWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|regmux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|regmux|y[1]~1 .extended_lut = "off";
defparam \cpu|dp|regmux|y[1]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cpu|dp|regmux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N8
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|regmux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir2|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N37
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir2|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir2|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N41
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|regmux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \cpu|dp|rf|RAM~2 (
// Equation(s):
// \cpu|dp|rf|RAM~2_combout  = ( \cpu|dp|rf|RAM_rtl_0_bypass [1] & ( (\cpu|dp|rf|RAM_rtl_0_bypass [2] & \cpu|dp|rf|RAM_rtl_0_bypass [0]) ) ) # ( !\cpu|dp|rf|RAM_rtl_0_bypass [1] & ( (!\cpu|dp|rf|RAM_rtl_0_bypass [2] & \cpu|dp|rf|RAM_rtl_0_bypass [0]) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_0_bypass [2]),
	.datab(gnd),
	.datac(!\cpu|dp|rf|RAM_rtl_0_bypass [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_0_bypass [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM~2 .extended_lut = "off";
defparam \cpu|dp|rf|RAM~2 .lut_mask = 64'h0A0A0A0A05050505;
defparam \cpu|dp|rf|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \cpu|dp|rf|RAM~3 (
// Equation(s):
// \cpu|dp|rf|RAM~3_combout  = ( \cpu|dp|rf|RAM_rtl_0_bypass [4] & ( \cpu|dp|rf|RAM~2_combout  & ( (\cpu|dp|rf|RAM_rtl_0_bypass [3] & (!\cpu|dp|rf|RAM_rtl_0_bypass [5] $ (\cpu|dp|rf|RAM_rtl_0_bypass [6]))) ) ) ) # ( !\cpu|dp|rf|RAM_rtl_0_bypass [4] & ( 
// \cpu|dp|rf|RAM~2_combout  & ( (!\cpu|dp|rf|RAM_rtl_0_bypass [3] & (!\cpu|dp|rf|RAM_rtl_0_bypass [5] $ (\cpu|dp|rf|RAM_rtl_0_bypass [6]))) ) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_0_bypass [5]),
	.datab(gnd),
	.datac(!\cpu|dp|rf|RAM_rtl_0_bypass [3]),
	.datad(!\cpu|dp|rf|RAM_rtl_0_bypass [6]),
	.datae(!\cpu|dp|rf|RAM_rtl_0_bypass [4]),
	.dataf(!\cpu|dp|rf|RAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM~3 .extended_lut = "off";
defparam \cpu|dp|rf|RAM~3 .lut_mask = 64'h00000000A0500A05;
defparam \cpu|dp|rf|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder_combout  = ( \cpu|dp|wdmux|y[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wdmux|y[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N4
dffeas \cpu|dp|rf|RAM_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N9
cyclonev_lcell_comb \cpu|dp|rf|rd1[5]~3 (
// Equation(s):
// \cpu|dp|rf|rd1[5]~3_combout  = ( !\cpu|dp|rf|WideOr0~combout  & ( (!\cpu|dp|rf|RAM_rtl_0_bypass [18] & (((\cpu|dp|rf|RAM_rtl_0_bypass [17])))) # (\cpu|dp|rf|RAM_rtl_0_bypass [18] & ((!\cpu|dp|rf|RAM~3_combout  & 
// (\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a5 )) # (\cpu|dp|rf|RAM~3_combout  & ((\cpu|dp|rf|RAM_rtl_0_bypass [17]))))) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_0_bypass [18]),
	.datab(!\cpu|dp|rf|RAM~3_combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\cpu|dp|rf|RAM_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd1[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[5]~3 .extended_lut = "off";
defparam \cpu|dp|rf|rd1[5]~3 .lut_mask = 64'h04BF04BF00000000;
defparam \cpu|dp|rf|rd1[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N10
dffeas \cpu|dp|areg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd1[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|areg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|areg|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|areg|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \cpu|dp|pcreg|q~7 (
// Equation(s):
// \cpu|dp|pcreg|q~7_combout  = ( \reset~input_o  & ( (!\cpu|cont|state.BEQEX~q  & (\cpu|dp|ir0|q [3] & (\cpu|cont|state.JEX~q ))) # (\cpu|cont|state.BEQEX~q  & (((\cpu|dp|res|q [5])))) ) )

	.dataa(!\cpu|dp|ir0|q [3]),
	.datab(!\cpu|cont|state.BEQEX~q ),
	.datac(!\cpu|cont|state.JEX~q ),
	.datad(!\cpu|dp|res|q [5]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~7 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~7 .lut_mask = 64'h0000000004370437;
defparam \cpu|dp|pcreg|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \cpu|dp|pcreg|q~8 (
// Equation(s):
// \cpu|dp|pcreg|q~8_combout  = ( \cpu|dp|pcreg|q~0_combout  & ( (((!\cpu|dp|alunit|Mux6~0_combout  & \cpu|dp|alunit|_~9_sumout )) # (\cpu|dp|alunit|Mux2~0_combout )) # (\cpu|dp|pcreg|q~7_combout ) ) ) # ( !\cpu|dp|pcreg|q~0_combout  & ( 
// \cpu|dp|pcreg|q~7_combout  ) )

	.dataa(!\cpu|dp|alunit|Mux6~0_combout ),
	.datab(!\cpu|dp|alunit|_~9_sumout ),
	.datac(!\cpu|dp|pcreg|q~7_combout ),
	.datad(!\cpu|dp|alunit|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pcreg|q~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~8 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~8 .lut_mask = 64'h0F0F0F0F2FFF2FFF;
defparam \cpu|dp|pcreg|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \cpu|dp|pcreg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \cpu|dp|src1mux|y[5]~3 (
// Equation(s):
// \cpu|dp|src1mux|y[5]~3_combout  = ( \cpu|dp|areg|q [5] & ( \cpu|dp|pcreg|q [5] ) ) # ( !\cpu|dp|areg|q [5] & ( \cpu|dp|pcreg|q [5] & ( (!\cpu|cont|state.RTYPEEX~q  & (!\cpu|cont|state.ADDIEX~q  & (!\cpu|cont|state.BEQEX~q  & !\cpu|cont|state.MEMADR~q ))) 
// ) ) ) # ( \cpu|dp|areg|q [5] & ( !\cpu|dp|pcreg|q [5] & ( (((\cpu|cont|state.MEMADR~q ) # (\cpu|cont|state.BEQEX~q )) # (\cpu|cont|state.ADDIEX~q )) # (\cpu|cont|state.RTYPEEX~q ) ) ) )

	.dataa(!\cpu|cont|state.RTYPEEX~q ),
	.datab(!\cpu|cont|state.ADDIEX~q ),
	.datac(!\cpu|cont|state.BEQEX~q ),
	.datad(!\cpu|cont|state.MEMADR~q ),
	.datae(!\cpu|dp|areg|q [5]),
	.dataf(!\cpu|dp|pcreg|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|src1mux|y[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|src1mux|y[5]~3 .extended_lut = "off";
defparam \cpu|dp|src1mux|y[5]~3 .lut_mask = 64'h00007FFF8000FFFF;
defparam \cpu|dp|src1mux|y[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \cpu|dp|alunit|Mux2~0 (
// Equation(s):
// \cpu|dp|alunit|Mux2~0_combout  = ( \cpu|dp|src1mux|y[5]~3_combout  & ( \cpu|dp|src2mux|Mux2~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # (!\cpu|ac|WideOr1~0_combout ))) ) ) ) # ( !\cpu|dp|src1mux|y[5]~3_combout  & ( 
// \cpu|dp|src2mux|Mux2~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr2~0_combout  & !\cpu|ac|WideOr1~0_combout )))) ) ) ) # ( \cpu|dp|src1mux|y[5]~3_combout  & ( !\cpu|dp|src2mux|Mux2~0_combout  & ( 
// (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr2~0_combout  & !\cpu|ac|WideOr1~0_combout )))) ) ) )

	.dataa(!\cpu|ac|WideOr2~0_combout ),
	.datab(!\cpu|ac|WideOr1~1_combout ),
	.datac(!\cpu|cont|state.RTYPEEX~q ),
	.datad(!\cpu|ac|WideOr1~0_combout ),
	.datae(!\cpu|dp|src1mux|y[5]~3_combout ),
	.dataf(!\cpu|dp|src2mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux2~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux2~0 .lut_mask = 64'h00000E0C0E0C0F0C;
defparam \cpu|dp|alunit|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \cpu|dp|alunit|Mux2~1 (
// Equation(s):
// \cpu|dp|alunit|Mux2~1_combout  = ( \cpu|dp|alunit|_~9_sumout  & ( (!\cpu|dp|alunit|Mux6~0_combout ) # (\cpu|dp|alunit|Mux2~0_combout ) ) ) # ( !\cpu|dp|alunit|_~9_sumout  & ( \cpu|dp|alunit|Mux2~0_combout  ) )

	.dataa(!\cpu|dp|alunit|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alunit|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux2~1 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux2~1 .lut_mask = 64'h00FF00FFAAFFAAFF;
defparam \cpu|dp|alunit|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \cpu|dp|res|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alunit|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \cpu|dp|adrmux|y[5]~5 (
// Equation(s):
// \cpu|dp|adrmux|y[5]~5_combout  = ( \cpu|cont|state.LBRD~q  & ( \cpu|dp|res|q [5] ) ) # ( !\cpu|cont|state.LBRD~q  & ( (!\cpu|cont|state.SBWR~q  & ((\cpu|dp|pcreg|q [5]))) # (\cpu|cont|state.SBWR~q  & (\cpu|dp|res|q [5])) ) )

	.dataa(!\cpu|dp|res|q [5]),
	.datab(gnd),
	.datac(!\cpu|dp|pcreg|q [5]),
	.datad(!\cpu|cont|state.SBWR~q ),
	.datae(gnd),
	.dataf(!\cpu|cont|state.LBRD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[5]~5 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[5]~5 .lut_mask = 64'h0F550F5555555555;
defparam \cpu|dp|adrmux|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N57
cyclonev_lcell_comb \exm|q[0]~0 (
// Equation(s):
// \exm|q[0]~0_combout  = (!\exm|Equal0~0_combout  & ((\exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\exm|Equal0~0_combout  & (\switches[0]~input_o ))

	.dataa(!\exm|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\switches[0]~input_o ),
	.datad(!\exm|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[0]~0 .extended_lut = "off";
defparam \exm|q[0]~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \exm|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N20
dffeas \cpu|dp|ir0|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \cpu|ac|WideOr1~0 (
// Equation(s):
// \cpu|ac|WideOr1~0_combout  = ( \cpu|dp|ir0|q [1] & ( (!\cpu|dp|ir0|q [2] & !\cpu|dp|ir0|q [0]) ) ) # ( !\cpu|dp|ir0|q [1] & ( (!\cpu|dp|ir0|q [3] & (!\cpu|dp|ir0|q [2] & !\cpu|dp|ir0|q [0])) ) )

	.dataa(!\cpu|dp|ir0|q [3]),
	.datab(!\cpu|dp|ir0|q [2]),
	.datac(!\cpu|dp|ir0|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|ir0|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ac|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ac|WideOr1~0 .extended_lut = "off";
defparam \cpu|ac|WideOr1~0 .lut_mask = 64'h80808080C0C0C0C0;
defparam \cpu|ac|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \cpu|dp|alunit|Mux3~0 (
// Equation(s):
// \cpu|dp|alunit|Mux3~0_combout  = ( \cpu|dp|src2mux|Mux3~0_combout  & ( \cpu|dp|src1mux|y[4]~5_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~0_combout ) # (!\cpu|ac|WideOr1~1_combout ))) ) ) ) # ( !\cpu|dp|src2mux|Mux3~0_combout  & ( 
// \cpu|dp|src1mux|y[4]~5_combout  & ( (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr1~0_combout  & !\cpu|ac|WideOr2~0_combout )))) ) ) ) # ( \cpu|dp|src2mux|Mux3~0_combout  & ( !\cpu|dp|src1mux|y[4]~5_combout  & ( 
// (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr1~1_combout ) # ((!\cpu|ac|WideOr1~0_combout  & !\cpu|ac|WideOr2~0_combout )))) ) ) )

	.dataa(!\cpu|ac|WideOr1~0_combout ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|ac|WideOr1~1_combout ),
	.datad(!\cpu|ac|WideOr2~0_combout ),
	.datae(!\cpu|dp|src2mux|Mux3~0_combout ),
	.dataf(!\cpu|dp|src1mux|y[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux3~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux3~0 .lut_mask = 64'h0000323032303232;
defparam \cpu|dp|alunit|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \cpu|dp|pcreg|q~10 (
// Equation(s):
// \cpu|dp|pcreg|q~10_combout  = ( \cpu|cont|state.JEX~q  & ( (\reset~input_o  & ((!\cpu|cont|state.BEQEX~q  & ((\cpu|dp|ir0|q [2]))) # (\cpu|cont|state.BEQEX~q  & (\cpu|dp|res|q [4])))) ) ) # ( !\cpu|cont|state.JEX~q  & ( (\cpu|cont|state.BEQEX~q  & 
// (\reset~input_o  & \cpu|dp|res|q [4])) ) )

	.dataa(!\cpu|cont|state.BEQEX~q ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|res|q [4]),
	.datad(!\cpu|dp|ir0|q [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~10 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~10 .lut_mask = 64'h0101010101230123;
defparam \cpu|dp|pcreg|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \cpu|dp|pcreg|q~11 (
// Equation(s):
// \cpu|dp|pcreg|q~11_combout  = ( \cpu|dp|alunit|Mux6~0_combout  & ( ((\cpu|dp|alunit|Mux3~0_combout  & \cpu|dp|pcreg|q~0_combout )) # (\cpu|dp|pcreg|q~10_combout ) ) ) # ( !\cpu|dp|alunit|Mux6~0_combout  & ( ((\cpu|dp|pcreg|q~0_combout  & 
// ((\cpu|dp|alunit|_~21_sumout ) # (\cpu|dp|alunit|Mux3~0_combout )))) # (\cpu|dp|pcreg|q~10_combout ) ) )

	.dataa(!\cpu|dp|alunit|Mux3~0_combout ),
	.datab(!\cpu|dp|pcreg|q~10_combout ),
	.datac(!\cpu|dp|alunit|_~21_sumout ),
	.datad(!\cpu|dp|pcreg|q~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~11 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~11 .lut_mask = 64'h337F337F33773377;
defparam \cpu|dp|pcreg|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N8
dffeas \cpu|dp|pcreg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \cpu|dp|adrmux|y[4]~4 (
// Equation(s):
// \cpu|dp|adrmux|y[4]~4_combout  = ( \cpu|dp|res|q [4] & ( ((\cpu|dp|pcreg|q [4]) # (\cpu|cont|state.SBWR~q )) # (\cpu|cont|state.LBRD~q ) ) ) # ( !\cpu|dp|res|q [4] & ( (!\cpu|cont|state.LBRD~q  & (!\cpu|cont|state.SBWR~q  & \cpu|dp|pcreg|q [4])) ) )

	.dataa(!\cpu|cont|state.LBRD~q ),
	.datab(!\cpu|cont|state.SBWR~q ),
	.datac(!\cpu|dp|pcreg|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|res|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[4]~4 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[4]~4 .lut_mask = 64'h080808087F7F7F7F;
defparam \cpu|dp|adrmux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \cpu|dp|ir3|q~3 (
// Equation(s):
// \cpu|dp|ir3|q~3_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a3  & ( (\reset~input_o  & ((!\exm|Equal0~0_combout ) # (\switches[3]~input_o ))) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a3  & ( (\exm|Equal0~0_combout  & (\reset~input_o  & 
// \switches[3]~input_o )) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\switches[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir3|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir3|q~3 .extended_lut = "off";
defparam \cpu|dp|ir3|q~3 .lut_mask = 64'h0101010123232323;
defparam \cpu|dp|ir3|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N35
dffeas \cpu|dp|ir3|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir3|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|ir3|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir3|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|ir3|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \cpu|cont|state~38 (
// Equation(s):
// \cpu|cont|state~38_combout  = (!\cpu|dp|ir3|q [4] & (!\cpu|dp|ir3|q [2] & (\cpu|dp|ir3|q [3] & !\cpu|dp|ir3|q [6])))

	.dataa(!\cpu|dp|ir3|q [4]),
	.datab(!\cpu|dp|ir3|q [2]),
	.datac(!\cpu|dp|ir3|q [3]),
	.datad(!\cpu|dp|ir3|q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~38 .extended_lut = "off";
defparam \cpu|cont|state~38 .lut_mask = 64'h0800080008000800;
defparam \cpu|cont|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \cpu|cont|state~39 (
// Equation(s):
// \cpu|cont|state~39_combout  = ( !\cpu|dp|ir3|q [5] & ( (\cpu|cont|state.DECODE~q  & (!\cpu|dp|ir3|q [7] & (\cpu|cont|state~38_combout  & \reset~input_o ))) ) )

	.dataa(!\cpu|cont|state.DECODE~q ),
	.datab(!\cpu|dp|ir3|q [7]),
	.datac(!\cpu|cont|state~38_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~39 .extended_lut = "off";
defparam \cpu|cont|state~39 .lut_mask = 64'h0004000400000000;
defparam \cpu|cont|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N50
dffeas \cpu|cont|state.JEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.JEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.JEX .is_wysiwyg = "true";
defparam \cpu|cont|state.JEX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \cpu|dp|pcreg|q~9 (
// Equation(s):
// \cpu|dp|pcreg|q~9_combout  = ( \reset~input_o  & ( \cpu|dp|alunit|Mux4~0_combout  & ( (!\cpu|cont|state.BEQEX~q  & ((!\cpu|cont|state.JEX~q ) # ((\cpu|dp|ir0|q [1])))) # (\cpu|cont|state.BEQEX~q  & (((\cpu|dp|res|q [3])))) ) ) ) # ( \reset~input_o  & ( 
// !\cpu|dp|alunit|Mux4~0_combout  & ( (!\cpu|cont|state.BEQEX~q  & (\cpu|cont|state.JEX~q  & ((\cpu|dp|ir0|q [1])))) # (\cpu|cont|state.BEQEX~q  & (((\cpu|dp|res|q [3])))) ) ) )

	.dataa(!\cpu|cont|state.JEX~q ),
	.datab(!\cpu|cont|state.BEQEX~q ),
	.datac(!\cpu|dp|res|q [3]),
	.datad(!\cpu|dp|ir0|q [1]),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|alunit|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~9 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~9 .lut_mask = 64'h0000034700008BCF;
defparam \cpu|dp|pcreg|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N20
dffeas \cpu|dp|pcreg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \cpu|dp|adrmux|y[3]~3 (
// Equation(s):
// \cpu|dp|adrmux|y[3]~3_combout  = ( \cpu|dp|res|q [3] & ( ((\cpu|dp|pcreg|q [3]) # (\cpu|cont|state.SBWR~q )) # (\cpu|cont|state.LBRD~q ) ) ) # ( !\cpu|dp|res|q [3] & ( (!\cpu|cont|state.LBRD~q  & (!\cpu|cont|state.SBWR~q  & \cpu|dp|pcreg|q [3])) ) )

	.dataa(!\cpu|cont|state.LBRD~q ),
	.datab(!\cpu|cont|state.SBWR~q ),
	.datac(!\cpu|dp|pcreg|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|res|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[3]~3 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[3]~3 .lut_mask = 64'h080808087F7F7F7F;
defparam \cpu|dp|adrmux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \cpu|dp|ir3|q~2 (
// Equation(s):
// \cpu|dp|ir3|q~2_combout  = (\reset~input_o  & ((!\exm|Equal0~0_combout  & (\exm|ram_rtl_0|auto_generated|ram_block1a7 )) # (\exm|Equal0~0_combout  & ((\switches[7]~input_o )))))

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\exm|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\switches[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir3|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir3|q~2 .extended_lut = "off";
defparam \cpu|dp|ir3|q~2 .lut_mask = 64'h0213021302130213;
defparam \cpu|dp|ir3|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N17
dffeas \cpu|dp|ir3|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir3|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|ir3|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir3|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir3|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|ir3|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \cpu|cont|state~25 (
// Equation(s):
// \cpu|cont|state~25_combout  = ( \cpu|dp|ir3|q [5] & ( (\cpu|cont|state.DECODE~q  & (!\cpu|dp|ir3|q [7] & (\reset~input_o  & \cpu|cont|Equal0~0_combout ))) ) )

	.dataa(!\cpu|cont|state.DECODE~q ),
	.datab(!\cpu|dp|ir3|q [7]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~25 .extended_lut = "off";
defparam \cpu|cont|state~25 .lut_mask = 64'h0000000000040004;
defparam \cpu|cont|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \cpu|cont|state.ADDIEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.ADDIEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.ADDIEX .is_wysiwyg = "true";
defparam \cpu|cont|state.ADDIEX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb \cpu|cont|state~36 (
// Equation(s):
// \cpu|cont|state~36_combout  = (\cpu|cont|state.ADDIEX~q  & \reset~input_o )

	.dataa(!\cpu|cont|state.ADDIEX~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~36 .extended_lut = "off";
defparam \cpu|cont|state~36 .lut_mask = 64'h0055005500550055;
defparam \cpu|cont|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N17
dffeas \cpu|cont|state.ADDIWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.ADDIWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.ADDIWR .is_wysiwyg = "true";
defparam \cpu|cont|state.ADDIWR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \cpu|cont|WideOr7~0 (
// Equation(s):
// \cpu|cont|WideOr7~0_combout  = ((\cpu|cont|state.RTYPEWR~q ) # (\cpu|cont|state.LBWR~q )) # (\cpu|cont|state.ADDIWR~q )

	.dataa(gnd),
	.datab(!\cpu|cont|state.ADDIWR~q ),
	.datac(!\cpu|cont|state.LBWR~q ),
	.datad(!\cpu|cont|state.RTYPEWR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr7~0 .extended_lut = "off";
defparam \cpu|cont|WideOr7~0 .lut_mask = 64'h3FFF3FFF3FFF3FFF;
defparam \cpu|cont|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \cpu|cont|state~31 (
// Equation(s):
// \cpu|cont|state~31_combout  = ( !\cpu|cont|WideOr7~0_combout  & ( !\cpu|cont|state.SBWR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state.SBWR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~31 .extended_lut = "off";
defparam \cpu|cont|state~31 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu|cont|state~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N9
cyclonev_lcell_comb \cpu|cont|Selector0~0 (
// Equation(s):
// \cpu|cont|Selector0~0_combout  = ( \cpu|dp|ir3|q [7] & ( (\cpu|cont|state.MEMADR~q  & !\cpu|cont|Equal0~0_combout ) ) ) # ( !\cpu|dp|ir3|q [7] & ( \cpu|cont|state.MEMADR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state.MEMADR~q ),
	.datad(!\cpu|cont|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~0 .extended_lut = "off";
defparam \cpu|cont|Selector0~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \cpu|cont|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \cpu|cont|WideOr0~0 (
// Equation(s):
// \cpu|cont|WideOr0~0_combout  = ( \cpu|dp|ir3|q [5] & ( (!\cpu|dp|ir3|q [4] & !\cpu|dp|ir3|q [3]) ) ) # ( !\cpu|dp|ir3|q [5] & ( (!\cpu|dp|ir3|q [4] & ((!\cpu|dp|ir3|q [7]) # (!\cpu|dp|ir3|q [3]))) # (\cpu|dp|ir3|q [4] & (!\cpu|dp|ir3|q [7] & 
// !\cpu|dp|ir3|q [3])) ) )

	.dataa(!\cpu|dp|ir3|q [4]),
	.datab(gnd),
	.datac(!\cpu|dp|ir3|q [7]),
	.datad(!\cpu|dp|ir3|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr0~0 .extended_lut = "off";
defparam \cpu|cont|WideOr0~0 .lut_mask = 64'hFAA0FAA0AA00AA00;
defparam \cpu|cont|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N27
cyclonev_lcell_comb \cpu|cont|state~30 (
// Equation(s):
// \cpu|cont|state~30_combout  = ( \cpu|dp|ir3|q [2] & ( \cpu|cont|state.DECODE~q  ) ) # ( !\cpu|dp|ir3|q [2] & ( (\cpu|cont|state.DECODE~q  & ((!\cpu|cont|WideOr0~0_combout ) # (\cpu|dp|ir3|q [6]))) ) )

	.dataa(!\cpu|cont|state.DECODE~q ),
	.datab(gnd),
	.datac(!\cpu|cont|WideOr0~0_combout ),
	.datad(!\cpu|dp|ir3|q [6]),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~30 .extended_lut = "off";
defparam \cpu|cont|state~30 .lut_mask = 64'h5055505555555555;
defparam \cpu|cont|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \cpu|cont|state~32 (
// Equation(s):
// \cpu|cont|state~32_combout  = ( !\cpu|cont|state~30_combout  & ( !\cpu|cont|state.BEQEX~q  & ( (\cpu|cont|state~31_combout  & (\reset~input_o  & (!\cpu|cont|state.JEX~q  & !\cpu|cont|Selector0~0_combout ))) ) ) )

	.dataa(!\cpu|cont|state~31_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|state.JEX~q ),
	.datad(!\cpu|cont|Selector0~0_combout ),
	.datae(!\cpu|cont|state~30_combout ),
	.dataf(!\cpu|cont|state.BEQEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~32 .extended_lut = "off";
defparam \cpu|cont|state~32 .lut_mask = 64'h1000000000000000;
defparam \cpu|cont|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N56
dffeas \cpu|cont|state.FETCH1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.FETCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.FETCH1 .is_wysiwyg = "true";
defparam \cpu|cont|state.FETCH1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \cpu|cont|state~33 (
// Equation(s):
// \cpu|cont|state~33_combout  = (\reset~input_o  & !\cpu|cont|state.FETCH1~q )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cpu|cont|state.FETCH1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~33 .extended_lut = "off";
defparam \cpu|cont|state~33 .lut_mask = 64'h5050505050505050;
defparam \cpu|cont|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N35
dffeas \cpu|cont|state.FETCH2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.FETCH2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.FETCH2 .is_wysiwyg = "true";
defparam \cpu|cont|state.FETCH2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \cpu|cont|state~29 (
// Equation(s):
// \cpu|cont|state~29_combout  = ( \reset~input_o  & ( \cpu|cont|state.FETCH2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|cont|state.FETCH2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~29 .extended_lut = "off";
defparam \cpu|cont|state~29 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|cont|state~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \cpu|cont|state.FETCH3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.FETCH3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.FETCH3 .is_wysiwyg = "true";
defparam \cpu|cont|state.FETCH3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N57
cyclonev_lcell_comb \cpu|cont|state~28 (
// Equation(s):
// \cpu|cont|state~28_combout  = ( \cpu|cont|state.FETCH3~q  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|cont|state.FETCH3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~28 .extended_lut = "off";
defparam \cpu|cont|state~28 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|cont|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N59
dffeas \cpu|cont|state.FETCH4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.FETCH4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.FETCH4 .is_wysiwyg = "true";
defparam \cpu|cont|state.FETCH4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \cpu|cont|state~27 (
// Equation(s):
// \cpu|cont|state~27_combout  = ( \cpu|cont|state.FETCH4~q  & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.FETCH4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~27 .extended_lut = "off";
defparam \cpu|cont|state~27 .lut_mask = 64'h0000000055555555;
defparam \cpu|cont|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N2
dffeas \cpu|cont|state.DECODE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.DECODE .is_wysiwyg = "true";
defparam \cpu|cont|state.DECODE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N3
cyclonev_lcell_comb \cpu|cont|state~23 (
// Equation(s):
// \cpu|cont|state~23_combout  = ( !\cpu|dp|ir3|q [3] & ( (!\cpu|dp|ir3|q [6] & (!\cpu|dp|ir3|q [2] & \cpu|dp|ir3|q [4])) ) )

	.dataa(!\cpu|dp|ir3|q [6]),
	.datab(!\cpu|dp|ir3|q [2]),
	.datac(gnd),
	.datad(!\cpu|dp|ir3|q [4]),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~23 .extended_lut = "off";
defparam \cpu|cont|state~23 .lut_mask = 64'h0088008800000000;
defparam \cpu|cont|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \cpu|cont|state~24 (
// Equation(s):
// \cpu|cont|state~24_combout  = ( !\cpu|dp|ir3|q [5] & ( (\cpu|cont|state.DECODE~q  & (!\cpu|dp|ir3|q [7] & (\reset~input_o  & \cpu|cont|state~23_combout ))) ) )

	.dataa(!\cpu|cont|state.DECODE~q ),
	.datab(!\cpu|dp|ir3|q [7]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|state~23_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~24 .extended_lut = "off";
defparam \cpu|cont|state~24 .lut_mask = 64'h0004000400000000;
defparam \cpu|cont|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N41
dffeas \cpu|cont|state.BEQEX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.BEQEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.BEQEX .is_wysiwyg = "true";
defparam \cpu|cont|state.BEQEX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \cpu|dp|pcreg|q~13 (
// Equation(s):
// \cpu|dp|pcreg|q~13_combout  = ( \cpu|dp|alunit|Mux5~1_combout  & ( \cpu|cont|state.JEX~q  & ( (\reset~input_o  & ((!\cpu|cont|state.BEQEX~q  & ((\cpu|dp|ir0|q [0]))) # (\cpu|cont|state.BEQEX~q  & (\cpu|dp|res|q [2])))) ) ) ) # ( 
// !\cpu|dp|alunit|Mux5~1_combout  & ( \cpu|cont|state.JEX~q  & ( (\reset~input_o  & ((!\cpu|cont|state.BEQEX~q  & ((\cpu|dp|ir0|q [0]))) # (\cpu|cont|state.BEQEX~q  & (\cpu|dp|res|q [2])))) ) ) ) # ( \cpu|dp|alunit|Mux5~1_combout  & ( !\cpu|cont|state.JEX~q 
//  & ( (\reset~input_o  & ((!\cpu|cont|state.BEQEX~q ) # (\cpu|dp|res|q [2]))) ) ) ) # ( !\cpu|dp|alunit|Mux5~1_combout  & ( !\cpu|cont|state.JEX~q  & ( (\reset~input_o  & (\cpu|cont|state.BEQEX~q  & \cpu|dp|res|q [2])) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|state.BEQEX~q ),
	.datac(!\cpu|dp|res|q [2]),
	.datad(!\cpu|dp|ir0|q [0]),
	.datae(!\cpu|dp|alunit|Mux5~1_combout ),
	.dataf(!\cpu|cont|state.JEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pcreg|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q~13 .extended_lut = "off";
defparam \cpu|dp|pcreg|q~13 .lut_mask = 64'h0101454501450145;
defparam \cpu|dp|pcreg|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N56
dffeas \cpu|dp|pcreg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pcreg|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|pcreg|q[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \cpu|dp|adrmux|y[2]~2 (
// Equation(s):
// \cpu|dp|adrmux|y[2]~2_combout  = ( \cpu|dp|res|q [2] & ( ((\cpu|dp|pcreg|q [2]) # (\cpu|cont|state.SBWR~q )) # (\cpu|cont|state.LBRD~q ) ) ) # ( !\cpu|dp|res|q [2] & ( (!\cpu|cont|state.LBRD~q  & (!\cpu|cont|state.SBWR~q  & \cpu|dp|pcreg|q [2])) ) )

	.dataa(!\cpu|cont|state.LBRD~q ),
	.datab(!\cpu|cont|state.SBWR~q ),
	.datac(!\cpu|dp|pcreg|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|res|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[2]~2 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[2]~2 .lut_mask = 64'h080808087F7F7F7F;
defparam \cpu|dp|adrmux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \exm|q[4]~4 (
// Equation(s):
// \exm|q[4]~4_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\exm|Equal0~0_combout ) # (\switches[4]~input_o ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a4  & ( (\switches[4]~input_o  & \exm|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches[4]~input_o ),
	.datad(!\exm|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[4]~4 .extended_lut = "off";
defparam \exm|q[4]~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \exm|q[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N41
dffeas \cpu|dp|ir0|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \cpu|ac|WideOr1~1 (
// Equation(s):
// \cpu|ac|WideOr1~1_combout  = (!\cpu|dp|ir0|q [4] & \cpu|dp|ir0|q [5])

	.dataa(gnd),
	.datab(!\cpu|dp|ir0|q [4]),
	.datac(!\cpu|dp|ir0|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ac|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ac|WideOr1~1 .extended_lut = "off";
defparam \cpu|ac|WideOr1~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cpu|ac|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \cpu|ac|alucont[0]~1 (
// Equation(s):
// \cpu|ac|alucont[0]~1_combout  = ( \cpu|ac|WideOr2~0_combout  & ( (!\cpu|ac|WideOr1~1_combout  & \cpu|cont|state.RTYPEEX~q ) ) ) # ( !\cpu|ac|WideOr2~0_combout  & ( \cpu|cont|state.RTYPEEX~q  ) )

	.dataa(!\cpu|ac|WideOr1~1_combout ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ac|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ac|alucont[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ac|alucont[0]~1 .extended_lut = "off";
defparam \cpu|ac|alucont[0]~1 .lut_mask = 64'h3333333322222222;
defparam \cpu|ac|alucont[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \cpu|dp|alunit|Mux6~2 (
// Equation(s):
// \cpu|dp|alunit|Mux6~2_combout  = ( \cpu|dp|src2mux|Mux6~0_combout  & ( (!\cpu|ac|alucont[0]~1_combout  & (\cpu|dp|alunit|Mux6~1_combout  & (\cpu|cont|WideOr4~combout  & \cpu|dp|src1mux|y[1]~6_combout ))) # (\cpu|ac|alucont[0]~1_combout  & 
// (!\cpu|dp|alunit|Mux6~1_combout  & ((\cpu|dp|src1mux|y[1]~6_combout ) # (\cpu|cont|WideOr4~combout )))) ) ) # ( !\cpu|dp|src2mux|Mux6~0_combout  & ( (\cpu|ac|alucont[0]~1_combout  & (!\cpu|dp|alunit|Mux6~1_combout  & \cpu|dp|src1mux|y[1]~6_combout )) ) )

	.dataa(!\cpu|ac|alucont[0]~1_combout ),
	.datab(!\cpu|dp|alunit|Mux6~1_combout ),
	.datac(!\cpu|cont|WideOr4~combout ),
	.datad(!\cpu|dp|src1mux|y[1]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|src2mux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux6~2 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux6~2 .lut_mask = 64'h0044004404460446;
defparam \cpu|dp|alunit|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \cpu|dp|alunit|Mux6~3 (
// Equation(s):
// \cpu|dp|alunit|Mux6~3_combout  = ( \cpu|dp|alunit|Mux6~0_combout  & ( \cpu|dp|alunit|Mux6~2_combout  ) ) # ( !\cpu|dp|alunit|Mux6~0_combout  & ( (\cpu|dp|alunit|_~25_sumout ) # (\cpu|dp|alunit|Mux6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alunit|Mux6~2_combout ),
	.datad(!\cpu|dp|alunit|_~25_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux6~3 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux6~3 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \cpu|dp|alunit|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N8
dffeas \cpu|dp|res|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alunit|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \cpu|dp|adrmux|y[1]~1 (
// Equation(s):
// \cpu|dp|adrmux|y[1]~1_combout  = ( \cpu|dp|pcreg|q [1] & ( ((!\cpu|cont|state.LBRD~q  & !\cpu|cont|state.SBWR~q )) # (\cpu|dp|res|q [1]) ) ) # ( !\cpu|dp|pcreg|q [1] & ( (\cpu|dp|res|q [1] & ((\cpu|cont|state.SBWR~q ) # (\cpu|cont|state.LBRD~q ))) ) )

	.dataa(!\cpu|cont|state.LBRD~q ),
	.datab(!\cpu|cont|state.SBWR~q ),
	.datac(!\cpu|dp|res|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|pcreg|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[1]~1 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[1]~1 .lut_mask = 64'h070707078F8F8F8F;
defparam \cpu|dp|adrmux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \cpu|dp|ir3|q~6 (
// Equation(s):
// \cpu|dp|ir3|q~6_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (\reset~input_o  & ((!\exm|Equal0~0_combout ) # (\switches[6]~input_o ))) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a6  & ( (\exm|Equal0~0_combout  & (\switches[6]~input_o 
//  & \reset~input_o )) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\switches[6]~input_o ),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir3|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir3|q~6 .extended_lut = "off";
defparam \cpu|dp|ir3|q~6 .lut_mask = 64'h010101010B0B0B0B;
defparam \cpu|dp|ir3|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N8
dffeas \cpu|dp|ir3|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|ir3|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|ir3|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir3|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir3|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|ir3|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \cpu|cont|Equal0~0 (
// Equation(s):
// \cpu|cont|Equal0~0_combout  = ( !\cpu|dp|ir3|q [3] & ( (!\cpu|dp|ir3|q [6] & (!\cpu|dp|ir3|q [2] & !\cpu|dp|ir3|q [4])) ) )

	.dataa(!\cpu|dp|ir3|q [6]),
	.datab(gnd),
	.datac(!\cpu|dp|ir3|q [2]),
	.datad(!\cpu|dp|ir3|q [4]),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Equal0~0 .extended_lut = "off";
defparam \cpu|cont|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \cpu|cont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N45
cyclonev_lcell_comb \cpu|cont|state~37 (
// Equation(s):
// \cpu|cont|state~37_combout  = ( !\cpu|dp|ir3|q [5] & ( (\cpu|cont|Equal0~0_combout  & (\cpu|dp|ir3|q [7] & (\reset~input_o  & \cpu|cont|state.MEMADR~q ))) ) )

	.dataa(!\cpu|cont|Equal0~0_combout ),
	.datab(!\cpu|dp|ir3|q [7]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|state.MEMADR~q ),
	.datae(gnd),
	.dataf(!\cpu|dp|ir3|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~37 .extended_lut = "off";
defparam \cpu|cont|state~37 .lut_mask = 64'h0001000100000000;
defparam \cpu|cont|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N47
dffeas \cpu|cont|state.LBRD (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.LBRD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.LBRD .is_wysiwyg = "true";
defparam \cpu|cont|state.LBRD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N3
cyclonev_lcell_comb \cpu|dp|adrmux|y[0]~0 (
// Equation(s):
// \cpu|dp|adrmux|y[0]~0_combout  = ( \cpu|cont|state.SBWR~q  & ( \cpu|dp|res|q [0] ) ) # ( !\cpu|cont|state.SBWR~q  & ( (!\cpu|cont|state.LBRD~q  & (\cpu|dp|pcreg|q [0])) # (\cpu|cont|state.LBRD~q  & ((\cpu|dp|res|q [0]))) ) )

	.dataa(!\cpu|cont|state.LBRD~q ),
	.datab(gnd),
	.datac(!\cpu|dp|pcreg|q [0]),
	.datad(!\cpu|dp|res|q [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state.SBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|adrmux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|adrmux|y[0]~0 .extended_lut = "off";
defparam \cpu|dp|adrmux|y[0]~0 .lut_mask = 64'h0A5F0A5F00FF00FF;
defparam \cpu|dp|adrmux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \exm|q[2]~2 (
// Equation(s):
// \exm|q[2]~2_combout  = ( \exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (!\exm|Equal0~0_combout ) # (\switches[2]~input_o ) ) ) # ( !\exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (\switches[2]~input_o  & \exm|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches[2]~input_o ),
	.datad(!\exm|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|q[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|q[2]~2 .extended_lut = "off";
defparam \exm|q[2]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \exm|q[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \cpu|dp|ir0|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exm|q[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\cpu|dp|ir0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir0|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|ir0|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \cpu|ac|WideOr2~0 (
// Equation(s):
// \cpu|ac|WideOr2~0_combout  = ( !\cpu|dp|ir0|q [0] & ( (!\cpu|dp|ir0|q [3] & ((!\cpu|dp|ir0|q [2]) # (!\cpu|dp|ir0|q [1]))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|ir0|q [2]),
	.datac(!\cpu|dp|ir0|q [3]),
	.datad(!\cpu|dp|ir0|q [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|ir0|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ac|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ac|WideOr2~0 .extended_lut = "off";
defparam \cpu|ac|WideOr2~0 .lut_mask = 64'hF0C0F0C000000000;
defparam \cpu|ac|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \cpu|dp|alunit|Mux0~0 (
// Equation(s):
// \cpu|dp|alunit|Mux0~0_combout  = ( \cpu|ac|WideOr1~0_combout  & ( \cpu|dp|src2mux|Mux0~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & !\cpu|ac|WideOr1~1_combout ) ) ) ) # ( !\cpu|ac|WideOr1~0_combout  & ( \cpu|dp|src2mux|Mux0~0_combout  & ( 
// (\cpu|cont|state.RTYPEEX~q  & ((!\cpu|ac|WideOr2~0_combout ) # ((!\cpu|ac|WideOr1~1_combout ) # (\cpu|dp|src1mux|y[7]~1_combout )))) ) ) ) # ( \cpu|ac|WideOr1~0_combout  & ( !\cpu|dp|src2mux|Mux0~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & 
// (!\cpu|ac|WideOr1~1_combout  & \cpu|dp|src1mux|y[7]~1_combout )) ) ) ) # ( !\cpu|ac|WideOr1~0_combout  & ( !\cpu|dp|src2mux|Mux0~0_combout  & ( (\cpu|cont|state.RTYPEEX~q  & (\cpu|dp|src1mux|y[7]~1_combout  & ((!\cpu|ac|WideOr2~0_combout ) # 
// (!\cpu|ac|WideOr1~1_combout )))) ) ) )

	.dataa(!\cpu|ac|WideOr2~0_combout ),
	.datab(!\cpu|cont|state.RTYPEEX~q ),
	.datac(!\cpu|ac|WideOr1~1_combout ),
	.datad(!\cpu|dp|src1mux|y[7]~1_combout ),
	.datae(!\cpu|ac|WideOr1~0_combout ),
	.dataf(!\cpu|dp|src2mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux0~0 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux0~0 .lut_mask = 64'h0032003032333030;
defparam \cpu|dp|alunit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \cpu|dp|alunit|Mux0~1 (
// Equation(s):
// \cpu|dp|alunit|Mux0~1_combout  = ( \cpu|dp|alunit|Mux6~0_combout  & ( \cpu|dp|alunit|Mux0~0_combout  ) ) # ( !\cpu|dp|alunit|Mux6~0_combout  & ( (\cpu|dp|alunit|_~5_sumout ) # (\cpu|dp|alunit|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alunit|Mux0~0_combout ),
	.datad(!\cpu|dp|alunit|_~5_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alunit|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alunit|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alunit|Mux0~1 .extended_lut = "off";
defparam \cpu|dp|alunit|Mux0~1 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \cpu|dp|alunit|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \cpu|dp|res|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alunit|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|res|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|res|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|res|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N51
cyclonev_lcell_comb \exm|ram~0 (
// Equation(s):
// \exm|ram~0_combout  = ( \cpu|cont|state.SBWR~q  & ( (!\cpu|dp|res|q [7]) # (!\cpu|dp|res|q [6]) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|res|q [7]),
	.datac(!\cpu|dp|res|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state.SBWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|ram~0 .extended_lut = "off";
defparam \exm|ram~0 .lut_mask = 64'h00000000FCFCFCFC;
defparam \exm|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \cpu|dp|ir3|q~0 (
// Equation(s):
// \cpu|dp|ir3|q~0_combout  = ( \reset~input_o  & ( (!\exm|Equal0~0_combout  & ((\exm|ram_rtl_0|auto_generated|ram_block1a5 ))) # (\exm|Equal0~0_combout  & (\switches[5]~input_o )) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\switches[5]~input_o ),
	.datad(!\exm|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir3|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir3|q~0 .extended_lut = "off";
defparam \cpu|dp|ir3|q~0 .lut_mask = 64'h0000000005AF05AF;
defparam \cpu|dp|ir3|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N14
dffeas \cpu|dp|ir3|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir3|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|ir3|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|ir3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|ir3|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|ir3|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \cpu|cont|state~21 (
// Equation(s):
// \cpu|cont|state~21_combout  = ( \cpu|cont|state.MEMADR~q  & ( (\cpu|dp|ir3|q [5] & (\cpu|cont|Equal0~0_combout  & (\reset~input_o  & \cpu|dp|ir3|q [7]))) ) )

	.dataa(!\cpu|dp|ir3|q [5]),
	.datab(!\cpu|cont|Equal0~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|ir3|q [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|state.MEMADR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~21 .extended_lut = "off";
defparam \cpu|cont|state~21 .lut_mask = 64'h0000000000010001;
defparam \cpu|cont|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \cpu|cont|state.SBWR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state.SBWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state.SBWR .is_wysiwyg = "true";
defparam \cpu|cont|state.SBWR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \exm|Equal0~0 (
// Equation(s):
// \exm|Equal0~0_combout  = ( \cpu|dp|pcreg|q [7] & ( \cpu|cont|state.LBRD~q  & ( (\cpu|dp|res|q [6] & \cpu|dp|res|q [7]) ) ) ) # ( !\cpu|dp|pcreg|q [7] & ( \cpu|cont|state.LBRD~q  & ( (\cpu|dp|res|q [6] & \cpu|dp|res|q [7]) ) ) ) # ( \cpu|dp|pcreg|q [7] & ( 
// !\cpu|cont|state.LBRD~q  & ( (!\cpu|cont|state.SBWR~q  & (\cpu|dp|pcreg|q [6])) # (\cpu|cont|state.SBWR~q  & (((\cpu|dp|res|q [6] & \cpu|dp|res|q [7])))) ) ) ) # ( !\cpu|dp|pcreg|q [7] & ( !\cpu|cont|state.LBRD~q  & ( (\cpu|cont|state.SBWR~q  & 
// (\cpu|dp|res|q [6] & \cpu|dp|res|q [7])) ) ) )

	.dataa(!\cpu|cont|state.SBWR~q ),
	.datab(!\cpu|dp|pcreg|q [6]),
	.datac(!\cpu|dp|res|q [6]),
	.datad(!\cpu|dp|res|q [7]),
	.datae(!\cpu|dp|pcreg|q [7]),
	.dataf(!\cpu|cont|state.LBRD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|Equal0~0 .extended_lut = "off";
defparam \exm|Equal0~0 .lut_mask = 64'h00052227000F000F;
defparam \exm|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \cpu|dp|ir2|q~2 (
// Equation(s):
// \cpu|dp|ir2|q~2_combout  = ( \cpu|dp|ir2|q [2] & ( \exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (\reset~input_o  & ((!\exm|Equal0~0_combout ) # ((!\cpu|cont|state.FETCH3~q ) # (\switches[2]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [2] & ( 
// \exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (\reset~input_o  & (\cpu|cont|state.FETCH3~q  & ((!\exm|Equal0~0_combout ) # (\switches[2]~input_o )))) ) ) ) # ( \cpu|dp|ir2|q [2] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (\reset~input_o  & 
// ((!\cpu|cont|state.FETCH3~q ) # ((\exm|Equal0~0_combout  & \switches[2]~input_o )))) ) ) ) # ( !\cpu|dp|ir2|q [2] & ( !\exm|ram_rtl_0|auto_generated|ram_block1a2  & ( (\exm|Equal0~0_combout  & (\reset~input_o  & (\switches[2]~input_o  & 
// \cpu|cont|state.FETCH3~q ))) ) ) )

	.dataa(!\exm|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\switches[2]~input_o ),
	.datad(!\cpu|cont|state.FETCH3~q ),
	.datae(!\cpu|dp|ir2|q [2]),
	.dataf(!\exm|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|ir2|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|ir2|q~2 .extended_lut = "off";
defparam \cpu|dp|ir2|q~2 .lut_mask = 64'h0001330100233323;
defparam \cpu|dp|ir2|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir2|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N56
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N4
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir2|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N59
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|regmux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \cpu|dp|rf|RAM~0 (
// Equation(s):
// \cpu|dp|rf|RAM~0_combout  = ( \cpu|dp|rf|RAM_rtl_1_bypass [1] & ( (\cpu|dp|rf|RAM_rtl_1_bypass [0] & \cpu|dp|rf|RAM_rtl_1_bypass [2]) ) ) # ( !\cpu|dp|rf|RAM_rtl_1_bypass [1] & ( (\cpu|dp|rf|RAM_rtl_1_bypass [0] & !\cpu|dp|rf|RAM_rtl_1_bypass [2]) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_1_bypass [0]),
	.datab(gnd),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [2]),
	.datad(gnd),
	.datae(!\cpu|dp|rf|RAM_rtl_1_bypass [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM~0 .extended_lut = "off";
defparam \cpu|dp|rf|RAM~0 .lut_mask = 64'h5050050550500505;
defparam \cpu|dp|rf|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N37
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|regmux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N41
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|regmux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N20
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|ir2|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \cpu|dp|rf|RAM~1 (
// Equation(s):
// \cpu|dp|rf|RAM~1_combout  = ( \cpu|dp|rf|RAM_rtl_1_bypass [5] & ( \cpu|dp|rf|RAM_rtl_1_bypass [4] & ( (\cpu|dp|rf|RAM_rtl_1_bypass [6] & (\cpu|dp|rf|RAM~0_combout  & \cpu|dp|rf|RAM_rtl_1_bypass [3])) ) ) ) # ( !\cpu|dp|rf|RAM_rtl_1_bypass [5] & ( 
// \cpu|dp|rf|RAM_rtl_1_bypass [4] & ( (!\cpu|dp|rf|RAM_rtl_1_bypass [6] & (\cpu|dp|rf|RAM~0_combout  & \cpu|dp|rf|RAM_rtl_1_bypass [3])) ) ) ) # ( \cpu|dp|rf|RAM_rtl_1_bypass [5] & ( !\cpu|dp|rf|RAM_rtl_1_bypass [4] & ( (\cpu|dp|rf|RAM_rtl_1_bypass [6] & 
// (\cpu|dp|rf|RAM~0_combout  & !\cpu|dp|rf|RAM_rtl_1_bypass [3])) ) ) ) # ( !\cpu|dp|rf|RAM_rtl_1_bypass [5] & ( !\cpu|dp|rf|RAM_rtl_1_bypass [4] & ( (!\cpu|dp|rf|RAM_rtl_1_bypass [6] & (\cpu|dp|rf|RAM~0_combout  & !\cpu|dp|rf|RAM_rtl_1_bypass [3])) ) ) )

	.dataa(!\cpu|dp|rf|RAM_rtl_1_bypass [6]),
	.datab(!\cpu|dp|rf|RAM~0_combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [3]),
	.datad(gnd),
	.datae(!\cpu|dp|rf|RAM_rtl_1_bypass [5]),
	.dataf(!\cpu|dp|rf|RAM_rtl_1_bypass [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM~1 .extended_lut = "off";
defparam \cpu|dp|rf|RAM~1 .lut_mask = 64'h2020101002020101;
defparam \cpu|dp|rf|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder (
// Equation(s):
// \cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder .extended_lut = "off";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N22
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|RAM_rtl_1_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \cpu|dp|rf|RAM_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wdmux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|RAM_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|RAM_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|rf|RAM_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \cpu|dp|rf|rd2[0]~0 (
// Equation(s):
// \cpu|dp|rf|rd2[0]~0_combout  = ( \cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|dp|rf|WideOr1~combout  & (((!\cpu|dp|rf|RAM~1_combout  & \cpu|dp|rf|RAM_rtl_1_bypass [8])) # (\cpu|dp|rf|RAM_rtl_1_bypass [7]))) ) ) # ( 
// !\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|dp|rf|WideOr1~combout  & (\cpu|dp|rf|RAM_rtl_1_bypass [7] & ((!\cpu|dp|rf|RAM_rtl_1_bypass [8]) # (\cpu|dp|rf|RAM~1_combout )))) ) )

	.dataa(!\cpu|dp|rf|RAM~1_combout ),
	.datab(!\cpu|dp|rf|WideOr1~combout ),
	.datac(!\cpu|dp|rf|RAM_rtl_1_bypass [8]),
	.datad(!\cpu|dp|rf|RAM_rtl_1_bypass [7]),
	.datae(gnd),
	.dataf(!\cpu|dp|rf|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|rf|rd2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[0]~0 .extended_lut = "off";
defparam \cpu|dp|rf|rd2[0]~0 .lut_mask = 64'h00C400C408CC08CC;
defparam \cpu|dp|rf|rd2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N14
dffeas \cpu|dp|wrd|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|rf|rd2[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|wrd|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|wrd|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|wrd|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \exm|LEDs[0]~0 (
// Equation(s):
// \exm|LEDs[0]~0_combout  = ( \cpu|dp|res|q [6] & ( (\cpu|cont|state.SBWR~q  & \cpu|dp|res|q [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state.SBWR~q ),
	.datad(!\cpu|dp|res|q [7]),
	.datae(gnd),
	.dataf(!\cpu|dp|res|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|LEDs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|LEDs[0]~0 .extended_lut = "off";
defparam \exm|LEDs[0]~0 .lut_mask = 64'h00000000000F000F;
defparam \exm|LEDs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N49
dffeas \exm|LEDs[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wrd|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[0] .is_wysiwyg = "true";
defparam \exm|LEDs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \exm|LEDs[1]~feeder (
// Equation(s):
// \exm|LEDs[1]~feeder_combout  = ( \cpu|dp|wrd|q [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wrd|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|LEDs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|LEDs[1]~feeder .extended_lut = "off";
defparam \exm|LEDs[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exm|LEDs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N43
dffeas \exm|LEDs[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exm|LEDs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[1] .is_wysiwyg = "true";
defparam \exm|LEDs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N52
dffeas \exm|LEDs[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wrd|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[2] .is_wysiwyg = "true";
defparam \exm|LEDs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N1
dffeas \exm|LEDs[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wrd|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[3] .is_wysiwyg = "true";
defparam \exm|LEDs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \exm|LEDs[4]~feeder (
// Equation(s):
// \exm|LEDs[4]~feeder_combout  = ( \cpu|dp|wrd|q [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wrd|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|LEDs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|LEDs[4]~feeder .extended_lut = "off";
defparam \exm|LEDs[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exm|LEDs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N46
dffeas \exm|LEDs[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exm|LEDs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[4] .is_wysiwyg = "true";
defparam \exm|LEDs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N7
dffeas \exm|LEDs[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|wrd|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[5] .is_wysiwyg = "true";
defparam \exm|LEDs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N3
cyclonev_lcell_comb \exm|LEDs[6]~feeder (
// Equation(s):
// \exm|LEDs[6]~feeder_combout  = ( \cpu|dp|wrd|q [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wrd|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|LEDs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|LEDs[6]~feeder .extended_lut = "off";
defparam \exm|LEDs[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exm|LEDs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N4
dffeas \exm|LEDs[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exm|LEDs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[6] .is_wysiwyg = "true";
defparam \exm|LEDs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \exm|LEDs[7]~feeder (
// Equation(s):
// \exm|LEDs[7]~feeder_combout  = ( \cpu|dp|wrd|q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|wrd|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exm|LEDs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exm|LEDs[7]~feeder .extended_lut = "off";
defparam \exm|LEDs[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exm|LEDs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N10
dffeas \exm|LEDs[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exm|LEDs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exm|LEDs[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exm|LEDs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exm|LEDs[7] .is_wysiwyg = "true";
defparam \exm|LEDs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
