
SIN_PWM_NUCLEOG474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7c0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0800b9a0  0800b9a0  0000c9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2a4  0800c2a4  0000e08c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c2a4  0800c2a4  0000d2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2ac  0800c2ac  0000e08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2ac  0800c2ac  0000d2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c2b0  0800c2b0  0000d2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800c2b4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e50  2000008c  0800c340  0000e08c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001edc  0800c340  0000eedc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e08c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025cfc  00000000  00000000  0000e0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a10  00000000  00000000  00033db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e68  00000000  00000000  000387c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001772  00000000  00000000  0003a630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000745c  00000000  00000000  0003bda2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023ff7  00000000  00000000  000431fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00120ff8  00000000  00000000  000671f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001881ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084f8  00000000  00000000  00188230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00190728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000008c 	.word	0x2000008c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b988 	.word	0x0800b988

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000090 	.word	0x20000090
 800021c:	0800b988 	.word	0x0800b988

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <fast_sin>:
    while (*theta < 0) *theta += TWO_PI;
    while (*theta >= TWO_PI) *theta -= TWO_PI;
}

// fast sine and cosine using CMSIS-DSP library
float fast_sin(float theta) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	ed87 0a01 	vstr	s0, [r7, #4]
    return arm_sin_f32(theta);
 8000d92:	ed97 0a01 	vldr	s0, [r7, #4]
 8000d96:	f001 fdad 	bl	80028f4 <arm_sin_f32>
 8000d9a:	eef0 7a40 	vmov.f32	s15, s0
}
 8000d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <fast_cos>:

float fast_cos(float theta) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	ed87 0a01 	vstr	s0, [r7, #4]
    return arm_cos_f32(theta);
 8000db2:	ed97 0a01 	vldr	s0, [r7, #4]
 8000db6:	f001 fd17 	bl	80027e8 <arm_cos_f32>
 8000dba:	eef0 7a40 	vmov.f32	s15, s0
}
 8000dbe:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <clarke_park_transform>:
    *sin_theta = fast_sin(theta);
    *cos_theta = fast_cos(theta);
}

// fast combined clarke + park transform
void clarke_park_transform(float ia, float ib, float sin_theta, float cos_theta, float *id, float *iq) {
 8000dc8:	b480      	push	{r7}
 8000dca:	b089      	sub	sp, #36	@ 0x24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	ed87 0a05 	vstr	s0, [r7, #20]
 8000dd2:	edc7 0a04 	vstr	s1, [r7, #16]
 8000dd6:	ed87 1a03 	vstr	s2, [r7, #12]
 8000dda:	edc7 1a02 	vstr	s3, [r7, #8]
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
    float i_alpha = ia;
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	61fb      	str	r3, [r7, #28]
    float i_beta = ONE_BY_SQRT3 *ia + TWO_BY_SQRT3 * ib;
 8000de6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dea:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000e5c <clarke_park_transform+0x94>
 8000dee:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000df2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000df6:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8000e60 <clarke_park_transform+0x98>
 8000dfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e02:	edc7 7a06 	vstr	s15, [r7, #24]

    *id = i_alpha * cos_theta + i_beta * sin_theta;
 8000e06:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e12:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e16:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	edc3 7a00 	vstr	s15, [r3]
    *iq = i_alpha* -sin_theta + i_beta * cos_theta;
 8000e28:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e2c:	eeb1 7a67 	vneg.f32	s14, s15
 8000e30:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e38:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	edc3 7a00 	vstr	s15, [r3]
}
 8000e4e:	bf00      	nop
 8000e50:	3724      	adds	r7, #36	@ 0x24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	3f13cd3a 	.word	0x3f13cd3a
 8000e60:	3f93cd3a 	.word	0x3f93cd3a

08000e64 <inverse_park_transform>:

// inverse park transform (dq to αβ)
void inverse_park_transform(volatile float vd, volatile float vq, volatile float sin_theta, volatile float cos_theta, volatile float *valpha, volatile float *vbeta) {
 8000e64:	b480      	push	{r7}
 8000e66:	b087      	sub	sp, #28
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	ed87 0a05 	vstr	s0, [r7, #20]
 8000e6e:	edc7 0a04 	vstr	s1, [r7, #16]
 8000e72:	ed87 1a03 	vstr	s2, [r7, #12]
 8000e76:	edc7 1a02 	vstr	s3, [r7, #8]
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
    *valpha = vd * cos_theta - vq * sin_theta;
 8000e7e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e82:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e8a:	edd7 6a04 	vldr	s13, [r7, #16]
 8000e8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	edc3 7a00 	vstr	s15, [r3]
    *vbeta = vd * sin_theta + vq * cos_theta;
 8000ea0:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ea4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000eac:	edd7 6a04 	vldr	s13, [r7, #16]
 8000eb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	edc3 7a00 	vstr	s15, [r3]
}
 8000ec2:	bf00      	nop
 8000ec4:	371c      	adds	r7, #28
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <svpwm>:
}

// space vector pwm
void svpwm(volatile float valpha, volatile float vbeta, float vbus, uint32_t pwm_period,
            volatile uint32_t *pwm_u, volatile uint32_t *pwm_v, volatile uint32_t *pwm_w)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b093      	sub	sp, #76	@ 0x4c
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	ed87 0a07 	vstr	s0, [r7, #28]
 8000eda:	edc7 0a06 	vstr	s1, [r7, #24]
 8000ede:	ed87 1a05 	vstr	s2, [r7, #20]
 8000ee2:	6138      	str	r0, [r7, #16]
 8000ee4:	60f9      	str	r1, [r7, #12]
 8000ee6:	60ba      	str	r2, [r7, #8]
 8000ee8:	607b      	str	r3, [r7, #4]
    // 1. normalize voltages to DC bus
    if (vbus == 0.0f) {
 8000eea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000eee:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef6:	d113      	bne.n	8000f20 <svpwm+0x50>
        if (pwm_u) *pwm_u = 0;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d002      	beq.n	8000f04 <svpwm+0x34>
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
        if (pwm_v) *pwm_v = 0;
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d002      	beq.n	8000f10 <svpwm+0x40>
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
        if (pwm_w) *pwm_w = 0;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f000 827c 	beq.w	8001410 <svpwm+0x540>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
        return;
 8000f1e:	e277      	b.n	8001410 <svpwm+0x540>
    }

    float alpha = valpha / vbus;
 8000f20:	edd7 6a07 	vldr	s13, [r7, #28]
 8000f24:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f2c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float beta  = vbeta  / vbus;
 8000f30:	edd7 6a06 	vldr	s13, [r7, #24]
 8000f34:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f3c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // 2. determine sector
    uint8_t sector;
    if (beta >= 0.0f) {
 8000f40:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4c:	db2c      	blt.n	8000fa8 <svpwm+0xd8>
        if (alpha >= 0.0f)
 8000f4e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5a:	db12      	blt.n	8000f82 <svpwm+0xb2>
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 2 : 1;
 8000f5c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f60:	ed9f 7ae8 	vldr	s14, [pc, #928]	@ 8001304 <svpwm+0x434>
 8000f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f68:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f74:	d501      	bpl.n	8000f7a <svpwm+0xaa>
 8000f76:	2302      	movs	r3, #2
 8000f78:	e000      	b.n	8000f7c <svpwm+0xac>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000f80:	e03e      	b.n	8001000 <svpwm+0x130>
        else
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 3 : 2;
 8000f82:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f86:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 8001308 <svpwm+0x438>
 8000f8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f8e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f9a:	d501      	bpl.n	8000fa0 <svpwm+0xd0>
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	e000      	b.n	8000fa2 <svpwm+0xd2>
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000fa6:	e02b      	b.n	8001000 <svpwm+0x130>
    } else {
        if (alpha >= 0.0f)
 8000fa8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000fac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb4:	db12      	blt.n	8000fdc <svpwm+0x10c>
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 5 : 6;
 8000fb6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fba:	ed9f 7ad3 	vldr	s14, [pc, #844]	@ 8001308 <svpwm+0x438>
 8000fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fc2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000fc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	d501      	bpl.n	8000fd4 <svpwm+0x104>
 8000fd0:	2305      	movs	r3, #5
 8000fd2:	e000      	b.n	8000fd6 <svpwm+0x106>
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000fda:	e011      	b.n	8001000 <svpwm+0x130>
        else
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 4 : 5;
 8000fdc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fe0:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 8001304 <svpwm+0x434>
 8000fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fe8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000fec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff4:	d501      	bpl.n	8000ffa <svpwm+0x12a>
 8000ff6:	2304      	movs	r3, #4
 8000ff8:	e000      	b.n	8000ffc <svpwm+0x12c>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    // 3. calcualte t1 and t2
    float pwm_period_f = (float)pwm_period;
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800100a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float T1 = 0.0f, T2 = 0.0f;
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	643b      	str	r3, [r7, #64]	@ 0x40
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	63fb      	str	r3, [r7, #60]	@ 0x3c

    switch (sector) {
 800101a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800101e:	3b01      	subs	r3, #1
 8001020:	2b05      	cmp	r3, #5
 8001022:	f200 80c9 	bhi.w	80011b8 <svpwm+0x2e8>
 8001026:	a201      	add	r2, pc, #4	@ (adr r2, 800102c <svpwm+0x15c>)
 8001028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102c:	08001045 	.word	0x08001045
 8001030:	0800107f 	.word	0x0800107f
 8001034:	080010c1 	.word	0x080010c1
 8001038:	080010ff 	.word	0x080010ff
 800103c:	08001139 	.word	0x08001139
 8001040:	0800117f 	.word	0x0800117f
        case 1:
            T1 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001044:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001048:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 8001304 <svpwm+0x434>
 800104c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001050:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001054:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001058:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800105c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001060:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 8001064:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001068:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 800130c <svpwm+0x43c>
 800106c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001070:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001078:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 800107c:	e0a2      	b.n	80011c4 <svpwm+0x2f4>
        case 2:
            T1 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 800107e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001082:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8001304 <svpwm+0x434>
 8001086:	ee27 7a87 	vmul.f32	s14, s15, s14
 800108a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800108e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001092:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800109a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 800109e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010a2:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8001304 <svpwm+0x434>
 80010a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010aa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010b2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ba:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80010be:	e081      	b.n	80011c4 <svpwm+0x2f4>
        case 3:
            T1 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 80010c0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010c4:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 800130c <svpwm+0x43c>
 80010c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010cc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 80010d8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010dc:	eeb1 7a67 	vneg.f32	s14, s15
 80010e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010e4:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001304 <svpwm+0x434>
 80010e8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80010ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010f0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80010fc:	e062      	b.n	80011c4 <svpwm+0x2f4>
        case 4:
            T1 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 80010fe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001102:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001304 <svpwm+0x434>
 8001106:	ee27 7a87 	vmul.f32	s14, s15, s14
 800110a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800110e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001112:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800111a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 800111e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001122:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8001310 <svpwm+0x440>
 8001126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8001136:	e045      	b.n	80011c4 <svpwm+0x2f4>
        case 5:
            T1 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001138:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800113c:	eeb1 7a67 	vneg.f32	s14, s15
 8001140:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001144:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001304 <svpwm+0x434>
 8001148:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800114c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001150:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001158:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 800115c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001160:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001304 <svpwm+0x434>
 8001164:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001168:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800116c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001170:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001178:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 800117c:	e022      	b.n	80011c4 <svpwm+0x2f4>
        case 6:
            T1 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 800117e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001182:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8001310 <svpwm+0x440>
 8001186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800118e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001192:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001196:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800119a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001304 <svpwm+0x434>
 800119e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011a2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80011a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011aa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80011b6:	e005      	b.n	80011c4 <svpwm+0x2f4>
        default:
            T1 = T2 = 0.0f;
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011c0:	643b      	str	r3, [r7, #64]	@ 0x40
            break;
 80011c2:	bf00      	nop
    }

    // 4. phase timings
    float T0 = pwm_period_f - (T1 + T2);
 80011c4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80011c8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80011cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011d8:	edc7 7a08 	vstr	s15, [r7, #32]
    float TA, TB, TC;

    switch (sector) {
 80011dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80011e0:	3b01      	subs	r3, #1
 80011e2:	2b05      	cmp	r3, #5
 80011e4:	f200 80af 	bhi.w	8001346 <svpwm+0x476>
 80011e8:	a201      	add	r2, pc, #4	@ (adr r2, 80011f0 <svpwm+0x320>)
 80011ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ee:	bf00      	nop
 80011f0:	08001209 	.word	0x08001209
 80011f4:	0800123b 	.word	0x0800123b
 80011f8:	0800126d 	.word	0x0800126d
 80011fc:	0800129f 	.word	0x0800129f
 8001200:	080012d1 	.word	0x080012d1
 8001204:	08001315 	.word	0x08001315
        case 1: TA = 0.5f * T0; TB = TA + T1; TC = TB + T2; break;
 8001208:	edd7 7a08 	vldr	s15, [r7, #32]
 800120c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001214:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001218:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800121c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001224:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001228:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800122c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001230:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001234:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001238:	e092      	b.n	8001360 <svpwm+0x490>
        case 2: TB = 0.5f * T0; TA = TB + T2; TC = TA + T1; break;
 800123a:	edd7 7a08 	vldr	s15, [r7, #32]
 800123e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001242:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001246:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 800124a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800124e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001256:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 800125a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800125e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001266:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 800126a:	e079      	b.n	8001360 <svpwm+0x490>
        case 3: TB = 0.5f * T0; TC = TB + T1; TA = TC + T2; break;
 800126c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001270:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001274:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001278:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 800127c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001280:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001288:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 800128c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001290:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001298:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 800129c:	e060      	b.n	8001360 <svpwm+0x490>
        case 4: TC = 0.5f * T0; TB = TC + T2; TA = TB + T1; break;
 800129e:	edd7 7a08 	vldr	s15, [r7, #32]
 80012a2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012aa:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80012ae:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80012b2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ba:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 80012be:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80012c2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ca:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80012ce:	e047      	b.n	8001360 <svpwm+0x490>
        case 5: TC = 0.5f * T0; TA = TC + T1; TB = TA + T2; break;
 80012d0:	edd7 7a08 	vldr	s15, [r7, #32]
 80012d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012dc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80012e0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80012e4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ec:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80012f0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80012f4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001300:	e02e      	b.n	8001360 <svpwm+0x490>
 8001302:	bf00      	nop
 8001304:	3f13cd3a 	.word	0x3f13cd3a
 8001308:	bf13cd3a 	.word	0xbf13cd3a
 800130c:	3f93cd3a 	.word	0x3f93cd3a
 8001310:	bf93cd3a 	.word	0xbf93cd3a
        case 6: TA = 0.5f * T0; TC = TA + T2; TB = TC + T1; break;
 8001314:	edd7 7a08 	vldr	s15, [r7, #32]
 8001318:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800131c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001320:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001324:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001328:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800132c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001330:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001334:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001338:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800133c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001340:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001344:	e00c      	b.n	8001360 <svpwm+0x490>
        default: TA = TB = TC = pwm_period_f * 0.5f; break;
 8001346:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800134a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800134e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001352:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001358:	637b      	str	r3, [r7, #52]	@ 0x34
 800135a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800135c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800135e:	bf00      	nop
    }

    // 5. clamp and assign
    if (TA < 0) {TA = 0;}; if (TA > pwm_period_f) {TA = pwm_period_f;};
 8001360:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001364:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d502      	bpl.n	8001374 <svpwm+0x4a4>
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001374:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001378:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800137c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	dd01      	ble.n	800138a <svpwm+0x4ba>
 8001386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001388:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (TB < 0) {TB = 0;}; if (TB > pwm_period_f) {TB = pwm_period_f;};
 800138a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800138e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001396:	d502      	bpl.n	800139e <svpwm+0x4ce>
 8001398:	f04f 0300 	mov.w	r3, #0
 800139c:	637b      	str	r3, [r7, #52]	@ 0x34
 800139e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80013a2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ae:	dd01      	ble.n	80013b4 <svpwm+0x4e4>
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (TC < 0) {TC = 0;}; if (TC > pwm_period_f) {TC = pwm_period_f;};
 80013b4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80013b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c0:	d502      	bpl.n	80013c8 <svpwm+0x4f8>
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80013c8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80013cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d8:	dd01      	ble.n	80013de <svpwm+0x50e>
 80013da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013dc:	633b      	str	r3, [r7, #48]	@ 0x30

    *pwm_u = (uint32_t)(TA);
 80013de:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80013e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013e6:	ee17 2a90 	vmov	r2, s15
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	601a      	str	r2, [r3, #0]
    *pwm_v = (uint32_t)(TB);
 80013ee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80013f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f6:	ee17 2a90 	vmov	r2, s15
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	601a      	str	r2, [r3, #0]
    *pwm_w = (uint32_t)(TC);
 80013fe:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001406:	ee17 2a90 	vmov	r2, s15
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	e000      	b.n	8001412 <svpwm+0x542>
        return;
 8001410:	bf00      	nop
}
 8001412:	374c      	adds	r7, #76	@ 0x4c
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <pi_controller_init>:
arm_pid_instance_f32 PI_Id;
arm_pid_instance_f32 PI_Iq;
arm_pid_instance_f32 PI_Speed;
// initialize PI controllers for Id and Iq
void pi_controller_init(float Kp_Id, float Ki_Id,float Kp_Iq, float Ki_Iq, float Kp_Speed, float Ki_Speed)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	ed87 0a05 	vstr	s0, [r7, #20]
 8001426:	edc7 0a04 	vstr	s1, [r7, #16]
 800142a:	ed87 1a03 	vstr	s2, [r7, #12]
 800142e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001432:	ed87 2a01 	vstr	s4, [r7, #4]
 8001436:	edc7 2a00 	vstr	s5, [r7]
    // Id Controller
    PI_Id.Kp = Kp_Id;
 800143a:	4a17      	ldr	r2, [pc, #92]	@ (8001498 <pi_controller_init+0x7c>)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	6193      	str	r3, [r2, #24]
    PI_Id.Ki = Ki_Id;
 8001440:	4a15      	ldr	r2, [pc, #84]	@ (8001498 <pi_controller_init+0x7c>)
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	61d3      	str	r3, [r2, #28]
    PI_Id.Kd = 0.0f;
 8001446:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <pi_controller_init+0x7c>)
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	621a      	str	r2, [r3, #32]
    arm_pid_init_f32(&PI_Id, 1);
 800144e:	2101      	movs	r1, #1
 8001450:	4811      	ldr	r0, [pc, #68]	@ (8001498 <pi_controller_init+0x7c>)
 8001452:	f001 f993 	bl	800277c <arm_pid_init_f32>

    // Iq Controller
    PI_Iq.Kp = Kp_Iq;
 8001456:	4a11      	ldr	r2, [pc, #68]	@ (800149c <pi_controller_init+0x80>)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6193      	str	r3, [r2, #24]
    PI_Iq.Ki = Ki_Iq;
 800145c:	4a0f      	ldr	r2, [pc, #60]	@ (800149c <pi_controller_init+0x80>)
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	61d3      	str	r3, [r2, #28]
    PI_Iq.Kd = 0.0f;
 8001462:	4b0e      	ldr	r3, [pc, #56]	@ (800149c <pi_controller_init+0x80>)
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	621a      	str	r2, [r3, #32]
    arm_pid_init_f32(&PI_Iq, 1);
 800146a:	2101      	movs	r1, #1
 800146c:	480b      	ldr	r0, [pc, #44]	@ (800149c <pi_controller_init+0x80>)
 800146e:	f001 f985 	bl	800277c <arm_pid_init_f32>

    // Speed Controller
	PI_Speed.Kp = Kp_Speed;
 8001472:	4a0b      	ldr	r2, [pc, #44]	@ (80014a0 <pi_controller_init+0x84>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6193      	str	r3, [r2, #24]
	PI_Speed.Ki = Ki_Speed;
 8001478:	4a09      	ldr	r2, [pc, #36]	@ (80014a0 <pi_controller_init+0x84>)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	61d3      	str	r3, [r2, #28]
	PI_Speed.Kd = 0.0f;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <pi_controller_init+0x84>)
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&PI_Speed, 1);
 8001486:	2101      	movs	r1, #1
 8001488:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <pi_controller_init+0x84>)
 800148a:	f001 f977 	bl	800277c <arm_pid_init_f32>

}
 800148e:	bf00      	nop
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200000a8 	.word	0x200000a8
 800149c:	200000cc 	.word	0x200000cc
 80014a0:	200000f0 	.word	0x200000f0

080014a4 <pi_controller_Id>:
// PI controller for Id
float pi_controller_Id(float Id_ref, float Id_meas) {
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	ed87 0a01 	vstr	s0, [r7, #4]
 80014ae:	edc7 0a00 	vstr	s1, [r7]
    float error = Id_ref - Id_meas;
 80014b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80014b6:	edd7 7a00 	vldr	s15, [r7]
 80014ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014be:	edc7 7a05 	vstr	s15, [r7, #20]
 80014c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <pi_controller_Id+0x94>)
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	ed93 7a00 	vldr	s14, [r3]
 80014d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014d4:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	edd3 6a01 	vldr	s13, [r3, #4]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80014e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80014e8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	edd3 6a02 	vldr	s13, [r3, #8]
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	edd3 7a04 	vldr	s15, [r3, #16]
 80014f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150a:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001522:	68bb      	ldr	r3, [r7, #8]
    return arm_pid_f32(&PI_Id, error);
 8001524:	ee07 3a90 	vmov	s15, r3
}
 8001528:	eeb0 0a67 	vmov.f32	s0, s15
 800152c:	371c      	adds	r7, #28
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	200000a8 	.word	0x200000a8

0800153c <pi_controller_Iq>:
// PI controller for Iq
float pi_controller_Iq(float Iq_ref, float Iq_meas) {
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	ed87 0a01 	vstr	s0, [r7, #4]
 8001546:	edc7 0a00 	vstr	s1, [r7]
    float error = Iq_ref - Iq_meas;
 800154a:	ed97 7a01 	vldr	s14, [r7, #4]
 800154e:	edd7 7a00 	vldr	s15, [r7]
 8001552:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001556:	edc7 7a05 	vstr	s15, [r7, #20]
 800155a:	4b1d      	ldr	r3, [pc, #116]	@ (80015d0 <pi_controller_Iq+0x94>)
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	ed93 7a00 	vldr	s14, [r3]
 8001568:	edd7 7a03 	vldr	s15, [r7, #12]
 800156c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	edd3 6a01 	vldr	s13, [r3, #4]
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	edd3 7a03 	vldr	s15, [r3, #12]
 800157c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001580:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	edd3 6a02 	vldr	s13, [r3, #8]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001590:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001594:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800159e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015a2:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	68da      	ldr	r2, [r3, #12]
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	615a      	str	r2, [r3, #20]
    return (out);
 80015ba:	68bb      	ldr	r3, [r7, #8]
    return arm_pid_f32(&PI_Iq, error);
 80015bc:	ee07 3a90 	vmov	s15, r3
}
 80015c0:	eeb0 0a67 	vmov.f32	s0, s15
 80015c4:	371c      	adds	r7, #28
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	200000cc 	.word	0x200000cc

080015d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d8:	f001 fa0e 	bl	80029f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015dc:	f000 f8c2 	bl	8001764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015e0:	f000 fafe 	bl	8001be0 <MX_GPIO_Init>
  MX_DMA_Init();
 80015e4:	f000 faca 	bl	8001b7c <MX_DMA_Init>
  MX_TIM1_Init();
 80015e8:	f000 f9a4 	bl	8001934 <MX_TIM1_Init>
  MX_ADC1_Init();
 80015ec:	f000 f906 	bl	80017fc <MX_ADC1_Init>
  MX_TIM3_Init();
 80015f0:	f000 fa4c 	bl	8001a8c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  pi_controller_init(Kp_Id, Ki_Id,Kp_Iq,Ki_Iq, Kp_Speed, Ki_Speed);
 80015f4:	4b44      	ldr	r3, [pc, #272]	@ (8001708 <main+0x134>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	4b44      	ldr	r3, [pc, #272]	@ (800170c <main+0x138>)
 80015fc:	ed93 7a00 	vldr	s14, [r3]
 8001600:	4b43      	ldr	r3, [pc, #268]	@ (8001710 <main+0x13c>)
 8001602:	edd3 6a00 	vldr	s13, [r3]
 8001606:	4b43      	ldr	r3, [pc, #268]	@ (8001714 <main+0x140>)
 8001608:	ed93 6a00 	vldr	s12, [r3]
 800160c:	4b42      	ldr	r3, [pc, #264]	@ (8001718 <main+0x144>)
 800160e:	edd3 5a00 	vldr	s11, [r3]
 8001612:	4b42      	ldr	r3, [pc, #264]	@ (800171c <main+0x148>)
 8001614:	ed93 5a00 	vldr	s10, [r3]
 8001618:	eef0 2a45 	vmov.f32	s5, s10
 800161c:	eeb0 2a65 	vmov.f32	s4, s11
 8001620:	eef0 1a46 	vmov.f32	s3, s12
 8001624:	eeb0 1a66 	vmov.f32	s2, s13
 8001628:	eef0 0a47 	vmov.f32	s1, s14
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	f7ff fef4 	bl	800141c <pi_controller_init>

  HAL_TIM_Base_Start(&htim1);
 8001634:	483a      	ldr	r0, [pc, #232]	@ (8001720 <main+0x14c>)
 8001636:	f004 fe3f 	bl	80062b8 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcValues, 3);
 800163a:	2203      	movs	r2, #3
 800163c:	4939      	ldr	r1, [pc, #228]	@ (8001724 <main+0x150>)
 800163e:	483a      	ldr	r0, [pc, #232]	@ (8001728 <main+0x154>)
 8001640:	f001 fe0c 	bl	800325c <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001644:	2100      	movs	r1, #0
 8001646:	4836      	ldr	r0, [pc, #216]	@ (8001720 <main+0x14c>)
 8001648:	f004 ff76 	bl	8006538 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800164c:	2104      	movs	r1, #4
 800164e:	4834      	ldr	r0, [pc, #208]	@ (8001720 <main+0x14c>)
 8001650:	f004 ff72 	bl	8006538 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001654:	2108      	movs	r1, #8
 8001656:	4832      	ldr	r0, [pc, #200]	@ (8001720 <main+0x14c>)
 8001658:	f004 ff6e 	bl	8006538 <HAL_TIM_PWM_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800165c:	2100      	movs	r1, #0
 800165e:	4830      	ldr	r0, [pc, #192]	@ (8001720 <main+0x14c>)
 8001660:	f006 fae4 	bl	8007c2c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001664:	2104      	movs	r1, #4
 8001666:	482e      	ldr	r0, [pc, #184]	@ (8001720 <main+0x14c>)
 8001668:	f006 fae0 	bl	8007c2c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800166c:	2108      	movs	r1, #8
 800166e:	482c      	ldr	r0, [pc, #176]	@ (8001720 <main+0x14c>)
 8001670:	f006 fadc 	bl	8007c2c <HAL_TIMEx_PWMN_Start>

  HAL_TIM_Base_Start(&htim3);
 8001674:	482d      	ldr	r0, [pc, #180]	@ (800172c <main+0x158>)
 8001676:	f004 fe1f 	bl	80062b8 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800167a:	f007 fae9 	bl	8008c50 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ReadPotent */
  ReadPotentHandle = osThreadNew(StartPotent, NULL, &ReadPotent_attributes);
 800167e:	4a2c      	ldr	r2, [pc, #176]	@ (8001730 <main+0x15c>)
 8001680:	2100      	movs	r1, #0
 8001682:	482c      	ldr	r0, [pc, #176]	@ (8001734 <main+0x160>)
 8001684:	f007 fb2e 	bl	8008ce4 <osThreadNew>
 8001688:	4603      	mov	r3, r0
 800168a:	4a2b      	ldr	r2, [pc, #172]	@ (8001738 <main+0x164>)
 800168c:	6013      	str	r3, [r2, #0]

  /* creation of SVPWM */
  SVPWMHandle = osThreadNew(StartSVPWM, NULL, &SVPWM_attributes);
 800168e:	4a2b      	ldr	r2, [pc, #172]	@ (800173c <main+0x168>)
 8001690:	2100      	movs	r1, #0
 8001692:	482b      	ldr	r0, [pc, #172]	@ (8001740 <main+0x16c>)
 8001694:	f007 fb26 	bl	8008ce4 <osThreadNew>
 8001698:	4603      	mov	r3, r0
 800169a:	4a2a      	ldr	r2, [pc, #168]	@ (8001744 <main+0x170>)
 800169c:	6013      	str	r3, [r2, #0]

  /* creation of ReadSensors */
  ReadSensorsHandle = osThreadNew(StartSensors, NULL, &ReadSensors_attributes);
 800169e:	4a2a      	ldr	r2, [pc, #168]	@ (8001748 <main+0x174>)
 80016a0:	2100      	movs	r1, #0
 80016a2:	482a      	ldr	r0, [pc, #168]	@ (800174c <main+0x178>)
 80016a4:	f007 fb1e 	bl	8008ce4 <osThreadNew>
 80016a8:	4603      	mov	r3, r0
 80016aa:	4a29      	ldr	r2, [pc, #164]	@ (8001750 <main+0x17c>)
 80016ac:	6013      	str	r3, [r2, #0]

  /* creation of FOC */
  FOCHandle = osThreadNew(StartFOC, NULL, &FOC_attributes);
 80016ae:	4a29      	ldr	r2, [pc, #164]	@ (8001754 <main+0x180>)
 80016b0:	2100      	movs	r1, #0
 80016b2:	4829      	ldr	r0, [pc, #164]	@ (8001758 <main+0x184>)
 80016b4:	f007 fb16 	bl	8008ce4 <osThreadNew>
 80016b8:	4603      	mov	r3, r0
 80016ba:	4a28      	ldr	r2, [pc, #160]	@ (800175c <main+0x188>)
 80016bc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 80016be:	2000      	movs	r0, #0
 80016c0:	f000 fee4 	bl	800248c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80016c4:	2101      	movs	r1, #1
 80016c6:	2000      	movs	r0, #0
 80016c8:	f000 ff16 	bl	80024f8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80016cc:	4b24      	ldr	r3, [pc, #144]	@ (8001760 <main+0x18c>)
 80016ce:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016d2:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80016d4:	4b22      	ldr	r3, [pc, #136]	@ (8001760 <main+0x18c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80016da:	4b21      	ldr	r3, [pc, #132]	@ (8001760 <main+0x18c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80016e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001760 <main+0x18c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80016e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001760 <main+0x18c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80016ec:	491c      	ldr	r1, [pc, #112]	@ (8001760 <main+0x18c>)
 80016ee:	2000      	movs	r0, #0
 80016f0:	f000 ff8e 	bl	8002610 <BSP_COM_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <main+0x12a>
  {
    Error_Handler();
 80016fa:	f000 fbfd 	bl	8001ef8 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80016fe:	f007 facb 	bl	8008c98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001702:	bf00      	nop
 8001704:	e7fd      	b.n	8001702 <main+0x12e>
 8001706:	bf00      	nop
 8001708:	20000000 	.word	0x20000000
 800170c:	20000004 	.word	0x20000004
 8001710:	20000008 	.word	0x20000008
 8001714:	2000000c 	.word	0x2000000c
 8001718:	20000010 	.word	0x20000010
 800171c:	20000014 	.word	0x20000014
 8001720:	200001f0 	.word	0x200001f0
 8001724:	20000298 	.word	0x20000298
 8001728:	20000124 	.word	0x20000124
 800172c:	2000023c 	.word	0x2000023c
 8001730:	0800b9dc 	.word	0x0800b9dc
 8001734:	08001c59 	.word	0x08001c59
 8001738:	20000288 	.word	0x20000288
 800173c:	0800ba00 	.word	0x0800ba00
 8001740:	08001c9d 	.word	0x08001c9d
 8001744:	2000028c 	.word	0x2000028c
 8001748:	0800ba24 	.word	0x0800ba24
 800174c:	08001cf1 	.word	0x08001cf1
 8001750:	20000290 	.word	0x20000290
 8001754:	0800ba48 	.word	0x0800ba48
 8001758:	08001dd1 	.word	0x08001dd1
 800175c:	20000294 	.word	0x20000294
 8001760:	20000114 	.word	0x20000114

08001764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b094      	sub	sp, #80	@ 0x50
 8001768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	f107 0318 	add.w	r3, r7, #24
 800176e:	2238      	movs	r2, #56	@ 0x38
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f00a f818 	bl	800b7a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001778:	1d3b      	adds	r3, r7, #4
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
 8001784:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001786:	2000      	movs	r0, #0
 8001788:	f003 fcdc 	bl	8005144 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800178c:	2302      	movs	r3, #2
 800178e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001790:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001796:	2340      	movs	r3, #64	@ 0x40
 8001798:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800179a:	2302      	movs	r3, #2
 800179c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800179e:	2302      	movs	r3, #2
 80017a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80017a2:	2304      	movs	r3, #4
 80017a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017a6:	2355      	movs	r3, #85	@ 0x55
 80017a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017aa:	2302      	movs	r3, #2
 80017ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017ae:	2302      	movs	r3, #2
 80017b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017b2:	2302      	movs	r3, #2
 80017b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b6:	f107 0318 	add.w	r3, r7, #24
 80017ba:	4618      	mov	r0, r3
 80017bc:	f003 fd76 	bl	80052ac <HAL_RCC_OscConfig>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017c6:	f000 fb97 	bl	8001ef8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ca:	230f      	movs	r3, #15
 80017cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ce:	2303      	movs	r3, #3
 80017d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017d6:	2300      	movs	r3, #0
 80017d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2104      	movs	r1, #4
 80017e2:	4618      	mov	r0, r3
 80017e4:	f004 f874 	bl	80058d0 <HAL_RCC_ClockConfig>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80017ee:	f000 fb83 	bl	8001ef8 <Error_Handler>
  }
}
 80017f2:	bf00      	nop
 80017f4:	3750      	adds	r7, #80	@ 0x50
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08c      	sub	sp, #48	@ 0x30
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	2220      	movs	r2, #32
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f009 ffc7 	bl	800b7a8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800181a:	4b42      	ldr	r3, [pc, #264]	@ (8001924 <MX_ADC1_Init+0x128>)
 800181c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001820:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001822:	4b40      	ldr	r3, [pc, #256]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001824:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001828:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800182a:	4b3e      	ldr	r3, [pc, #248]	@ (8001924 <MX_ADC1_Init+0x128>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001830:	4b3c      	ldr	r3, [pc, #240]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001836:	4b3b      	ldr	r3, [pc, #236]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800183c:	4b39      	ldr	r3, [pc, #228]	@ (8001924 <MX_ADC1_Init+0x128>)
 800183e:	2201      	movs	r2, #1
 8001840:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001842:	4b38      	ldr	r3, [pc, #224]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001844:	2204      	movs	r2, #4
 8001846:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001848:	4b36      	ldr	r3, [pc, #216]	@ (8001924 <MX_ADC1_Init+0x128>)
 800184a:	2200      	movs	r2, #0
 800184c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800184e:	4b35      	ldr	r3, [pc, #212]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001850:	2201      	movs	r2, #1
 8001852:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001854:	4b33      	ldr	r3, [pc, #204]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001856:	2203      	movs	r2, #3
 8001858:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800185a:	4b32      	ldr	r3, [pc, #200]	@ (8001924 <MX_ADC1_Init+0x128>)
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_CC1;
 8001862:	4b30      	ldr	r3, [pc, #192]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001864:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001868:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800186a:	4b2e      	ldr	r3, [pc, #184]	@ (8001924 <MX_ADC1_Init+0x128>)
 800186c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001870:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001872:	4b2c      	ldr	r3, [pc, #176]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001874:	2201      	movs	r2, #1
 8001876:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800187a:	4b2a      	ldr	r3, [pc, #168]	@ (8001924 <MX_ADC1_Init+0x128>)
 800187c:	2200      	movs	r2, #0
 800187e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001880:	4b28      	ldr	r3, [pc, #160]	@ (8001924 <MX_ADC1_Init+0x128>)
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001888:	4826      	ldr	r0, [pc, #152]	@ (8001924 <MX_ADC1_Init+0x128>)
 800188a:	f001 fb2b 	bl	8002ee4 <HAL_ADC_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001894:	f000 fb30 	bl	8001ef8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001898:	2300      	movs	r3, #0
 800189a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800189c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a0:	4619      	mov	r1, r3
 80018a2:	4820      	ldr	r0, [pc, #128]	@ (8001924 <MX_ADC1_Init+0x128>)
 80018a4:	f002 fdf8 	bl	8004498 <HAL_ADCEx_MultiModeConfigChannel>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80018ae:	f000 fb23 	bl	8001ef8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001928 <MX_ADC1_Init+0x12c>)
 80018b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018b6:	2306      	movs	r3, #6
 80018b8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80018ba:	2304      	movs	r3, #4
 80018bc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018be:	237f      	movs	r3, #127	@ 0x7f
 80018c0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018c2:	2304      	movs	r3, #4
 80018c4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	4619      	mov	r1, r3
 80018ce:	4815      	ldr	r0, [pc, #84]	@ (8001924 <MX_ADC1_Init+0x128>)
 80018d0:	f002 f820 	bl	8003914 <HAL_ADC_ConfigChannel>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80018da:	f000 fb0d 	bl	8001ef8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80018de:	4b13      	ldr	r3, [pc, #76]	@ (800192c <MX_ADC1_Init+0x130>)
 80018e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018e2:	230c      	movs	r3, #12
 80018e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	4619      	mov	r1, r3
 80018ea:	480e      	ldr	r0, [pc, #56]	@ (8001924 <MX_ADC1_Init+0x128>)
 80018ec:	f002 f812 	bl	8003914 <HAL_ADC_ConfigChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80018f6:	f000 faff 	bl	8001ef8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80018fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001930 <MX_ADC1_Init+0x134>)
 80018fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80018fe:	2312      	movs	r3, #18
 8001900:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001906:	1d3b      	adds	r3, r7, #4
 8001908:	4619      	mov	r1, r3
 800190a:	4806      	ldr	r0, [pc, #24]	@ (8001924 <MX_ADC1_Init+0x128>)
 800190c:	f002 f802 	bl	8003914 <HAL_ADC_ConfigChannel>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8001916:	f000 faef 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	3730      	adds	r7, #48	@ 0x30
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000124 	.word	0x20000124
 8001928:	04300002 	.word	0x04300002
 800192c:	08600004 	.word	0x08600004
 8001930:	3ac04000 	.word	0x3ac04000

08001934 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b098      	sub	sp, #96	@ 0x60
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800193a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001946:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
 8001954:	611a      	str	r2, [r3, #16]
 8001956:	615a      	str	r2, [r3, #20]
 8001958:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	2234      	movs	r2, #52	@ 0x34
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f009 ff21 	bl	800b7a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001966:	4b47      	ldr	r3, [pc, #284]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001968:	4a47      	ldr	r2, [pc, #284]	@ (8001a88 <MX_TIM1_Init+0x154>)
 800196a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800196c:	4b45      	ldr	r3, [pc, #276]	@ (8001a84 <MX_TIM1_Init+0x150>)
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001972:	4b44      	ldr	r3, [pc, #272]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001974:	2220      	movs	r2, #32
 8001976:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4250;
 8001978:	4b42      	ldr	r3, [pc, #264]	@ (8001a84 <MX_TIM1_Init+0x150>)
 800197a:	f241 029a 	movw	r2, #4250	@ 0x109a
 800197e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001980:	4b40      	ldr	r3, [pc, #256]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001982:	2200      	movs	r2, #0
 8001984:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001986:	4b3f      	ldr	r3, [pc, #252]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001988:	2200      	movs	r2, #0
 800198a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800198c:	4b3d      	ldr	r3, [pc, #244]	@ (8001a84 <MX_TIM1_Init+0x150>)
 800198e:	2280      	movs	r2, #128	@ 0x80
 8001990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001992:	483c      	ldr	r0, [pc, #240]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001994:	f004 fd78 	bl	8006488 <HAL_TIM_PWM_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800199e:	f000 faab 	bl	8001ef8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019a2:	2320      	movs	r3, #32
 80019a4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019aa:	2300      	movs	r3, #0
 80019ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019b2:	4619      	mov	r1, r3
 80019b4:	4833      	ldr	r0, [pc, #204]	@ (8001a84 <MX_TIM1_Init+0x150>)
 80019b6:	f006 f9fb 	bl	8007db0 <HAL_TIMEx_MasterConfigSynchronization>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019c0:	f000 fa9a 	bl	8001ef8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019c4:	2360      	movs	r3, #96	@ 0x60
 80019c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019cc:	2300      	movs	r3, #0
 80019ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019d0:	2300      	movs	r3, #0
 80019d2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019e4:	2200      	movs	r2, #0
 80019e6:	4619      	mov	r1, r3
 80019e8:	4826      	ldr	r0, [pc, #152]	@ (8001a84 <MX_TIM1_Init+0x150>)
 80019ea:	f005 f903 	bl	8006bf4 <HAL_TIM_PWM_ConfigChannel>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019f4:	f000 fa80 	bl	8001ef8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019fc:	2204      	movs	r2, #4
 80019fe:	4619      	mov	r1, r3
 8001a00:	4820      	ldr	r0, [pc, #128]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001a02:	f005 f8f7 	bl	8006bf4 <HAL_TIM_PWM_ConfigChannel>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001a0c:	f000 fa74 	bl	8001ef8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a10:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a14:	2208      	movs	r2, #8
 8001a16:	4619      	mov	r1, r3
 8001a18:	481a      	ldr	r0, [pc, #104]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001a1a:	f005 f8eb 	bl	8006bf4 <HAL_TIM_PWM_ConfigChannel>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001a24:	f000 fa68 	bl	8001ef8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 54;
 8001a34:	2336      	movs	r3, #54	@ 0x36
 8001a36:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a40:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a46:	2300      	movs	r3, #0
 8001a48:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a52:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001a5c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a60:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	4619      	mov	r1, r3
 8001a66:	4807      	ldr	r0, [pc, #28]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001a68:	f006 fa38 	bl	8007edc <HAL_TIMEx_ConfigBreakDeadTime>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001a72:	f000 fa41 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a76:	4803      	ldr	r0, [pc, #12]	@ (8001a84 <MX_TIM1_Init+0x150>)
 8001a78:	f000 fb9c 	bl	80021b4 <HAL_TIM_MspPostInit>

}
 8001a7c:	bf00      	nop
 8001a7e:	3760      	adds	r7, #96	@ 0x60
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	200001f0 	.word	0x200001f0
 8001a88:	40012c00 	.word	0x40012c00

08001a8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08c      	sub	sp, #48	@ 0x30
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a92:	f107 0320 	add.w	r3, r7, #32
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ab8:	4b2e      	ldr	r3, [pc, #184]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001aba:	4a2f      	ldr	r2, [pc, #188]	@ (8001b78 <MX_TIM3_Init+0xec>)
 8001abc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001abe:	4b2d      	ldr	r3, [pc, #180]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001aca:	4b2a      	ldr	r3, [pc, #168]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001acc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ad0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad2:	4b28      	ldr	r3, [pc, #160]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad8:	4b26      	ldr	r3, [pc, #152]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ade:	4825      	ldr	r0, [pc, #148]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001ae0:	f004 fb92 	bl	8006208 <HAL_TIM_Base_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001aea:	f000 fa05 	bl	8001ef8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8001aee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001af2:	623b      	str	r3, [r7, #32]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8001af4:	2300      	movs	r3, #0
 8001af6:	627b      	str	r3, [r7, #36]	@ 0x24
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sClockSourceConfig.ClockFilter = 0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b00:	f107 0320 	add.w	r3, r7, #32
 8001b04:	4619      	mov	r1, r3
 8001b06:	481b      	ldr	r0, [pc, #108]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001b08:	f005 f988 	bl	8006e1c <HAL_TIM_ConfigClockSource>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001b12:	f000 f9f1 	bl	8001ef8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001b16:	4817      	ldr	r0, [pc, #92]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001b18:	f004 fe20 	bl	800675c <HAL_TIM_IC_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001b22:	f000 f9e9 	bl	8001ef8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b26:	2300      	movs	r3, #0
 8001b28:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b2e:	f107 0314 	add.w	r3, r7, #20
 8001b32:	4619      	mov	r1, r3
 8001b34:	480f      	ldr	r0, [pc, #60]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001b36:	f006 f93b 	bl	8007db0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8001b40:	f000 f9da 	bl	8001ef8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b44:	2300      	movs	r3, #0
 8001b46:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2200      	movs	r2, #0
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4806      	ldr	r0, [pc, #24]	@ (8001b74 <MX_TIM3_Init+0xe8>)
 8001b5c:	f004 ffae 	bl	8006abc <HAL_TIM_IC_ConfigChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001b66:	f000 f9c7 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b6a:	bf00      	nop
 8001b6c:	3730      	adds	r7, #48	@ 0x30
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000023c 	.word	0x2000023c
 8001b78:	40000400 	.word	0x40000400

08001b7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b82:	4b16      	ldr	r3, [pc, #88]	@ (8001bdc <MX_DMA_Init+0x60>)
 8001b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b86:	4a15      	ldr	r2, [pc, #84]	@ (8001bdc <MX_DMA_Init+0x60>)
 8001b88:	f043 0304 	orr.w	r3, r3, #4
 8001b8c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001b8e:	4b13      	ldr	r3, [pc, #76]	@ (8001bdc <MX_DMA_Init+0x60>)
 8001b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b9a:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <MX_DMA_Init+0x60>)
 8001b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001bdc <MX_DMA_Init+0x60>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bdc <MX_DMA_Init+0x60>)
 8001ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2105      	movs	r1, #5
 8001bb6:	200b      	movs	r0, #11
 8001bb8:	f002 fe2e 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001bbc:	200b      	movs	r0, #11
 8001bbe:	f002 fe45 	bl	800484c <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 5, 0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2105      	movs	r1, #5
 8001bc6:	205e      	movs	r0, #94	@ 0x5e
 8001bc8:	f002 fe26 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8001bcc:	205e      	movs	r0, #94	@ 0x5e
 8001bce:	f002 fe3d 	bl	800484c <HAL_NVIC_EnableIRQ>

}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40021000 	.word	0x40021000

08001be0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bea:	4a1a      	ldr	r2, [pc, #104]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001bec:	f043 0304 	orr.w	r3, r3, #4
 8001bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf2:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf6:	f003 0304 	and.w	r3, r3, #4
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	4a14      	ldr	r2, [pc, #80]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c0a:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c1c:	f043 0302 	orr.w	r3, r3, #2
 8001c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c22:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	607b      	str	r3, [r7, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c2e:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	4a08      	ldr	r2, [pc, #32]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c34:	f043 0308 	orr.w	r3, r3, #8
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3a:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <MX_GPIO_Init+0x74>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f003 0308 	and.w	r3, r3, #8
 8001c42:	603b      	str	r3, [r7, #0]
 8001c44:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c46:	bf00      	nop
 8001c48:	3714      	adds	r7, #20
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000

08001c58 <StartPotent>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartPotent */
void StartPotent(void *argument)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    // sample potentiometer every 5 ms
	desiredRPM = (adcValues[2] * DESIRED_RPM_MAX)/ADC_MAX;
 8001c60:	4b0a      	ldr	r3, [pc, #40]	@ (8001c8c <StartPotent+0x34>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	ee07 3a90 	vmov	s15, r3
 8001c68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c6c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001c90 <StartPotent+0x38>
 8001c70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c74:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001c94 <StartPotent+0x3c>
 8001c78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <StartPotent+0x40>)
 8001c7e:	edc3 7a00 	vstr	s15, [r3]
    osDelay(5);
 8001c82:	2005      	movs	r0, #5
 8001c84:	f007 f8c0 	bl	8008e08 <osDelay>
	desiredRPM = (adcValues[2] * DESIRED_RPM_MAX)/ADC_MAX;
 8001c88:	bf00      	nop
 8001c8a:	e7e9      	b.n	8001c60 <StartPotent+0x8>
 8001c8c:	20000298 	.word	0x20000298
 8001c90:	44d7a000 	.word	0x44d7a000
 8001c94:	457ff000 	.word	0x457ff000
 8001c98:	200002c4 	.word	0x200002c4

08001c9c <StartSVPWM>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSVPWM */
void StartSVPWM(void *argument)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSVPWM */
  /* Infinite loop */
  for(;;)
  {
	  svpwm(valpha,vbeta, vbus, PWM_PERIOD, &pwm_u, &pwm_v, &pwm_w);
 8001ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd4 <StartSVPWM+0x38>)
 8001ca6:	edd3 7a00 	vldr	s15, [r3]
 8001caa:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd8 <StartSVPWM+0x3c>)
 8001cac:	ed93 7a00 	vldr	s14, [r3]
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <StartSVPWM+0x40>)
 8001cb2:	4a0b      	ldr	r2, [pc, #44]	@ (8001ce0 <StartSVPWM+0x44>)
 8001cb4:	490b      	ldr	r1, [pc, #44]	@ (8001ce4 <StartSVPWM+0x48>)
 8001cb6:	f241 009a 	movw	r0, #4250	@ 0x109a
 8001cba:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 8001ce8 <StartSVPWM+0x4c>
 8001cbe:	eef0 0a47 	vmov.f32	s1, s14
 8001cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc6:	f7ff f903 	bl	8000ed0 <svpwm>
	  osDelay(1);
 8001cca:	2001      	movs	r0, #1
 8001ccc:	f007 f89c 	bl	8008e08 <osDelay>
	  svpwm(valpha,vbeta, vbus, PWM_PERIOD, &pwm_u, &pwm_v, &pwm_w);
 8001cd0:	bf00      	nop
 8001cd2:	e7e7      	b.n	8001ca4 <StartSVPWM+0x8>
 8001cd4:	200002b0 	.word	0x200002b0
 8001cd8:	200002b4 	.word	0x200002b4
 8001cdc:	200002c0 	.word	0x200002c0
 8001ce0:	200002bc 	.word	0x200002bc
 8001ce4:	200002b8 	.word	0x200002b8
 8001ce8:	43480000 	.word	0x43480000
 8001cec:	00000000 	.word	0x00000000

08001cf0 <StartSensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors */
void StartSensors(void *argument)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  {
//	voltageA = (adcValues[0] * VREF) / ADC_MAX;
//	voltageB = (adcValues[1] * VREF) / ADC_MAX;
//	currentA = (voltageA - 1.65f) / SENSOR_SENSITIVITY;
//	currentB = (voltageB - 1.65f) / SENSOR_SENSITIVITY;
	ia = (((float)adcValues[0] * VREF / ADC_MAX) - 1.65f) / SENSOR_SENSITIVITY;
 8001cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8001da8 <StartSensors+0xb8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	ee07 3a90 	vmov	s15, r3
 8001d00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d04:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001dac <StartSensors+0xbc>
 8001d08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d0c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001db0 <StartSensors+0xc0>
 8001d10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d14:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001db4 <StartSensors+0xc4>
 8001d18:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d1c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001db8 <StartSensors+0xc8>
 8001d20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d24:	4b25      	ldr	r3, [pc, #148]	@ (8001dbc <StartSensors+0xcc>)
 8001d26:	edc3 7a00 	vstr	s15, [r3]
	ib = (((float)adcValues[1] *VREF / ADC_MAX) - 1.65f) / SENSOR_SENSITIVITY;
 8001d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001da8 <StartSensors+0xb8>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	ee07 3a90 	vmov	s15, r3
 8001d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d36:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001dac <StartSensors+0xbc>
 8001d3a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d3e:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001db0 <StartSensors+0xc0>
 8001d42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d46:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001db4 <StartSensors+0xc4>
 8001d4a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d4e:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001db8 <StartSensors+0xc8>
 8001d52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d56:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <StartSensors+0xd0>)
 8001d58:	edc3 7a00 	vstr	s15, [r3]
	RotorAngle = ((TIM3->CNT) * 2 * M_PI) / 1000 ;
 8001d5c:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <StartSensors+0xd4>)
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fb9e 	bl	80004a4 <__aeabi_ui2d>
 8001d68:	a30d      	add	r3, pc, #52	@ (adr r3, 8001da0 <StartSensors+0xb0>)
 8001d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6e:	f7fe fc13 	bl	8000598 <__aeabi_dmul>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <StartSensors+0xd8>)
 8001d80:	f7fe fd34 	bl	80007ec <__aeabi_ddiv>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f7fe fe16 	bl	80009bc <__aeabi_d2f>
 8001d90:	4603      	mov	r3, r0
 8001d92:	4a0e      	ldr	r2, [pc, #56]	@ (8001dcc <StartSensors+0xdc>)
 8001d94:	6013      	str	r3, [r2, #0]
	osDelay(1);
 8001d96:	2001      	movs	r0, #1
 8001d98:	f007 f836 	bl	8008e08 <osDelay>
	ia = (((float)adcValues[0] * VREF / ADC_MAX) - 1.65f) / SENSOR_SENSITIVITY;
 8001d9c:	bf00      	nop
 8001d9e:	e7ab      	b.n	8001cf8 <StartSensors+0x8>
 8001da0:	54442d18 	.word	0x54442d18
 8001da4:	400921fb 	.word	0x400921fb
 8001da8:	20000298 	.word	0x20000298
 8001dac:	40533333 	.word	0x40533333
 8001db0:	457ff000 	.word	0x457ff000
 8001db4:	3fd33333 	.word	0x3fd33333
 8001db8:	3dcccccd 	.word	0x3dcccccd
 8001dbc:	200002a8 	.word	0x200002a8
 8001dc0:	200002ac 	.word	0x200002ac
 8001dc4:	40000400 	.word	0x40000400
 8001dc8:	408f4000 	.word	0x408f4000
 8001dcc:	200002a4 	.word	0x200002a4

08001dd0 <StartFOC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFOC */
void StartFOC(void *argument)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08a      	sub	sp, #40	@ 0x28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	float Id_ref, Iq_ref;
	float vd, vq;
	float sin_theta, cos_theta;

	// sample current sensors and encoder
	cos_theta = fast_cos(RotorAngle);
 8001dd8:	4b2c      	ldr	r3, [pc, #176]	@ (8001e8c <StartFOC+0xbc>)
 8001dda:	edd3 7a00 	vldr	s15, [r3]
 8001dde:	eeb0 0a67 	vmov.f32	s0, s15
 8001de2:	f7fe ffe1 	bl	8000da8 <fast_cos>
 8001de6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	sin_theta = fast_sin(RotorAngle);
 8001dea:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <StartFOC+0xbc>)
 8001dec:	edd3 7a00 	vldr	s15, [r3]
 8001df0:	eeb0 0a67 	vmov.f32	s0, s15
 8001df4:	f7fe ffc8 	bl	8000d88 <fast_sin>
 8001df8:	ed87 0a08 	vstr	s0, [r7, #32]
	clarke_park_transform(ia, ib, sin_theta, cos_theta, &Id_measured, &Iq_measured);
 8001dfc:	4b24      	ldr	r3, [pc, #144]	@ (8001e90 <StartFOC+0xc0>)
 8001dfe:	edd3 7a00 	vldr	s15, [r3]
 8001e02:	4b24      	ldr	r3, [pc, #144]	@ (8001e94 <StartFOC+0xc4>)
 8001e04:	ed93 7a00 	vldr	s14, [r3]
 8001e08:	f107 0208 	add.w	r2, r7, #8
 8001e0c:	f107 030c 	add.w	r3, r7, #12
 8001e10:	4611      	mov	r1, r2
 8001e12:	4618      	mov	r0, r3
 8001e14:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 8001e18:	ed97 1a08 	vldr	s2, [r7, #32]
 8001e1c:	eef0 0a47 	vmov.f32	s1, s14
 8001e20:	eeb0 0a67 	vmov.f32	s0, s15
 8001e24:	f7fe ffd0 	bl	8000dc8 <clarke_park_transform>

	Id_ref = 0.0f;
 8001e28:	f04f 0300 	mov.w	r3, #0
 8001e2c:	61fb      	str	r3, [r7, #28]
	Iq_ref = desiredRPM / 100.0f ;
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <StartFOC+0xc8>)
 8001e30:	ed93 7a00 	vldr	s14, [r3]
 8001e34:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001e9c <StartFOC+0xcc>
 8001e38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e3c:	edc7 7a06 	vstr	s15, [r7, #24]

	vd = pi_controller_Id(Id_ref, Id_measured);
 8001e40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e44:	eef0 0a67 	vmov.f32	s1, s15
 8001e48:	ed97 0a07 	vldr	s0, [r7, #28]
 8001e4c:	f7ff fb2a 	bl	80014a4 <pi_controller_Id>
 8001e50:	ed87 0a05 	vstr	s0, [r7, #20]
	vq = pi_controller_Iq(Iq_ref, Iq_measured);
 8001e54:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e58:	eef0 0a67 	vmov.f32	s1, s15
 8001e5c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001e60:	f7ff fb6c 	bl	800153c <pi_controller_Iq>
 8001e64:	ed87 0a04 	vstr	s0, [r7, #16]
	inverse_park_transform(vd, vq, sin_theta, cos_theta, &valpha, &vbeta);
 8001e68:	490d      	ldr	r1, [pc, #52]	@ (8001ea0 <StartFOC+0xd0>)
 8001e6a:	480e      	ldr	r0, [pc, #56]	@ (8001ea4 <StartFOC+0xd4>)
 8001e6c:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 8001e70:	ed97 1a08 	vldr	s2, [r7, #32]
 8001e74:	edd7 0a04 	vldr	s1, [r7, #16]
 8001e78:	ed97 0a05 	vldr	s0, [r7, #20]
 8001e7c:	f7fe fff2 	bl	8000e64 <inverse_park_transform>
    osDelay(1);
 8001e80:	2001      	movs	r0, #1
 8001e82:	f006 ffc1 	bl	8008e08 <osDelay>
  {
 8001e86:	bf00      	nop
 8001e88:	e7a6      	b.n	8001dd8 <StartFOC+0x8>
 8001e8a:	bf00      	nop
 8001e8c:	200002a4 	.word	0x200002a4
 8001e90:	200002a8 	.word	0x200002a8
 8001e94:	200002ac 	.word	0x200002ac
 8001e98:	200002c4 	.word	0x200002c4
 8001e9c:	42c80000 	.word	0x42c80000
 8001ea0:	200002b4 	.word	0x200002b4
 8001ea4:	200002b0 	.word	0x200002b0

08001ea8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance ==TIM1){
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d10b      	bne.n	8001ed2 <HAL_TIM_PeriodElapsedCallback+0x2a>
		TIM1->CCR1 = pwm_u;
 8001eba:	4a0b      	ldr	r2, [pc, #44]	@ (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8001eec <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM1->CCR2 = pwm_v;
 8001ec2:	4a09      	ldr	r2, [pc, #36]	@ (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6393      	str	r3, [r2, #56]	@ 0x38
		TIM1->CCR3 = pwm_w;
 8001eca:	4a07      	ldr	r2, [pc, #28]	@ (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001ecc:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	63d3      	str	r3, [r2, #60]	@ 0x3c
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eda:	d101      	bne.n	8001ee0 <HAL_TIM_PeriodElapsedCallback+0x38>
  {
    HAL_IncTick();
 8001edc:	f000 fda4 	bl	8002a28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40012c00 	.word	0x40012c00
 8001eec:	200002b8 	.word	0x200002b8
 8001ef0:	200002bc 	.word	0x200002bc
 8001ef4:	200002c0 	.word	0x200002c0

08001ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001efc:	b672      	cpsid	i
}
 8001efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <Error_Handler+0x8>

08001f04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f0a:	4b12      	ldr	r3, [pc, #72]	@ (8001f54 <HAL_MspInit+0x50>)
 8001f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0e:	4a11      	ldr	r2, [pc, #68]	@ (8001f54 <HAL_MspInit+0x50>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f16:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <HAL_MspInit+0x50>)
 8001f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	607b      	str	r3, [r7, #4]
 8001f20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f22:	4b0c      	ldr	r3, [pc, #48]	@ (8001f54 <HAL_MspInit+0x50>)
 8001f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f26:	4a0b      	ldr	r2, [pc, #44]	@ (8001f54 <HAL_MspInit+0x50>)
 8001f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f2e:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <HAL_MspInit+0x50>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f36:	603b      	str	r3, [r7, #0]
 8001f38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	210f      	movs	r1, #15
 8001f3e:	f06f 0001 	mvn.w	r0, #1
 8001f42:	f002 fc69 	bl	8004818 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f46:	f003 f9a1 	bl	800528c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40021000 	.word	0x40021000

08001f58 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b0a0      	sub	sp, #128	@ 0x80
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f70:	f107 0318 	add.w	r3, r7, #24
 8001f74:	2254      	movs	r2, #84	@ 0x54
 8001f76:	2100      	movs	r1, #0
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f009 fc15 	bl	800b7a8 <memset>
  if(hadc->Instance==ADC1)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f86:	f040 8081 	bne.w	800208c <HAL_ADC_MspInit+0x134>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001f8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f8e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001f90:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001f94:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f96:	f107 0318 	add.w	r3, r7, #24
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f003 fee6 	bl	8005d6c <HAL_RCCEx_PeriphCLKConfig>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001fa6:	f7ff ffa7 	bl	8001ef8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001faa:	4b3a      	ldr	r3, [pc, #232]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fae:	4a39      	ldr	r2, [pc, #228]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fb0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb6:	4b37      	ldr	r3, [pc, #220]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fbe:	617b      	str	r3, [r7, #20]
 8001fc0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc2:	4b34      	ldr	r3, [pc, #208]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc6:	4a33      	ldr	r2, [pc, #204]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fce:	4b31      	ldr	r3, [pc, #196]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fda:	4b2e      	ldr	r3, [pc, #184]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fde:	4a2d      	ldr	r2, [pc, #180]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fe0:	f043 0302 	orr.w	r3, r3, #2
 8001fe4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8002094 <HAL_ADC_MspInit+0x13c>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = IA_Pin|IB_Pin;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffe:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002002:	4619      	mov	r1, r3
 8002004:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002008:	f002 ff02 	bl	8004e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTENTIOMETER_Pin|THERMISTOR_Pin;
 800200c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002010:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002012:	2303      	movs	r3, #3
 8002014:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800201e:	4619      	mov	r1, r3
 8002020:	481d      	ldr	r0, [pc, #116]	@ (8002098 <HAL_ADC_MspInit+0x140>)
 8002022:	f002 fef5 	bl	8004e10 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002026:	4b1d      	ldr	r3, [pc, #116]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002028:	4a1d      	ldr	r2, [pc, #116]	@ (80020a0 <HAL_ADC_MspInit+0x148>)
 800202a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800202c:	4b1b      	ldr	r3, [pc, #108]	@ (800209c <HAL_ADC_MspInit+0x144>)
 800202e:	2205      	movs	r2, #5
 8002030:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002032:	4b1a      	ldr	r3, [pc, #104]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002038:	4b18      	ldr	r3, [pc, #96]	@ (800209c <HAL_ADC_MspInit+0x144>)
 800203a:	2200      	movs	r2, #0
 800203c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800203e:	4b17      	ldr	r3, [pc, #92]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002040:	2280      	movs	r2, #128	@ 0x80
 8002042:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002044:	4b15      	ldr	r3, [pc, #84]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002046:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800204a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800204c:	4b13      	ldr	r3, [pc, #76]	@ (800209c <HAL_ADC_MspInit+0x144>)
 800204e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002052:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002054:	4b11      	ldr	r3, [pc, #68]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002056:	2220      	movs	r2, #32
 8002058:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800205a:	4b10      	ldr	r3, [pc, #64]	@ (800209c <HAL_ADC_MspInit+0x144>)
 800205c:	2200      	movs	r2, #0
 800205e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002060:	480e      	ldr	r0, [pc, #56]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002062:	f002 fc01 	bl	8004868 <HAL_DMA_Init>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <HAL_ADC_MspInit+0x118>
    {
      Error_Handler();
 800206c:	f7ff ff44 	bl	8001ef8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a0a      	ldr	r2, [pc, #40]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002074:	655a      	str	r2, [r3, #84]	@ 0x54
 8002076:	4a09      	ldr	r2, [pc, #36]	@ (800209c <HAL_ADC_MspInit+0x144>)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800207c:	2200      	movs	r2, #0
 800207e:	2105      	movs	r1, #5
 8002080:	2012      	movs	r0, #18
 8002082:	f002 fbc9 	bl	8004818 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002086:	2012      	movs	r0, #18
 8002088:	f002 fbe0 	bl	800484c <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800208c:	bf00      	nop
 800208e:	3780      	adds	r7, #128	@ 0x80
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40021000 	.word	0x40021000
 8002098:	48000400 	.word	0x48000400
 800209c:	20000190 	.word	0x20000190
 80020a0:	40020008 	.word	0x40020008

080020a4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0a      	ldr	r2, [pc, #40]	@ (80020dc <HAL_TIM_PWM_MspInit+0x38>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d10b      	bne.n	80020ce <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020b6:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80020b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ba:	4a09      	ldr	r2, [pc, #36]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80020bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80020c2:	4b07      	ldr	r3, [pc, #28]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80020c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40012c00 	.word	0x40012c00
 80020e0:	40021000 	.word	0x40021000

080020e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	@ 0x28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a29      	ldr	r2, [pc, #164]	@ (80021a8 <HAL_TIM_Base_MspInit+0xc4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d14c      	bne.n	80021a0 <HAL_TIM_Base_MspInit+0xbc>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002106:	4b29      	ldr	r3, [pc, #164]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 8002108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210a:	4a28      	ldr	r2, [pc, #160]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 800210c:	f043 0302 	orr.w	r3, r3, #2
 8002110:	6593      	str	r3, [r2, #88]	@ 0x58
 8002112:	4b26      	ldr	r3, [pc, #152]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 8002114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211e:	4b23      	ldr	r3, [pc, #140]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002122:	4a22      	ldr	r2, [pc, #136]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212a:	4b20      	ldr	r3, [pc, #128]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002136:	4b1d      	ldr	r3, [pc, #116]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 8002138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213a:	4a1c      	ldr	r2, [pc, #112]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 800213c:	f043 0308 	orr.w	r3, r3, #8
 8002140:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002142:	4b1a      	ldr	r3, [pc, #104]	@ (80021ac <HAL_TIM_Base_MspInit+0xc8>)
 8002144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PD2     ------> TIM3_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800214e:	2340      	movs	r3, #64	@ 0x40
 8002150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800215e:	2302      	movs	r3, #2
 8002160:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	4619      	mov	r1, r3
 8002168:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800216c:	f002 fe50 	bl	8004e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_Pin;
 8002170:	2304      	movs	r3, #4
 8002172:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217c:	2300      	movs	r3, #0
 800217e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002180:	2302      	movs	r3, #2
 8002182:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENCODER_GPIO_Port, &GPIO_InitStruct);
 8002184:	f107 0314 	add.w	r3, r7, #20
 8002188:	4619      	mov	r1, r3
 800218a:	4809      	ldr	r0, [pc, #36]	@ (80021b0 <HAL_TIM_Base_MspInit+0xcc>)
 800218c:	f002 fe40 	bl	8004e10 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002190:	2200      	movs	r2, #0
 8002192:	2105      	movs	r1, #5
 8002194:	201d      	movs	r0, #29
 8002196:	f002 fb3f 	bl	8004818 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800219a:	201d      	movs	r0, #29
 800219c:	f002 fb56 	bl	800484c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80021a0:	bf00      	nop
 80021a2:	3728      	adds	r7, #40	@ 0x28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40000400 	.word	0x40000400
 80021ac:	40021000 	.word	0x40021000
 80021b0:	48000c00 	.word	0x48000c00

080021b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	@ 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a2d      	ldr	r2, [pc, #180]	@ (8002288 <HAL_TIM_MspPostInit+0xd4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d154      	bne.n	8002280 <HAL_TIM_MspPostInit+0xcc>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d6:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021da:	4a2c      	ldr	r2, [pc, #176]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 80021dc:	f043 0304 	orr.w	r3, r3, #4
 80021e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021e2:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ee:	4b27      	ldr	r3, [pc, #156]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f2:	4a26      	ldr	r2, [pc, #152]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021fa:	4b24      	ldr	r3, [pc, #144]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002206:	4b21      	ldr	r3, [pc, #132]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 8002208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220a:	4a20      	ldr	r2, [pc, #128]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 800220c:	f043 0302 	orr.w	r3, r3, #2
 8002210:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002212:	4b1e      	ldr	r3, [pc, #120]	@ (800228c <HAL_TIM_MspPostInit+0xd8>)
 8002214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	60bb      	str	r3, [r7, #8]
 800221c:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> TIM1_CH3
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = U_HI_Pin|V_HI_Pin|W_HI_Pin;
 800221e:	2307      	movs	r3, #7
 8002220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222a:	2300      	movs	r3, #0
 800222c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800222e:	2302      	movs	r3, #2
 8002230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002232:	f107 0314 	add.w	r3, r7, #20
 8002236:	4619      	mov	r1, r3
 8002238:	4815      	ldr	r0, [pc, #84]	@ (8002290 <HAL_TIM_MspPostInit+0xdc>)
 800223a:	f002 fde9 	bl	8004e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_LO_Pin;
 800223e:	2380      	movs	r3, #128	@ 0x80
 8002240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224a:	2300      	movs	r3, #0
 800224c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800224e:	2306      	movs	r3, #6
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(U_LO_GPIO_Port, &GPIO_InitStruct);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800225c:	f002 fdd8 	bl	8004e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_LO_Pin|W_LO_Pin;
 8002260:	2303      	movs	r3, #3
 8002262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002264:	2302      	movs	r3, #2
 8002266:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002270:	2306      	movs	r3, #6
 8002272:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	4619      	mov	r1, r3
 800227a:	4806      	ldr	r0, [pc, #24]	@ (8002294 <HAL_TIM_MspPostInit+0xe0>)
 800227c:	f002 fdc8 	bl	8004e10 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002280:	bf00      	nop
 8002282:	3728      	adds	r7, #40	@ 0x28
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40012c00 	.word	0x40012c00
 800228c:	40021000 	.word	0x40021000
 8002290:	48000800 	.word	0x48000800
 8002294:	48000400 	.word	0x48000400

08002298 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08c      	sub	sp, #48	@ 0x30
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80022a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002360 <HAL_InitTick+0xc8>)
 80022aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ac:	4a2c      	ldr	r2, [pc, #176]	@ (8002360 <HAL_InitTick+0xc8>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80022b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002360 <HAL_InitTick+0xc8>)
 80022b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	60bb      	str	r3, [r7, #8]
 80022be:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022c0:	f107 020c 	add.w	r2, r7, #12
 80022c4:	f107 0310 	add.w	r3, r7, #16
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f003 fcd6 	bl	8005c7c <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80022d0:	f003 fca8 	bl	8005c24 <HAL_RCC_GetPCLK1Freq>
 80022d4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d8:	4a22      	ldr	r2, [pc, #136]	@ (8002364 <HAL_InitTick+0xcc>)
 80022da:	fba2 2303 	umull	r2, r3, r2, r3
 80022de:	0c9b      	lsrs	r3, r3, #18
 80022e0:	3b01      	subs	r3, #1
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80022e4:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <HAL_InitTick+0xd0>)
 80022e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022ea:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80022ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002368 <HAL_InitTick+0xd0>)
 80022ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022f2:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80022f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002368 <HAL_InitTick+0xd0>)
 80022f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f8:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80022fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002368 <HAL_InitTick+0xd0>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002300:	4b19      	ldr	r3, [pc, #100]	@ (8002368 <HAL_InitTick+0xd0>)
 8002302:	2200      	movs	r2, #0
 8002304:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8002306:	4818      	ldr	r0, [pc, #96]	@ (8002368 <HAL_InitTick+0xd0>)
 8002308:	f003 ff7e 	bl	8006208 <HAL_TIM_Base_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002312:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002316:	2b00      	cmp	r3, #0
 8002318:	d11b      	bne.n	8002352 <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800231a:	4813      	ldr	r0, [pc, #76]	@ (8002368 <HAL_InitTick+0xd0>)
 800231c:	f004 f83c 	bl	8006398 <HAL_TIM_Base_Start_IT>
 8002320:	4603      	mov	r3, r0
 8002322:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002326:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800232a:	2b00      	cmp	r3, #0
 800232c:	d111      	bne.n	8002352 <HAL_InitTick+0xba>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800232e:	201c      	movs	r0, #28
 8002330:	f002 fa8c 	bl	800484c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b0f      	cmp	r3, #15
 8002338:	d808      	bhi.n	800234c <HAL_InitTick+0xb4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800233a:	2200      	movs	r2, #0
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	201c      	movs	r0, #28
 8002340:	f002 fa6a 	bl	8004818 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002344:	4a09      	ldr	r2, [pc, #36]	@ (800236c <HAL_InitTick+0xd4>)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6013      	str	r3, [r2, #0]
 800234a:	e002      	b.n	8002352 <HAL_InitTick+0xba>
      }
      else
      {
        status = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002352:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002356:	4618      	mov	r0, r3
 8002358:	3730      	adds	r7, #48	@ 0x30
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40021000 	.word	0x40021000
 8002364:	431bde83 	.word	0x431bde83
 8002368:	200002c8 	.word	0x200002c8
 800236c:	20000030 	.word	0x20000030

08002370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <NMI_Handler+0x4>

08002378 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800237c:	bf00      	nop
 800237e:	e7fd      	b.n	800237c <HardFault_Handler+0x4>

08002380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <MemManage_Handler+0x4>

08002388 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800238c:	bf00      	nop
 800238e:	e7fd      	b.n	800238c <BusFault_Handler+0x4>

08002390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002394:	bf00      	nop
 8002396:	e7fd      	b.n	8002394 <UsageFault_Handler+0x4>

08002398 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
	...

080023a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023ac:	4802      	ldr	r0, [pc, #8]	@ (80023b8 <DMA1_Channel1_IRQHandler+0x10>)
 80023ae:	f002 fb7e 	bl	8004aae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000190 	.word	0x20000190

080023bc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80023c0:	4802      	ldr	r0, [pc, #8]	@ (80023cc <ADC1_2_IRQHandler+0x10>)
 80023c2:	f001 f81f 	bl	8003404 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000124 	.word	0x20000124

080023d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023d4:	4802      	ldr	r0, [pc, #8]	@ (80023e0 <TIM2_IRQHandler+0x10>)
 80023d6:	f004 fa22 	bl	800681e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	200002c8 	.word	0x200002c8

080023e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023e8:	4802      	ldr	r0, [pc, #8]	@ (80023f4 <TIM3_IRQHandler+0x10>)
 80023ea:	f004 fa18 	bl	800681e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	2000023c 	.word	0x2000023c

080023f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80023fc:	2000      	movs	r0, #0
 80023fe:	f000 f8e9 	bl	80025d4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}

08002406 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 8002406:	b480      	push	{r7}
 8002408:	af00      	add	r7, sp, #0

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002418:	4b06      	ldr	r3, [pc, #24]	@ (8002434 <SystemInit+0x20>)
 800241a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241e:	4a05      	ldr	r2, [pc, #20]	@ (8002434 <SystemInit+0x20>)
 8002420:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002424:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002438:	480d      	ldr	r0, [pc, #52]	@ (8002470 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800243a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800243c:	f7ff ffea 	bl	8002414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002440:	480c      	ldr	r0, [pc, #48]	@ (8002474 <LoopForever+0x6>)
  ldr r1, =_edata
 8002442:	490d      	ldr	r1, [pc, #52]	@ (8002478 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002444:	4a0d      	ldr	r2, [pc, #52]	@ (800247c <LoopForever+0xe>)
  movs r3, #0
 8002446:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002448:	e002      	b.n	8002450 <LoopCopyDataInit>

0800244a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800244a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800244c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800244e:	3304      	adds	r3, #4

08002450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002454:	d3f9      	bcc.n	800244a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002456:	4a0a      	ldr	r2, [pc, #40]	@ (8002480 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002458:	4c0a      	ldr	r4, [pc, #40]	@ (8002484 <LoopForever+0x16>)
  movs r3, #0
 800245a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800245c:	e001      	b.n	8002462 <LoopFillZerobss>

0800245e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800245e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002460:	3204      	adds	r2, #4

08002462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002464:	d3fb      	bcc.n	800245e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002466:	f009 fa05 	bl	800b874 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800246a:	f7ff f8b3 	bl	80015d4 <main>

0800246e <LoopForever>:

LoopForever:
    b LoopForever
 800246e:	e7fe      	b.n	800246e <LoopForever>
  ldr   r0, =_estack
 8002470:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002478:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 800247c:	0800c2b4 	.word	0x0800c2b4
  ldr r2, =_sbss
 8002480:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002484:	20001edc 	.word	0x20001edc

08002488 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002488:	e7fe      	b.n	8002488 <ADC3_IRQHandler>
	...

0800248c <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8002496:	4b16      	ldr	r3, [pc, #88]	@ (80024f0 <BSP_LED_Init+0x64>)
 8002498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800249a:	4a15      	ldr	r2, [pc, #84]	@ (80024f0 <BSP_LED_Init+0x64>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024a2:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <BSP_LED_Init+0x64>)
 80024a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 80024ae:	2320      	movs	r3, #32
 80024b0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80024b2:	2301      	movs	r3, #1
 80024b4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ba:	2303      	movs	r3, #3
 80024bc:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	4a0c      	ldr	r2, [pc, #48]	@ (80024f4 <BSP_LED_Init+0x68>)
 80024c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c6:	f107 020c 	add.w	r2, r7, #12
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f002 fc9f 	bl	8004e10 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <BSP_LED_Init+0x68>)
 80024d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024da:	2120      	movs	r1, #32
 80024dc:	2200      	movs	r2, #0
 80024de:	4618      	mov	r0, r3
 80024e0:	f002 fe18 	bl	8005114 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3720      	adds	r7, #32
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40021000 	.word	0x40021000
 80024f4:	2000001c 	.word	0x2000001c

080024f8 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	460a      	mov	r2, r1
 8002502:	71fb      	strb	r3, [r7, #7]
 8002504:	4613      	mov	r3, r2
 8002506:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8002508:	4b2c      	ldr	r3, [pc, #176]	@ (80025bc <BSP_PB_Init+0xc4>)
 800250a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800250c:	4a2b      	ldr	r2, [pc, #172]	@ (80025bc <BSP_PB_Init+0xc4>)
 800250e:	f043 0304 	orr.w	r3, r3, #4
 8002512:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002514:	4b29      	ldr	r3, [pc, #164]	@ (80025bc <BSP_PB_Init+0xc4>)
 8002516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	60bb      	str	r3, [r7, #8]
 800251e:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002520:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002524:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002526:	2302      	movs	r3, #2
 8002528:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800252a:	2302      	movs	r3, #2
 800252c:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800252e:	79bb      	ldrb	r3, [r7, #6]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10c      	bne.n	800254e <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002534:	2300      	movs	r3, #0
 8002536:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	4a21      	ldr	r2, [pc, #132]	@ (80025c0 <BSP_PB_Init+0xc8>)
 800253c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002540:	f107 020c 	add.w	r2, r7, #12
 8002544:	4611      	mov	r1, r2
 8002546:	4618      	mov	r0, r3
 8002548:	f002 fc62 	bl	8004e10 <HAL_GPIO_Init>
 800254c:	e031      	b.n	80025b2 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800254e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002552:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	4a1a      	ldr	r2, [pc, #104]	@ (80025c0 <BSP_PB_Init+0xc8>)
 8002558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800255c:	f107 020c 	add.w	r2, r7, #12
 8002560:	4611      	mov	r1, r2
 8002562:	4618      	mov	r0, r3
 8002564:	f002 fc54 	bl	8004e10 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4a15      	ldr	r2, [pc, #84]	@ (80025c4 <BSP_PB_Init+0xcc>)
 800256e:	441a      	add	r2, r3
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	4915      	ldr	r1, [pc, #84]	@ (80025c8 <BSP_PB_Init+0xd0>)
 8002574:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002578:	4619      	mov	r1, r3
 800257a:	4610      	mov	r0, r2
 800257c:	f002 fc03 	bl	8004d86 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	4a0f      	ldr	r2, [pc, #60]	@ (80025c4 <BSP_PB_Init+0xcc>)
 8002586:	1898      	adds	r0, r3, r2
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	4a10      	ldr	r2, [pc, #64]	@ (80025cc <BSP_PB_Init+0xd4>)
 800258c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002590:	461a      	mov	r2, r3
 8002592:	2100      	movs	r1, #0
 8002594:	f002 fbda 	bl	8004d4c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002598:	2028      	movs	r0, #40	@ 0x28
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	4a0c      	ldr	r2, [pc, #48]	@ (80025d0 <BSP_PB_Init+0xd8>)
 800259e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a2:	2200      	movs	r2, #0
 80025a4:	4619      	mov	r1, r3
 80025a6:	f002 f937 	bl	8004818 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80025aa:	2328      	movs	r3, #40	@ 0x28
 80025ac:	4618      	mov	r0, r3
 80025ae:	f002 f94d 	bl	800484c <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3720      	adds	r7, #32
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40021000 	.word	0x40021000
 80025c0:	20000020 	.word	0x20000020
 80025c4:	20000314 	.word	0x20000314
 80025c8:	0800ba84 	.word	0x0800ba84
 80025cc:	20000028 	.word	0x20000028
 80025d0:	2000002c 	.word	0x2000002c

080025d4 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <BSP_PB_IRQHandler+0x20>)
 80025e4:	4413      	add	r3, r2
 80025e6:	4618      	mov	r0, r3
 80025e8:	f002 fbe2 	bl	8004db0 <HAL_EXTI_IRQHandler>
}
 80025ec:	bf00      	nop
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20000314 	.word	0x20000314

080025f8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
	...

08002610 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	6039      	str	r1, [r7, #0]
 800261a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800261c:	2300      	movs	r3, #0
 800261e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d903      	bls.n	800262e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002626:	f06f 0301 	mvn.w	r3, #1
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	e018      	b.n	8002660 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	2294      	movs	r2, #148	@ 0x94
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	4a0d      	ldr	r2, [pc, #52]	@ (800266c <BSP_COM_Init+0x5c>)
 8002638:	4413      	add	r3, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f000 f852 	bl	80026e4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	2294      	movs	r2, #148	@ 0x94
 8002644:	fb02 f303 	mul.w	r3, r2, r3
 8002648:	4a08      	ldr	r2, [pc, #32]	@ (800266c <BSP_COM_Init+0x5c>)
 800264a:	4413      	add	r3, r2
 800264c:	6839      	ldr	r1, [r7, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f000 f80e 	bl	8002670 <MX_LPUART1_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800265a:	f06f 0303 	mvn.w	r3, #3
 800265e:	e000      	b.n	8002662 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8002660:	68fb      	ldr	r3, [r7, #12]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	2000031c 	.word	0x2000031c

08002670 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800267a:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <MX_LPUART1_Init+0x60>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	220c      	movs	r2, #12
 800268e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	895b      	ldrh	r3, [r3, #10]
 8002694:	461a      	mov	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	891b      	ldrh	r3, [r3, #8]
 80026a6:	461a      	mov	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	899b      	ldrh	r3, [r3, #12]
 80026b0:	461a      	mov	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80026bc:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f005 fd0b 	bl	80080da <HAL_UART_Init>
 80026c4:	4603      	mov	r3, r0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000024 	.word	0x20000024

080026d4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80026d8:	2000      	movs	r0, #0
 80026da:	f7ff ff8d 	bl	80025f8 <BSP_PB_Callback>
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08a      	sub	sp, #40	@ 0x28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80026ec:	4b22      	ldr	r3, [pc, #136]	@ (8002778 <COM1_MspInit+0x94>)
 80026ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f0:	4a21      	ldr	r2, [pc, #132]	@ (8002778 <COM1_MspInit+0x94>)
 80026f2:	f043 0301 	orr.w	r3, r3, #1
 80026f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002778 <COM1_MspInit+0x94>)
 80026fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002704:	4b1c      	ldr	r3, [pc, #112]	@ (8002778 <COM1_MspInit+0x94>)
 8002706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002708:	4a1b      	ldr	r2, [pc, #108]	@ (8002778 <COM1_MspInit+0x94>)
 800270a:	f043 0301 	orr.w	r3, r3, #1
 800270e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002710:	4b19      	ldr	r3, [pc, #100]	@ (8002778 <COM1_MspInit+0x94>)
 8002712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800271c:	4b16      	ldr	r3, [pc, #88]	@ (8002778 <COM1_MspInit+0x94>)
 800271e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002720:	4a15      	ldr	r2, [pc, #84]	@ (8002778 <COM1_MspInit+0x94>)
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002728:	4b13      	ldr	r3, [pc, #76]	@ (8002778 <COM1_MspInit+0x94>)
 800272a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002734:	2304      	movs	r3, #4
 8002736:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002738:	2302      	movs	r3, #2
 800273a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800273c:	2302      	movs	r3, #2
 800273e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002740:	2301      	movs	r3, #1
 8002742:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002744:	230c      	movs	r3, #12
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	4619      	mov	r1, r3
 800274e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002752:	f002 fb5d 	bl	8004e10 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002756:	2308      	movs	r3, #8
 8002758:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800275e:	230c      	movs	r3, #12
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800276c:	f002 fb50 	bl	8004e10 <HAL_GPIO_Init>
}
 8002770:	bf00      	nop
 8002772:	3728      	adds	r7, #40	@ 0x28
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40021000 	.word	0x40021000

0800277c <arm_pid_init_f32>:
 */

ARM_DSP_ATTRIBUTE void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	ed93 7a06 	vldr	s14, [r3, #24]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002792:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	edd3 7a08 	vldr	s15, [r3, #32]
 800279c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	edd3 7a06 	vldr	s15, [r3, #24]
 80027ac:	eeb1 7a67 	vneg.f32	s14, s15
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	edd3 7a08 	vldr	s15, [r3, #32]
 80027b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a1a      	ldr	r2, [r3, #32]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d006      	beq.n	80027e0 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	330c      	adds	r3, #12
 80027d6:	220c      	movs	r2, #12
 80027d8:	2100      	movs	r1, #0
 80027da:	4618      	mov	r0, r3
 80027dc:	f008 ffe4 	bl	800b7a8 <memset>
  }

}
 80027e0:	bf00      	nop
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
ARM_DSP_ATTRIBUTE float32_t arm_cos_f32(
  float32_t x)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b08b      	sub	sp, #44	@ 0x2c
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 80027f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80027f6:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80028e8 <arm_cos_f32+0x100>
 80027fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027fe:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8002802:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002806:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 800280a:	edd7 7a06 	vldr	s15, [r7, #24]
 800280e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002812:	ee17 3a90 	vmov	r3, s15
 8002816:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 8002818:	edd7 7a06 	vldr	s15, [r7, #24]
 800281c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002824:	d502      	bpl.n	800282c <arm_cos_f32+0x44>
  {
    n--;
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	3b01      	subs	r3, #1
 800282a:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	ee07 3a90 	vmov	s15, r3
 8002832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002836:	ed97 7a06 	vldr	s14, [r7, #24]
 800283a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800283e:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8002842:	edd7 7a06 	vldr	s15, [r7, #24]
 8002846:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80028ec <arm_cos_f32+0x104>
 800284a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800284e:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8002852:	edd7 7a07 	vldr	s15, [r7, #28]
 8002856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800285a:	ee17 3a90 	vmov	r3, s15
 800285e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8002860:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002866:	d309      	bcc.n	800287c <arm_cos_f32+0x94>
    index = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 800286c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002870:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80028ec <arm_cos_f32+0x104>
 8002874:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002878:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 800287c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800287e:	ee07 3a90 	vmov	s15, r3
 8002882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002886:	ed97 7a07 	vldr	s14, [r7, #28]
 800288a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800288e:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 8002892:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002894:	4a16      	ldr	r2, [pc, #88]	@ (80028f0 <arm_cos_f32+0x108>)
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800289e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80028a0:	3301      	adds	r3, #1
 80028a2:	4a13      	ldr	r2, [pc, #76]	@ (80028f0 <arm_cos_f32+0x108>)
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4413      	add	r3, r2
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 80028ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80028b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80028bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028c0:	edd7 6a05 	vldr	s13, [r7, #20]
 80028c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80028c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028d0:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	ee07 3a90 	vmov	s15, r3
}
 80028da:	eeb0 0a67 	vmov.f32	s0, s15
 80028de:	372c      	adds	r7, #44	@ 0x2c
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	3e22f983 	.word	0x3e22f983
 80028ec:	44000000 	.word	0x44000000
 80028f0:	0800ba88 	.word	0x0800ba88

080028f4 <arm_sin_f32>:
  @return        sin(x)
 */

ARM_DSP_ATTRIBUTE float32_t arm_sin_f32(
  float32_t x)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b08b      	sub	sp, #44	@ 0x2c
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 80028fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8002902:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80029ec <arm_sin_f32+0xf8>
 8002906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800290a:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 800290e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002916:	ee17 3a90 	vmov	r3, s15
 800291a:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 800291c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002920:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002928:	d502      	bpl.n	8002930 <arm_sin_f32+0x3c>
  {
    n--;
 800292a:	6a3b      	ldr	r3, [r7, #32]
 800292c:	3b01      	subs	r3, #1
 800292e:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8002930:	6a3b      	ldr	r3, [r7, #32]
 8002932:	ee07 3a90 	vmov	s15, r3
 8002936:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800293a:	ed97 7a06 	vldr	s14, [r7, #24]
 800293e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002942:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8002946:	edd7 7a06 	vldr	s15, [r7, #24]
 800294a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80029f0 <arm_sin_f32+0xfc>
 800294e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002952:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8002956:	edd7 7a07 	vldr	s15, [r7, #28]
 800295a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800295e:	ee17 3a90 	vmov	r3, s15
 8002962:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8002964:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002966:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800296a:	d309      	bcc.n	8002980 <arm_sin_f32+0x8c>
    index = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8002970:	edd7 7a07 	vldr	s15, [r7, #28]
 8002974:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80029f0 <arm_sin_f32+0xfc>
 8002978:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800297c:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8002980:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800298a:	ed97 7a07 	vldr	s14, [r7, #28]
 800298e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002992:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 8002996:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002998:	4a16      	ldr	r2, [pc, #88]	@ (80029f4 <arm_sin_f32+0x100>)
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 80029a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80029a4:	3301      	adds	r3, #1
 80029a6:	4a13      	ldr	r2, [pc, #76]	@ (80029f4 <arm_sin_f32+0x100>)
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f - fract) * a + fract * b;
 80029b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80029b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80029c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029c4:	edd7 6a05 	vldr	s13, [r7, #20]
 80029c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80029cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d4:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (sinVal);
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	ee07 3a90 	vmov	s15, r3
}
 80029de:	eeb0 0a67 	vmov.f32	s0, s15
 80029e2:	372c      	adds	r7, #44	@ 0x2c
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	3e22f983 	.word	0x3e22f983
 80029f0:	44000000 	.word	0x44000000
 80029f4:	0800ba88 	.word	0x0800ba88

080029f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a02:	2003      	movs	r0, #3
 8002a04:	f001 fefd 	bl	8004802 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a08:	200f      	movs	r0, #15
 8002a0a:	f7ff fc45 	bl	8002298 <HAL_InitTick>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	71fb      	strb	r3, [r7, #7]
 8002a18:	e001      	b.n	8002a1e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a1a:	f7ff fa73 	bl	8001f04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a1e:	79fb      	ldrb	r3, [r7, #7]

}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3708      	adds	r7, #8
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a2c:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <HAL_IncTick+0x1c>)
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	4b05      	ldr	r3, [pc, #20]	@ (8002a48 <HAL_IncTick+0x20>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4413      	add	r3, r2
 8002a36:	4a03      	ldr	r2, [pc, #12]	@ (8002a44 <HAL_IncTick+0x1c>)
 8002a38:	6013      	str	r3, [r2, #0]
}
 8002a3a:	bf00      	nop
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	200003b0 	.word	0x200003b0
 8002a48:	20000034 	.word	0x20000034

08002a4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a50:	4b03      	ldr	r3, [pc, #12]	@ (8002a60 <HAL_GetTick+0x14>)
 8002a52:	681b      	ldr	r3, [r3, #0]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	200003b0 	.word	0x200003b0

08002a64 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	609a      	str	r2, [r3, #8]
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b087      	sub	sp, #28
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
 8002ad8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	3360      	adds	r3, #96	@ 0x60
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b08      	ldr	r3, [pc, #32]	@ (8002b10 <LL_ADC_SetOffset+0x44>)
 8002aee:	4013      	ands	r3, r2
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	4313      	orrs	r3, r2
 8002afc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002b04:	bf00      	nop
 8002b06:	371c      	adds	r7, #28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	03fff000 	.word	0x03fff000

08002b14 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3360      	adds	r3, #96	@ 0x60
 8002b22:	461a      	mov	r2, r3
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b087      	sub	sp, #28
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	3360      	adds	r3, #96	@ 0x60
 8002b50:	461a      	mov	r2, r3
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b6a:	bf00      	nop
 8002b6c:	371c      	adds	r7, #28
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b087      	sub	sp, #28
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	3360      	adds	r3, #96	@ 0x60
 8002b86:	461a      	mov	r2, r3
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	4413      	add	r3, r2
 8002b8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002ba0:	bf00      	nop
 8002ba2:	371c      	adds	r7, #28
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b087      	sub	sp, #28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	3360      	adds	r3, #96	@ 0x60
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4413      	add	r3, r2
 8002bc4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	431a      	orrs	r2, r3
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002bd6:	bf00      	nop
 8002bd8:	371c      	adds	r7, #28
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	615a      	str	r2, [r3, #20]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b087      	sub	sp, #28
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	60f8      	str	r0, [r7, #12]
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	3330      	adds	r3, #48	@ 0x30
 8002c3e:	461a      	mov	r2, r3
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	0a1b      	lsrs	r3, r3, #8
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	f003 030c 	and.w	r3, r3, #12
 8002c4a:	4413      	add	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	211f      	movs	r1, #31
 8002c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	401a      	ands	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	0e9b      	lsrs	r3, r3, #26
 8002c66:	f003 011f 	and.w	r1, r3, #31
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	f003 031f 	and.w	r3, r3, #31
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	431a      	orrs	r2, r3
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c7a:	bf00      	nop
 8002c7c:	371c      	adds	r7, #28
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr

08002c86 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c92:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e000      	b.n	8002ca0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b087      	sub	sp, #28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	3314      	adds	r3, #20
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	0e5b      	lsrs	r3, r3, #25
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	4413      	add	r3, r2
 8002cca:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	0d1b      	lsrs	r3, r3, #20
 8002cd4:	f003 031f 	and.w	r3, r3, #31
 8002cd8:	2107      	movs	r1, #7
 8002cda:	fa01 f303 	lsl.w	r3, r1, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	401a      	ands	r2, r3
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	0d1b      	lsrs	r3, r3, #20
 8002ce6:	f003 031f 	and.w	r3, r3, #31
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002cf6:	bf00      	nop
 8002cf8:	371c      	adds	r7, #28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
	...

08002d04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d1c:	43db      	mvns	r3, r3
 8002d1e:	401a      	ands	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f003 0318 	and.w	r3, r3, #24
 8002d26:	4908      	ldr	r1, [pc, #32]	@ (8002d48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d28:	40d9      	lsrs	r1, r3
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	400b      	ands	r3, r1
 8002d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d32:	431a      	orrs	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d3a:	bf00      	nop
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	0007ffff 	.word	0x0007ffff

08002d4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f003 031f 	and.w	r3, r3, #31
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002d94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6093      	str	r3, [r2, #8]
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002db8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dbc:	d101      	bne.n	8002dc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002de0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002de4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e0c:	d101      	bne.n	8002e12 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e000      	b.n	8002e14 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e34:	f043 0201 	orr.w	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <LL_ADC_IsEnabled+0x18>
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e000      	b.n	8002e62 <LL_ADC_IsEnabled+0x1a>
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e7e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e82:	f043 0204 	orr.w	r2, r3, #4
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d101      	bne.n	8002eae <LL_ADC_REG_IsConversionOngoing+0x18>
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e000      	b.n	8002eb0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 0308 	and.w	r3, r3, #8
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d101      	bne.n	8002ed4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e000      	b.n	8002ed6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ee4:	b590      	push	{r4, r7, lr}
 8002ee6:	b089      	sub	sp, #36	@ 0x24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002eec:	2300      	movs	r3, #0
 8002eee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e1a9      	b.n	8003252 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d109      	bne.n	8002f20 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f7ff f823 	bl	8001f58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff ff3f 	bl	8002da8 <LL_ADC_IsDeepPowerDownEnabled>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d004      	beq.n	8002f3a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff ff25 	bl	8002d84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff ff5a 	bl	8002df8 <LL_ADC_IsInternalRegulatorEnabled>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d115      	bne.n	8002f76 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7ff ff3e 	bl	8002dd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f54:	4b9c      	ldr	r3, [pc, #624]	@ (80031c8 <HAL_ADC_Init+0x2e4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	099b      	lsrs	r3, r3, #6
 8002f5a:	4a9c      	ldr	r2, [pc, #624]	@ (80031cc <HAL_ADC_Init+0x2e8>)
 8002f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f60:	099b      	lsrs	r3, r3, #6
 8002f62:	3301      	adds	r3, #1
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f68:	e002      	b.n	8002f70 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f9      	bne.n	8002f6a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff ff3c 	bl	8002df8 <LL_ADC_IsInternalRegulatorEnabled>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10d      	bne.n	8002fa2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8a:	f043 0210 	orr.w	r2, r3, #16
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f96:	f043 0201 	orr.w	r2, r3, #1
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff ff75 	bl	8002e96 <LL_ADC_REG_IsConversionOngoing>
 8002fac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb2:	f003 0310 	and.w	r3, r3, #16
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f040 8142 	bne.w	8003240 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f040 813e 	bne.w	8003240 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002fcc:	f043 0202 	orr.w	r2, r3, #2
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff35 	bl	8002e48 <LL_ADC_IsEnabled>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d141      	bne.n	8003068 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fec:	d004      	beq.n	8002ff8 <HAL_ADC_Init+0x114>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a77      	ldr	r2, [pc, #476]	@ (80031d0 <HAL_ADC_Init+0x2ec>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d10f      	bne.n	8003018 <HAL_ADC_Init+0x134>
 8002ff8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ffc:	f7ff ff24 	bl	8002e48 <LL_ADC_IsEnabled>
 8003000:	4604      	mov	r4, r0
 8003002:	4873      	ldr	r0, [pc, #460]	@ (80031d0 <HAL_ADC_Init+0x2ec>)
 8003004:	f7ff ff20 	bl	8002e48 <LL_ADC_IsEnabled>
 8003008:	4603      	mov	r3, r0
 800300a:	4323      	orrs	r3, r4
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	e012      	b.n	800303e <HAL_ADC_Init+0x15a>
 8003018:	486e      	ldr	r0, [pc, #440]	@ (80031d4 <HAL_ADC_Init+0x2f0>)
 800301a:	f7ff ff15 	bl	8002e48 <LL_ADC_IsEnabled>
 800301e:	4604      	mov	r4, r0
 8003020:	486d      	ldr	r0, [pc, #436]	@ (80031d8 <HAL_ADC_Init+0x2f4>)
 8003022:	f7ff ff11 	bl	8002e48 <LL_ADC_IsEnabled>
 8003026:	4603      	mov	r3, r0
 8003028:	431c      	orrs	r4, r3
 800302a:	486c      	ldr	r0, [pc, #432]	@ (80031dc <HAL_ADC_Init+0x2f8>)
 800302c:	f7ff ff0c 	bl	8002e48 <LL_ADC_IsEnabled>
 8003030:	4603      	mov	r3, r0
 8003032:	4323      	orrs	r3, r4
 8003034:	2b00      	cmp	r3, #0
 8003036:	bf0c      	ite	eq
 8003038:	2301      	moveq	r3, #1
 800303a:	2300      	movne	r3, #0
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d012      	beq.n	8003068 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800304a:	d004      	beq.n	8003056 <HAL_ADC_Init+0x172>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a5f      	ldr	r2, [pc, #380]	@ (80031d0 <HAL_ADC_Init+0x2ec>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d101      	bne.n	800305a <HAL_ADC_Init+0x176>
 8003056:	4a62      	ldr	r2, [pc, #392]	@ (80031e0 <HAL_ADC_Init+0x2fc>)
 8003058:	e000      	b.n	800305c <HAL_ADC_Init+0x178>
 800305a:	4a62      	ldr	r2, [pc, #392]	@ (80031e4 <HAL_ADC_Init+0x300>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	4619      	mov	r1, r3
 8003062:	4610      	mov	r0, r2
 8003064:	f7ff fcfe 	bl	8002a64 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	7f5b      	ldrb	r3, [r3, #29]
 800306c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003072:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003078:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800307e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003086:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003088:	4313      	orrs	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003092:	2b01      	cmp	r3, #1
 8003094:	d106      	bne.n	80030a4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800309a:	3b01      	subs	r3, #1
 800309c:	045b      	lsls	r3, r3, #17
 800309e:	69ba      	ldr	r2, [r7, #24]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d009      	beq.n	80030c0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4313      	orrs	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	4b48      	ldr	r3, [pc, #288]	@ (80031e8 <HAL_ADC_Init+0x304>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	6812      	ldr	r2, [r2, #0]
 80030ce:	69b9      	ldr	r1, [r7, #24]
 80030d0:	430b      	orrs	r3, r1
 80030d2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff fee4 	bl	8002ebc <LL_ADC_INJ_IsConversionOngoing>
 80030f4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d17f      	bne.n	80031fc <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d17c      	bne.n	80031fc <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003106:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800310e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003110:	4313      	orrs	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800311e:	f023 0302 	bic.w	r3, r3, #2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6812      	ldr	r2, [r2, #0]
 8003126:	69b9      	ldr	r1, [r7, #24]
 8003128:	430b      	orrs	r3, r1
 800312a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d017      	beq.n	8003164 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	691a      	ldr	r2, [r3, #16]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003142:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800314c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003150:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6911      	ldr	r1, [r2, #16]
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	6812      	ldr	r2, [r2, #0]
 800315c:	430b      	orrs	r3, r1
 800315e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003162:	e013      	b.n	800318c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	691a      	ldr	r2, [r3, #16]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003172:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003184:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003188:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003192:	2b01      	cmp	r3, #1
 8003194:	d12a      	bne.n	80031ec <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80031a0:	f023 0304 	bic.w	r3, r3, #4
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80031ac:	4311      	orrs	r1, r2
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80031b2:	4311      	orrs	r1, r2
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031b8:	430a      	orrs	r2, r1
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 0201 	orr.w	r2, r2, #1
 80031c4:	611a      	str	r2, [r3, #16]
 80031c6:	e019      	b.n	80031fc <HAL_ADC_Init+0x318>
 80031c8:	20000018 	.word	0x20000018
 80031cc:	053e2d63 	.word	0x053e2d63
 80031d0:	50000100 	.word	0x50000100
 80031d4:	50000400 	.word	0x50000400
 80031d8:	50000500 	.word	0x50000500
 80031dc:	50000600 	.word	0x50000600
 80031e0:	50000300 	.word	0x50000300
 80031e4:	50000700 	.word	0x50000700
 80031e8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d10c      	bne.n	800321e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	f023 010f 	bic.w	r1, r3, #15
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	1e5a      	subs	r2, r3, #1
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	631a      	str	r2, [r3, #48]	@ 0x30
 800321c:	e007      	b.n	800322e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 020f 	bic.w	r2, r2, #15
 800322c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003232:	f023 0303 	bic.w	r3, r3, #3
 8003236:	f043 0201 	orr.w	r2, r3, #1
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800323e:	e007      	b.n	8003250 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003244:	f043 0210 	orr.w	r2, r3, #16
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003250:	7ffb      	ldrb	r3, [r7, #31]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3724      	adds	r7, #36	@ 0x24
 8003256:	46bd      	mov	sp, r7
 8003258:	bd90      	pop	{r4, r7, pc}
 800325a:	bf00      	nop

0800325c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003270:	d004      	beq.n	800327c <HAL_ADC_Start_DMA+0x20>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a5a      	ldr	r2, [pc, #360]	@ (80033e0 <HAL_ADC_Start_DMA+0x184>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d101      	bne.n	8003280 <HAL_ADC_Start_DMA+0x24>
 800327c:	4b59      	ldr	r3, [pc, #356]	@ (80033e4 <HAL_ADC_Start_DMA+0x188>)
 800327e:	e000      	b.n	8003282 <HAL_ADC_Start_DMA+0x26>
 8003280:	4b59      	ldr	r3, [pc, #356]	@ (80033e8 <HAL_ADC_Start_DMA+0x18c>)
 8003282:	4618      	mov	r0, r3
 8003284:	f7ff fd62 	bl	8002d4c <LL_ADC_GetMultimode>
 8003288:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f7ff fe01 	bl	8002e96 <LL_ADC_REG_IsConversionOngoing>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	f040 809b 	bne.w	80033d2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_ADC_Start_DMA+0x4e>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e096      	b.n	80033d8 <HAL_ADC_Start_DMA+0x17c>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a4d      	ldr	r2, [pc, #308]	@ (80033ec <HAL_ADC_Start_DMA+0x190>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d008      	beq.n	80032ce <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	2b05      	cmp	r3, #5
 80032c6:	d002      	beq.n	80032ce <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	2b09      	cmp	r3, #9
 80032cc:	d17a      	bne.n	80033c4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f000 ff60 	bl	8004194 <ADC_Enable>
 80032d4:	4603      	mov	r3, r0
 80032d6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80032d8:	7dfb      	ldrb	r3, [r7, #23]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d16d      	bne.n	80033ba <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032e6:	f023 0301 	bic.w	r3, r3, #1
 80032ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a3a      	ldr	r2, [pc, #232]	@ (80033e0 <HAL_ADC_Start_DMA+0x184>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d009      	beq.n	8003310 <HAL_ADC_Start_DMA+0xb4>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a3b      	ldr	r2, [pc, #236]	@ (80033f0 <HAL_ADC_Start_DMA+0x194>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d002      	beq.n	800330c <HAL_ADC_Start_DMA+0xb0>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	e003      	b.n	8003314 <HAL_ADC_Start_DMA+0xb8>
 800330c:	4b39      	ldr	r3, [pc, #228]	@ (80033f4 <HAL_ADC_Start_DMA+0x198>)
 800330e:	e001      	b.n	8003314 <HAL_ADC_Start_DMA+0xb8>
 8003310:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	6812      	ldr	r2, [r2, #0]
 8003318:	4293      	cmp	r3, r2
 800331a:	d002      	beq.n	8003322 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d105      	bne.n	800332e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003326:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003332:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d006      	beq.n	8003348 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800333e:	f023 0206 	bic.w	r2, r3, #6
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	661a      	str	r2, [r3, #96]	@ 0x60
 8003346:	e002      	b.n	800334e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003352:	4a29      	ldr	r2, [pc, #164]	@ (80033f8 <HAL_ADC_Start_DMA+0x19c>)
 8003354:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800335a:	4a28      	ldr	r2, [pc, #160]	@ (80033fc <HAL_ADC_Start_DMA+0x1a0>)
 800335c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003362:	4a27      	ldr	r2, [pc, #156]	@ (8003400 <HAL_ADC_Start_DMA+0x1a4>)
 8003364:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	221c      	movs	r2, #28
 800336c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0210 	orr.w	r2, r2, #16
 8003384:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68da      	ldr	r2, [r3, #12]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 0201 	orr.w	r2, r2, #1
 8003394:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	3340      	adds	r3, #64	@ 0x40
 80033a0:	4619      	mov	r1, r3
 80033a2:	68ba      	ldr	r2, [r7, #8]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f001 fb07 	bl	80049b8 <HAL_DMA_Start_IT>
 80033aa:	4603      	mov	r3, r0
 80033ac:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff fd5b 	bl	8002e6e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80033b8:	e00d      	b.n	80033d6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80033c2:	e008      	b.n	80033d6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80033d0:	e001      	b.n	80033d6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033d2:	2302      	movs	r3, #2
 80033d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80033d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3718      	adds	r7, #24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	50000100 	.word	0x50000100
 80033e4:	50000300 	.word	0x50000300
 80033e8:	50000700 	.word	0x50000700
 80033ec:	50000600 	.word	0x50000600
 80033f0:	50000500 	.word	0x50000500
 80033f4:	50000400 	.word	0x50000400
 80033f8:	080042c1 	.word	0x080042c1
 80033fc:	08004399 	.word	0x08004399
 8003400:	080043b5 	.word	0x080043b5

08003404 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b08a      	sub	sp, #40	@ 0x28
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800340c:	2300      	movs	r3, #0
 800340e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003428:	d004      	beq.n	8003434 <HAL_ADC_IRQHandler+0x30>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a8e      	ldr	r2, [pc, #568]	@ (8003668 <HAL_ADC_IRQHandler+0x264>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d101      	bne.n	8003438 <HAL_ADC_IRQHandler+0x34>
 8003434:	4b8d      	ldr	r3, [pc, #564]	@ (800366c <HAL_ADC_IRQHandler+0x268>)
 8003436:	e000      	b.n	800343a <HAL_ADC_IRQHandler+0x36>
 8003438:	4b8d      	ldr	r3, [pc, #564]	@ (8003670 <HAL_ADC_IRQHandler+0x26c>)
 800343a:	4618      	mov	r0, r3
 800343c:	f7ff fc86 	bl	8002d4c <LL_ADC_GetMultimode>
 8003440:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d017      	beq.n	800347c <HAL_ADC_IRQHandler+0x78>
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	f003 0302 	and.w	r3, r3, #2
 8003452:	2b00      	cmp	r3, #0
 8003454:	d012      	beq.n	800347c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345a:	f003 0310 	and.w	r3, r3, #16
 800345e:	2b00      	cmp	r3, #0
 8003460:	d105      	bne.n	800346e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003466:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f001 f808 	bl	8004484 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2202      	movs	r2, #2
 800347a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	f003 0304 	and.w	r3, r3, #4
 8003482:	2b00      	cmp	r3, #0
 8003484:	d004      	beq.n	8003490 <HAL_ADC_IRQHandler+0x8c>
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	f003 0304 	and.w	r3, r3, #4
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10b      	bne.n	80034a8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 8094 	beq.w	80035c4 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	f003 0308 	and.w	r3, r3, #8
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 808e 	beq.w	80035c4 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d105      	bne.n	80034c0 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff fb9f 	bl	8002c08 <LL_ADC_REG_IsTriggerSourceSWStart>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d072      	beq.n	80035b6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a64      	ldr	r2, [pc, #400]	@ (8003668 <HAL_ADC_IRQHandler+0x264>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d009      	beq.n	80034ee <HAL_ADC_IRQHandler+0xea>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a65      	ldr	r2, [pc, #404]	@ (8003674 <HAL_ADC_IRQHandler+0x270>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d002      	beq.n	80034ea <HAL_ADC_IRQHandler+0xe6>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	e003      	b.n	80034f2 <HAL_ADC_IRQHandler+0xee>
 80034ea:	4b63      	ldr	r3, [pc, #396]	@ (8003678 <HAL_ADC_IRQHandler+0x274>)
 80034ec:	e001      	b.n	80034f2 <HAL_ADC_IRQHandler+0xee>
 80034ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6812      	ldr	r2, [r2, #0]
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d008      	beq.n	800350c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	2b05      	cmp	r3, #5
 8003504:	d002      	beq.n	800350c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	2b09      	cmp	r3, #9
 800350a:	d104      	bne.n	8003516 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	623b      	str	r3, [r7, #32]
 8003514:	e014      	b.n	8003540 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a53      	ldr	r2, [pc, #332]	@ (8003668 <HAL_ADC_IRQHandler+0x264>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_ADC_IRQHandler+0x130>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a53      	ldr	r2, [pc, #332]	@ (8003674 <HAL_ADC_IRQHandler+0x270>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d002      	beq.n	8003530 <HAL_ADC_IRQHandler+0x12c>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	e003      	b.n	8003538 <HAL_ADC_IRQHandler+0x134>
 8003530:	4b51      	ldr	r3, [pc, #324]	@ (8003678 <HAL_ADC_IRQHandler+0x274>)
 8003532:	e001      	b.n	8003538 <HAL_ADC_IRQHandler+0x134>
 8003534:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003538:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d135      	bne.n	80035b6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b08      	cmp	r3, #8
 8003556:	d12e      	bne.n	80035b6 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff fc9a 	bl	8002e96 <LL_ADC_REG_IsConversionOngoing>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d11a      	bne.n	800359e <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 020c 	bic.w	r2, r2, #12
 8003576:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800357c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003588:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d112      	bne.n	80035b6 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003594:	f043 0201 	orr.w	r2, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800359c:	e00b      	b.n	80035b6 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a2:	f043 0210 	orr.w	r2, r3, #16
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ae:	f043 0201 	orr.w	r2, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f984 	bl	80038c4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	220c      	movs	r2, #12
 80035c2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0320 	and.w	r3, r3, #32
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d004      	beq.n	80035d8 <HAL_ADC_IRQHandler+0x1d4>
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10b      	bne.n	80035f0 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f000 80b3 	beq.w	800374a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 80ad 	beq.w	800374a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f4:	f003 0310 	and.w	r3, r3, #16
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d105      	bne.n	8003608 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003600:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff fb3a 	bl	8002c86 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003612:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff faf5 	bl	8002c08 <LL_ADC_REG_IsTriggerSourceSWStart>
 800361e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a10      	ldr	r2, [pc, #64]	@ (8003668 <HAL_ADC_IRQHandler+0x264>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d009      	beq.n	800363e <HAL_ADC_IRQHandler+0x23a>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a11      	ldr	r2, [pc, #68]	@ (8003674 <HAL_ADC_IRQHandler+0x270>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d002      	beq.n	800363a <HAL_ADC_IRQHandler+0x236>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	e003      	b.n	8003642 <HAL_ADC_IRQHandler+0x23e>
 800363a:	4b0f      	ldr	r3, [pc, #60]	@ (8003678 <HAL_ADC_IRQHandler+0x274>)
 800363c:	e001      	b.n	8003642 <HAL_ADC_IRQHandler+0x23e>
 800363e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6812      	ldr	r2, [r2, #0]
 8003646:	4293      	cmp	r3, r2
 8003648:	d008      	beq.n	800365c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2b06      	cmp	r3, #6
 8003654:	d002      	beq.n	800365c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	2b07      	cmp	r3, #7
 800365a:	d10f      	bne.n	800367c <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	623b      	str	r3, [r7, #32]
 8003664:	e01f      	b.n	80036a6 <HAL_ADC_IRQHandler+0x2a2>
 8003666:	bf00      	nop
 8003668:	50000100 	.word	0x50000100
 800366c:	50000300 	.word	0x50000300
 8003670:	50000700 	.word	0x50000700
 8003674:	50000500 	.word	0x50000500
 8003678:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a8b      	ldr	r2, [pc, #556]	@ (80038b0 <HAL_ADC_IRQHandler+0x4ac>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d009      	beq.n	800369a <HAL_ADC_IRQHandler+0x296>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a8a      	ldr	r2, [pc, #552]	@ (80038b4 <HAL_ADC_IRQHandler+0x4b0>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d002      	beq.n	8003696 <HAL_ADC_IRQHandler+0x292>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	e003      	b.n	800369e <HAL_ADC_IRQHandler+0x29a>
 8003696:	4b88      	ldr	r3, [pc, #544]	@ (80038b8 <HAL_ADC_IRQHandler+0x4b4>)
 8003698:	e001      	b.n	800369e <HAL_ADC_IRQHandler+0x29a>
 800369a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800369e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d047      	beq.n	800373c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <HAL_ADC_IRQHandler+0x2c2>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d03f      	beq.n	800373c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80036bc:	6a3b      	ldr	r3, [r7, #32]
 80036be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d13a      	bne.n	800373c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d0:	2b40      	cmp	r3, #64	@ 0x40
 80036d2:	d133      	bne.n	800373c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80036d4:	6a3b      	ldr	r3, [r7, #32]
 80036d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d12e      	bne.n	800373c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff fbea 	bl	8002ebc <LL_ADC_INJ_IsConversionOngoing>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d11a      	bne.n	8003724 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80036fc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003702:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003712:	2b00      	cmp	r3, #0
 8003714:	d112      	bne.n	800373c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371a:	f043 0201 	orr.w	r2, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003722:	e00b      	b.n	800373c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003728:	f043 0210 	orr.w	r2, r3, #16
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003734:	f043 0201 	orr.w	r2, r3, #1
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 fe79 	bl	8004434 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2260      	movs	r2, #96	@ 0x60
 8003748:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003750:	2b00      	cmp	r3, #0
 8003752:	d011      	beq.n	8003778 <HAL_ADC_IRQHandler+0x374>
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00c      	beq.n	8003778 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003762:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 f8be 	bl	80038ec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2280      	movs	r2, #128	@ 0x80
 8003776:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800377e:	2b00      	cmp	r3, #0
 8003780:	d012      	beq.n	80037a8 <HAL_ADC_IRQHandler+0x3a4>
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00d      	beq.n	80037a8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003790:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 fe5f 	bl	800445c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d012      	beq.n	80037d8 <HAL_ADC_IRQHandler+0x3d4>
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00d      	beq.n	80037d8 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 fe51 	bl	8004470 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f003 0310 	and.w	r3, r3, #16
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d043      	beq.n	800386a <HAL_ADC_IRQHandler+0x466>
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	f003 0310 	and.w	r3, r3, #16
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d03e      	beq.n	800386a <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d102      	bne.n	80037fa <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 80037f4:	2301      	movs	r3, #1
 80037f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80037f8:	e021      	b.n	800383e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d015      	beq.n	800382c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003808:	d004      	beq.n	8003814 <HAL_ADC_IRQHandler+0x410>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a28      	ldr	r2, [pc, #160]	@ (80038b0 <HAL_ADC_IRQHandler+0x4ac>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d101      	bne.n	8003818 <HAL_ADC_IRQHandler+0x414>
 8003814:	4b29      	ldr	r3, [pc, #164]	@ (80038bc <HAL_ADC_IRQHandler+0x4b8>)
 8003816:	e000      	b.n	800381a <HAL_ADC_IRQHandler+0x416>
 8003818:	4b29      	ldr	r3, [pc, #164]	@ (80038c0 <HAL_ADC_IRQHandler+0x4bc>)
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff faa4 	bl	8002d68 <LL_ADC_GetMultiDMATransfer>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00b      	beq.n	800383e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003826:	2301      	movs	r3, #1
 8003828:	627b      	str	r3, [r7, #36]	@ 0x24
 800382a:	e008      	b.n	800383e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800383a:	2301      	movs	r3, #1
 800383c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	2b01      	cmp	r3, #1
 8003842:	d10e      	bne.n	8003862 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003848:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003854:	f043 0202 	orr.w	r2, r3, #2
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f000 f84f 	bl	8003900 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2210      	movs	r2, #16
 8003868:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003870:	2b00      	cmp	r3, #0
 8003872:	d018      	beq.n	80038a6 <HAL_ADC_IRQHandler+0x4a2>
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800387a:	2b00      	cmp	r3, #0
 800387c:	d013      	beq.n	80038a6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003882:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800388e:	f043 0208 	orr.w	r2, r3, #8
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800389e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 fdd1 	bl	8004448 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80038a6:	bf00      	nop
 80038a8:	3728      	adds	r7, #40	@ 0x28
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	50000100 	.word	0x50000100
 80038b4:	50000500 	.word	0x50000500
 80038b8:	50000400 	.word	0x50000400
 80038bc:	50000300 	.word	0x50000300
 80038c0:	50000700 	.word	0x50000700

080038c4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b0b6      	sub	sp, #216	@ 0xd8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800391e:	2300      	movs	r3, #0
 8003920:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003924:	2300      	movs	r3, #0
 8003926:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800392e:	2b01      	cmp	r3, #1
 8003930:	d102      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x24>
 8003932:	2302      	movs	r3, #2
 8003934:	f000 bc13 	b.w	800415e <HAL_ADC_ConfigChannel+0x84a>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff faa6 	bl	8002e96 <LL_ADC_REG_IsConversionOngoing>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	f040 83f3 	bne.w	8004138 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6818      	ldr	r0, [r3, #0]
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	6859      	ldr	r1, [r3, #4]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	461a      	mov	r2, r3
 8003960:	f7ff f965 	bl	8002c2e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff fa94 	bl	8002e96 <LL_ADC_REG_IsConversionOngoing>
 800396e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff faa0 	bl	8002ebc <LL_ADC_INJ_IsConversionOngoing>
 800397c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003980:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003984:	2b00      	cmp	r3, #0
 8003986:	f040 81d9 	bne.w	8003d3c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800398a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800398e:	2b00      	cmp	r3, #0
 8003990:	f040 81d4 	bne.w	8003d3c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800399c:	d10f      	bne.n	80039be <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6818      	ldr	r0, [r3, #0]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2200      	movs	r2, #0
 80039a8:	4619      	mov	r1, r3
 80039aa:	f7ff f97f 	bl	8002cac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff f913 	bl	8002be2 <LL_ADC_SetSamplingTimeCommonConfig>
 80039bc:	e00e      	b.n	80039dc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	461a      	mov	r2, r3
 80039cc:	f7ff f96e 	bl	8002cac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2100      	movs	r1, #0
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff f903 	bl	8002be2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	695a      	ldr	r2, [r3, #20]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	08db      	lsrs	r3, r3, #3
 80039e8:	f003 0303 	and.w	r3, r3, #3
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	d022      	beq.n	8003a44 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6818      	ldr	r0, [r3, #0]
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	6919      	ldr	r1, [r3, #16]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003a0e:	f7ff f85d 	bl	8002acc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6818      	ldr	r0, [r3, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	6919      	ldr	r1, [r3, #16]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f7ff f8a9 	bl	8002b76 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6818      	ldr	r0, [r3, #0]
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d102      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x126>
 8003a34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a38:	e000      	b.n	8003a3c <HAL_ADC_ConfigChannel+0x128>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	f7ff f8b5 	bl	8002bac <LL_ADC_SetOffsetSaturation>
 8003a42:	e17b      	b.n	8003d3c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7ff f862 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10a      	bne.n	8003a70 <HAL_ADC_ConfigChannel+0x15c>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2100      	movs	r1, #0
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff f857 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003a66:	4603      	mov	r3, r0
 8003a68:	0e9b      	lsrs	r3, r3, #26
 8003a6a:	f003 021f 	and.w	r2, r3, #31
 8003a6e:	e01e      	b.n	8003aae <HAL_ADC_ConfigChannel+0x19a>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2100      	movs	r1, #0
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff f84c 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003a86:	fa93 f3a3 	rbit	r3, r3
 8003a8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003a96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003a9e:	2320      	movs	r3, #32
 8003aa0:	e004      	b.n	8003aac <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003aa2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003aa6:	fab3 f383 	clz	r3, r3
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d105      	bne.n	8003ac6 <HAL_ADC_ConfigChannel+0x1b2>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	0e9b      	lsrs	r3, r3, #26
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	e018      	b.n	8003af8 <HAL_ADC_ConfigChannel+0x1e4>
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ad2:	fa93 f3a3 	rbit	r3, r3
 8003ad6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003ada:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ade:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003ae2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003aea:	2320      	movs	r3, #32
 8003aec:	e004      	b.n	8003af8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003aee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003af2:	fab3 f383 	clz	r3, r3
 8003af6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d106      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2200      	movs	r2, #0
 8003b02:	2100      	movs	r1, #0
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff f81b 	bl	8002b40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2101      	movs	r1, #1
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fe ffff 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003b16:	4603      	mov	r3, r0
 8003b18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d10a      	bne.n	8003b36 <HAL_ADC_ConfigChannel+0x222>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2101      	movs	r1, #1
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe fff4 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	0e9b      	lsrs	r3, r3, #26
 8003b30:	f003 021f 	and.w	r2, r3, #31
 8003b34:	e01e      	b.n	8003b74 <HAL_ADC_ConfigChannel+0x260>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fe ffe9 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003b42:	4603      	mov	r3, r0
 8003b44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003b54:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003b5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003b64:	2320      	movs	r3, #32
 8003b66:	e004      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003b68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b6c:	fab3 f383 	clz	r3, r3
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d105      	bne.n	8003b8c <HAL_ADC_ConfigChannel+0x278>
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	0e9b      	lsrs	r3, r3, #26
 8003b86:	f003 031f 	and.w	r3, r3, #31
 8003b8a:	e018      	b.n	8003bbe <HAL_ADC_ConfigChannel+0x2aa>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b98:	fa93 f3a3 	rbit	r3, r3
 8003b9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003ba0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ba4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003bb0:	2320      	movs	r3, #32
 8003bb2:	e004      	b.n	8003bbe <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003bb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bb8:	fab3 f383 	clz	r3, r3
 8003bbc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d106      	bne.n	8003bd0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2101      	movs	r1, #1
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fe ffb8 	bl	8002b40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2102      	movs	r1, #2
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fe ff9c 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10a      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x2e8>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2102      	movs	r1, #2
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7fe ff91 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	0e9b      	lsrs	r3, r3, #26
 8003bf6:	f003 021f 	and.w	r2, r3, #31
 8003bfa:	e01e      	b.n	8003c3a <HAL_ADC_ConfigChannel+0x326>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2102      	movs	r1, #2
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fe ff86 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c12:	fa93 f3a3 	rbit	r3, r3
 8003c16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003c1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003c22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003c2a:	2320      	movs	r3, #32
 8003c2c:	e004      	b.n	8003c38 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003c2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c32:	fab3 f383 	clz	r3, r3
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d105      	bne.n	8003c52 <HAL_ADC_ConfigChannel+0x33e>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	0e9b      	lsrs	r3, r3, #26
 8003c4c:	f003 031f 	and.w	r3, r3, #31
 8003c50:	e016      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x36c>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003c5e:	fa93 f3a3 	rbit	r3, r3
 8003c62:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003c64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003c6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003c72:	2320      	movs	r3, #32
 8003c74:	e004      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003c76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c7a:	fab3 f383 	clz	r3, r3
 8003c7e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d106      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	2102      	movs	r1, #2
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fe ff57 	bl	8002b40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2103      	movs	r1, #3
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7fe ff3b 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10a      	bne.n	8003cbe <HAL_ADC_ConfigChannel+0x3aa>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2103      	movs	r1, #3
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fe ff30 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	0e9b      	lsrs	r3, r3, #26
 8003cb8:	f003 021f 	and.w	r2, r3, #31
 8003cbc:	e017      	b.n	8003cee <HAL_ADC_ConfigChannel+0x3da>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2103      	movs	r1, #3
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fe ff25 	bl	8002b14 <LL_ADC_GetOffsetChannel>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cd0:	fa93 f3a3 	rbit	r3, r3
 8003cd4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003cd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003cd8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003cda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003ce0:	2320      	movs	r3, #32
 8003ce2:	e003      	b.n	8003cec <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003ce4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ce6:	fab3 f383 	clz	r3, r3
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d105      	bne.n	8003d06 <HAL_ADC_ConfigChannel+0x3f2>
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	0e9b      	lsrs	r3, r3, #26
 8003d00:	f003 031f 	and.w	r3, r3, #31
 8003d04:	e011      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x416>
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d0e:	fa93 f3a3 	rbit	r3, r3
 8003d12:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003d14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d16:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003d18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003d1e:	2320      	movs	r3, #32
 8003d20:	e003      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003d22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d24:	fab3 f383 	clz	r3, r3
 8003d28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d106      	bne.n	8003d3c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2200      	movs	r2, #0
 8003d34:	2103      	movs	r1, #3
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe ff02 	bl	8002b40 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff f881 	bl	8002e48 <LL_ADC_IsEnabled>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f040 813d 	bne.w	8003fc8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	6819      	ldr	r1, [r3, #0]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f7fe ffd2 	bl	8002d04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4aa2      	ldr	r2, [pc, #648]	@ (8003ff0 <HAL_ADC_ConfigChannel+0x6dc>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	f040 812e 	bne.w	8003fc8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10b      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x480>
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	0e9b      	lsrs	r3, r3, #26
 8003d82:	3301      	adds	r3, #1
 8003d84:	f003 031f 	and.w	r3, r3, #31
 8003d88:	2b09      	cmp	r3, #9
 8003d8a:	bf94      	ite	ls
 8003d8c:	2301      	movls	r3, #1
 8003d8e:	2300      	movhi	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	e019      	b.n	8003dc8 <HAL_ADC_ConfigChannel+0x4b4>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d9c:	fa93 f3a3 	rbit	r3, r3
 8003da0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003da2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003da4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003da6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d101      	bne.n	8003db0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003dac:	2320      	movs	r3, #32
 8003dae:	e003      	b.n	8003db8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003db0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003db2:	fab3 f383 	clz	r3, r3
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	3301      	adds	r3, #1
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	2b09      	cmp	r3, #9
 8003dc0:	bf94      	ite	ls
 8003dc2:	2301      	movls	r3, #1
 8003dc4:	2300      	movhi	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d079      	beq.n	8003ec0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d107      	bne.n	8003de8 <HAL_ADC_ConfigChannel+0x4d4>
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	0e9b      	lsrs	r3, r3, #26
 8003dde:	3301      	adds	r3, #1
 8003de0:	069b      	lsls	r3, r3, #26
 8003de2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003de6:	e015      	b.n	8003e14 <HAL_ADC_ConfigChannel+0x500>
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003df0:	fa93 f3a3 	rbit	r3, r3
 8003df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003df8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003e00:	2320      	movs	r3, #32
 8003e02:	e003      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003e04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e06:	fab3 f383 	clz	r3, r3
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	069b      	lsls	r3, r3, #26
 8003e10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d109      	bne.n	8003e34 <HAL_ADC_ConfigChannel+0x520>
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	0e9b      	lsrs	r3, r3, #26
 8003e26:	3301      	adds	r3, #1
 8003e28:	f003 031f 	and.w	r3, r3, #31
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e32:	e017      	b.n	8003e64 <HAL_ADC_ConfigChannel+0x550>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e3c:	fa93 f3a3 	rbit	r3, r3
 8003e40:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e44:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003e4c:	2320      	movs	r3, #32
 8003e4e:	e003      	b.n	8003e58 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003e50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e52:	fab3 f383 	clz	r3, r3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	3301      	adds	r3, #1
 8003e5a:	f003 031f 	and.w	r3, r3, #31
 8003e5e:	2101      	movs	r1, #1
 8003e60:	fa01 f303 	lsl.w	r3, r1, r3
 8003e64:	ea42 0103 	orr.w	r1, r2, r3
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10a      	bne.n	8003e8a <HAL_ADC_ConfigChannel+0x576>
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	0e9b      	lsrs	r3, r3, #26
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	f003 021f 	and.w	r2, r3, #31
 8003e80:	4613      	mov	r3, r2
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	4413      	add	r3, r2
 8003e86:	051b      	lsls	r3, r3, #20
 8003e88:	e018      	b.n	8003ebc <HAL_ADC_ConfigChannel+0x5a8>
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e92:	fa93 f3a3 	rbit	r3, r3
 8003e96:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003ea2:	2320      	movs	r3, #32
 8003ea4:	e003      	b.n	8003eae <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea8:	fab3 f383 	clz	r3, r3
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	3301      	adds	r3, #1
 8003eb0:	f003 021f 	and.w	r2, r3, #31
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	4413      	add	r3, r2
 8003eba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ebc:	430b      	orrs	r3, r1
 8003ebe:	e07e      	b.n	8003fbe <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d107      	bne.n	8003edc <HAL_ADC_ConfigChannel+0x5c8>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	0e9b      	lsrs	r3, r3, #26
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	069b      	lsls	r3, r3, #26
 8003ed6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003eda:	e015      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x5f4>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee4:	fa93 f3a3 	rbit	r3, r3
 8003ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eec:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003ef4:	2320      	movs	r3, #32
 8003ef6:	e003      	b.n	8003f00 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003efa:	fab3 f383 	clz	r3, r3
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	3301      	adds	r3, #1
 8003f02:	069b      	lsls	r3, r3, #26
 8003f04:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d109      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x614>
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	0e9b      	lsrs	r3, r3, #26
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	2101      	movs	r1, #1
 8003f22:	fa01 f303 	lsl.w	r3, r1, r3
 8003f26:	e017      	b.n	8003f58 <HAL_ADC_ConfigChannel+0x644>
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	fa93 f3a3 	rbit	r3, r3
 8003f34:	61fb      	str	r3, [r7, #28]
  return result;
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003f40:	2320      	movs	r3, #32
 8003f42:	e003      	b.n	8003f4c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f46:	fab3 f383 	clz	r3, r3
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	f003 031f 	and.w	r3, r3, #31
 8003f52:	2101      	movs	r1, #1
 8003f54:	fa01 f303 	lsl.w	r3, r1, r3
 8003f58:	ea42 0103 	orr.w	r1, r2, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10d      	bne.n	8003f84 <HAL_ADC_ConfigChannel+0x670>
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	0e9b      	lsrs	r3, r3, #26
 8003f6e:	3301      	adds	r3, #1
 8003f70:	f003 021f 	and.w	r2, r3, #31
 8003f74:	4613      	mov	r3, r2
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	4413      	add	r3, r2
 8003f7a:	3b1e      	subs	r3, #30
 8003f7c:	051b      	lsls	r3, r3, #20
 8003f7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f82:	e01b      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x6a8>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	fa93 f3a3 	rbit	r3, r3
 8003f90:	613b      	str	r3, [r7, #16]
  return result;
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003f9c:	2320      	movs	r3, #32
 8003f9e:	e003      	b.n	8003fa8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	fab3 f383 	clz	r3, r3
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	3301      	adds	r3, #1
 8003faa:	f003 021f 	and.w	r2, r3, #31
 8003fae:	4613      	mov	r3, r2
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	4413      	add	r3, r2
 8003fb4:	3b1e      	subs	r3, #30
 8003fb6:	051b      	lsls	r3, r3, #20
 8003fb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fbc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	f7fe fe72 	bl	8002cac <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	4b09      	ldr	r3, [pc, #36]	@ (8003ff4 <HAL_ADC_ConfigChannel+0x6e0>)
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 80be 	beq.w	8004152 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fde:	d004      	beq.n	8003fea <HAL_ADC_ConfigChannel+0x6d6>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a04      	ldr	r2, [pc, #16]	@ (8003ff8 <HAL_ADC_ConfigChannel+0x6e4>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d10a      	bne.n	8004000 <HAL_ADC_ConfigChannel+0x6ec>
 8003fea:	4b04      	ldr	r3, [pc, #16]	@ (8003ffc <HAL_ADC_ConfigChannel+0x6e8>)
 8003fec:	e009      	b.n	8004002 <HAL_ADC_ConfigChannel+0x6ee>
 8003fee:	bf00      	nop
 8003ff0:	407f0000 	.word	0x407f0000
 8003ff4:	80080000 	.word	0x80080000
 8003ff8:	50000100 	.word	0x50000100
 8003ffc:	50000300 	.word	0x50000300
 8004000:	4b59      	ldr	r3, [pc, #356]	@ (8004168 <HAL_ADC_ConfigChannel+0x854>)
 8004002:	4618      	mov	r0, r3
 8004004:	f7fe fd54 	bl	8002ab0 <LL_ADC_GetCommonPathInternalCh>
 8004008:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a56      	ldr	r2, [pc, #344]	@ (800416c <HAL_ADC_ConfigChannel+0x858>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d004      	beq.n	8004020 <HAL_ADC_ConfigChannel+0x70c>
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a55      	ldr	r2, [pc, #340]	@ (8004170 <HAL_ADC_ConfigChannel+0x85c>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d13a      	bne.n	8004096 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004020:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004024:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d134      	bne.n	8004096 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004034:	d005      	beq.n	8004042 <HAL_ADC_ConfigChannel+0x72e>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a4e      	ldr	r2, [pc, #312]	@ (8004174 <HAL_ADC_ConfigChannel+0x860>)
 800403c:	4293      	cmp	r3, r2
 800403e:	f040 8085 	bne.w	800414c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800404a:	d004      	beq.n	8004056 <HAL_ADC_ConfigChannel+0x742>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a49      	ldr	r2, [pc, #292]	@ (8004178 <HAL_ADC_ConfigChannel+0x864>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d101      	bne.n	800405a <HAL_ADC_ConfigChannel+0x746>
 8004056:	4a49      	ldr	r2, [pc, #292]	@ (800417c <HAL_ADC_ConfigChannel+0x868>)
 8004058:	e000      	b.n	800405c <HAL_ADC_ConfigChannel+0x748>
 800405a:	4a43      	ldr	r2, [pc, #268]	@ (8004168 <HAL_ADC_ConfigChannel+0x854>)
 800405c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004060:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004064:	4619      	mov	r1, r3
 8004066:	4610      	mov	r0, r2
 8004068:	f7fe fd0f 	bl	8002a8a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800406c:	4b44      	ldr	r3, [pc, #272]	@ (8004180 <HAL_ADC_ConfigChannel+0x86c>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	099b      	lsrs	r3, r3, #6
 8004072:	4a44      	ldr	r2, [pc, #272]	@ (8004184 <HAL_ADC_ConfigChannel+0x870>)
 8004074:	fba2 2303 	umull	r2, r3, r2, r3
 8004078:	099b      	lsrs	r3, r3, #6
 800407a:	1c5a      	adds	r2, r3, #1
 800407c:	4613      	mov	r3, r2
 800407e:	005b      	lsls	r3, r3, #1
 8004080:	4413      	add	r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004086:	e002      	b.n	800408e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	3b01      	subs	r3, #1
 800408c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1f9      	bne.n	8004088 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004094:	e05a      	b.n	800414c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a3b      	ldr	r2, [pc, #236]	@ (8004188 <HAL_ADC_ConfigChannel+0x874>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d125      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80040a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d11f      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a31      	ldr	r2, [pc, #196]	@ (8004178 <HAL_ADC_ConfigChannel+0x864>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d104      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x7ac>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a34      	ldr	r2, [pc, #208]	@ (800418c <HAL_ADC_ConfigChannel+0x878>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d047      	beq.n	8004150 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040c8:	d004      	beq.n	80040d4 <HAL_ADC_ConfigChannel+0x7c0>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004178 <HAL_ADC_ConfigChannel+0x864>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d101      	bne.n	80040d8 <HAL_ADC_ConfigChannel+0x7c4>
 80040d4:	4a29      	ldr	r2, [pc, #164]	@ (800417c <HAL_ADC_ConfigChannel+0x868>)
 80040d6:	e000      	b.n	80040da <HAL_ADC_ConfigChannel+0x7c6>
 80040d8:	4a23      	ldr	r2, [pc, #140]	@ (8004168 <HAL_ADC_ConfigChannel+0x854>)
 80040da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040e2:	4619      	mov	r1, r3
 80040e4:	4610      	mov	r0, r2
 80040e6:	f7fe fcd0 	bl	8002a8a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040ea:	e031      	b.n	8004150 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a27      	ldr	r2, [pc, #156]	@ (8004190 <HAL_ADC_ConfigChannel+0x87c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d12d      	bne.n	8004152 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d127      	bne.n	8004152 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a1c      	ldr	r2, [pc, #112]	@ (8004178 <HAL_ADC_ConfigChannel+0x864>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d022      	beq.n	8004152 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004114:	d004      	beq.n	8004120 <HAL_ADC_ConfigChannel+0x80c>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a17      	ldr	r2, [pc, #92]	@ (8004178 <HAL_ADC_ConfigChannel+0x864>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d101      	bne.n	8004124 <HAL_ADC_ConfigChannel+0x810>
 8004120:	4a16      	ldr	r2, [pc, #88]	@ (800417c <HAL_ADC_ConfigChannel+0x868>)
 8004122:	e000      	b.n	8004126 <HAL_ADC_ConfigChannel+0x812>
 8004124:	4a10      	ldr	r2, [pc, #64]	@ (8004168 <HAL_ADC_ConfigChannel+0x854>)
 8004126:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800412a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800412e:	4619      	mov	r1, r3
 8004130:	4610      	mov	r0, r2
 8004132:	f7fe fcaa 	bl	8002a8a <LL_ADC_SetCommonPathInternalCh>
 8004136:	e00c      	b.n	8004152 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413c:	f043 0220 	orr.w	r2, r3, #32
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800414a:	e002      	b.n	8004152 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800414c:	bf00      	nop
 800414e:	e000      	b.n	8004152 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004150:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800415a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800415e:	4618      	mov	r0, r3
 8004160:	37d8      	adds	r7, #216	@ 0xd8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	50000700 	.word	0x50000700
 800416c:	c3210000 	.word	0xc3210000
 8004170:	90c00010 	.word	0x90c00010
 8004174:	50000600 	.word	0x50000600
 8004178:	50000100 	.word	0x50000100
 800417c:	50000300 	.word	0x50000300
 8004180:	20000018 	.word	0x20000018
 8004184:	053e2d63 	.word	0x053e2d63
 8004188:	c7520000 	.word	0xc7520000
 800418c:	50000500 	.word	0x50000500
 8004190:	cb840000 	.word	0xcb840000

08004194 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800419c:	2300      	movs	r3, #0
 800419e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fe fe4f 	bl	8002e48 <LL_ADC_IsEnabled>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d176      	bne.n	800429e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	4b3c      	ldr	r3, [pc, #240]	@ (80042a8 <ADC_Enable+0x114>)
 80041b8:	4013      	ands	r3, r2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00d      	beq.n	80041da <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c2:	f043 0210 	orr.w	r2, r3, #16
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ce:	f043 0201 	orr.w	r2, r3, #1
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e062      	b.n	80042a0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fe fe1e 	bl	8002e20 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041ec:	d004      	beq.n	80041f8 <ADC_Enable+0x64>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a2e      	ldr	r2, [pc, #184]	@ (80042ac <ADC_Enable+0x118>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d101      	bne.n	80041fc <ADC_Enable+0x68>
 80041f8:	4b2d      	ldr	r3, [pc, #180]	@ (80042b0 <ADC_Enable+0x11c>)
 80041fa:	e000      	b.n	80041fe <ADC_Enable+0x6a>
 80041fc:	4b2d      	ldr	r3, [pc, #180]	@ (80042b4 <ADC_Enable+0x120>)
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fe fc56 	bl	8002ab0 <LL_ADC_GetCommonPathInternalCh>
 8004204:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004206:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800420a:	2b00      	cmp	r3, #0
 800420c:	d013      	beq.n	8004236 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800420e:	4b2a      	ldr	r3, [pc, #168]	@ (80042b8 <ADC_Enable+0x124>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	099b      	lsrs	r3, r3, #6
 8004214:	4a29      	ldr	r2, [pc, #164]	@ (80042bc <ADC_Enable+0x128>)
 8004216:	fba2 2303 	umull	r2, r3, r2, r3
 800421a:	099b      	lsrs	r3, r3, #6
 800421c:	1c5a      	adds	r2, r3, #1
 800421e:	4613      	mov	r3, r2
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	4413      	add	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004228:	e002      	b.n	8004230 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	3b01      	subs	r3, #1
 800422e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1f9      	bne.n	800422a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004236:	f7fe fc09 	bl	8002a4c <HAL_GetTick>
 800423a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800423c:	e028      	b.n	8004290 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f7fe fe00 	bl	8002e48 <LL_ADC_IsEnabled>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d104      	bne.n	8004258 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f7fe fde4 	bl	8002e20 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004258:	f7fe fbf8 	bl	8002a4c <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d914      	bls.n	8004290 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b01      	cmp	r3, #1
 8004272:	d00d      	beq.n	8004290 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004278:	f043 0210 	orr.w	r2, r3, #16
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004284:	f043 0201 	orr.w	r2, r3, #1
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e007      	b.n	80042a0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b01      	cmp	r3, #1
 800429c:	d1cf      	bne.n	800423e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	8000003f 	.word	0x8000003f
 80042ac:	50000100 	.word	0x50000100
 80042b0:	50000300 	.word	0x50000300
 80042b4:	50000700 	.word	0x50000700
 80042b8:	20000018 	.word	0x20000018
 80042bc:	053e2d63 	.word	0x053e2d63

080042c0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042cc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d14b      	bne.n	8004372 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042de:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0308 	and.w	r3, r3, #8
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d021      	beq.n	8004338 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fe fc85 	bl	8002c08 <LL_ADC_REG_IsTriggerSourceSWStart>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d032      	beq.n	800436a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d12b      	bne.n	800436a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004316:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004322:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d11f      	bne.n	800436a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800432e:	f043 0201 	orr.w	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004336:	e018      	b.n	800436a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d111      	bne.n	800436a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800434a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004356:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d105      	bne.n	800436a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004362:	f043 0201 	orr.w	r2, r3, #1
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f7ff faaa 	bl	80038c4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004370:	e00e      	b.n	8004390 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f7ff fabe 	bl	8003900 <HAL_ADC_ErrorCallback>
}
 8004384:	e004      	b.n	8004390 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800438a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	4798      	blx	r3
}
 8004390:	bf00      	nop
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f7ff fa96 	bl	80038d8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043ac:	bf00      	nop
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d2:	f043 0204 	orr.w	r2, r3, #4
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f7ff fa90 	bl	8003900 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043e0:	bf00      	nop
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <LL_ADC_IsEnabled>:
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d101      	bne.n	8004400 <LL_ADC_IsEnabled+0x18>
 80043fc:	2301      	movs	r3, #1
 80043fe:	e000      	b.n	8004402 <LL_ADC_IsEnabled+0x1a>
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <LL_ADC_REG_IsConversionOngoing>:
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0304 	and.w	r3, r3, #4
 800441e:	2b04      	cmp	r3, #4
 8004420:	d101      	bne.n	8004426 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004422:	2301      	movs	r3, #1
 8004424:	e000      	b.n	8004428 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004498:	b590      	push	{r4, r7, lr}
 800449a:	b0a1      	sub	sp, #132	@ 0x84
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044a2:	2300      	movs	r3, #0
 80044a4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d101      	bne.n	80044b6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80044b2:	2302      	movs	r3, #2
 80044b4:	e0e7      	b.n	8004686 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80044be:	2300      	movs	r3, #0
 80044c0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80044c2:	2300      	movs	r3, #0
 80044c4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044ce:	d102      	bne.n	80044d6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80044d0:	4b6f      	ldr	r3, [pc, #444]	@ (8004690 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044d2:	60bb      	str	r3, [r7, #8]
 80044d4:	e009      	b.n	80044ea <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a6e      	ldr	r2, [pc, #440]	@ (8004694 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d102      	bne.n	80044e6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80044e0:	4b6d      	ldr	r3, [pc, #436]	@ (8004698 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80044e2:	60bb      	str	r3, [r7, #8]
 80044e4:	e001      	b.n	80044ea <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80044e6:	2300      	movs	r3, #0
 80044e8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d10b      	bne.n	8004508 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f4:	f043 0220 	orr.w	r2, r3, #32
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e0be      	b.n	8004686 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	4618      	mov	r0, r3
 800450c:	f7ff ff7f 	bl	800440e <LL_ADC_REG_IsConversionOngoing>
 8004510:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4618      	mov	r0, r3
 8004518:	f7ff ff79 	bl	800440e <LL_ADC_REG_IsConversionOngoing>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	f040 80a0 	bne.w	8004664 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004524:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004526:	2b00      	cmp	r3, #0
 8004528:	f040 809c 	bne.w	8004664 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004534:	d004      	beq.n	8004540 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a55      	ldr	r2, [pc, #340]	@ (8004690 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d101      	bne.n	8004544 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004540:	4b56      	ldr	r3, [pc, #344]	@ (800469c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004542:	e000      	b.n	8004546 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004544:	4b56      	ldr	r3, [pc, #344]	@ (80046a0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004546:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d04b      	beq.n	80045e8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	6859      	ldr	r1, [r3, #4]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004562:	035b      	lsls	r3, r3, #13
 8004564:	430b      	orrs	r3, r1
 8004566:	431a      	orrs	r2, r3
 8004568:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800456a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004574:	d004      	beq.n	8004580 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a45      	ldr	r2, [pc, #276]	@ (8004690 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d10f      	bne.n	80045a0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004580:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004584:	f7ff ff30 	bl	80043e8 <LL_ADC_IsEnabled>
 8004588:	4604      	mov	r4, r0
 800458a:	4841      	ldr	r0, [pc, #260]	@ (8004690 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800458c:	f7ff ff2c 	bl	80043e8 <LL_ADC_IsEnabled>
 8004590:	4603      	mov	r3, r0
 8004592:	4323      	orrs	r3, r4
 8004594:	2b00      	cmp	r3, #0
 8004596:	bf0c      	ite	eq
 8004598:	2301      	moveq	r3, #1
 800459a:	2300      	movne	r3, #0
 800459c:	b2db      	uxtb	r3, r3
 800459e:	e012      	b.n	80045c6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80045a0:	483c      	ldr	r0, [pc, #240]	@ (8004694 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80045a2:	f7ff ff21 	bl	80043e8 <LL_ADC_IsEnabled>
 80045a6:	4604      	mov	r4, r0
 80045a8:	483b      	ldr	r0, [pc, #236]	@ (8004698 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80045aa:	f7ff ff1d 	bl	80043e8 <LL_ADC_IsEnabled>
 80045ae:	4603      	mov	r3, r0
 80045b0:	431c      	orrs	r4, r3
 80045b2:	483c      	ldr	r0, [pc, #240]	@ (80046a4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80045b4:	f7ff ff18 	bl	80043e8 <LL_ADC_IsEnabled>
 80045b8:	4603      	mov	r3, r0
 80045ba:	4323      	orrs	r3, r4
 80045bc:	2b00      	cmp	r3, #0
 80045be:	bf0c      	ite	eq
 80045c0:	2301      	moveq	r3, #1
 80045c2:	2300      	movne	r3, #0
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d056      	beq.n	8004678 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80045ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80045d2:	f023 030f 	bic.w	r3, r3, #15
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	6811      	ldr	r1, [r2, #0]
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	6892      	ldr	r2, [r2, #8]
 80045de:	430a      	orrs	r2, r1
 80045e0:	431a      	orrs	r2, r3
 80045e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045e4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80045e6:	e047      	b.n	8004678 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80045e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045f2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045fc:	d004      	beq.n	8004608 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a23      	ldr	r2, [pc, #140]	@ (8004690 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d10f      	bne.n	8004628 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004608:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800460c:	f7ff feec 	bl	80043e8 <LL_ADC_IsEnabled>
 8004610:	4604      	mov	r4, r0
 8004612:	481f      	ldr	r0, [pc, #124]	@ (8004690 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004614:	f7ff fee8 	bl	80043e8 <LL_ADC_IsEnabled>
 8004618:	4603      	mov	r3, r0
 800461a:	4323      	orrs	r3, r4
 800461c:	2b00      	cmp	r3, #0
 800461e:	bf0c      	ite	eq
 8004620:	2301      	moveq	r3, #1
 8004622:	2300      	movne	r3, #0
 8004624:	b2db      	uxtb	r3, r3
 8004626:	e012      	b.n	800464e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004628:	481a      	ldr	r0, [pc, #104]	@ (8004694 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800462a:	f7ff fedd 	bl	80043e8 <LL_ADC_IsEnabled>
 800462e:	4604      	mov	r4, r0
 8004630:	4819      	ldr	r0, [pc, #100]	@ (8004698 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004632:	f7ff fed9 	bl	80043e8 <LL_ADC_IsEnabled>
 8004636:	4603      	mov	r3, r0
 8004638:	431c      	orrs	r4, r3
 800463a:	481a      	ldr	r0, [pc, #104]	@ (80046a4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800463c:	f7ff fed4 	bl	80043e8 <LL_ADC_IsEnabled>
 8004640:	4603      	mov	r3, r0
 8004642:	4323      	orrs	r3, r4
 8004644:	2b00      	cmp	r3, #0
 8004646:	bf0c      	ite	eq
 8004648:	2301      	moveq	r3, #1
 800464a:	2300      	movne	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d012      	beq.n	8004678 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004652:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800465a:	f023 030f 	bic.w	r3, r3, #15
 800465e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004660:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004662:	e009      	b.n	8004678 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004668:	f043 0220 	orr.w	r2, r3, #32
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004676:	e000      	b.n	800467a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004678:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004682:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004686:	4618      	mov	r0, r3
 8004688:	3784      	adds	r7, #132	@ 0x84
 800468a:	46bd      	mov	sp, r7
 800468c:	bd90      	pop	{r4, r7, pc}
 800468e:	bf00      	nop
 8004690:	50000100 	.word	0x50000100
 8004694:	50000400 	.word	0x50000400
 8004698:	50000500 	.word	0x50000500
 800469c:	50000300 	.word	0x50000300
 80046a0:	50000700 	.word	0x50000700
 80046a4:	50000600 	.word	0x50000600

080046a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f003 0307 	and.w	r3, r3, #7
 80046b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046b8:	4b0c      	ldr	r3, [pc, #48]	@ (80046ec <__NVIC_SetPriorityGrouping+0x44>)
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80046c4:	4013      	ands	r3, r2
 80046c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80046d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046da:	4a04      	ldr	r2, [pc, #16]	@ (80046ec <__NVIC_SetPriorityGrouping+0x44>)
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	60d3      	str	r3, [r2, #12]
}
 80046e0:	bf00      	nop
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	e000ed00 	.word	0xe000ed00

080046f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046f4:	4b04      	ldr	r3, [pc, #16]	@ (8004708 <__NVIC_GetPriorityGrouping+0x18>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	0a1b      	lsrs	r3, r3, #8
 80046fa:	f003 0307 	and.w	r3, r3, #7
}
 80046fe:	4618      	mov	r0, r3
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	e000ed00 	.word	0xe000ed00

0800470c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	4603      	mov	r3, r0
 8004714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800471a:	2b00      	cmp	r3, #0
 800471c:	db0b      	blt.n	8004736 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800471e:	79fb      	ldrb	r3, [r7, #7]
 8004720:	f003 021f 	and.w	r2, r3, #31
 8004724:	4907      	ldr	r1, [pc, #28]	@ (8004744 <__NVIC_EnableIRQ+0x38>)
 8004726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800472a:	095b      	lsrs	r3, r3, #5
 800472c:	2001      	movs	r0, #1
 800472e:	fa00 f202 	lsl.w	r2, r0, r2
 8004732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	e000e100 	.word	0xe000e100

08004748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	6039      	str	r1, [r7, #0]
 8004752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004758:	2b00      	cmp	r3, #0
 800475a:	db0a      	blt.n	8004772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	b2da      	uxtb	r2, r3
 8004760:	490c      	ldr	r1, [pc, #48]	@ (8004794 <__NVIC_SetPriority+0x4c>)
 8004762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004766:	0112      	lsls	r2, r2, #4
 8004768:	b2d2      	uxtb	r2, r2
 800476a:	440b      	add	r3, r1
 800476c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004770:	e00a      	b.n	8004788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	b2da      	uxtb	r2, r3
 8004776:	4908      	ldr	r1, [pc, #32]	@ (8004798 <__NVIC_SetPriority+0x50>)
 8004778:	79fb      	ldrb	r3, [r7, #7]
 800477a:	f003 030f 	and.w	r3, r3, #15
 800477e:	3b04      	subs	r3, #4
 8004780:	0112      	lsls	r2, r2, #4
 8004782:	b2d2      	uxtb	r2, r2
 8004784:	440b      	add	r3, r1
 8004786:	761a      	strb	r2, [r3, #24]
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	e000e100 	.word	0xe000e100
 8004798:	e000ed00 	.word	0xe000ed00

0800479c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800479c:	b480      	push	{r7}
 800479e:	b089      	sub	sp, #36	@ 0x24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f003 0307 	and.w	r3, r3, #7
 80047ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	f1c3 0307 	rsb	r3, r3, #7
 80047b6:	2b04      	cmp	r3, #4
 80047b8:	bf28      	it	cs
 80047ba:	2304      	movcs	r3, #4
 80047bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	3304      	adds	r3, #4
 80047c2:	2b06      	cmp	r3, #6
 80047c4:	d902      	bls.n	80047cc <NVIC_EncodePriority+0x30>
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3b03      	subs	r3, #3
 80047ca:	e000      	b.n	80047ce <NVIC_EncodePriority+0x32>
 80047cc:	2300      	movs	r3, #0
 80047ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047d0:	f04f 32ff 	mov.w	r2, #4294967295
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	fa02 f303 	lsl.w	r3, r2, r3
 80047da:	43da      	mvns	r2, r3
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	401a      	ands	r2, r3
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047e4:	f04f 31ff 	mov.w	r1, #4294967295
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	fa01 f303 	lsl.w	r3, r1, r3
 80047ee:	43d9      	mvns	r1, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047f4:	4313      	orrs	r3, r2
         );
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3724      	adds	r7, #36	@ 0x24
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b082      	sub	sp, #8
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7ff ff4c 	bl	80046a8 <__NVIC_SetPriorityGrouping>
}
 8004810:	bf00      	nop
 8004812:	3708      	adds	r7, #8
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af00      	add	r7, sp, #0
 800481e:	4603      	mov	r3, r0
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
 8004824:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004826:	f7ff ff63 	bl	80046f0 <__NVIC_GetPriorityGrouping>
 800482a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	6978      	ldr	r0, [r7, #20]
 8004832:	f7ff ffb3 	bl	800479c <NVIC_EncodePriority>
 8004836:	4602      	mov	r2, r0
 8004838:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800483c:	4611      	mov	r1, r2
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff ff82 	bl	8004748 <__NVIC_SetPriority>
}
 8004844:	bf00      	nop
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	4603      	mov	r3, r0
 8004854:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff ff56 	bl	800470c <__NVIC_EnableIRQ>
}
 8004860:	bf00      	nop
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e08d      	b.n	8004996 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	4b47      	ldr	r3, [pc, #284]	@ (80049a0 <HAL_DMA_Init+0x138>)
 8004882:	429a      	cmp	r2, r3
 8004884:	d80f      	bhi.n	80048a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	461a      	mov	r2, r3
 800488c:	4b45      	ldr	r3, [pc, #276]	@ (80049a4 <HAL_DMA_Init+0x13c>)
 800488e:	4413      	add	r3, r2
 8004890:	4a45      	ldr	r2, [pc, #276]	@ (80049a8 <HAL_DMA_Init+0x140>)
 8004892:	fba2 2303 	umull	r2, r3, r2, r3
 8004896:	091b      	lsrs	r3, r3, #4
 8004898:	009a      	lsls	r2, r3, #2
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a42      	ldr	r2, [pc, #264]	@ (80049ac <HAL_DMA_Init+0x144>)
 80048a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80048a4:	e00e      	b.n	80048c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	461a      	mov	r2, r3
 80048ac:	4b40      	ldr	r3, [pc, #256]	@ (80049b0 <HAL_DMA_Init+0x148>)
 80048ae:	4413      	add	r3, r2
 80048b0:	4a3d      	ldr	r2, [pc, #244]	@ (80049a8 <HAL_DMA_Init+0x140>)
 80048b2:	fba2 2303 	umull	r2, r3, r2, r3
 80048b6:	091b      	lsrs	r3, r3, #4
 80048b8:	009a      	lsls	r2, r3, #2
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a3c      	ldr	r2, [pc, #240]	@ (80049b4 <HAL_DMA_Init+0x14c>)
 80048c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2202      	movs	r2, #2
 80048c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80048da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80048e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004900:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4313      	orrs	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f9b6 	bl	8004c88 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004924:	d102      	bne.n	800492c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004934:	b2d2      	uxtb	r2, r2
 8004936:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004940:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d010      	beq.n	800496c <HAL_DMA_Init+0x104>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b04      	cmp	r3, #4
 8004950:	d80c      	bhi.n	800496c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f9d6 	bl	8004d04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800495c:	2200      	movs	r2, #0
 800495e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004968:	605a      	str	r2, [r3, #4]
 800496a:	e008      	b.n	800497e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40020407 	.word	0x40020407
 80049a4:	bffdfff8 	.word	0xbffdfff8
 80049a8:	cccccccd 	.word	0xcccccccd
 80049ac:	40020000 	.word	0x40020000
 80049b0:	bffdfbf8 	.word	0xbffdfbf8
 80049b4:	40020400 	.word	0x40020400

080049b8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	607a      	str	r2, [r7, #4]
 80049c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d101      	bne.n	80049d8 <HAL_DMA_Start_IT+0x20>
 80049d4:	2302      	movs	r3, #2
 80049d6:	e066      	b.n	8004aa6 <HAL_DMA_Start_IT+0xee>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d155      	bne.n	8004a98 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0201 	bic.w	r2, r2, #1
 8004a08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	68b9      	ldr	r1, [r7, #8]
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 f8fb 	bl	8004c0c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d008      	beq.n	8004a30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f042 020e 	orr.w	r2, r2, #14
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	e00f      	b.n	8004a50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0204 	bic.w	r2, r2, #4
 8004a3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 020a 	orr.w	r2, r2, #10
 8004a4e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d007      	beq.n	8004a6e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a6c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d007      	beq.n	8004a86 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a84:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f042 0201 	orr.w	r2, r2, #1
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	e005      	b.n	8004aa4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aca:	f003 031f 	and.w	r3, r3, #31
 8004ace:	2204      	movs	r2, #4
 8004ad0:	409a      	lsls	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d026      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x7a>
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d021      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0320 	and.w	r3, r3, #32
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d107      	bne.n	8004b02 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0204 	bic.w	r2, r2, #4
 8004b00:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b06:	f003 021f 	and.w	r2, r3, #31
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0e:	2104      	movs	r1, #4
 8004b10:	fa01 f202 	lsl.w	r2, r1, r2
 8004b14:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d071      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004b26:	e06c      	b.n	8004c02 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2c:	f003 031f 	and.w	r3, r3, #31
 8004b30:	2202      	movs	r2, #2
 8004b32:	409a      	lsls	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4013      	ands	r3, r2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d02e      	beq.n	8004b9a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d029      	beq.n	8004b9a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0320 	and.w	r3, r3, #32
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10b      	bne.n	8004b6c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 020a 	bic.w	r2, r2, #10
 8004b62:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b70:	f003 021f 	and.w	r2, r3, #31
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b78:	2102      	movs	r1, #2
 8004b7a:	fa01 f202 	lsl.w	r2, r1, r2
 8004b7e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d038      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004b98:	e033      	b.n	8004c02 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9e:	f003 031f 	and.w	r3, r3, #31
 8004ba2:	2208      	movs	r2, #8
 8004ba4:	409a      	lsls	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d02a      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	f003 0308 	and.w	r3, r3, #8
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d025      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f022 020e 	bic.w	r2, r2, #14
 8004bc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bcc:	f003 021f 	and.w	r2, r3, #31
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	fa01 f202 	lsl.w	r2, r1, r2
 8004bda:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d004      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004c02:	bf00      	nop
 8004c04:	bf00      	nop
}
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
 8004c18:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c22:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d004      	beq.n	8004c36 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004c34:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c3a:	f003 021f 	and.w	r2, r3, #31
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c42:	2101      	movs	r1, #1
 8004c44:	fa01 f202 	lsl.w	r2, r1, r2
 8004c48:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	2b10      	cmp	r3, #16
 8004c58:	d108      	bne.n	8004c6c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004c6a:	e007      	b.n	8004c7c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	60da      	str	r2, [r3, #12]
}
 8004c7c:	bf00      	nop
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b087      	sub	sp, #28
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	461a      	mov	r2, r3
 8004c96:	4b16      	ldr	r3, [pc, #88]	@ (8004cf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d802      	bhi.n	8004ca2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004c9c:	4b15      	ldr	r3, [pc, #84]	@ (8004cf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	e001      	b.n	8004ca6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004ca2:	4b15      	ldr	r3, [pc, #84]	@ (8004cf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004ca4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	3b08      	subs	r3, #8
 8004cb2:	4a12      	ldr	r2, [pc, #72]	@ (8004cfc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb8:	091b      	lsrs	r3, r3, #4
 8004cba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc0:	089b      	lsrs	r3, r3, #2
 8004cc2:	009a      	lsls	r2, r3, #2
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	461a      	mov	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a0b      	ldr	r2, [pc, #44]	@ (8004d00 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004cd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 031f 	and.w	r3, r3, #31
 8004cda:	2201      	movs	r2, #1
 8004cdc:	409a      	lsls	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004ce2:	bf00      	nop
 8004ce4:	371c      	adds	r7, #28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40020407 	.word	0x40020407
 8004cf4:	40020800 	.word	0x40020800
 8004cf8:	40020820 	.word	0x40020820
 8004cfc:	cccccccd 	.word	0xcccccccd
 8004d00:	40020880 	.word	0x40020880

08004d04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4b0b      	ldr	r3, [pc, #44]	@ (8004d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004d18:	4413      	add	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a08      	ldr	r2, [pc, #32]	@ (8004d48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004d26:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	2201      	movs	r2, #1
 8004d32:	409a      	lsls	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004d38:	bf00      	nop
 8004d3a:	3714      	adds	r7, #20
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr
 8004d44:	1000823f 	.word	0x1000823f
 8004d48:	40020940 	.word	0x40020940

08004d4c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b087      	sub	sp, #28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	460b      	mov	r3, r1
 8004d56:	607a      	str	r2, [r7, #4]
 8004d58:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8004d5e:	7afb      	ldrb	r3, [r7, #11]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d103      	bne.n	8004d6c <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	605a      	str	r2, [r3, #4]
      break;
 8004d6a:	e005      	b.n	8004d78 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	75fb      	strb	r3, [r7, #23]
      break;
 8004d76:	bf00      	nop
  }

  return status;
 8004d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	371c      	adds	r7, #28
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b083      	sub	sp, #12
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e003      	b.n	8004da2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004da0:	2300      	movs	r3, #0
  }
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
	...

08004db0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	0c1b      	lsrs	r3, r3, #16
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	2201      	movs	r2, #1
 8004dce:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd2:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	015a      	lsls	r2, r3, #5
 8004dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8004e0c <HAL_EXTI_IRQHandler+0x5c>)
 8004dda:	4413      	add	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	4013      	ands	r3, r2
 8004de6:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d009      	beq.n	8004e02 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d002      	beq.n	8004e02 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	4798      	blx	r3
    }
  }
}
 8004e02:	bf00      	nop
 8004e04:	3718      	adds	r7, #24
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	40010414 	.word	0x40010414

08004e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004e1e:	e15a      	b.n	80050d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	2101      	movs	r1, #1
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f000 814c 	beq.w	80050d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f003 0303 	and.w	r3, r3, #3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d005      	beq.n	8004e50 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d130      	bne.n	8004eb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	2203      	movs	r2, #3
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	43db      	mvns	r3, r3
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	4013      	ands	r3, r2
 8004e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e86:	2201      	movs	r2, #1
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	43db      	mvns	r3, r3
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	4013      	ands	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	091b      	lsrs	r3, r3, #4
 8004e9c:	f003 0201 	and.w	r2, r3, #1
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	2b03      	cmp	r3, #3
 8004ebc:	d017      	beq.n	8004eee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	005b      	lsls	r3, r3, #1
 8004ec8:	2203      	movs	r2, #3
 8004eca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ece:	43db      	mvns	r3, r3
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	689a      	ldr	r2, [r3, #8]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f003 0303 	and.w	r3, r3, #3
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d123      	bne.n	8004f42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	08da      	lsrs	r2, r3, #3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	3208      	adds	r2, #8
 8004f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	f003 0307 	and.w	r3, r3, #7
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	220f      	movs	r2, #15
 8004f12:	fa02 f303 	lsl.w	r3, r2, r3
 8004f16:	43db      	mvns	r3, r3
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	691a      	ldr	r2, [r3, #16]
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	08da      	lsrs	r2, r3, #3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	3208      	adds	r2, #8
 8004f3c:	6939      	ldr	r1, [r7, #16]
 8004f3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	2203      	movs	r2, #3
 8004f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f52:	43db      	mvns	r3, r3
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	4013      	ands	r3, r2
 8004f58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f003 0203 	and.w	r2, r3, #3
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	693a      	ldr	r2, [r7, #16]
 8004f74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f000 80a6 	beq.w	80050d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f84:	4b5b      	ldr	r3, [pc, #364]	@ (80050f4 <HAL_GPIO_Init+0x2e4>)
 8004f86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f88:	4a5a      	ldr	r2, [pc, #360]	@ (80050f4 <HAL_GPIO_Init+0x2e4>)
 8004f8a:	f043 0301 	orr.w	r3, r3, #1
 8004f8e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f90:	4b58      	ldr	r3, [pc, #352]	@ (80050f4 <HAL_GPIO_Init+0x2e4>)
 8004f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	60bb      	str	r3, [r7, #8]
 8004f9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f9c:	4a56      	ldr	r2, [pc, #344]	@ (80050f8 <HAL_GPIO_Init+0x2e8>)
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	089b      	lsrs	r3, r3, #2
 8004fa2:	3302      	adds	r3, #2
 8004fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	f003 0303 	and.w	r3, r3, #3
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	220f      	movs	r2, #15
 8004fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb8:	43db      	mvns	r3, r3
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004fc6:	d01f      	beq.n	8005008 <HAL_GPIO_Init+0x1f8>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a4c      	ldr	r2, [pc, #304]	@ (80050fc <HAL_GPIO_Init+0x2ec>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d019      	beq.n	8005004 <HAL_GPIO_Init+0x1f4>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a4b      	ldr	r2, [pc, #300]	@ (8005100 <HAL_GPIO_Init+0x2f0>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d013      	beq.n	8005000 <HAL_GPIO_Init+0x1f0>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a4a      	ldr	r2, [pc, #296]	@ (8005104 <HAL_GPIO_Init+0x2f4>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d00d      	beq.n	8004ffc <HAL_GPIO_Init+0x1ec>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4a49      	ldr	r2, [pc, #292]	@ (8005108 <HAL_GPIO_Init+0x2f8>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d007      	beq.n	8004ff8 <HAL_GPIO_Init+0x1e8>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a48      	ldr	r2, [pc, #288]	@ (800510c <HAL_GPIO_Init+0x2fc>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d101      	bne.n	8004ff4 <HAL_GPIO_Init+0x1e4>
 8004ff0:	2305      	movs	r3, #5
 8004ff2:	e00a      	b.n	800500a <HAL_GPIO_Init+0x1fa>
 8004ff4:	2306      	movs	r3, #6
 8004ff6:	e008      	b.n	800500a <HAL_GPIO_Init+0x1fa>
 8004ff8:	2304      	movs	r3, #4
 8004ffa:	e006      	b.n	800500a <HAL_GPIO_Init+0x1fa>
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e004      	b.n	800500a <HAL_GPIO_Init+0x1fa>
 8005000:	2302      	movs	r3, #2
 8005002:	e002      	b.n	800500a <HAL_GPIO_Init+0x1fa>
 8005004:	2301      	movs	r3, #1
 8005006:	e000      	b.n	800500a <HAL_GPIO_Init+0x1fa>
 8005008:	2300      	movs	r3, #0
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	f002 0203 	and.w	r2, r2, #3
 8005010:	0092      	lsls	r2, r2, #2
 8005012:	4093      	lsls	r3, r2
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	4313      	orrs	r3, r2
 8005018:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800501a:	4937      	ldr	r1, [pc, #220]	@ (80050f8 <HAL_GPIO_Init+0x2e8>)
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	089b      	lsrs	r3, r3, #2
 8005020:	3302      	adds	r3, #2
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005028:	4b39      	ldr	r3, [pc, #228]	@ (8005110 <HAL_GPIO_Init+0x300>)
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	43db      	mvns	r3, r3
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	4013      	ands	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d003      	beq.n	800504c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	4313      	orrs	r3, r2
 800504a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800504c:	4a30      	ldr	r2, [pc, #192]	@ (8005110 <HAL_GPIO_Init+0x300>)
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005052:	4b2f      	ldr	r3, [pc, #188]	@ (8005110 <HAL_GPIO_Init+0x300>)
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	43db      	mvns	r3, r3
 800505c:	693a      	ldr	r2, [r7, #16]
 800505e:	4013      	ands	r3, r2
 8005060:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	4313      	orrs	r3, r2
 8005074:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005076:	4a26      	ldr	r2, [pc, #152]	@ (8005110 <HAL_GPIO_Init+0x300>)
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800507c:	4b24      	ldr	r3, [pc, #144]	@ (8005110 <HAL_GPIO_Init+0x300>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	43db      	mvns	r3, r3
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	4013      	ands	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4313      	orrs	r3, r2
 800509e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80050a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005110 <HAL_GPIO_Init+0x300>)
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050a6:	4b1a      	ldr	r3, [pc, #104]	@ (8005110 <HAL_GPIO_Init+0x300>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	43db      	mvns	r3, r3
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	4013      	ands	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80050c2:	693a      	ldr	r2, [r7, #16]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050ca:	4a11      	ldr	r2, [pc, #68]	@ (8005110 <HAL_GPIO_Init+0x300>)
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	3301      	adds	r3, #1
 80050d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f47f ae9d 	bne.w	8004e20 <HAL_GPIO_Init+0x10>
  }
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	371c      	adds	r7, #28
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr
 80050f4:	40021000 	.word	0x40021000
 80050f8:	40010000 	.word	0x40010000
 80050fc:	48000400 	.word	0x48000400
 8005100:	48000800 	.word	0x48000800
 8005104:	48000c00 	.word	0x48000c00
 8005108:	48001000 	.word	0x48001000
 800510c:	48001400 	.word	0x48001400
 8005110:	40010400 	.word	0x40010400

08005114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	460b      	mov	r3, r1
 800511e:	807b      	strh	r3, [r7, #2]
 8005120:	4613      	mov	r3, r2
 8005122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005124:	787b      	ldrb	r3, [r7, #1]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800512a:	887a      	ldrh	r2, [r7, #2]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005130:	e002      	b.n	8005138 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005132:	887a      	ldrh	r2, [r7, #2]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d141      	bne.n	80051d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005152:	4b4b      	ldr	r3, [pc, #300]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800515a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800515e:	d131      	bne.n	80051c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005160:	4b47      	ldr	r3, [pc, #284]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005162:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005166:	4a46      	ldr	r2, [pc, #280]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800516c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005170:	4b43      	ldr	r3, [pc, #268]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005178:	4a41      	ldr	r2, [pc, #260]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800517a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800517e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005180:	4b40      	ldr	r3, [pc, #256]	@ (8005284 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2232      	movs	r2, #50	@ 0x32
 8005186:	fb02 f303 	mul.w	r3, r2, r3
 800518a:	4a3f      	ldr	r2, [pc, #252]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800518c:	fba2 2303 	umull	r2, r3, r2, r3
 8005190:	0c9b      	lsrs	r3, r3, #18
 8005192:	3301      	adds	r3, #1
 8005194:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005196:	e002      	b.n	800519e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	3b01      	subs	r3, #1
 800519c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800519e:	4b38      	ldr	r3, [pc, #224]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051aa:	d102      	bne.n	80051b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1f2      	bne.n	8005198 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051b2:	4b33      	ldr	r3, [pc, #204]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051be:	d158      	bne.n	8005272 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e057      	b.n	8005274 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051c4:	4b2e      	ldr	r3, [pc, #184]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ca:	4a2d      	ldr	r2, [pc, #180]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80051d4:	e04d      	b.n	8005272 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051dc:	d141      	bne.n	8005262 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80051de:	4b28      	ldr	r3, [pc, #160]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80051e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ea:	d131      	bne.n	8005250 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051ec:	4b24      	ldr	r3, [pc, #144]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051f2:	4a23      	ldr	r2, [pc, #140]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80051fc:	4b20      	ldr	r3, [pc, #128]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005204:	4a1e      	ldr	r2, [pc, #120]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005206:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800520a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800520c:	4b1d      	ldr	r3, [pc, #116]	@ (8005284 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2232      	movs	r2, #50	@ 0x32
 8005212:	fb02 f303 	mul.w	r3, r2, r3
 8005216:	4a1c      	ldr	r2, [pc, #112]	@ (8005288 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005218:	fba2 2303 	umull	r2, r3, r2, r3
 800521c:	0c9b      	lsrs	r3, r3, #18
 800521e:	3301      	adds	r3, #1
 8005220:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005222:	e002      	b.n	800522a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3b01      	subs	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800522a:	4b15      	ldr	r3, [pc, #84]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005236:	d102      	bne.n	800523e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f2      	bne.n	8005224 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800523e:	4b10      	ldr	r3, [pc, #64]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800524a:	d112      	bne.n	8005272 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e011      	b.n	8005274 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005250:	4b0b      	ldr	r3, [pc, #44]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005252:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005256:	4a0a      	ldr	r2, [pc, #40]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800525c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005260:	e007      	b.n	8005272 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005262:	4b07      	ldr	r3, [pc, #28]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800526a:	4a05      	ldr	r2, [pc, #20]	@ (8005280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800526c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005270:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3714      	adds	r7, #20
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	40007000 	.word	0x40007000
 8005284:	20000018 	.word	0x20000018
 8005288:	431bde83 	.word	0x431bde83

0800528c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800528c:	b480      	push	{r7}
 800528e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005290:	4b05      	ldr	r3, [pc, #20]	@ (80052a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	4a04      	ldr	r2, [pc, #16]	@ (80052a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005296:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800529a:	6093      	str	r3, [r2, #8]
}
 800529c:	bf00      	nop
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	40007000 	.word	0x40007000

080052ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d101      	bne.n	80052be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e2fe      	b.n	80058bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d075      	beq.n	80053b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052ca:	4b97      	ldr	r3, [pc, #604]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 030c 	and.w	r3, r3, #12
 80052d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052d4:	4b94      	ldr	r3, [pc, #592]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	2b0c      	cmp	r3, #12
 80052e2:	d102      	bne.n	80052ea <HAL_RCC_OscConfig+0x3e>
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	2b03      	cmp	r3, #3
 80052e8:	d002      	beq.n	80052f0 <HAL_RCC_OscConfig+0x44>
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d10b      	bne.n	8005308 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052f0:	4b8d      	ldr	r3, [pc, #564]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d05b      	beq.n	80053b4 <HAL_RCC_OscConfig+0x108>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d157      	bne.n	80053b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e2d9      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005310:	d106      	bne.n	8005320 <HAL_RCC_OscConfig+0x74>
 8005312:	4b85      	ldr	r3, [pc, #532]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a84      	ldr	r2, [pc, #528]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800531c:	6013      	str	r3, [r2, #0]
 800531e:	e01d      	b.n	800535c <HAL_RCC_OscConfig+0xb0>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005328:	d10c      	bne.n	8005344 <HAL_RCC_OscConfig+0x98>
 800532a:	4b7f      	ldr	r3, [pc, #508]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a7e      	ldr	r2, [pc, #504]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005330:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	4b7c      	ldr	r3, [pc, #496]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a7b      	ldr	r2, [pc, #492]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 800533c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005340:	6013      	str	r3, [r2, #0]
 8005342:	e00b      	b.n	800535c <HAL_RCC_OscConfig+0xb0>
 8005344:	4b78      	ldr	r3, [pc, #480]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a77      	ldr	r2, [pc, #476]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 800534a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	4b75      	ldr	r3, [pc, #468]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a74      	ldr	r2, [pc, #464]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005356:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800535a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d013      	beq.n	800538c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005364:	f7fd fb72 	bl	8002a4c <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800536a:	e008      	b.n	800537e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800536c:	f7fd fb6e 	bl	8002a4c <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	2b64      	cmp	r3, #100	@ 0x64
 8005378:	d901      	bls.n	800537e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e29e      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800537e:	4b6a      	ldr	r3, [pc, #424]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d0f0      	beq.n	800536c <HAL_RCC_OscConfig+0xc0>
 800538a:	e014      	b.n	80053b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800538c:	f7fd fb5e 	bl	8002a4c <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005392:	e008      	b.n	80053a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005394:	f7fd fb5a 	bl	8002a4c <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b64      	cmp	r3, #100	@ 0x64
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e28a      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053a6:	4b60      	ldr	r3, [pc, #384]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1f0      	bne.n	8005394 <HAL_RCC_OscConfig+0xe8>
 80053b2:	e000      	b.n	80053b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d075      	beq.n	80054ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053c2:	4b59      	ldr	r3, [pc, #356]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f003 030c 	and.w	r3, r3, #12
 80053ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053cc:	4b56      	ldr	r3, [pc, #344]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	f003 0303 	and.w	r3, r3, #3
 80053d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	2b0c      	cmp	r3, #12
 80053da:	d102      	bne.n	80053e2 <HAL_RCC_OscConfig+0x136>
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d002      	beq.n	80053e8 <HAL_RCC_OscConfig+0x13c>
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	2b04      	cmp	r3, #4
 80053e6:	d11f      	bne.n	8005428 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053e8:	4b4f      	ldr	r3, [pc, #316]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d005      	beq.n	8005400 <HAL_RCC_OscConfig+0x154>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e25d      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005400:	4b49      	ldr	r3, [pc, #292]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	061b      	lsls	r3, r3, #24
 800540e:	4946      	ldr	r1, [pc, #280]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005410:	4313      	orrs	r3, r2
 8005412:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005414:	4b45      	ldr	r3, [pc, #276]	@ (800552c <HAL_RCC_OscConfig+0x280>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4618      	mov	r0, r3
 800541a:	f7fc ff3d 	bl	8002298 <HAL_InitTick>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d043      	beq.n	80054ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e249      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d023      	beq.n	8005478 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005430:	4b3d      	ldr	r3, [pc, #244]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a3c      	ldr	r2, [pc, #240]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005436:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800543a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543c:	f7fd fb06 	bl	8002a4c <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005444:	f7fd fb02 	bl	8002a4c <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e232      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005456:	4b34      	ldr	r3, [pc, #208]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800545e:	2b00      	cmp	r3, #0
 8005460:	d0f0      	beq.n	8005444 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005462:	4b31      	ldr	r3, [pc, #196]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	061b      	lsls	r3, r3, #24
 8005470:	492d      	ldr	r1, [pc, #180]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005472:	4313      	orrs	r3, r2
 8005474:	604b      	str	r3, [r1, #4]
 8005476:	e01a      	b.n	80054ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005478:	4b2b      	ldr	r3, [pc, #172]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a2a      	ldr	r2, [pc, #168]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 800547e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005484:	f7fd fae2 	bl	8002a4c <HAL_GetTick>
 8005488:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800548a:	e008      	b.n	800549e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800548c:	f7fd fade 	bl	8002a4c <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b02      	cmp	r3, #2
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e20e      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800549e:	4b22      	ldr	r3, [pc, #136]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1f0      	bne.n	800548c <HAL_RCC_OscConfig+0x1e0>
 80054aa:	e000      	b.n	80054ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0308 	and.w	r3, r3, #8
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d041      	beq.n	800553e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d01c      	beq.n	80054fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054c2:	4b19      	ldr	r3, [pc, #100]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80054c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054c8:	4a17      	ldr	r2, [pc, #92]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80054ca:	f043 0301 	orr.w	r3, r3, #1
 80054ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d2:	f7fd fabb 	bl	8002a4c <HAL_GetTick>
 80054d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054d8:	e008      	b.n	80054ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054da:	f7fd fab7 	bl	8002a4c <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d901      	bls.n	80054ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e1e7      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80054ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054f2:	f003 0302 	and.w	r3, r3, #2
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d0ef      	beq.n	80054da <HAL_RCC_OscConfig+0x22e>
 80054fa:	e020      	b.n	800553e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 80054fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005502:	4a09      	ldr	r2, [pc, #36]	@ (8005528 <HAL_RCC_OscConfig+0x27c>)
 8005504:	f023 0301 	bic.w	r3, r3, #1
 8005508:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800550c:	f7fd fa9e 	bl	8002a4c <HAL_GetTick>
 8005510:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005512:	e00d      	b.n	8005530 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005514:	f7fd fa9a 	bl	8002a4c <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	2b02      	cmp	r3, #2
 8005520:	d906      	bls.n	8005530 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e1ca      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
 8005526:	bf00      	nop
 8005528:	40021000 	.word	0x40021000
 800552c:	20000030 	.word	0x20000030
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005530:	4b8c      	ldr	r3, [pc, #560]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005532:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1ea      	bne.n	8005514 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0304 	and.w	r3, r3, #4
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 80a6 	beq.w	8005698 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800554c:	2300      	movs	r3, #0
 800554e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005550:	4b84      	ldr	r3, [pc, #528]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d101      	bne.n	8005560 <HAL_RCC_OscConfig+0x2b4>
 800555c:	2301      	movs	r3, #1
 800555e:	e000      	b.n	8005562 <HAL_RCC_OscConfig+0x2b6>
 8005560:	2300      	movs	r3, #0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00d      	beq.n	8005582 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005566:	4b7f      	ldr	r3, [pc, #508]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800556a:	4a7e      	ldr	r2, [pc, #504]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 800556c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005570:	6593      	str	r3, [r2, #88]	@ 0x58
 8005572:	4b7c      	ldr	r3, [pc, #496]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800557a:	60fb      	str	r3, [r7, #12]
 800557c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800557e:	2301      	movs	r3, #1
 8005580:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005582:	4b79      	ldr	r3, [pc, #484]	@ (8005768 <HAL_RCC_OscConfig+0x4bc>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800558a:	2b00      	cmp	r3, #0
 800558c:	d118      	bne.n	80055c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800558e:	4b76      	ldr	r3, [pc, #472]	@ (8005768 <HAL_RCC_OscConfig+0x4bc>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a75      	ldr	r2, [pc, #468]	@ (8005768 <HAL_RCC_OscConfig+0x4bc>)
 8005594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005598:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800559a:	f7fd fa57 	bl	8002a4c <HAL_GetTick>
 800559e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055a0:	e008      	b.n	80055b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055a2:	f7fd fa53 	bl	8002a4c <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e183      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055b4:	4b6c      	ldr	r3, [pc, #432]	@ (8005768 <HAL_RCC_OscConfig+0x4bc>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0f0      	beq.n	80055a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d108      	bne.n	80055da <HAL_RCC_OscConfig+0x32e>
 80055c8:	4b66      	ldr	r3, [pc, #408]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ce:	4a65      	ldr	r2, [pc, #404]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80055d0:	f043 0301 	orr.w	r3, r3, #1
 80055d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055d8:	e024      	b.n	8005624 <HAL_RCC_OscConfig+0x378>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	2b05      	cmp	r3, #5
 80055e0:	d110      	bne.n	8005604 <HAL_RCC_OscConfig+0x358>
 80055e2:	4b60      	ldr	r3, [pc, #384]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80055e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e8:	4a5e      	ldr	r2, [pc, #376]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80055ea:	f043 0304 	orr.w	r3, r3, #4
 80055ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80055f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055f8:	4a5a      	ldr	r2, [pc, #360]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80055fa:	f043 0301 	orr.w	r3, r3, #1
 80055fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005602:	e00f      	b.n	8005624 <HAL_RCC_OscConfig+0x378>
 8005604:	4b57      	ldr	r3, [pc, #348]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800560a:	4a56      	ldr	r2, [pc, #344]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 800560c:	f023 0301 	bic.w	r3, r3, #1
 8005610:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005614:	4b53      	ldr	r3, [pc, #332]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800561a:	4a52      	ldr	r2, [pc, #328]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 800561c:	f023 0304 	bic.w	r3, r3, #4
 8005620:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d016      	beq.n	800565a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800562c:	f7fd fa0e 	bl	8002a4c <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005632:	e00a      	b.n	800564a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005634:	f7fd fa0a 	bl	8002a4c <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005642:	4293      	cmp	r3, r2
 8005644:	d901      	bls.n	800564a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e138      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800564a:	4b46      	ldr	r3, [pc, #280]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 800564c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b00      	cmp	r3, #0
 8005656:	d0ed      	beq.n	8005634 <HAL_RCC_OscConfig+0x388>
 8005658:	e015      	b.n	8005686 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800565a:	f7fd f9f7 	bl	8002a4c <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005660:	e00a      	b.n	8005678 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005662:	f7fd f9f3 	bl	8002a4c <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005670:	4293      	cmp	r3, r2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e121      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005678:	4b3a      	ldr	r3, [pc, #232]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 800567a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1ed      	bne.n	8005662 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005686:	7ffb      	ldrb	r3, [r7, #31]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d105      	bne.n	8005698 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800568c:	4b35      	ldr	r3, [pc, #212]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 800568e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005690:	4a34      	ldr	r2, [pc, #208]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005696:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0320 	and.w	r3, r3, #32
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d03c      	beq.n	800571e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01c      	beq.n	80056e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80056ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80056ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056b2:	4a2c      	ldr	r2, [pc, #176]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80056b4:	f043 0301 	orr.w	r3, r3, #1
 80056b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056bc:	f7fd f9c6 	bl	8002a4c <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056c4:	f7fd f9c2 	bl	8002a4c <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e0f2      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80056d6:	4b23      	ldr	r3, [pc, #140]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80056d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0ef      	beq.n	80056c4 <HAL_RCC_OscConfig+0x418>
 80056e4:	e01b      	b.n	800571e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80056e6:	4b1f      	ldr	r3, [pc, #124]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80056e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 80056ee:	f023 0301 	bic.w	r3, r3, #1
 80056f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f6:	f7fd f9a9 	bl	8002a4c <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80056fc:	e008      	b.n	8005710 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056fe:	f7fd f9a5 	bl	8002a4c <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e0d5      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005710:	4b14      	ldr	r3, [pc, #80]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005712:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1ef      	bne.n	80056fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	2b00      	cmp	r3, #0
 8005724:	f000 80c9 	beq.w	80058ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005728:	4b0e      	ldr	r3, [pc, #56]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f003 030c 	and.w	r3, r3, #12
 8005730:	2b0c      	cmp	r3, #12
 8005732:	f000 8083 	beq.w	800583c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	69db      	ldr	r3, [r3, #28]
 800573a:	2b02      	cmp	r3, #2
 800573c:	d15e      	bne.n	80057fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800573e:	4b09      	ldr	r3, [pc, #36]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a08      	ldr	r2, [pc, #32]	@ (8005764 <HAL_RCC_OscConfig+0x4b8>)
 8005744:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005748:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800574a:	f7fd f97f 	bl	8002a4c <HAL_GetTick>
 800574e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005750:	e00c      	b.n	800576c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005752:	f7fd f97b 	bl	8002a4c <HAL_GetTick>
 8005756:	4602      	mov	r2, r0
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	2b02      	cmp	r3, #2
 800575e:	d905      	bls.n	800576c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e0ab      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
 8005764:	40021000 	.word	0x40021000
 8005768:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800576c:	4b55      	ldr	r3, [pc, #340]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1ec      	bne.n	8005752 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005778:	4b52      	ldr	r3, [pc, #328]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 800577a:	68da      	ldr	r2, [r3, #12]
 800577c:	4b52      	ldr	r3, [pc, #328]	@ (80058c8 <HAL_RCC_OscConfig+0x61c>)
 800577e:	4013      	ands	r3, r2
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	6a11      	ldr	r1, [r2, #32]
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005788:	3a01      	subs	r2, #1
 800578a:	0112      	lsls	r2, r2, #4
 800578c:	4311      	orrs	r1, r2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005792:	0212      	lsls	r2, r2, #8
 8005794:	4311      	orrs	r1, r2
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800579a:	0852      	lsrs	r2, r2, #1
 800579c:	3a01      	subs	r2, #1
 800579e:	0552      	lsls	r2, r2, #21
 80057a0:	4311      	orrs	r1, r2
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80057a6:	0852      	lsrs	r2, r2, #1
 80057a8:	3a01      	subs	r2, #1
 80057aa:	0652      	lsls	r2, r2, #25
 80057ac:	4311      	orrs	r1, r2
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80057b2:	06d2      	lsls	r2, r2, #27
 80057b4:	430a      	orrs	r2, r1
 80057b6:	4943      	ldr	r1, [pc, #268]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057bc:	4b41      	ldr	r3, [pc, #260]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a40      	ldr	r2, [pc, #256]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 80057c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80057c8:	4b3e      	ldr	r3, [pc, #248]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	4a3d      	ldr	r2, [pc, #244]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 80057ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d4:	f7fd f93a 	bl	8002a4c <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057dc:	f7fd f936 	bl	8002a4c <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e066      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057ee:	4b35      	ldr	r3, [pc, #212]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d0f0      	beq.n	80057dc <HAL_RCC_OscConfig+0x530>
 80057fa:	e05e      	b.n	80058ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057fc:	4b31      	ldr	r3, [pc, #196]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a30      	ldr	r2, [pc, #192]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 8005802:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005808:	f7fd f920 	bl	8002a4c <HAL_GetTick>
 800580c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800580e:	e008      	b.n	8005822 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005810:	f7fd f91c 	bl	8002a4c <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b02      	cmp	r3, #2
 800581c:	d901      	bls.n	8005822 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e04c      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005822:	4b28      	ldr	r3, [pc, #160]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1f0      	bne.n	8005810 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800582e:	4b25      	ldr	r3, [pc, #148]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 8005830:	68da      	ldr	r2, [r3, #12]
 8005832:	4924      	ldr	r1, [pc, #144]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 8005834:	4b25      	ldr	r3, [pc, #148]	@ (80058cc <HAL_RCC_OscConfig+0x620>)
 8005836:	4013      	ands	r3, r2
 8005838:	60cb      	str	r3, [r1, #12]
 800583a:	e03e      	b.n	80058ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d101      	bne.n	8005848 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e039      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005848:	4b1e      	ldr	r3, [pc, #120]	@ (80058c4 <HAL_RCC_OscConfig+0x618>)
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f003 0203 	and.w	r2, r3, #3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	429a      	cmp	r2, r3
 800585a:	d12c      	bne.n	80058b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005866:	3b01      	subs	r3, #1
 8005868:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800586a:	429a      	cmp	r2, r3
 800586c:	d123      	bne.n	80058b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005878:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800587a:	429a      	cmp	r2, r3
 800587c:	d11b      	bne.n	80058b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005888:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800588a:	429a      	cmp	r2, r3
 800588c:	d113      	bne.n	80058b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005898:	085b      	lsrs	r3, r3, #1
 800589a:	3b01      	subs	r3, #1
 800589c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800589e:	429a      	cmp	r2, r3
 80058a0:	d109      	bne.n	80058b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058ac:	085b      	lsrs	r3, r3, #1
 80058ae:	3b01      	subs	r3, #1
 80058b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d001      	beq.n	80058ba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e000      	b.n	80058bc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3720      	adds	r7, #32
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	40021000 	.word	0x40021000
 80058c8:	019f800c 	.word	0x019f800c
 80058cc:	feeefffc 	.word	0xfeeefffc

080058d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d101      	bne.n	80058e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e11e      	b.n	8005b26 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058e8:	4b91      	ldr	r3, [pc, #580]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 030f 	and.w	r3, r3, #15
 80058f0:	683a      	ldr	r2, [r7, #0]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d910      	bls.n	8005918 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058f6:	4b8e      	ldr	r3, [pc, #568]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f023 020f 	bic.w	r2, r3, #15
 80058fe:	498c      	ldr	r1, [pc, #560]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	4313      	orrs	r3, r2
 8005904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005906:	4b8a      	ldr	r3, [pc, #552]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	429a      	cmp	r2, r3
 8005912:	d001      	beq.n	8005918 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e106      	b.n	8005b26 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	d073      	beq.n	8005a0c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b03      	cmp	r3, #3
 800592a:	d129      	bne.n	8005980 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800592c:	4b81      	ldr	r3, [pc, #516]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e0f4      	b.n	8005b26 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800593c:	f000 f9d0 	bl	8005ce0 <RCC_GetSysClockFreqFromPLLSource>
 8005940:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	4a7c      	ldr	r2, [pc, #496]	@ (8005b38 <HAL_RCC_ClockConfig+0x268>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d93f      	bls.n	80059ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800594a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d009      	beq.n	800596a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800595e:	2b00      	cmp	r3, #0
 8005960:	d033      	beq.n	80059ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005966:	2b00      	cmp	r3, #0
 8005968:	d12f      	bne.n	80059ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800596a:	4b72      	ldr	r3, [pc, #456]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005972:	4a70      	ldr	r2, [pc, #448]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005978:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800597a:	2380      	movs	r3, #128	@ 0x80
 800597c:	617b      	str	r3, [r7, #20]
 800597e:	e024      	b.n	80059ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	2b02      	cmp	r3, #2
 8005986:	d107      	bne.n	8005998 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005988:	4b6a      	ldr	r3, [pc, #424]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d109      	bne.n	80059a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e0c6      	b.n	8005b26 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005998:	4b66      	ldr	r3, [pc, #408]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e0be      	b.n	8005b26 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80059a8:	f000 f8ce 	bl	8005b48 <HAL_RCC_GetSysClockFreq>
 80059ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	4a61      	ldr	r2, [pc, #388]	@ (8005b38 <HAL_RCC_ClockConfig+0x268>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d909      	bls.n	80059ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80059b6:	4b5f      	ldr	r3, [pc, #380]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059be:	4a5d      	ldr	r2, [pc, #372]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 80059c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80059c6:	2380      	movs	r3, #128	@ 0x80
 80059c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80059ca:	4b5a      	ldr	r3, [pc, #360]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f023 0203 	bic.w	r2, r3, #3
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	4957      	ldr	r1, [pc, #348]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059dc:	f7fd f836 	bl	8002a4c <HAL_GetTick>
 80059e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059e2:	e00a      	b.n	80059fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059e4:	f7fd f832 	bl	8002a4c <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d901      	bls.n	80059fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e095      	b.n	8005b26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059fa:	4b4e      	ldr	r3, [pc, #312]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f003 020c 	and.w	r2, r3, #12
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d1eb      	bne.n	80059e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d023      	beq.n	8005a60 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0304 	and.w	r3, r3, #4
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d005      	beq.n	8005a30 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a24:	4b43      	ldr	r3, [pc, #268]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	4a42      	ldr	r2, [pc, #264]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005a2e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0308 	and.w	r3, r3, #8
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005a3c:	4b3d      	ldr	r3, [pc, #244]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005a44:	4a3b      	ldr	r2, [pc, #236]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005a4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a4c:	4b39      	ldr	r3, [pc, #228]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	4936      	ldr	r1, [pc, #216]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	608b      	str	r3, [r1, #8]
 8005a5e:	e008      	b.n	8005a72 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	2b80      	cmp	r3, #128	@ 0x80
 8005a64:	d105      	bne.n	8005a72 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005a66:	4b33      	ldr	r3, [pc, #204]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	4a32      	ldr	r2, [pc, #200]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005a6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a70:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a72:	4b2f      	ldr	r3, [pc, #188]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d21d      	bcs.n	8005abc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a80:	4b2b      	ldr	r3, [pc, #172]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f023 020f 	bic.w	r2, r3, #15
 8005a88:	4929      	ldr	r1, [pc, #164]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005a90:	f7fc ffdc 	bl	8002a4c <HAL_GetTick>
 8005a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a96:	e00a      	b.n	8005aae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a98:	f7fc ffd8 	bl	8002a4c <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d901      	bls.n	8005aae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e03b      	b.n	8005b26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aae:	4b20      	ldr	r3, [pc, #128]	@ (8005b30 <HAL_RCC_ClockConfig+0x260>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 030f 	and.w	r3, r3, #15
 8005ab6:	683a      	ldr	r2, [r7, #0]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d1ed      	bne.n	8005a98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0304 	and.w	r3, r3, #4
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d008      	beq.n	8005ada <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	4917      	ldr	r1, [pc, #92]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0308 	and.w	r3, r3, #8
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d009      	beq.n	8005afa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ae6:	4b13      	ldr	r3, [pc, #76]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	00db      	lsls	r3, r3, #3
 8005af4:	490f      	ldr	r1, [pc, #60]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005afa:	f000 f825 	bl	8005b48 <HAL_RCC_GetSysClockFreq>
 8005afe:	4602      	mov	r2, r0
 8005b00:	4b0c      	ldr	r3, [pc, #48]	@ (8005b34 <HAL_RCC_ClockConfig+0x264>)
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	091b      	lsrs	r3, r3, #4
 8005b06:	f003 030f 	and.w	r3, r3, #15
 8005b0a:	490c      	ldr	r1, [pc, #48]	@ (8005b3c <HAL_RCC_ClockConfig+0x26c>)
 8005b0c:	5ccb      	ldrb	r3, [r1, r3]
 8005b0e:	f003 031f 	and.w	r3, r3, #31
 8005b12:	fa22 f303 	lsr.w	r3, r2, r3
 8005b16:	4a0a      	ldr	r2, [pc, #40]	@ (8005b40 <HAL_RCC_ClockConfig+0x270>)
 8005b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005b44 <HAL_RCC_ClockConfig+0x274>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fc fbba 	bl	8002298 <HAL_InitTick>
 8005b24:	4603      	mov	r3, r0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3718      	adds	r7, #24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	40022000 	.word	0x40022000
 8005b34:	40021000 	.word	0x40021000
 8005b38:	04c4b400 	.word	0x04c4b400
 8005b3c:	0800ba6c 	.word	0x0800ba6c
 8005b40:	20000018 	.word	0x20000018
 8005b44:	20000030 	.word	0x20000030

08005b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005b4e:	4b2c      	ldr	r3, [pc, #176]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f003 030c 	and.w	r3, r3, #12
 8005b56:	2b04      	cmp	r3, #4
 8005b58:	d102      	bne.n	8005b60 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8005c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005b5c:	613b      	str	r3, [r7, #16]
 8005b5e:	e047      	b.n	8005bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005b60:	4b27      	ldr	r3, [pc, #156]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f003 030c 	and.w	r3, r3, #12
 8005b68:	2b08      	cmp	r3, #8
 8005b6a:	d102      	bne.n	8005b72 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005b6c:	4b26      	ldr	r3, [pc, #152]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b6e:	613b      	str	r3, [r7, #16]
 8005b70:	e03e      	b.n	8005bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005b72:	4b23      	ldr	r3, [pc, #140]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f003 030c 	and.w	r3, r3, #12
 8005b7a:	2b0c      	cmp	r3, #12
 8005b7c:	d136      	bne.n	8005bec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b7e:	4b20      	ldr	r3, [pc, #128]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f003 0303 	and.w	r3, r3, #3
 8005b86:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b88:	4b1d      	ldr	r3, [pc, #116]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	091b      	lsrs	r3, r3, #4
 8005b8e:	f003 030f 	and.w	r3, r3, #15
 8005b92:	3301      	adds	r3, #1
 8005b94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2b03      	cmp	r3, #3
 8005b9a:	d10c      	bne.n	8005bb6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ba4:	4a16      	ldr	r2, [pc, #88]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ba6:	68d2      	ldr	r2, [r2, #12]
 8005ba8:	0a12      	lsrs	r2, r2, #8
 8005baa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005bae:	fb02 f303 	mul.w	r3, r2, r3
 8005bb2:	617b      	str	r3, [r7, #20]
      break;
 8005bb4:	e00c      	b.n	8005bd0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bb6:	4a13      	ldr	r2, [pc, #76]	@ (8005c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bbe:	4a10      	ldr	r2, [pc, #64]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bc0:	68d2      	ldr	r2, [r2, #12]
 8005bc2:	0a12      	lsrs	r2, r2, #8
 8005bc4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005bc8:	fb02 f303 	mul.w	r3, r2, r3
 8005bcc:	617b      	str	r3, [r7, #20]
      break;
 8005bce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8005c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	0e5b      	lsrs	r3, r3, #25
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	3301      	adds	r3, #1
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be8:	613b      	str	r3, [r7, #16]
 8005bea:	e001      	b.n	8005bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005bf0:	693b      	ldr	r3, [r7, #16]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	371c      	adds	r7, #28
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	40021000 	.word	0x40021000
 8005c04:	00f42400 	.word	0x00f42400
 8005c08:	016e3600 	.word	0x016e3600

08005c0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c10:	4b03      	ldr	r3, [pc, #12]	@ (8005c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c12:	681b      	ldr	r3, [r3, #0]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	20000018 	.word	0x20000018

08005c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005c28:	f7ff fff0 	bl	8005c0c <HAL_RCC_GetHCLKFreq>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	0a1b      	lsrs	r3, r3, #8
 8005c34:	f003 0307 	and.w	r3, r3, #7
 8005c38:	4904      	ldr	r1, [pc, #16]	@ (8005c4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005c3a:	5ccb      	ldrb	r3, [r1, r3]
 8005c3c:	f003 031f 	and.w	r3, r3, #31
 8005c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	40021000 	.word	0x40021000
 8005c4c:	0800ba7c 	.word	0x0800ba7c

08005c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005c54:	f7ff ffda 	bl	8005c0c <HAL_RCC_GetHCLKFreq>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	4b06      	ldr	r3, [pc, #24]	@ (8005c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	0adb      	lsrs	r3, r3, #11
 8005c60:	f003 0307 	and.w	r3, r3, #7
 8005c64:	4904      	ldr	r1, [pc, #16]	@ (8005c78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005c66:	5ccb      	ldrb	r3, [r1, r3]
 8005c68:	f003 031f 	and.w	r3, r3, #31
 8005c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40021000 	.word	0x40021000
 8005c78:	0800ba7c 	.word	0x0800ba7c

08005c7c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	220f      	movs	r2, #15
 8005c8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005c8c:	4b12      	ldr	r3, [pc, #72]	@ (8005cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	f003 0203 	and.w	r2, r3, #3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005c98:	4b0f      	ldr	r3, [pc, #60]	@ (8005cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005cb0:	4b09      	ldr	r3, [pc, #36]	@ (8005cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	08db      	lsrs	r3, r3, #3
 8005cb6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005cbe:	4b07      	ldr	r3, [pc, #28]	@ (8005cdc <HAL_RCC_GetClockConfig+0x60>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 020f 	and.w	r2, r3, #15
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	601a      	str	r2, [r3, #0]
}
 8005cca:	bf00      	nop
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40021000 	.word	0x40021000
 8005cdc:	40022000 	.word	0x40022000

08005ce0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b087      	sub	sp, #28
 8005ce4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8005d60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f003 0303 	and.w	r3, r3, #3
 8005cee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8005d60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	091b      	lsrs	r3, r3, #4
 8005cf6:	f003 030f 	and.w	r3, r3, #15
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	2b03      	cmp	r3, #3
 8005d02:	d10c      	bne.n	8005d1e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d04:	4a17      	ldr	r2, [pc, #92]	@ (8005d64 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0c:	4a14      	ldr	r2, [pc, #80]	@ (8005d60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d0e:	68d2      	ldr	r2, [r2, #12]
 8005d10:	0a12      	lsrs	r2, r2, #8
 8005d12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005d16:	fb02 f303 	mul.w	r3, r2, r3
 8005d1a:	617b      	str	r3, [r7, #20]
    break;
 8005d1c:	e00c      	b.n	8005d38 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d1e:	4a12      	ldr	r2, [pc, #72]	@ (8005d68 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d26:	4a0e      	ldr	r2, [pc, #56]	@ (8005d60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d28:	68d2      	ldr	r2, [r2, #12]
 8005d2a:	0a12      	lsrs	r2, r2, #8
 8005d2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005d30:	fb02 f303 	mul.w	r3, r2, r3
 8005d34:	617b      	str	r3, [r7, #20]
    break;
 8005d36:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d38:	4b09      	ldr	r3, [pc, #36]	@ (8005d60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	0e5b      	lsrs	r3, r3, #25
 8005d3e:	f003 0303 	and.w	r3, r3, #3
 8005d42:	3301      	adds	r3, #1
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d50:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005d52:	687b      	ldr	r3, [r7, #4]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	40021000 	.word	0x40021000
 8005d64:	016e3600 	.word	0x016e3600
 8005d68:	00f42400 	.word	0x00f42400

08005d6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d74:	2300      	movs	r3, #0
 8005d76:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d78:	2300      	movs	r3, #0
 8005d7a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 8098 	beq.w	8005eba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d8e:	4b43      	ldr	r3, [pc, #268]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10d      	bne.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d9a:	4b40      	ldr	r3, [pc, #256]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005da0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005da4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005da6:	4b3d      	ldr	r3, [pc, #244]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dae:	60bb      	str	r3, [r7, #8]
 8005db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005db2:	2301      	movs	r3, #1
 8005db4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005db6:	4b3a      	ldr	r3, [pc, #232]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a39      	ldr	r2, [pc, #228]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005dbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dc0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005dc2:	f7fc fe43 	bl	8002a4c <HAL_GetTick>
 8005dc6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005dc8:	e009      	b.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dca:	f7fc fe3f 	bl	8002a4c <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d902      	bls.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	74fb      	strb	r3, [r7, #19]
        break;
 8005ddc:	e005      	b.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005dde:	4b30      	ldr	r3, [pc, #192]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d0ef      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005dea:	7cfb      	ldrb	r3, [r7, #19]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d159      	bne.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005df0:	4b2a      	ldr	r3, [pc, #168]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dfa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d01e      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d019      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e0c:	4b23      	ldr	r3, [pc, #140]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e18:	4b20      	ldr	r3, [pc, #128]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e28:	4b1c      	ldr	r3, [pc, #112]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e2e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e38:	4a18      	ldr	r2, [pc, #96]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f003 0301 	and.w	r3, r3, #1
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d016      	beq.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e4a:	f7fc fdff 	bl	8002a4c <HAL_GetTick>
 8005e4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e50:	e00b      	b.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e52:	f7fc fdfb 	bl	8002a4c <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d902      	bls.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005e64:	2303      	movs	r3, #3
 8005e66:	74fb      	strb	r3, [r7, #19]
            break;
 8005e68:	e006      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e70:	f003 0302 	and.w	r3, r3, #2
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d0ec      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005e78:	7cfb      	ldrb	r3, [r7, #19]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10b      	bne.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e7e:	4b07      	ldr	r3, [pc, #28]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e8c:	4903      	ldr	r1, [pc, #12]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005e94:	e008      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e96:	7cfb      	ldrb	r3, [r7, #19]
 8005e98:	74bb      	strb	r3, [r7, #18]
 8005e9a:	e005      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea4:	7cfb      	ldrb	r3, [r7, #19]
 8005ea6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ea8:	7c7b      	ldrb	r3, [r7, #17]
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d105      	bne.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eae:	4ba7      	ldr	r3, [pc, #668]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eb2:	4aa6      	ldr	r2, [pc, #664]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005eb8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00a      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ec6:	4ba1      	ldr	r3, [pc, #644]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ecc:	f023 0203 	bic.w	r2, r3, #3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	499d      	ldr	r1, [pc, #628]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00a      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ee8:	4b98      	ldr	r3, [pc, #608]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eee:	f023 020c 	bic.w	r2, r3, #12
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	4995      	ldr	r1, [pc, #596]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0304 	and.w	r3, r3, #4
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00a      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f0a:	4b90      	ldr	r3, [pc, #576]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f10:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	498c      	ldr	r1, [pc, #560]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0308 	and.w	r3, r3, #8
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00a      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f2c:	4b87      	ldr	r3, [pc, #540]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f32:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	4984      	ldr	r1, [pc, #528]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0310 	and.w	r3, r3, #16
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00a      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f4e:	4b7f      	ldr	r3, [pc, #508]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	695b      	ldr	r3, [r3, #20]
 8005f5c:	497b      	ldr	r1, [pc, #492]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0320 	and.w	r3, r3, #32
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00a      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005f70:	4b76      	ldr	r3, [pc, #472]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f76:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	4973      	ldr	r1, [pc, #460]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f80:	4313      	orrs	r3, r2
 8005f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00a      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f92:	4b6e      	ldr	r3, [pc, #440]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f98:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	69db      	ldr	r3, [r3, #28]
 8005fa0:	496a      	ldr	r1, [pc, #424]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00a      	beq.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005fb4:	4b65      	ldr	r3, [pc, #404]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	4962      	ldr	r1, [pc, #392]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00a      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005fd6:	4b5d      	ldr	r3, [pc, #372]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe4:	4959      	ldr	r1, [pc, #356]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00a      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ff8:	4b54      	ldr	r3, [pc, #336]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ffa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ffe:	f023 0203 	bic.w	r2, r3, #3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006006:	4951      	ldr	r1, [pc, #324]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006008:	4313      	orrs	r3, r2
 800600a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00a      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800601a:	4b4c      	ldr	r3, [pc, #304]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800601c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006020:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006028:	4948      	ldr	r1, [pc, #288]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800602a:	4313      	orrs	r3, r2
 800602c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006038:	2b00      	cmp	r3, #0
 800603a:	d015      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800603c:	4b43      	ldr	r3, [pc, #268]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800603e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006042:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800604a:	4940      	ldr	r1, [pc, #256]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800604c:	4313      	orrs	r3, r2
 800604e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800605a:	d105      	bne.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800605c:	4b3b      	ldr	r3, [pc, #236]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	4a3a      	ldr	r2, [pc, #232]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006062:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006066:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006070:	2b00      	cmp	r3, #0
 8006072:	d015      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006074:	4b35      	ldr	r3, [pc, #212]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800607a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006082:	4932      	ldr	r1, [pc, #200]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006084:	4313      	orrs	r3, r2
 8006086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800608e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006092:	d105      	bne.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006094:	4b2d      	ldr	r3, [pc, #180]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	4a2c      	ldr	r2, [pc, #176]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800609a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800609e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d015      	beq.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060ac:	4b27      	ldr	r3, [pc, #156]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ba:	4924      	ldr	r1, [pc, #144]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060ca:	d105      	bne.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060cc:	4b1f      	ldr	r3, [pc, #124]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	4a1e      	ldr	r2, [pc, #120]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d015      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060e4:	4b19      	ldr	r3, [pc, #100]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f2:	4916      	ldr	r1, [pc, #88]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006102:	d105      	bne.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006104:	4b11      	ldr	r3, [pc, #68]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	4a10      	ldr	r2, [pc, #64]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800610a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800610e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d019      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800611c:	4b0b      	ldr	r3, [pc, #44]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800611e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006122:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612a:	4908      	ldr	r1, [pc, #32]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800612c:	4313      	orrs	r3, r2
 800612e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006136:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800613a:	d109      	bne.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800613c:	4b03      	ldr	r3, [pc, #12]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	4a02      	ldr	r2, [pc, #8]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006142:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006146:	60d3      	str	r3, [r2, #12]
 8006148:	e002      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800614a:	bf00      	nop
 800614c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d015      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800615c:	4b29      	ldr	r3, [pc, #164]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800615e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006162:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616a:	4926      	ldr	r1, [pc, #152]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800616c:	4313      	orrs	r3, r2
 800616e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006176:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800617a:	d105      	bne.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800617c:	4b21      	ldr	r3, [pc, #132]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	4a20      	ldr	r2, [pc, #128]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006186:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d015      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006194:	4b1b      	ldr	r3, [pc, #108]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800619a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061a2:	4918      	ldr	r1, [pc, #96]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061a4:	4313      	orrs	r3, r2
 80061a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b2:	d105      	bne.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80061b4:	4b13      	ldr	r3, [pc, #76]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	4a12      	ldr	r2, [pc, #72]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d015      	beq.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80061cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061da:	490a      	ldr	r1, [pc, #40]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061ea:	d105      	bne.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061ec:	4b05      	ldr	r3, [pc, #20]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	4a04      	ldr	r2, [pc, #16]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80061f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3718      	adds	r7, #24
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	40021000 	.word	0x40021000

08006208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e049      	b.n	80062ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fb ff58 	bl	80020e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	3304      	adds	r3, #4
 8006244:	4619      	mov	r1, r3
 8006246:	4610      	mov	r0, r2
 8006248:	f000 ff26 	bl	8007098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
	...

080062b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d001      	beq.n	80062d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e04c      	b.n	800636a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2202      	movs	r2, #2
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a26      	ldr	r2, [pc, #152]	@ (8006378 <HAL_TIM_Base_Start+0xc0>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d022      	beq.n	8006328 <HAL_TIM_Base_Start+0x70>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ea:	d01d      	beq.n	8006328 <HAL_TIM_Base_Start+0x70>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a22      	ldr	r2, [pc, #136]	@ (800637c <HAL_TIM_Base_Start+0xc4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d018      	beq.n	8006328 <HAL_TIM_Base_Start+0x70>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a21      	ldr	r2, [pc, #132]	@ (8006380 <HAL_TIM_Base_Start+0xc8>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d013      	beq.n	8006328 <HAL_TIM_Base_Start+0x70>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a1f      	ldr	r2, [pc, #124]	@ (8006384 <HAL_TIM_Base_Start+0xcc>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d00e      	beq.n	8006328 <HAL_TIM_Base_Start+0x70>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a1e      	ldr	r2, [pc, #120]	@ (8006388 <HAL_TIM_Base_Start+0xd0>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d009      	beq.n	8006328 <HAL_TIM_Base_Start+0x70>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a1c      	ldr	r2, [pc, #112]	@ (800638c <HAL_TIM_Base_Start+0xd4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d004      	beq.n	8006328 <HAL_TIM_Base_Start+0x70>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a1b      	ldr	r2, [pc, #108]	@ (8006390 <HAL_TIM_Base_Start+0xd8>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d115      	bne.n	8006354 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689a      	ldr	r2, [r3, #8]
 800632e:	4b19      	ldr	r3, [pc, #100]	@ (8006394 <HAL_TIM_Base_Start+0xdc>)
 8006330:	4013      	ands	r3, r2
 8006332:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2b06      	cmp	r3, #6
 8006338:	d015      	beq.n	8006366 <HAL_TIM_Base_Start+0xae>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006340:	d011      	beq.n	8006366 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f042 0201 	orr.w	r2, r2, #1
 8006350:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006352:	e008      	b.n	8006366 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	601a      	str	r2, [r3, #0]
 8006364:	e000      	b.n	8006368 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006366:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	40012c00 	.word	0x40012c00
 800637c:	40000400 	.word	0x40000400
 8006380:	40000800 	.word	0x40000800
 8006384:	40000c00 	.word	0x40000c00
 8006388:	40013400 	.word	0x40013400
 800638c:	40014000 	.word	0x40014000
 8006390:	40015000 	.word	0x40015000
 8006394:	00010007 	.word	0x00010007

08006398 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d001      	beq.n	80063b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e054      	b.n	800645a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2202      	movs	r2, #2
 80063b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68da      	ldr	r2, [r3, #12]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f042 0201 	orr.w	r2, r2, #1
 80063c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a26      	ldr	r2, [pc, #152]	@ (8006468 <HAL_TIM_Base_Start_IT+0xd0>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d022      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0x80>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063da:	d01d      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0x80>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a22      	ldr	r2, [pc, #136]	@ (800646c <HAL_TIM_Base_Start_IT+0xd4>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d018      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0x80>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a21      	ldr	r2, [pc, #132]	@ (8006470 <HAL_TIM_Base_Start_IT+0xd8>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d013      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0x80>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a1f      	ldr	r2, [pc, #124]	@ (8006474 <HAL_TIM_Base_Start_IT+0xdc>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00e      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0x80>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a1e      	ldr	r2, [pc, #120]	@ (8006478 <HAL_TIM_Base_Start_IT+0xe0>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d009      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0x80>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a1c      	ldr	r2, [pc, #112]	@ (800647c <HAL_TIM_Base_Start_IT+0xe4>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d004      	beq.n	8006418 <HAL_TIM_Base_Start_IT+0x80>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a1b      	ldr	r2, [pc, #108]	@ (8006480 <HAL_TIM_Base_Start_IT+0xe8>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d115      	bne.n	8006444 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689a      	ldr	r2, [r3, #8]
 800641e:	4b19      	ldr	r3, [pc, #100]	@ (8006484 <HAL_TIM_Base_Start_IT+0xec>)
 8006420:	4013      	ands	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2b06      	cmp	r3, #6
 8006428:	d015      	beq.n	8006456 <HAL_TIM_Base_Start_IT+0xbe>
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006430:	d011      	beq.n	8006456 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f042 0201 	orr.w	r2, r2, #1
 8006440:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006442:	e008      	b.n	8006456 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0201 	orr.w	r2, r2, #1
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	e000      	b.n	8006458 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006456:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3714      	adds	r7, #20
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	40012c00 	.word	0x40012c00
 800646c:	40000400 	.word	0x40000400
 8006470:	40000800 	.word	0x40000800
 8006474:	40000c00 	.word	0x40000c00
 8006478:	40013400 	.word	0x40013400
 800647c:	40014000 	.word	0x40014000
 8006480:	40015000 	.word	0x40015000
 8006484:	00010007 	.word	0x00010007

08006488 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d101      	bne.n	800649a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e049      	b.n	800652e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d106      	bne.n	80064b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f7fb fdf8 	bl	80020a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2202      	movs	r2, #2
 80064b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	3304      	adds	r3, #4
 80064c4:	4619      	mov	r1, r3
 80064c6:	4610      	mov	r0, r2
 80064c8:	f000 fde6 	bl	8007098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2201      	movs	r2, #1
 80064d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
	...

08006538 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d109      	bne.n	800655c <HAL_TIM_PWM_Start+0x24>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b01      	cmp	r3, #1
 8006552:	bf14      	ite	ne
 8006554:	2301      	movne	r3, #1
 8006556:	2300      	moveq	r3, #0
 8006558:	b2db      	uxtb	r3, r3
 800655a:	e03c      	b.n	80065d6 <HAL_TIM_PWM_Start+0x9e>
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	2b04      	cmp	r3, #4
 8006560:	d109      	bne.n	8006576 <HAL_TIM_PWM_Start+0x3e>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b01      	cmp	r3, #1
 800656c:	bf14      	ite	ne
 800656e:	2301      	movne	r3, #1
 8006570:	2300      	moveq	r3, #0
 8006572:	b2db      	uxtb	r3, r3
 8006574:	e02f      	b.n	80065d6 <HAL_TIM_PWM_Start+0x9e>
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	2b08      	cmp	r3, #8
 800657a:	d109      	bne.n	8006590 <HAL_TIM_PWM_Start+0x58>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	bf14      	ite	ne
 8006588:	2301      	movne	r3, #1
 800658a:	2300      	moveq	r3, #0
 800658c:	b2db      	uxtb	r3, r3
 800658e:	e022      	b.n	80065d6 <HAL_TIM_PWM_Start+0x9e>
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	2b0c      	cmp	r3, #12
 8006594:	d109      	bne.n	80065aa <HAL_TIM_PWM_Start+0x72>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b01      	cmp	r3, #1
 80065a0:	bf14      	ite	ne
 80065a2:	2301      	movne	r3, #1
 80065a4:	2300      	moveq	r3, #0
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	e015      	b.n	80065d6 <HAL_TIM_PWM_Start+0x9e>
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	2b10      	cmp	r3, #16
 80065ae:	d109      	bne.n	80065c4 <HAL_TIM_PWM_Start+0x8c>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	bf14      	ite	ne
 80065bc:	2301      	movne	r3, #1
 80065be:	2300      	moveq	r3, #0
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	e008      	b.n	80065d6 <HAL_TIM_PWM_Start+0x9e>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	bf14      	ite	ne
 80065d0:	2301      	movne	r3, #1
 80065d2:	2300      	moveq	r3, #0
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d001      	beq.n	80065de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e0a6      	b.n	800672c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d104      	bne.n	80065ee <HAL_TIM_PWM_Start+0xb6>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2202      	movs	r2, #2
 80065e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065ec:	e023      	b.n	8006636 <HAL_TIM_PWM_Start+0xfe>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b04      	cmp	r3, #4
 80065f2:	d104      	bne.n	80065fe <HAL_TIM_PWM_Start+0xc6>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2202      	movs	r2, #2
 80065f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065fc:	e01b      	b.n	8006636 <HAL_TIM_PWM_Start+0xfe>
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b08      	cmp	r3, #8
 8006602:	d104      	bne.n	800660e <HAL_TIM_PWM_Start+0xd6>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2202      	movs	r2, #2
 8006608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800660c:	e013      	b.n	8006636 <HAL_TIM_PWM_Start+0xfe>
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b0c      	cmp	r3, #12
 8006612:	d104      	bne.n	800661e <HAL_TIM_PWM_Start+0xe6>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2202      	movs	r2, #2
 8006618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800661c:	e00b      	b.n	8006636 <HAL_TIM_PWM_Start+0xfe>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b10      	cmp	r3, #16
 8006622:	d104      	bne.n	800662e <HAL_TIM_PWM_Start+0xf6>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800662c:	e003      	b.n	8006636 <HAL_TIM_PWM_Start+0xfe>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2202      	movs	r2, #2
 8006632:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2201      	movs	r2, #1
 800663c:	6839      	ldr	r1, [r7, #0]
 800663e:	4618      	mov	r0, r3
 8006640:	f001 face 	bl	8007be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a3a      	ldr	r2, [pc, #232]	@ (8006734 <HAL_TIM_PWM_Start+0x1fc>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d018      	beq.n	8006680 <HAL_TIM_PWM_Start+0x148>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a39      	ldr	r2, [pc, #228]	@ (8006738 <HAL_TIM_PWM_Start+0x200>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d013      	beq.n	8006680 <HAL_TIM_PWM_Start+0x148>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a37      	ldr	r2, [pc, #220]	@ (800673c <HAL_TIM_PWM_Start+0x204>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d00e      	beq.n	8006680 <HAL_TIM_PWM_Start+0x148>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a36      	ldr	r2, [pc, #216]	@ (8006740 <HAL_TIM_PWM_Start+0x208>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d009      	beq.n	8006680 <HAL_TIM_PWM_Start+0x148>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a34      	ldr	r2, [pc, #208]	@ (8006744 <HAL_TIM_PWM_Start+0x20c>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d004      	beq.n	8006680 <HAL_TIM_PWM_Start+0x148>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a33      	ldr	r2, [pc, #204]	@ (8006748 <HAL_TIM_PWM_Start+0x210>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d101      	bne.n	8006684 <HAL_TIM_PWM_Start+0x14c>
 8006680:	2301      	movs	r3, #1
 8006682:	e000      	b.n	8006686 <HAL_TIM_PWM_Start+0x14e>
 8006684:	2300      	movs	r3, #0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d007      	beq.n	800669a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006698:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a25      	ldr	r2, [pc, #148]	@ (8006734 <HAL_TIM_PWM_Start+0x1fc>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d022      	beq.n	80066ea <HAL_TIM_PWM_Start+0x1b2>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ac:	d01d      	beq.n	80066ea <HAL_TIM_PWM_Start+0x1b2>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a26      	ldr	r2, [pc, #152]	@ (800674c <HAL_TIM_PWM_Start+0x214>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d018      	beq.n	80066ea <HAL_TIM_PWM_Start+0x1b2>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a24      	ldr	r2, [pc, #144]	@ (8006750 <HAL_TIM_PWM_Start+0x218>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d013      	beq.n	80066ea <HAL_TIM_PWM_Start+0x1b2>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a23      	ldr	r2, [pc, #140]	@ (8006754 <HAL_TIM_PWM_Start+0x21c>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d00e      	beq.n	80066ea <HAL_TIM_PWM_Start+0x1b2>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a19      	ldr	r2, [pc, #100]	@ (8006738 <HAL_TIM_PWM_Start+0x200>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d009      	beq.n	80066ea <HAL_TIM_PWM_Start+0x1b2>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a18      	ldr	r2, [pc, #96]	@ (800673c <HAL_TIM_PWM_Start+0x204>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d004      	beq.n	80066ea <HAL_TIM_PWM_Start+0x1b2>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a18      	ldr	r2, [pc, #96]	@ (8006748 <HAL_TIM_PWM_Start+0x210>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d115      	bne.n	8006716 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689a      	ldr	r2, [r3, #8]
 80066f0:	4b19      	ldr	r3, [pc, #100]	@ (8006758 <HAL_TIM_PWM_Start+0x220>)
 80066f2:	4013      	ands	r3, r2
 80066f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2b06      	cmp	r3, #6
 80066fa:	d015      	beq.n	8006728 <HAL_TIM_PWM_Start+0x1f0>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006702:	d011      	beq.n	8006728 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f042 0201 	orr.w	r2, r2, #1
 8006712:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006714:	e008      	b.n	8006728 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f042 0201 	orr.w	r2, r2, #1
 8006724:	601a      	str	r2, [r3, #0]
 8006726:	e000      	b.n	800672a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006728:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	40012c00 	.word	0x40012c00
 8006738:	40013400 	.word	0x40013400
 800673c:	40014000 	.word	0x40014000
 8006740:	40014400 	.word	0x40014400
 8006744:	40014800 	.word	0x40014800
 8006748:	40015000 	.word	0x40015000
 800674c:	40000400 	.word	0x40000400
 8006750:	40000800 	.word	0x40000800
 8006754:	40000c00 	.word	0x40000c00
 8006758:	00010007 	.word	0x00010007

0800675c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d101      	bne.n	800676e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e049      	b.n	8006802 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d106      	bne.n	8006788 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f841 	bl	800680a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2202      	movs	r2, #2
 800678c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	3304      	adds	r3, #4
 8006798:	4619      	mov	r1, r3
 800679a:	4610      	mov	r0, r2
 800679c:	f000 fc7c 	bl	8007098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3708      	adds	r7, #8
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}

0800680a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800680a:	b480      	push	{r7}
 800680c:	b083      	sub	sp, #12
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006812:	bf00      	nop
 8006814:	370c      	adds	r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr

0800681e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d020      	beq.n	8006882 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f003 0302 	and.w	r3, r3, #2
 8006846:	2b00      	cmp	r3, #0
 8006848:	d01b      	beq.n	8006882 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f06f 0202 	mvn.w	r2, #2
 8006852:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	f003 0303 	and.w	r3, r3, #3
 8006864:	2b00      	cmp	r3, #0
 8006866:	d003      	beq.n	8006870 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fbf7 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 800686e:	e005      	b.n	800687c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fbe9 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 fbfa 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	f003 0304 	and.w	r3, r3, #4
 8006888:	2b00      	cmp	r3, #0
 800688a:	d020      	beq.n	80068ce <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f003 0304 	and.w	r3, r3, #4
 8006892:	2b00      	cmp	r3, #0
 8006894:	d01b      	beq.n	80068ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f06f 0204 	mvn.w	r2, #4
 800689e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	699b      	ldr	r3, [r3, #24]
 80068ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d003      	beq.n	80068bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 fbd1 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 80068ba:	e005      	b.n	80068c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 fbc3 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 fbd4 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f003 0308 	and.w	r3, r3, #8
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d020      	beq.n	800691a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f003 0308 	and.w	r3, r3, #8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d01b      	beq.n	800691a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f06f 0208 	mvn.w	r2, #8
 80068ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2204      	movs	r2, #4
 80068f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69db      	ldr	r3, [r3, #28]
 80068f8:	f003 0303 	and.w	r3, r3, #3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d003      	beq.n	8006908 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 fbab 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 8006906:	e005      	b.n	8006914 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fb9d 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fbae 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	f003 0310 	and.w	r3, r3, #16
 8006920:	2b00      	cmp	r3, #0
 8006922:	d020      	beq.n	8006966 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f003 0310 	and.w	r3, r3, #16
 800692a:	2b00      	cmp	r3, #0
 800692c:	d01b      	beq.n	8006966 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f06f 0210 	mvn.w	r2, #16
 8006936:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2208      	movs	r2, #8
 800693c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	69db      	ldr	r3, [r3, #28]
 8006944:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006948:	2b00      	cmp	r3, #0
 800694a:	d003      	beq.n	8006954 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 fb85 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 8006952:	e005      	b.n	8006960 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 fb77 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fb88 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	f003 0301 	and.w	r3, r3, #1
 800696c:	2b00      	cmp	r3, #0
 800696e:	d00c      	beq.n	800698a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f003 0301 	and.w	r3, r3, #1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d007      	beq.n	800698a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f06f 0201 	mvn.w	r2, #1
 8006982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7fb fa8f 	bl	8001ea8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006990:	2b00      	cmp	r3, #0
 8006992:	d104      	bne.n	800699e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00c      	beq.n	80069b8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d007      	beq.n	80069b8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80069b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f001 fb30 	bl	8008018 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00c      	beq.n	80069dc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d007      	beq.n	80069dc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80069d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f001 fb28 	bl	800802c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00c      	beq.n	8006a00 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d007      	beq.n	8006a00 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 fb42 	bl	8007084 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	f003 0320 	and.w	r3, r3, #32
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00c      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f003 0320 	and.w	r3, r3, #32
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d007      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f06f 0220 	mvn.w	r2, #32
 8006a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f001 faf0 	bl	8008004 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00c      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d007      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f001 fafc 	bl	8008040 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00c      	beq.n	8006a6c <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d007      	beq.n	8006a6c <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f001 faf4 	bl	8008054 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00c      	beq.n	8006a90 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d007      	beq.n	8006a90 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f001 faec 	bl	8008068 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00c      	beq.n	8006ab4 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d007      	beq.n	8006ab4 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f001 fae4 	bl	800807c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ab4:	bf00      	nop
 8006ab6:	3710      	adds	r7, #16
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d101      	bne.n	8006ada <HAL_TIM_IC_ConfigChannel+0x1e>
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	e088      	b.n	8006bec <HAL_TIM_IC_ConfigChannel+0x130>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d11b      	bne.n	8006b20 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006af8:	f000 feac 	bl	8007854 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699a      	ldr	r2, [r3, #24]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f022 020c 	bic.w	r2, r2, #12
 8006b0a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6999      	ldr	r1, [r3, #24]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	689a      	ldr	r2, [r3, #8]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	619a      	str	r2, [r3, #24]
 8006b1e:	e060      	b.n	8006be2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2b04      	cmp	r3, #4
 8006b24:	d11c      	bne.n	8006b60 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006b36:	f000 ff30 	bl	800799a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	699a      	ldr	r2, [r3, #24]
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006b48:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6999      	ldr	r1, [r3, #24]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	021a      	lsls	r2, r3, #8
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	619a      	str	r2, [r3, #24]
 8006b5e:	e040      	b.n	8006be2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b08      	cmp	r3, #8
 8006b64:	d11b      	bne.n	8006b9e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006b76:	f000 ff7d 	bl	8007a74 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	69da      	ldr	r2, [r3, #28]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f022 020c 	bic.w	r2, r2, #12
 8006b88:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	69d9      	ldr	r1, [r3, #28]
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	689a      	ldr	r2, [r3, #8]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	430a      	orrs	r2, r1
 8006b9a:	61da      	str	r2, [r3, #28]
 8006b9c:	e021      	b.n	8006be2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b0c      	cmp	r3, #12
 8006ba2:	d11c      	bne.n	8006bde <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006bb4:	f000 ff9a 	bl	8007aec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	69da      	ldr	r2, [r3, #28]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006bc6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	69d9      	ldr	r1, [r3, #28]
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	021a      	lsls	r2, r3, #8
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	61da      	str	r2, [r3, #28]
 8006bdc:	e001      	b.n	8006be2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3718      	adds	r7, #24
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c00:	2300      	movs	r3, #0
 8006c02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d101      	bne.n	8006c12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006c0e:	2302      	movs	r3, #2
 8006c10:	e0ff      	b.n	8006e12 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2b14      	cmp	r3, #20
 8006c1e:	f200 80f0 	bhi.w	8006e02 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006c22:	a201      	add	r2, pc, #4	@ (adr r2, 8006c28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c28:	08006c7d 	.word	0x08006c7d
 8006c2c:	08006e03 	.word	0x08006e03
 8006c30:	08006e03 	.word	0x08006e03
 8006c34:	08006e03 	.word	0x08006e03
 8006c38:	08006cbd 	.word	0x08006cbd
 8006c3c:	08006e03 	.word	0x08006e03
 8006c40:	08006e03 	.word	0x08006e03
 8006c44:	08006e03 	.word	0x08006e03
 8006c48:	08006cff 	.word	0x08006cff
 8006c4c:	08006e03 	.word	0x08006e03
 8006c50:	08006e03 	.word	0x08006e03
 8006c54:	08006e03 	.word	0x08006e03
 8006c58:	08006d3f 	.word	0x08006d3f
 8006c5c:	08006e03 	.word	0x08006e03
 8006c60:	08006e03 	.word	0x08006e03
 8006c64:	08006e03 	.word	0x08006e03
 8006c68:	08006d81 	.word	0x08006d81
 8006c6c:	08006e03 	.word	0x08006e03
 8006c70:	08006e03 	.word	0x08006e03
 8006c74:	08006e03 	.word	0x08006e03
 8006c78:	08006dc1 	.word	0x08006dc1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	4618      	mov	r0, r3
 8006c84:	f000 fabc 	bl	8007200 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	699a      	ldr	r2, [r3, #24]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f042 0208 	orr.w	r2, r2, #8
 8006c96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	699a      	ldr	r2, [r3, #24]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f022 0204 	bic.w	r2, r2, #4
 8006ca6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	6999      	ldr	r1, [r3, #24]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	691a      	ldr	r2, [r3, #16]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	619a      	str	r2, [r3, #24]
      break;
 8006cba:	e0a5      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68b9      	ldr	r1, [r7, #8]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f000 fb36 	bl	8007334 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	699a      	ldr	r2, [r3, #24]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006cd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	699a      	ldr	r2, [r3, #24]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ce6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6999      	ldr	r1, [r3, #24]
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	021a      	lsls	r2, r3, #8
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	619a      	str	r2, [r3, #24]
      break;
 8006cfc:	e084      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68b9      	ldr	r1, [r7, #8]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f000 fba9 	bl	800745c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69da      	ldr	r2, [r3, #28]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f042 0208 	orr.w	r2, r2, #8
 8006d18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	69da      	ldr	r2, [r3, #28]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f022 0204 	bic.w	r2, r2, #4
 8006d28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69d9      	ldr	r1, [r3, #28]
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	691a      	ldr	r2, [r3, #16]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	61da      	str	r2, [r3, #28]
      break;
 8006d3c:	e064      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68b9      	ldr	r1, [r7, #8]
 8006d44:	4618      	mov	r0, r3
 8006d46:	f000 fc1b 	bl	8007580 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	69da      	ldr	r2, [r3, #28]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	69da      	ldr	r2, [r3, #28]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	69d9      	ldr	r1, [r3, #28]
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	021a      	lsls	r2, r3, #8
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	61da      	str	r2, [r3, #28]
      break;
 8006d7e:	e043      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68b9      	ldr	r1, [r7, #8]
 8006d86:	4618      	mov	r0, r3
 8006d88:	f000 fc8e 	bl	80076a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f042 0208 	orr.w	r2, r2, #8
 8006d9a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 0204 	bic.w	r2, r2, #4
 8006daa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	691a      	ldr	r2, [r3, #16]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006dbe:	e023      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68b9      	ldr	r1, [r7, #8]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f000 fcd8 	bl	800777c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	691b      	ldr	r3, [r3, #16]
 8006df6:	021a      	lsls	r2, r3, #8
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	430a      	orrs	r2, r1
 8006dfe:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006e00:	e002      	b.n	8006e08 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	75fb      	strb	r3, [r7, #23]
      break;
 8006e06:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e10:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3718      	adds	r7, #24
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop

08006e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e26:	2300      	movs	r3, #0
 8006e28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d101      	bne.n	8006e38 <HAL_TIM_ConfigClockSource+0x1c>
 8006e34:	2302      	movs	r3, #2
 8006e36:	e0f6      	b.n	8007026 <HAL_TIM_ConfigClockSource+0x20a>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006e56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68ba      	ldr	r2, [r7, #8]
 8006e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a6f      	ldr	r2, [pc, #444]	@ (8007030 <HAL_TIM_ConfigClockSource+0x214>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	f000 80c1 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006e78:	4a6d      	ldr	r2, [pc, #436]	@ (8007030 <HAL_TIM_ConfigClockSource+0x214>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	f200 80c6 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006e80:	4a6c      	ldr	r2, [pc, #432]	@ (8007034 <HAL_TIM_ConfigClockSource+0x218>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	f000 80b9 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006e88:	4a6a      	ldr	r2, [pc, #424]	@ (8007034 <HAL_TIM_ConfigClockSource+0x218>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	f200 80be 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006e90:	4a69      	ldr	r2, [pc, #420]	@ (8007038 <HAL_TIM_ConfigClockSource+0x21c>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	f000 80b1 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006e98:	4a67      	ldr	r2, [pc, #412]	@ (8007038 <HAL_TIM_ConfigClockSource+0x21c>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	f200 80b6 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ea0:	4a66      	ldr	r2, [pc, #408]	@ (800703c <HAL_TIM_ConfigClockSource+0x220>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	f000 80a9 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006ea8:	4a64      	ldr	r2, [pc, #400]	@ (800703c <HAL_TIM_ConfigClockSource+0x220>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	f200 80ae 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006eb0:	4a63      	ldr	r2, [pc, #396]	@ (8007040 <HAL_TIM_ConfigClockSource+0x224>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	f000 80a1 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006eb8:	4a61      	ldr	r2, [pc, #388]	@ (8007040 <HAL_TIM_ConfigClockSource+0x224>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	f200 80a6 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ec0:	4a60      	ldr	r2, [pc, #384]	@ (8007044 <HAL_TIM_ConfigClockSource+0x228>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	f000 8099 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006ec8:	4a5e      	ldr	r2, [pc, #376]	@ (8007044 <HAL_TIM_ConfigClockSource+0x228>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	f200 809e 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ed0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006ed4:	f000 8091 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006ed8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006edc:	f200 8096 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ee4:	f000 8089 	beq.w	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006ee8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006eec:	f200 808e 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ef0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ef4:	d03e      	beq.n	8006f74 <HAL_TIM_ConfigClockSource+0x158>
 8006ef6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006efa:	f200 8087 	bhi.w	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f02:	f000 8086 	beq.w	8007012 <HAL_TIM_ConfigClockSource+0x1f6>
 8006f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f0a:	d87f      	bhi.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006f0c:	2b70      	cmp	r3, #112	@ 0x70
 8006f0e:	d01a      	beq.n	8006f46 <HAL_TIM_ConfigClockSource+0x12a>
 8006f10:	2b70      	cmp	r3, #112	@ 0x70
 8006f12:	d87b      	bhi.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006f14:	2b60      	cmp	r3, #96	@ 0x60
 8006f16:	d050      	beq.n	8006fba <HAL_TIM_ConfigClockSource+0x19e>
 8006f18:	2b60      	cmp	r3, #96	@ 0x60
 8006f1a:	d877      	bhi.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006f1c:	2b50      	cmp	r3, #80	@ 0x50
 8006f1e:	d03c      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x17e>
 8006f20:	2b50      	cmp	r3, #80	@ 0x50
 8006f22:	d873      	bhi.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006f24:	2b40      	cmp	r3, #64	@ 0x40
 8006f26:	d058      	beq.n	8006fda <HAL_TIM_ConfigClockSource+0x1be>
 8006f28:	2b40      	cmp	r3, #64	@ 0x40
 8006f2a:	d86f      	bhi.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006f2c:	2b30      	cmp	r3, #48	@ 0x30
 8006f2e:	d064      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006f30:	2b30      	cmp	r3, #48	@ 0x30
 8006f32:	d86b      	bhi.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006f34:	2b20      	cmp	r3, #32
 8006f36:	d060      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006f38:	2b20      	cmp	r3, #32
 8006f3a:	d867      	bhi.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d05c      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006f40:	2b10      	cmp	r3, #16
 8006f42:	d05a      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x1de>
 8006f44:	e062      	b.n	800700c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f56:	f000 fe23 	bl	8007ba0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006f68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68ba      	ldr	r2, [r7, #8]
 8006f70:	609a      	str	r2, [r3, #8]
      break;
 8006f72:	e04f      	b.n	8007014 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f84:	f000 fe0c 	bl	8007ba0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689a      	ldr	r2, [r3, #8]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f96:	609a      	str	r2, [r3, #8]
      break;
 8006f98:	e03c      	b.n	8007014 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	f000 fcc8 	bl	800793c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2150      	movs	r1, #80	@ 0x50
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f000 fdd7 	bl	8007b66 <TIM_ITRx_SetConfig>
      break;
 8006fb8:	e02c      	b.n	8007014 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	f000 fd24 	bl	8007a14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2160      	movs	r1, #96	@ 0x60
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f000 fdc7 	bl	8007b66 <TIM_ITRx_SetConfig>
      break;
 8006fd8:	e01c      	b.n	8007014 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	f000 fca8 	bl	800793c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2140      	movs	r1, #64	@ 0x40
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 fdb7 	bl	8007b66 <TIM_ITRx_SetConfig>
      break;
 8006ff8:	e00c      	b.n	8007014 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4619      	mov	r1, r3
 8007004:	4610      	mov	r0, r2
 8007006:	f000 fdae 	bl	8007b66 <TIM_ITRx_SetConfig>
      break;
 800700a:	e003      	b.n	8007014 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	73fb      	strb	r3, [r7, #15]
      break;
 8007010:	e000      	b.n	8007014 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8007012:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007024:	7bfb      	ldrb	r3, [r7, #15]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	00100070 	.word	0x00100070
 8007034:	00100060 	.word	0x00100060
 8007038:	00100050 	.word	0x00100050
 800703c:	00100040 	.word	0x00100040
 8007040:	00100030 	.word	0x00100030
 8007044:	00100020 	.word	0x00100020

08007048 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a4c      	ldr	r2, [pc, #304]	@ (80071dc <TIM_Base_SetConfig+0x144>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d017      	beq.n	80070e0 <TIM_Base_SetConfig+0x48>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070b6:	d013      	beq.n	80070e0 <TIM_Base_SetConfig+0x48>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a49      	ldr	r2, [pc, #292]	@ (80071e0 <TIM_Base_SetConfig+0x148>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d00f      	beq.n	80070e0 <TIM_Base_SetConfig+0x48>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a48      	ldr	r2, [pc, #288]	@ (80071e4 <TIM_Base_SetConfig+0x14c>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d00b      	beq.n	80070e0 <TIM_Base_SetConfig+0x48>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a47      	ldr	r2, [pc, #284]	@ (80071e8 <TIM_Base_SetConfig+0x150>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d007      	beq.n	80070e0 <TIM_Base_SetConfig+0x48>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a46      	ldr	r2, [pc, #280]	@ (80071ec <TIM_Base_SetConfig+0x154>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d003      	beq.n	80070e0 <TIM_Base_SetConfig+0x48>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a45      	ldr	r2, [pc, #276]	@ (80071f0 <TIM_Base_SetConfig+0x158>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d108      	bne.n	80070f2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4a39      	ldr	r2, [pc, #228]	@ (80071dc <TIM_Base_SetConfig+0x144>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d023      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007100:	d01f      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a36      	ldr	r2, [pc, #216]	@ (80071e0 <TIM_Base_SetConfig+0x148>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d01b      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a35      	ldr	r2, [pc, #212]	@ (80071e4 <TIM_Base_SetConfig+0x14c>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d017      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a34      	ldr	r2, [pc, #208]	@ (80071e8 <TIM_Base_SetConfig+0x150>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d013      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a33      	ldr	r2, [pc, #204]	@ (80071ec <TIM_Base_SetConfig+0x154>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d00f      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a33      	ldr	r2, [pc, #204]	@ (80071f4 <TIM_Base_SetConfig+0x15c>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d00b      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a32      	ldr	r2, [pc, #200]	@ (80071f8 <TIM_Base_SetConfig+0x160>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d007      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a31      	ldr	r2, [pc, #196]	@ (80071fc <TIM_Base_SetConfig+0x164>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d003      	beq.n	8007142 <TIM_Base_SetConfig+0xaa>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a2c      	ldr	r2, [pc, #176]	@ (80071f0 <TIM_Base_SetConfig+0x158>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d108      	bne.n	8007154 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007148:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	68fa      	ldr	r2, [r7, #12]
 8007150:	4313      	orrs	r3, r2
 8007152:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	4313      	orrs	r3, r2
 8007160:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	689a      	ldr	r2, [r3, #8]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a18      	ldr	r2, [pc, #96]	@ (80071dc <TIM_Base_SetConfig+0x144>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d013      	beq.n	80071a8 <TIM_Base_SetConfig+0x110>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a1a      	ldr	r2, [pc, #104]	@ (80071ec <TIM_Base_SetConfig+0x154>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d00f      	beq.n	80071a8 <TIM_Base_SetConfig+0x110>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a1a      	ldr	r2, [pc, #104]	@ (80071f4 <TIM_Base_SetConfig+0x15c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d00b      	beq.n	80071a8 <TIM_Base_SetConfig+0x110>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a19      	ldr	r2, [pc, #100]	@ (80071f8 <TIM_Base_SetConfig+0x160>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d007      	beq.n	80071a8 <TIM_Base_SetConfig+0x110>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a18      	ldr	r2, [pc, #96]	@ (80071fc <TIM_Base_SetConfig+0x164>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d003      	beq.n	80071a8 <TIM_Base_SetConfig+0x110>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a13      	ldr	r2, [pc, #76]	@ (80071f0 <TIM_Base_SetConfig+0x158>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d103      	bne.n	80071b0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	691a      	ldr	r2, [r3, #16]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d105      	bne.n	80071ce <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	f023 0201 	bic.w	r2, r3, #1
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	611a      	str	r2, [r3, #16]
  }
}
 80071ce:	bf00      	nop
 80071d0:	3714      	adds	r7, #20
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	40012c00 	.word	0x40012c00
 80071e0:	40000400 	.word	0x40000400
 80071e4:	40000800 	.word	0x40000800
 80071e8:	40000c00 	.word	0x40000c00
 80071ec:	40013400 	.word	0x40013400
 80071f0:	40015000 	.word	0x40015000
 80071f4:	40014000 	.word	0x40014000
 80071f8:	40014400 	.word	0x40014400
 80071fc:	40014800 	.word	0x40014800

08007200 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007200:	b480      	push	{r7}
 8007202:	b087      	sub	sp, #28
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6a1b      	ldr	r3, [r3, #32]
 800720e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a1b      	ldr	r3, [r3, #32]
 8007214:	f023 0201 	bic.w	r2, r3, #1
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800722e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f023 0303 	bic.w	r3, r3, #3
 800723a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	f023 0302 	bic.w	r3, r3, #2
 800724c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	4313      	orrs	r3, r2
 8007256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a30      	ldr	r2, [pc, #192]	@ (800731c <TIM_OC1_SetConfig+0x11c>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d013      	beq.n	8007288 <TIM_OC1_SetConfig+0x88>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a2f      	ldr	r2, [pc, #188]	@ (8007320 <TIM_OC1_SetConfig+0x120>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d00f      	beq.n	8007288 <TIM_OC1_SetConfig+0x88>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a2e      	ldr	r2, [pc, #184]	@ (8007324 <TIM_OC1_SetConfig+0x124>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d00b      	beq.n	8007288 <TIM_OC1_SetConfig+0x88>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a2d      	ldr	r2, [pc, #180]	@ (8007328 <TIM_OC1_SetConfig+0x128>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d007      	beq.n	8007288 <TIM_OC1_SetConfig+0x88>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a2c      	ldr	r2, [pc, #176]	@ (800732c <TIM_OC1_SetConfig+0x12c>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d003      	beq.n	8007288 <TIM_OC1_SetConfig+0x88>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a2b      	ldr	r2, [pc, #172]	@ (8007330 <TIM_OC1_SetConfig+0x130>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d10c      	bne.n	80072a2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	f023 0308 	bic.w	r3, r3, #8
 800728e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	697a      	ldr	r2, [r7, #20]
 8007296:	4313      	orrs	r3, r2
 8007298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	f023 0304 	bic.w	r3, r3, #4
 80072a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a1d      	ldr	r2, [pc, #116]	@ (800731c <TIM_OC1_SetConfig+0x11c>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d013      	beq.n	80072d2 <TIM_OC1_SetConfig+0xd2>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007320 <TIM_OC1_SetConfig+0x120>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d00f      	beq.n	80072d2 <TIM_OC1_SetConfig+0xd2>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007324 <TIM_OC1_SetConfig+0x124>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d00b      	beq.n	80072d2 <TIM_OC1_SetConfig+0xd2>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a1a      	ldr	r2, [pc, #104]	@ (8007328 <TIM_OC1_SetConfig+0x128>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d007      	beq.n	80072d2 <TIM_OC1_SetConfig+0xd2>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	4a19      	ldr	r2, [pc, #100]	@ (800732c <TIM_OC1_SetConfig+0x12c>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d003      	beq.n	80072d2 <TIM_OC1_SetConfig+0xd2>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	4a18      	ldr	r2, [pc, #96]	@ (8007330 <TIM_OC1_SetConfig+0x130>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d111      	bne.n	80072f6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80072e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	693a      	ldr	r2, [r7, #16]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	693a      	ldr	r2, [r7, #16]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	685a      	ldr	r2, [r3, #4]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	621a      	str	r2, [r3, #32]
}
 8007310:	bf00      	nop
 8007312:	371c      	adds	r7, #28
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr
 800731c:	40012c00 	.word	0x40012c00
 8007320:	40013400 	.word	0x40013400
 8007324:	40014000 	.word	0x40014000
 8007328:	40014400 	.word	0x40014400
 800732c:	40014800 	.word	0x40014800
 8007330:	40015000 	.word	0x40015000

08007334 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007334:	b480      	push	{r7}
 8007336:	b087      	sub	sp, #28
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a1b      	ldr	r3, [r3, #32]
 8007348:	f023 0210 	bic.w	r2, r3, #16
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	699b      	ldr	r3, [r3, #24]
 800735a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007362:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800736e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	021b      	lsls	r3, r3, #8
 8007376:	68fa      	ldr	r2, [r7, #12]
 8007378:	4313      	orrs	r3, r2
 800737a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	f023 0320 	bic.w	r3, r3, #32
 8007382:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	011b      	lsls	r3, r3, #4
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	4313      	orrs	r3, r2
 800738e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a2c      	ldr	r2, [pc, #176]	@ (8007444 <TIM_OC2_SetConfig+0x110>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d007      	beq.n	80073a8 <TIM_OC2_SetConfig+0x74>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a2b      	ldr	r2, [pc, #172]	@ (8007448 <TIM_OC2_SetConfig+0x114>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d003      	beq.n	80073a8 <TIM_OC2_SetConfig+0x74>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a2a      	ldr	r2, [pc, #168]	@ (800744c <TIM_OC2_SetConfig+0x118>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d10d      	bne.n	80073c4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	011b      	lsls	r3, r3, #4
 80073b6:	697a      	ldr	r2, [r7, #20]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a1f      	ldr	r2, [pc, #124]	@ (8007444 <TIM_OC2_SetConfig+0x110>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d013      	beq.n	80073f4 <TIM_OC2_SetConfig+0xc0>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a1e      	ldr	r2, [pc, #120]	@ (8007448 <TIM_OC2_SetConfig+0x114>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d00f      	beq.n	80073f4 <TIM_OC2_SetConfig+0xc0>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a1e      	ldr	r2, [pc, #120]	@ (8007450 <TIM_OC2_SetConfig+0x11c>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d00b      	beq.n	80073f4 <TIM_OC2_SetConfig+0xc0>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a1d      	ldr	r2, [pc, #116]	@ (8007454 <TIM_OC2_SetConfig+0x120>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d007      	beq.n	80073f4 <TIM_OC2_SetConfig+0xc0>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a1c      	ldr	r2, [pc, #112]	@ (8007458 <TIM_OC2_SetConfig+0x124>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d003      	beq.n	80073f4 <TIM_OC2_SetConfig+0xc0>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a17      	ldr	r2, [pc, #92]	@ (800744c <TIM_OC2_SetConfig+0x118>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d113      	bne.n	800741c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80073fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007402:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	693a      	ldr	r2, [r7, #16]
 800740c:	4313      	orrs	r3, r2
 800740e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	693a      	ldr	r2, [r7, #16]
 8007418:	4313      	orrs	r3, r2
 800741a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	621a      	str	r2, [r3, #32]
}
 8007436:	bf00      	nop
 8007438:	371c      	adds	r7, #28
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	40012c00 	.word	0x40012c00
 8007448:	40013400 	.word	0x40013400
 800744c:	40015000 	.word	0x40015000
 8007450:	40014000 	.word	0x40014000
 8007454:	40014400 	.word	0x40014400
 8007458:	40014800 	.word	0x40014800

0800745c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800745c:	b480      	push	{r7}
 800745e:	b087      	sub	sp, #28
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	69db      	ldr	r3, [r3, #28]
 8007482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800748a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800748e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f023 0303 	bic.w	r3, r3, #3
 8007496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	4313      	orrs	r3, r2
 80074a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	021b      	lsls	r3, r3, #8
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a2b      	ldr	r2, [pc, #172]	@ (8007568 <TIM_OC3_SetConfig+0x10c>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d007      	beq.n	80074ce <TIM_OC3_SetConfig+0x72>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a2a      	ldr	r2, [pc, #168]	@ (800756c <TIM_OC3_SetConfig+0x110>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d003      	beq.n	80074ce <TIM_OC3_SetConfig+0x72>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a29      	ldr	r2, [pc, #164]	@ (8007570 <TIM_OC3_SetConfig+0x114>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d10d      	bne.n	80074ea <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80074d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	021b      	lsls	r3, r3, #8
 80074dc:	697a      	ldr	r2, [r7, #20]
 80074de:	4313      	orrs	r3, r2
 80074e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80074e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a1e      	ldr	r2, [pc, #120]	@ (8007568 <TIM_OC3_SetConfig+0x10c>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d013      	beq.n	800751a <TIM_OC3_SetConfig+0xbe>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a1d      	ldr	r2, [pc, #116]	@ (800756c <TIM_OC3_SetConfig+0x110>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d00f      	beq.n	800751a <TIM_OC3_SetConfig+0xbe>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007574 <TIM_OC3_SetConfig+0x118>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d00b      	beq.n	800751a <TIM_OC3_SetConfig+0xbe>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a1c      	ldr	r2, [pc, #112]	@ (8007578 <TIM_OC3_SetConfig+0x11c>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d007      	beq.n	800751a <TIM_OC3_SetConfig+0xbe>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a1b      	ldr	r2, [pc, #108]	@ (800757c <TIM_OC3_SetConfig+0x120>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d003      	beq.n	800751a <TIM_OC3_SetConfig+0xbe>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a16      	ldr	r2, [pc, #88]	@ (8007570 <TIM_OC3_SetConfig+0x114>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d113      	bne.n	8007542 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	011b      	lsls	r3, r3, #4
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	4313      	orrs	r3, r2
 8007534:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	4313      	orrs	r3, r2
 8007540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	693a      	ldr	r2, [r7, #16]
 8007546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	621a      	str	r2, [r3, #32]
}
 800755c:	bf00      	nop
 800755e:	371c      	adds	r7, #28
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr
 8007568:	40012c00 	.word	0x40012c00
 800756c:	40013400 	.word	0x40013400
 8007570:	40015000 	.word	0x40015000
 8007574:	40014000 	.word	0x40014000
 8007578:	40014400 	.word	0x40014400
 800757c:	40014800 	.word	0x40014800

08007580 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a1b      	ldr	r3, [r3, #32]
 8007594:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80075ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	031b      	lsls	r3, r3, #12
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	4313      	orrs	r3, r2
 80075da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a2c      	ldr	r2, [pc, #176]	@ (8007690 <TIM_OC4_SetConfig+0x110>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d007      	beq.n	80075f4 <TIM_OC4_SetConfig+0x74>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a2b      	ldr	r2, [pc, #172]	@ (8007694 <TIM_OC4_SetConfig+0x114>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d003      	beq.n	80075f4 <TIM_OC4_SetConfig+0x74>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a2a      	ldr	r2, [pc, #168]	@ (8007698 <TIM_OC4_SetConfig+0x118>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d10d      	bne.n	8007610 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80075fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	031b      	lsls	r3, r3, #12
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	4313      	orrs	r3, r2
 8007606:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800760e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a1f      	ldr	r2, [pc, #124]	@ (8007690 <TIM_OC4_SetConfig+0x110>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d013      	beq.n	8007640 <TIM_OC4_SetConfig+0xc0>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a1e      	ldr	r2, [pc, #120]	@ (8007694 <TIM_OC4_SetConfig+0x114>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d00f      	beq.n	8007640 <TIM_OC4_SetConfig+0xc0>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a1e      	ldr	r2, [pc, #120]	@ (800769c <TIM_OC4_SetConfig+0x11c>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d00b      	beq.n	8007640 <TIM_OC4_SetConfig+0xc0>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4a1d      	ldr	r2, [pc, #116]	@ (80076a0 <TIM_OC4_SetConfig+0x120>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d007      	beq.n	8007640 <TIM_OC4_SetConfig+0xc0>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a1c      	ldr	r2, [pc, #112]	@ (80076a4 <TIM_OC4_SetConfig+0x124>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d003      	beq.n	8007640 <TIM_OC4_SetConfig+0xc0>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a17      	ldr	r2, [pc, #92]	@ (8007698 <TIM_OC4_SetConfig+0x118>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d113      	bne.n	8007668 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007646:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800764e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	695b      	ldr	r3, [r3, #20]
 8007654:	019b      	lsls	r3, r3, #6
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	4313      	orrs	r3, r2
 800765a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	019b      	lsls	r3, r3, #6
 8007662:	693a      	ldr	r2, [r7, #16]
 8007664:	4313      	orrs	r3, r2
 8007666:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	697a      	ldr	r2, [r7, #20]
 8007680:	621a      	str	r2, [r3, #32]
}
 8007682:	bf00      	nop
 8007684:	371c      	adds	r7, #28
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	40012c00 	.word	0x40012c00
 8007694:	40013400 	.word	0x40013400
 8007698:	40015000 	.word	0x40015000
 800769c:	40014000 	.word	0x40014000
 80076a0:	40014400 	.word	0x40014400
 80076a4:	40014800 	.word	0x40014800

080076a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b087      	sub	sp, #28
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6a1b      	ldr	r3, [r3, #32]
 80076b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a1b      	ldr	r3, [r3, #32]
 80076bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80076ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	041b      	lsls	r3, r3, #16
 80076f4:	693a      	ldr	r2, [r7, #16]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a19      	ldr	r2, [pc, #100]	@ (8007764 <TIM_OC5_SetConfig+0xbc>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d013      	beq.n	800772a <TIM_OC5_SetConfig+0x82>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a18      	ldr	r2, [pc, #96]	@ (8007768 <TIM_OC5_SetConfig+0xc0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d00f      	beq.n	800772a <TIM_OC5_SetConfig+0x82>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a17      	ldr	r2, [pc, #92]	@ (800776c <TIM_OC5_SetConfig+0xc4>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d00b      	beq.n	800772a <TIM_OC5_SetConfig+0x82>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a16      	ldr	r2, [pc, #88]	@ (8007770 <TIM_OC5_SetConfig+0xc8>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d007      	beq.n	800772a <TIM_OC5_SetConfig+0x82>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a15      	ldr	r2, [pc, #84]	@ (8007774 <TIM_OC5_SetConfig+0xcc>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d003      	beq.n	800772a <TIM_OC5_SetConfig+0x82>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a14      	ldr	r2, [pc, #80]	@ (8007778 <TIM_OC5_SetConfig+0xd0>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d109      	bne.n	800773e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007730:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	021b      	lsls	r3, r3, #8
 8007738:	697a      	ldr	r2, [r7, #20]
 800773a:	4313      	orrs	r3, r2
 800773c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	685a      	ldr	r2, [r3, #4]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	693a      	ldr	r2, [r7, #16]
 8007756:	621a      	str	r2, [r3, #32]
}
 8007758:	bf00      	nop
 800775a:	371c      	adds	r7, #28
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr
 8007764:	40012c00 	.word	0x40012c00
 8007768:	40013400 	.word	0x40013400
 800776c:	40014000 	.word	0x40014000
 8007770:	40014400 	.word	0x40014400
 8007774:	40014800 	.word	0x40014800
 8007778:	40015000 	.word	0x40015000

0800777c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800777c:	b480      	push	{r7}
 800777e:	b087      	sub	sp, #28
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a1b      	ldr	r3, [r3, #32]
 8007790:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	021b      	lsls	r3, r3, #8
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80077c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	051b      	lsls	r3, r3, #20
 80077ca:	693a      	ldr	r2, [r7, #16]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a1a      	ldr	r2, [pc, #104]	@ (800783c <TIM_OC6_SetConfig+0xc0>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d013      	beq.n	8007800 <TIM_OC6_SetConfig+0x84>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a19      	ldr	r2, [pc, #100]	@ (8007840 <TIM_OC6_SetConfig+0xc4>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d00f      	beq.n	8007800 <TIM_OC6_SetConfig+0x84>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a18      	ldr	r2, [pc, #96]	@ (8007844 <TIM_OC6_SetConfig+0xc8>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d00b      	beq.n	8007800 <TIM_OC6_SetConfig+0x84>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a17      	ldr	r2, [pc, #92]	@ (8007848 <TIM_OC6_SetConfig+0xcc>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d007      	beq.n	8007800 <TIM_OC6_SetConfig+0x84>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a16      	ldr	r2, [pc, #88]	@ (800784c <TIM_OC6_SetConfig+0xd0>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d003      	beq.n	8007800 <TIM_OC6_SetConfig+0x84>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a15      	ldr	r2, [pc, #84]	@ (8007850 <TIM_OC6_SetConfig+0xd4>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d109      	bne.n	8007814 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007806:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	695b      	ldr	r3, [r3, #20]
 800780c:	029b      	lsls	r3, r3, #10
 800780e:	697a      	ldr	r2, [r7, #20]
 8007810:	4313      	orrs	r3, r2
 8007812:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	685a      	ldr	r2, [r3, #4]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	693a      	ldr	r2, [r7, #16]
 800782c:	621a      	str	r2, [r3, #32]
}
 800782e:	bf00      	nop
 8007830:	371c      	adds	r7, #28
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	40012c00 	.word	0x40012c00
 8007840:	40013400 	.word	0x40013400
 8007844:	40014000 	.word	0x40014000
 8007848:	40014400 	.word	0x40014400
 800784c:	40014800 	.word	0x40014800
 8007850:	40015000 	.word	0x40015000

08007854 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007854:	b480      	push	{r7}
 8007856:	b087      	sub	sp, #28
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	607a      	str	r2, [r7, #4]
 8007860:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6a1b      	ldr	r3, [r3, #32]
 800786c:	f023 0201 	bic.w	r2, r3, #1
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	4a28      	ldr	r2, [pc, #160]	@ (8007920 <TIM_TI1_SetConfig+0xcc>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d01b      	beq.n	80078ba <TIM_TI1_SetConfig+0x66>
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007888:	d017      	beq.n	80078ba <TIM_TI1_SetConfig+0x66>
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	4a25      	ldr	r2, [pc, #148]	@ (8007924 <TIM_TI1_SetConfig+0xd0>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d013      	beq.n	80078ba <TIM_TI1_SetConfig+0x66>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	4a24      	ldr	r2, [pc, #144]	@ (8007928 <TIM_TI1_SetConfig+0xd4>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d00f      	beq.n	80078ba <TIM_TI1_SetConfig+0x66>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	4a23      	ldr	r2, [pc, #140]	@ (800792c <TIM_TI1_SetConfig+0xd8>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d00b      	beq.n	80078ba <TIM_TI1_SetConfig+0x66>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	4a22      	ldr	r2, [pc, #136]	@ (8007930 <TIM_TI1_SetConfig+0xdc>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d007      	beq.n	80078ba <TIM_TI1_SetConfig+0x66>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	4a21      	ldr	r2, [pc, #132]	@ (8007934 <TIM_TI1_SetConfig+0xe0>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d003      	beq.n	80078ba <TIM_TI1_SetConfig+0x66>
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4a20      	ldr	r2, [pc, #128]	@ (8007938 <TIM_TI1_SetConfig+0xe4>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d101      	bne.n	80078be <TIM_TI1_SetConfig+0x6a>
 80078ba:	2301      	movs	r3, #1
 80078bc:	e000      	b.n	80078c0 <TIM_TI1_SetConfig+0x6c>
 80078be:	2300      	movs	r3, #0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d008      	beq.n	80078d6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	f023 0303 	bic.w	r3, r3, #3
 80078ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	617b      	str	r3, [r7, #20]
 80078d4:	e003      	b.n	80078de <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f043 0301 	orr.w	r3, r3, #1
 80078dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80078e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	011b      	lsls	r3, r3, #4
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	f023 030a 	bic.w	r3, r3, #10
 80078f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	f003 030a 	and.w	r3, r3, #10
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	697a      	ldr	r2, [r7, #20]
 800790a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	693a      	ldr	r2, [r7, #16]
 8007910:	621a      	str	r2, [r3, #32]
}
 8007912:	bf00      	nop
 8007914:	371c      	adds	r7, #28
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop
 8007920:	40012c00 	.word	0x40012c00
 8007924:	40000400 	.word	0x40000400
 8007928:	40000800 	.word	0x40000800
 800792c:	40000c00 	.word	0x40000c00
 8007930:	40013400 	.word	0x40013400
 8007934:	40014000 	.word	0x40014000
 8007938:	40015000 	.word	0x40015000

0800793c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800793c:	b480      	push	{r7}
 800793e:	b087      	sub	sp, #28
 8007940:	af00      	add	r7, sp, #0
 8007942:	60f8      	str	r0, [r7, #12]
 8007944:	60b9      	str	r1, [r7, #8]
 8007946:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6a1b      	ldr	r3, [r3, #32]
 800794c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6a1b      	ldr	r3, [r3, #32]
 8007952:	f023 0201 	bic.w	r2, r3, #1
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	699b      	ldr	r3, [r3, #24]
 800795e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007966:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	011b      	lsls	r3, r3, #4
 800796c:	693a      	ldr	r2, [r7, #16]
 800796e:	4313      	orrs	r3, r2
 8007970:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	f023 030a 	bic.w	r3, r3, #10
 8007978:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	4313      	orrs	r3, r2
 8007980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	697a      	ldr	r2, [r7, #20]
 800798c:	621a      	str	r2, [r3, #32]
}
 800798e:	bf00      	nop
 8007990:	371c      	adds	r7, #28
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800799a:	b480      	push	{r7}
 800799c:	b087      	sub	sp, #28
 800799e:	af00      	add	r7, sp, #0
 80079a0:	60f8      	str	r0, [r7, #12]
 80079a2:	60b9      	str	r1, [r7, #8]
 80079a4:	607a      	str	r2, [r7, #4]
 80079a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6a1b      	ldr	r3, [r3, #32]
 80079ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	f023 0210 	bic.w	r2, r3, #16
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	021b      	lsls	r3, r3, #8
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80079d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	031b      	lsls	r3, r3, #12
 80079de:	b29b      	uxth	r3, r3
 80079e0:	693a      	ldr	r2, [r7, #16]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80079ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	011b      	lsls	r3, r3, #4
 80079f2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	693a      	ldr	r2, [r7, #16]
 8007a00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	621a      	str	r2, [r3, #32]
}
 8007a08:	bf00      	nop
 8007a0a:	371c      	adds	r7, #28
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr

08007a14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b087      	sub	sp, #28
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	60b9      	str	r1, [r7, #8]
 8007a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6a1b      	ldr	r3, [r3, #32]
 8007a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6a1b      	ldr	r3, [r3, #32]
 8007a2a:	f023 0210 	bic.w	r2, r3, #16
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	699b      	ldr	r3, [r3, #24]
 8007a36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	031b      	lsls	r3, r3, #12
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	697a      	ldr	r2, [r7, #20]
 8007a66:	621a      	str	r2, [r3, #32]
}
 8007a68:	bf00      	nop
 8007a6a:	371c      	adds	r7, #28
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b087      	sub	sp, #28
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
 8007a80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6a1b      	ldr	r3, [r3, #32]
 8007a86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	f023 0303 	bic.w	r3, r3, #3
 8007aa0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ab0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	011b      	lsls	r3, r3, #4
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	693a      	ldr	r2, [r7, #16]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007ac4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	021b      	lsls	r3, r3, #8
 8007aca:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007ace:	697a      	ldr	r2, [r7, #20]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	621a      	str	r2, [r3, #32]
}
 8007ae0:	bf00      	nop
 8007ae2:	371c      	adds	r7, #28
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b087      	sub	sp, #28
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
 8007af8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	69db      	ldr	r3, [r3, #28]
 8007b10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b18:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	021b      	lsls	r3, r3, #8
 8007b1e:	693a      	ldr	r2, [r7, #16]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b2a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	031b      	lsls	r3, r3, #12
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	693a      	ldr	r2, [r7, #16]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007b3e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	031b      	lsls	r3, r3, #12
 8007b44:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	621a      	str	r2, [r3, #32]
}
 8007b5a:	bf00      	nop
 8007b5c:	371c      	adds	r7, #28
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr

08007b66 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b66:	b480      	push	{r7}
 8007b68:	b085      	sub	sp, #20
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
 8007b6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	f043 0307 	orr.w	r3, r3, #7
 8007b8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	68fa      	ldr	r2, [r7, #12]
 8007b92:	609a      	str	r2, [r3, #8]
}
 8007b94:	bf00      	nop
 8007b96:	3714      	adds	r7, #20
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
 8007bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	021a      	lsls	r2, r3, #8
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	431a      	orrs	r2, r3
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	697a      	ldr	r2, [r7, #20]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	609a      	str	r2, [r3, #8]
}
 8007bd4:	bf00      	nop
 8007bd6:	371c      	adds	r7, #28
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b087      	sub	sp, #28
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f003 031f 	and.w	r3, r3, #31
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6a1a      	ldr	r2, [r3, #32]
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	43db      	mvns	r3, r3
 8007c02:	401a      	ands	r2, r3
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	6a1a      	ldr	r2, [r3, #32]
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	f003 031f 	and.w	r3, r3, #31
 8007c12:	6879      	ldr	r1, [r7, #4]
 8007c14:	fa01 f303 	lsl.w	r3, r1, r3
 8007c18:	431a      	orrs	r2, r3
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	621a      	str	r2, [r3, #32]
}
 8007c1e:	bf00      	nop
 8007c20:	371c      	adds	r7, #28
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
	...

08007c2c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d109      	bne.n	8007c50 <HAL_TIMEx_PWMN_Start+0x24>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	bf14      	ite	ne
 8007c48:	2301      	movne	r3, #1
 8007c4a:	2300      	moveq	r3, #0
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	e022      	b.n	8007c96 <HAL_TIMEx_PWMN_Start+0x6a>
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	2b04      	cmp	r3, #4
 8007c54:	d109      	bne.n	8007c6a <HAL_TIMEx_PWMN_Start+0x3e>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	bf14      	ite	ne
 8007c62:	2301      	movne	r3, #1
 8007c64:	2300      	moveq	r3, #0
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	e015      	b.n	8007c96 <HAL_TIMEx_PWMN_Start+0x6a>
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	2b08      	cmp	r3, #8
 8007c6e:	d109      	bne.n	8007c84 <HAL_TIMEx_PWMN_Start+0x58>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	bf14      	ite	ne
 8007c7c:	2301      	movne	r3, #1
 8007c7e:	2300      	moveq	r3, #0
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	e008      	b.n	8007c96 <HAL_TIMEx_PWMN_Start+0x6a>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007c8a:	b2db      	uxtb	r3, r3
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	bf14      	ite	ne
 8007c90:	2301      	movne	r3, #1
 8007c92:	2300      	moveq	r3, #0
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d001      	beq.n	8007c9e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e073      	b.n	8007d86 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d104      	bne.n	8007cae <HAL_TIMEx_PWMN_Start+0x82>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cac:	e013      	b.n	8007cd6 <HAL_TIMEx_PWMN_Start+0xaa>
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b04      	cmp	r3, #4
 8007cb2:	d104      	bne.n	8007cbe <HAL_TIMEx_PWMN_Start+0x92>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007cbc:	e00b      	b.n	8007cd6 <HAL_TIMEx_PWMN_Start+0xaa>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b08      	cmp	r3, #8
 8007cc2:	d104      	bne.n	8007cce <HAL_TIMEx_PWMN_Start+0xa2>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ccc:	e003      	b.n	8007cd6 <HAL_TIMEx_PWMN_Start+0xaa>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2202      	movs	r2, #2
 8007cd2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2204      	movs	r2, #4
 8007cdc:	6839      	ldr	r1, [r7, #0]
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f000 f9d6 	bl	8008090 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007cf2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a25      	ldr	r2, [pc, #148]	@ (8007d90 <HAL_TIMEx_PWMN_Start+0x164>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d022      	beq.n	8007d44 <HAL_TIMEx_PWMN_Start+0x118>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d06:	d01d      	beq.n	8007d44 <HAL_TIMEx_PWMN_Start+0x118>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a21      	ldr	r2, [pc, #132]	@ (8007d94 <HAL_TIMEx_PWMN_Start+0x168>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d018      	beq.n	8007d44 <HAL_TIMEx_PWMN_Start+0x118>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a20      	ldr	r2, [pc, #128]	@ (8007d98 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d013      	beq.n	8007d44 <HAL_TIMEx_PWMN_Start+0x118>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a1e      	ldr	r2, [pc, #120]	@ (8007d9c <HAL_TIMEx_PWMN_Start+0x170>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d00e      	beq.n	8007d44 <HAL_TIMEx_PWMN_Start+0x118>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a1d      	ldr	r2, [pc, #116]	@ (8007da0 <HAL_TIMEx_PWMN_Start+0x174>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d009      	beq.n	8007d44 <HAL_TIMEx_PWMN_Start+0x118>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a1b      	ldr	r2, [pc, #108]	@ (8007da4 <HAL_TIMEx_PWMN_Start+0x178>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d004      	beq.n	8007d44 <HAL_TIMEx_PWMN_Start+0x118>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a1a      	ldr	r2, [pc, #104]	@ (8007da8 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d115      	bne.n	8007d70 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	689a      	ldr	r2, [r3, #8]
 8007d4a:	4b18      	ldr	r3, [pc, #96]	@ (8007dac <HAL_TIMEx_PWMN_Start+0x180>)
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2b06      	cmp	r3, #6
 8007d54:	d015      	beq.n	8007d82 <HAL_TIMEx_PWMN_Start+0x156>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d5c:	d011      	beq.n	8007d82 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f042 0201 	orr.w	r2, r2, #1
 8007d6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d6e:	e008      	b.n	8007d82 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f042 0201 	orr.w	r2, r2, #1
 8007d7e:	601a      	str	r2, [r3, #0]
 8007d80:	e000      	b.n	8007d84 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	40012c00 	.word	0x40012c00
 8007d94:	40000400 	.word	0x40000400
 8007d98:	40000800 	.word	0x40000800
 8007d9c:	40000c00 	.word	0x40000c00
 8007da0:	40013400 	.word	0x40013400
 8007da4:	40014000 	.word	0x40014000
 8007da8:	40015000 	.word	0x40015000
 8007dac:	00010007 	.word	0x00010007

08007db0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d101      	bne.n	8007dc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007dc4:	2302      	movs	r3, #2
 8007dc6:	e074      	b.n	8007eb2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a34      	ldr	r2, [pc, #208]	@ (8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d009      	beq.n	8007e06 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a33      	ldr	r2, [pc, #204]	@ (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d004      	beq.n	8007e06 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a31      	ldr	r2, [pc, #196]	@ (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d108      	bne.n	8007e18 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007e0c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	4313      	orrs	r3, r2
 8007e16:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68fa      	ldr	r2, [r7, #12]
 8007e34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a21      	ldr	r2, [pc, #132]	@ (8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d022      	beq.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e48:	d01d      	beq.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a1f      	ldr	r2, [pc, #124]	@ (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d018      	beq.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a1d      	ldr	r2, [pc, #116]	@ (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d013      	beq.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a1c      	ldr	r2, [pc, #112]	@ (8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d00e      	beq.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a15      	ldr	r2, [pc, #84]	@ (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d009      	beq.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a18      	ldr	r2, [pc, #96]	@ (8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d004      	beq.n	8007e86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a11      	ldr	r2, [pc, #68]	@ (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d10c      	bne.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	68ba      	ldr	r2, [r7, #8]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3714      	adds	r7, #20
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	40012c00 	.word	0x40012c00
 8007ec4:	40013400 	.word	0x40013400
 8007ec8:	40015000 	.word	0x40015000
 8007ecc:	40000400 	.word	0x40000400
 8007ed0:	40000800 	.word	0x40000800
 8007ed4:	40000c00 	.word	0x40000c00
 8007ed8:	40014000 	.word	0x40014000

08007edc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d101      	bne.n	8007ef8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	e078      	b.n	8007fea <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	041b      	lsls	r3, r3, #16
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	69db      	ldr	r3, [r3, #28]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a1c      	ldr	r2, [pc, #112]	@ (8007ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d009      	beq.n	8007f9e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a1b      	ldr	r2, [pc, #108]	@ (8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d004      	beq.n	8007f9e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a19      	ldr	r2, [pc, #100]	@ (8008000 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d11c      	bne.n	8007fd8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa8:	051b      	lsls	r3, r3, #20
 8007faa:	4313      	orrs	r3, r2
 8007fac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	6a1b      	ldr	r3, [r3, #32]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3714      	adds	r7, #20
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	40012c00 	.word	0x40012c00
 8007ffc:	40013400 	.word	0x40013400
 8008000:	40015000 	.word	0x40015000

08008004 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008034:	bf00      	nop
 8008036:	370c      	adds	r7, #12
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800805c:	bf00      	nop
 800805e:	370c      	adds	r7, #12
 8008060:	46bd      	mov	sp, r7
 8008062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008066:	4770      	bx	lr

08008068 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008070:	bf00      	nop
 8008072:	370c      	adds	r7, #12
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008084:	bf00      	nop
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f003 030f 	and.w	r3, r3, #15
 80080a2:	2204      	movs	r2, #4
 80080a4:	fa02 f303 	lsl.w	r3, r2, r3
 80080a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6a1a      	ldr	r2, [r3, #32]
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	43db      	mvns	r3, r3
 80080b2:	401a      	ands	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6a1a      	ldr	r2, [r3, #32]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	f003 030f 	and.w	r3, r3, #15
 80080c2:	6879      	ldr	r1, [r7, #4]
 80080c4:	fa01 f303 	lsl.w	r3, r1, r3
 80080c8:	431a      	orrs	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	621a      	str	r2, [r3, #32]
}
 80080ce:	bf00      	nop
 80080d0:	371c      	adds	r7, #28
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr

080080da <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b082      	sub	sp, #8
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e042      	b.n	8008172 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d106      	bne.n	8008104 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f83b 	bl	800817a <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2224      	movs	r2, #36	@ 0x24
 8008108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f022 0201 	bic.w	r2, r2, #1
 800811a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008120:	2b00      	cmp	r3, #0
 8008122:	d002      	beq.n	800812a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fb2f 	bl	8008788 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 f830 	bl	8008190 <UART_SetConfig>
 8008130:	4603      	mov	r3, r0
 8008132:	2b01      	cmp	r3, #1
 8008134:	d101      	bne.n	800813a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e01b      	b.n	8008172 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	685a      	ldr	r2, [r3, #4]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008148:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	689a      	ldr	r2, [r3, #8]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008158:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f042 0201 	orr.w	r2, r2, #1
 8008168:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 fbae 	bl	80088cc <UART_CheckIdleState>
 8008170:	4603      	mov	r3, r0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800817a:	b480      	push	{r7}
 800817c:	b083      	sub	sp, #12
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008182:	bf00      	nop
 8008184:	370c      	adds	r7, #12
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
	...

08008190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008194:	b08c      	sub	sp, #48	@ 0x30
 8008196:	af00      	add	r7, sp, #0
 8008198:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800819a:	2300      	movs	r3, #0
 800819c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	689a      	ldr	r2, [r3, #8]
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	431a      	orrs	r2, r3
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	431a      	orrs	r2, r3
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	69db      	ldr	r3, [r3, #28]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	4baa      	ldr	r3, [pc, #680]	@ (8008468 <UART_SetConfig+0x2d8>)
 80081c0:	4013      	ands	r3, r2
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	6812      	ldr	r2, [r2, #0]
 80081c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081c8:	430b      	orrs	r3, r1
 80081ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	68da      	ldr	r2, [r3, #12]
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	430a      	orrs	r2, r1
 80081e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	699b      	ldr	r3, [r3, #24]
 80081e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a9f      	ldr	r2, [pc, #636]	@ (800846c <UART_SetConfig+0x2dc>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d004      	beq.n	80081fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	6a1b      	ldr	r3, [r3, #32]
 80081f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081f8:	4313      	orrs	r3, r2
 80081fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008206:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800820a:	697a      	ldr	r2, [r7, #20]
 800820c:	6812      	ldr	r2, [r2, #0]
 800820e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008210:	430b      	orrs	r3, r1
 8008212:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821a:	f023 010f 	bic.w	r1, r3, #15
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	430a      	orrs	r2, r1
 8008228:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a90      	ldr	r2, [pc, #576]	@ (8008470 <UART_SetConfig+0x2e0>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d125      	bne.n	8008280 <UART_SetConfig+0xf0>
 8008234:	4b8f      	ldr	r3, [pc, #572]	@ (8008474 <UART_SetConfig+0x2e4>)
 8008236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800823a:	f003 0303 	and.w	r3, r3, #3
 800823e:	2b03      	cmp	r3, #3
 8008240:	d81a      	bhi.n	8008278 <UART_SetConfig+0xe8>
 8008242:	a201      	add	r2, pc, #4	@ (adr r2, 8008248 <UART_SetConfig+0xb8>)
 8008244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008248:	08008259 	.word	0x08008259
 800824c:	08008269 	.word	0x08008269
 8008250:	08008261 	.word	0x08008261
 8008254:	08008271 	.word	0x08008271
 8008258:	2301      	movs	r3, #1
 800825a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800825e:	e116      	b.n	800848e <UART_SetConfig+0x2fe>
 8008260:	2302      	movs	r3, #2
 8008262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008266:	e112      	b.n	800848e <UART_SetConfig+0x2fe>
 8008268:	2304      	movs	r3, #4
 800826a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800826e:	e10e      	b.n	800848e <UART_SetConfig+0x2fe>
 8008270:	2308      	movs	r3, #8
 8008272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008276:	e10a      	b.n	800848e <UART_SetConfig+0x2fe>
 8008278:	2310      	movs	r3, #16
 800827a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800827e:	e106      	b.n	800848e <UART_SetConfig+0x2fe>
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a7c      	ldr	r2, [pc, #496]	@ (8008478 <UART_SetConfig+0x2e8>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d138      	bne.n	80082fc <UART_SetConfig+0x16c>
 800828a:	4b7a      	ldr	r3, [pc, #488]	@ (8008474 <UART_SetConfig+0x2e4>)
 800828c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008290:	f003 030c 	and.w	r3, r3, #12
 8008294:	2b0c      	cmp	r3, #12
 8008296:	d82d      	bhi.n	80082f4 <UART_SetConfig+0x164>
 8008298:	a201      	add	r2, pc, #4	@ (adr r2, 80082a0 <UART_SetConfig+0x110>)
 800829a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800829e:	bf00      	nop
 80082a0:	080082d5 	.word	0x080082d5
 80082a4:	080082f5 	.word	0x080082f5
 80082a8:	080082f5 	.word	0x080082f5
 80082ac:	080082f5 	.word	0x080082f5
 80082b0:	080082e5 	.word	0x080082e5
 80082b4:	080082f5 	.word	0x080082f5
 80082b8:	080082f5 	.word	0x080082f5
 80082bc:	080082f5 	.word	0x080082f5
 80082c0:	080082dd 	.word	0x080082dd
 80082c4:	080082f5 	.word	0x080082f5
 80082c8:	080082f5 	.word	0x080082f5
 80082cc:	080082f5 	.word	0x080082f5
 80082d0:	080082ed 	.word	0x080082ed
 80082d4:	2300      	movs	r3, #0
 80082d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082da:	e0d8      	b.n	800848e <UART_SetConfig+0x2fe>
 80082dc:	2302      	movs	r3, #2
 80082de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e2:	e0d4      	b.n	800848e <UART_SetConfig+0x2fe>
 80082e4:	2304      	movs	r3, #4
 80082e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ea:	e0d0      	b.n	800848e <UART_SetConfig+0x2fe>
 80082ec:	2308      	movs	r3, #8
 80082ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f2:	e0cc      	b.n	800848e <UART_SetConfig+0x2fe>
 80082f4:	2310      	movs	r3, #16
 80082f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082fa:	e0c8      	b.n	800848e <UART_SetConfig+0x2fe>
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a5e      	ldr	r2, [pc, #376]	@ (800847c <UART_SetConfig+0x2ec>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d125      	bne.n	8008352 <UART_SetConfig+0x1c2>
 8008306:	4b5b      	ldr	r3, [pc, #364]	@ (8008474 <UART_SetConfig+0x2e4>)
 8008308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800830c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008310:	2b30      	cmp	r3, #48	@ 0x30
 8008312:	d016      	beq.n	8008342 <UART_SetConfig+0x1b2>
 8008314:	2b30      	cmp	r3, #48	@ 0x30
 8008316:	d818      	bhi.n	800834a <UART_SetConfig+0x1ba>
 8008318:	2b20      	cmp	r3, #32
 800831a:	d00a      	beq.n	8008332 <UART_SetConfig+0x1a2>
 800831c:	2b20      	cmp	r3, #32
 800831e:	d814      	bhi.n	800834a <UART_SetConfig+0x1ba>
 8008320:	2b00      	cmp	r3, #0
 8008322:	d002      	beq.n	800832a <UART_SetConfig+0x19a>
 8008324:	2b10      	cmp	r3, #16
 8008326:	d008      	beq.n	800833a <UART_SetConfig+0x1aa>
 8008328:	e00f      	b.n	800834a <UART_SetConfig+0x1ba>
 800832a:	2300      	movs	r3, #0
 800832c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008330:	e0ad      	b.n	800848e <UART_SetConfig+0x2fe>
 8008332:	2302      	movs	r3, #2
 8008334:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008338:	e0a9      	b.n	800848e <UART_SetConfig+0x2fe>
 800833a:	2304      	movs	r3, #4
 800833c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008340:	e0a5      	b.n	800848e <UART_SetConfig+0x2fe>
 8008342:	2308      	movs	r3, #8
 8008344:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008348:	e0a1      	b.n	800848e <UART_SetConfig+0x2fe>
 800834a:	2310      	movs	r3, #16
 800834c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008350:	e09d      	b.n	800848e <UART_SetConfig+0x2fe>
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a4a      	ldr	r2, [pc, #296]	@ (8008480 <UART_SetConfig+0x2f0>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d125      	bne.n	80083a8 <UART_SetConfig+0x218>
 800835c:	4b45      	ldr	r3, [pc, #276]	@ (8008474 <UART_SetConfig+0x2e4>)
 800835e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008362:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008366:	2bc0      	cmp	r3, #192	@ 0xc0
 8008368:	d016      	beq.n	8008398 <UART_SetConfig+0x208>
 800836a:	2bc0      	cmp	r3, #192	@ 0xc0
 800836c:	d818      	bhi.n	80083a0 <UART_SetConfig+0x210>
 800836e:	2b80      	cmp	r3, #128	@ 0x80
 8008370:	d00a      	beq.n	8008388 <UART_SetConfig+0x1f8>
 8008372:	2b80      	cmp	r3, #128	@ 0x80
 8008374:	d814      	bhi.n	80083a0 <UART_SetConfig+0x210>
 8008376:	2b00      	cmp	r3, #0
 8008378:	d002      	beq.n	8008380 <UART_SetConfig+0x1f0>
 800837a:	2b40      	cmp	r3, #64	@ 0x40
 800837c:	d008      	beq.n	8008390 <UART_SetConfig+0x200>
 800837e:	e00f      	b.n	80083a0 <UART_SetConfig+0x210>
 8008380:	2300      	movs	r3, #0
 8008382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008386:	e082      	b.n	800848e <UART_SetConfig+0x2fe>
 8008388:	2302      	movs	r3, #2
 800838a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800838e:	e07e      	b.n	800848e <UART_SetConfig+0x2fe>
 8008390:	2304      	movs	r3, #4
 8008392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008396:	e07a      	b.n	800848e <UART_SetConfig+0x2fe>
 8008398:	2308      	movs	r3, #8
 800839a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800839e:	e076      	b.n	800848e <UART_SetConfig+0x2fe>
 80083a0:	2310      	movs	r3, #16
 80083a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083a6:	e072      	b.n	800848e <UART_SetConfig+0x2fe>
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a35      	ldr	r2, [pc, #212]	@ (8008484 <UART_SetConfig+0x2f4>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d12a      	bne.n	8008408 <UART_SetConfig+0x278>
 80083b2:	4b30      	ldr	r3, [pc, #192]	@ (8008474 <UART_SetConfig+0x2e4>)
 80083b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083c0:	d01a      	beq.n	80083f8 <UART_SetConfig+0x268>
 80083c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083c6:	d81b      	bhi.n	8008400 <UART_SetConfig+0x270>
 80083c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083cc:	d00c      	beq.n	80083e8 <UART_SetConfig+0x258>
 80083ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083d2:	d815      	bhi.n	8008400 <UART_SetConfig+0x270>
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d003      	beq.n	80083e0 <UART_SetConfig+0x250>
 80083d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083dc:	d008      	beq.n	80083f0 <UART_SetConfig+0x260>
 80083de:	e00f      	b.n	8008400 <UART_SetConfig+0x270>
 80083e0:	2300      	movs	r3, #0
 80083e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083e6:	e052      	b.n	800848e <UART_SetConfig+0x2fe>
 80083e8:	2302      	movs	r3, #2
 80083ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ee:	e04e      	b.n	800848e <UART_SetConfig+0x2fe>
 80083f0:	2304      	movs	r3, #4
 80083f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083f6:	e04a      	b.n	800848e <UART_SetConfig+0x2fe>
 80083f8:	2308      	movs	r3, #8
 80083fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083fe:	e046      	b.n	800848e <UART_SetConfig+0x2fe>
 8008400:	2310      	movs	r3, #16
 8008402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008406:	e042      	b.n	800848e <UART_SetConfig+0x2fe>
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a17      	ldr	r2, [pc, #92]	@ (800846c <UART_SetConfig+0x2dc>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d13a      	bne.n	8008488 <UART_SetConfig+0x2f8>
 8008412:	4b18      	ldr	r3, [pc, #96]	@ (8008474 <UART_SetConfig+0x2e4>)
 8008414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008418:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800841c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008420:	d01a      	beq.n	8008458 <UART_SetConfig+0x2c8>
 8008422:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008426:	d81b      	bhi.n	8008460 <UART_SetConfig+0x2d0>
 8008428:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800842c:	d00c      	beq.n	8008448 <UART_SetConfig+0x2b8>
 800842e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008432:	d815      	bhi.n	8008460 <UART_SetConfig+0x2d0>
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <UART_SetConfig+0x2b0>
 8008438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800843c:	d008      	beq.n	8008450 <UART_SetConfig+0x2c0>
 800843e:	e00f      	b.n	8008460 <UART_SetConfig+0x2d0>
 8008440:	2300      	movs	r3, #0
 8008442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008446:	e022      	b.n	800848e <UART_SetConfig+0x2fe>
 8008448:	2302      	movs	r3, #2
 800844a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800844e:	e01e      	b.n	800848e <UART_SetConfig+0x2fe>
 8008450:	2304      	movs	r3, #4
 8008452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008456:	e01a      	b.n	800848e <UART_SetConfig+0x2fe>
 8008458:	2308      	movs	r3, #8
 800845a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800845e:	e016      	b.n	800848e <UART_SetConfig+0x2fe>
 8008460:	2310      	movs	r3, #16
 8008462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008466:	e012      	b.n	800848e <UART_SetConfig+0x2fe>
 8008468:	cfff69f3 	.word	0xcfff69f3
 800846c:	40008000 	.word	0x40008000
 8008470:	40013800 	.word	0x40013800
 8008474:	40021000 	.word	0x40021000
 8008478:	40004400 	.word	0x40004400
 800847c:	40004800 	.word	0x40004800
 8008480:	40004c00 	.word	0x40004c00
 8008484:	40005000 	.word	0x40005000
 8008488:	2310      	movs	r3, #16
 800848a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4aae      	ldr	r2, [pc, #696]	@ (800874c <UART_SetConfig+0x5bc>)
 8008494:	4293      	cmp	r3, r2
 8008496:	f040 8097 	bne.w	80085c8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800849a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800849e:	2b08      	cmp	r3, #8
 80084a0:	d823      	bhi.n	80084ea <UART_SetConfig+0x35a>
 80084a2:	a201      	add	r2, pc, #4	@ (adr r2, 80084a8 <UART_SetConfig+0x318>)
 80084a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a8:	080084cd 	.word	0x080084cd
 80084ac:	080084eb 	.word	0x080084eb
 80084b0:	080084d5 	.word	0x080084d5
 80084b4:	080084eb 	.word	0x080084eb
 80084b8:	080084db 	.word	0x080084db
 80084bc:	080084eb 	.word	0x080084eb
 80084c0:	080084eb 	.word	0x080084eb
 80084c4:	080084eb 	.word	0x080084eb
 80084c8:	080084e3 	.word	0x080084e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084cc:	f7fd fbaa 	bl	8005c24 <HAL_RCC_GetPCLK1Freq>
 80084d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084d2:	e010      	b.n	80084f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084d4:	4b9e      	ldr	r3, [pc, #632]	@ (8008750 <UART_SetConfig+0x5c0>)
 80084d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084d8:	e00d      	b.n	80084f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084da:	f7fd fb35 	bl	8005b48 <HAL_RCC_GetSysClockFreq>
 80084de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084e0:	e009      	b.n	80084f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084e8:	e005      	b.n	80084f6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80084ea:	2300      	movs	r3, #0
 80084ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80084f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 8130 	beq.w	800875e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008502:	4a94      	ldr	r2, [pc, #592]	@ (8008754 <UART_SetConfig+0x5c4>)
 8008504:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008508:	461a      	mov	r2, r3
 800850a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008510:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	4613      	mov	r3, r2
 8008518:	005b      	lsls	r3, r3, #1
 800851a:	4413      	add	r3, r2
 800851c:	69ba      	ldr	r2, [r7, #24]
 800851e:	429a      	cmp	r2, r3
 8008520:	d305      	bcc.n	800852e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008528:	69ba      	ldr	r2, [r7, #24]
 800852a:	429a      	cmp	r2, r3
 800852c:	d903      	bls.n	8008536 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008534:	e113      	b.n	800875e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	2200      	movs	r2, #0
 800853a:	60bb      	str	r3, [r7, #8]
 800853c:	60fa      	str	r2, [r7, #12]
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008542:	4a84      	ldr	r2, [pc, #528]	@ (8008754 <UART_SetConfig+0x5c4>)
 8008544:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008548:	b29b      	uxth	r3, r3
 800854a:	2200      	movs	r2, #0
 800854c:	603b      	str	r3, [r7, #0]
 800854e:	607a      	str	r2, [r7, #4]
 8008550:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008554:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008558:	f7f8 fa80 	bl	8000a5c <__aeabi_uldivmod>
 800855c:	4602      	mov	r2, r0
 800855e:	460b      	mov	r3, r1
 8008560:	4610      	mov	r0, r2
 8008562:	4619      	mov	r1, r3
 8008564:	f04f 0200 	mov.w	r2, #0
 8008568:	f04f 0300 	mov.w	r3, #0
 800856c:	020b      	lsls	r3, r1, #8
 800856e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008572:	0202      	lsls	r2, r0, #8
 8008574:	6979      	ldr	r1, [r7, #20]
 8008576:	6849      	ldr	r1, [r1, #4]
 8008578:	0849      	lsrs	r1, r1, #1
 800857a:	2000      	movs	r0, #0
 800857c:	460c      	mov	r4, r1
 800857e:	4605      	mov	r5, r0
 8008580:	eb12 0804 	adds.w	r8, r2, r4
 8008584:	eb43 0905 	adc.w	r9, r3, r5
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	469a      	mov	sl, r3
 8008590:	4693      	mov	fp, r2
 8008592:	4652      	mov	r2, sl
 8008594:	465b      	mov	r3, fp
 8008596:	4640      	mov	r0, r8
 8008598:	4649      	mov	r1, r9
 800859a:	f7f8 fa5f 	bl	8000a5c <__aeabi_uldivmod>
 800859e:	4602      	mov	r2, r0
 80085a0:	460b      	mov	r3, r1
 80085a2:	4613      	mov	r3, r2
 80085a4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085a6:	6a3b      	ldr	r3, [r7, #32]
 80085a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085ac:	d308      	bcc.n	80085c0 <UART_SetConfig+0x430>
 80085ae:	6a3b      	ldr	r3, [r7, #32]
 80085b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085b4:	d204      	bcs.n	80085c0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6a3a      	ldr	r2, [r7, #32]
 80085bc:	60da      	str	r2, [r3, #12]
 80085be:	e0ce      	b.n	800875e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80085c0:	2301      	movs	r3, #1
 80085c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085c6:	e0ca      	b.n	800875e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	69db      	ldr	r3, [r3, #28]
 80085cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085d0:	d166      	bne.n	80086a0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80085d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085d6:	2b08      	cmp	r3, #8
 80085d8:	d827      	bhi.n	800862a <UART_SetConfig+0x49a>
 80085da:	a201      	add	r2, pc, #4	@ (adr r2, 80085e0 <UART_SetConfig+0x450>)
 80085dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e0:	08008605 	.word	0x08008605
 80085e4:	0800860d 	.word	0x0800860d
 80085e8:	08008615 	.word	0x08008615
 80085ec:	0800862b 	.word	0x0800862b
 80085f0:	0800861b 	.word	0x0800861b
 80085f4:	0800862b 	.word	0x0800862b
 80085f8:	0800862b 	.word	0x0800862b
 80085fc:	0800862b 	.word	0x0800862b
 8008600:	08008623 	.word	0x08008623
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008604:	f7fd fb0e 	bl	8005c24 <HAL_RCC_GetPCLK1Freq>
 8008608:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800860a:	e014      	b.n	8008636 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800860c:	f7fd fb20 	bl	8005c50 <HAL_RCC_GetPCLK2Freq>
 8008610:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008612:	e010      	b.n	8008636 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008614:	4b4e      	ldr	r3, [pc, #312]	@ (8008750 <UART_SetConfig+0x5c0>)
 8008616:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008618:	e00d      	b.n	8008636 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800861a:	f7fd fa95 	bl	8005b48 <HAL_RCC_GetSysClockFreq>
 800861e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008620:	e009      	b.n	8008636 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008622:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008626:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008628:	e005      	b.n	8008636 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800862a:	2300      	movs	r3, #0
 800862c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008634:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008638:	2b00      	cmp	r3, #0
 800863a:	f000 8090 	beq.w	800875e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008642:	4a44      	ldr	r2, [pc, #272]	@ (8008754 <UART_SetConfig+0x5c4>)
 8008644:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008648:	461a      	mov	r2, r3
 800864a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008650:	005a      	lsls	r2, r3, #1
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	085b      	lsrs	r3, r3, #1
 8008658:	441a      	add	r2, r3
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008662:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008664:	6a3b      	ldr	r3, [r7, #32]
 8008666:	2b0f      	cmp	r3, #15
 8008668:	d916      	bls.n	8008698 <UART_SetConfig+0x508>
 800866a:	6a3b      	ldr	r3, [r7, #32]
 800866c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008670:	d212      	bcs.n	8008698 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008672:	6a3b      	ldr	r3, [r7, #32]
 8008674:	b29b      	uxth	r3, r3
 8008676:	f023 030f 	bic.w	r3, r3, #15
 800867a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800867c:	6a3b      	ldr	r3, [r7, #32]
 800867e:	085b      	lsrs	r3, r3, #1
 8008680:	b29b      	uxth	r3, r3
 8008682:	f003 0307 	and.w	r3, r3, #7
 8008686:	b29a      	uxth	r2, r3
 8008688:	8bfb      	ldrh	r3, [r7, #30]
 800868a:	4313      	orrs	r3, r2
 800868c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	8bfa      	ldrh	r2, [r7, #30]
 8008694:	60da      	str	r2, [r3, #12]
 8008696:	e062      	b.n	800875e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800869e:	e05e      	b.n	800875e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80086a4:	2b08      	cmp	r3, #8
 80086a6:	d828      	bhi.n	80086fa <UART_SetConfig+0x56a>
 80086a8:	a201      	add	r2, pc, #4	@ (adr r2, 80086b0 <UART_SetConfig+0x520>)
 80086aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ae:	bf00      	nop
 80086b0:	080086d5 	.word	0x080086d5
 80086b4:	080086dd 	.word	0x080086dd
 80086b8:	080086e5 	.word	0x080086e5
 80086bc:	080086fb 	.word	0x080086fb
 80086c0:	080086eb 	.word	0x080086eb
 80086c4:	080086fb 	.word	0x080086fb
 80086c8:	080086fb 	.word	0x080086fb
 80086cc:	080086fb 	.word	0x080086fb
 80086d0:	080086f3 	.word	0x080086f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086d4:	f7fd faa6 	bl	8005c24 <HAL_RCC_GetPCLK1Freq>
 80086d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086da:	e014      	b.n	8008706 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086dc:	f7fd fab8 	bl	8005c50 <HAL_RCC_GetPCLK2Freq>
 80086e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086e2:	e010      	b.n	8008706 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086e4:	4b1a      	ldr	r3, [pc, #104]	@ (8008750 <UART_SetConfig+0x5c0>)
 80086e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086e8:	e00d      	b.n	8008706 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086ea:	f7fd fa2d 	bl	8005b48 <HAL_RCC_GetSysClockFreq>
 80086ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086f0:	e009      	b.n	8008706 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086f8:	e005      	b.n	8008706 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80086fa:	2300      	movs	r3, #0
 80086fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008704:	bf00      	nop
    }

    if (pclk != 0U)
 8008706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008708:	2b00      	cmp	r3, #0
 800870a:	d028      	beq.n	800875e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008710:	4a10      	ldr	r2, [pc, #64]	@ (8008754 <UART_SetConfig+0x5c4>)
 8008712:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008716:	461a      	mov	r2, r3
 8008718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871a:	fbb3 f2f2 	udiv	r2, r3, r2
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	085b      	lsrs	r3, r3, #1
 8008724:	441a      	add	r2, r3
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	fbb2 f3f3 	udiv	r3, r2, r3
 800872e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008730:	6a3b      	ldr	r3, [r7, #32]
 8008732:	2b0f      	cmp	r3, #15
 8008734:	d910      	bls.n	8008758 <UART_SetConfig+0x5c8>
 8008736:	6a3b      	ldr	r3, [r7, #32]
 8008738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800873c:	d20c      	bcs.n	8008758 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800873e:	6a3b      	ldr	r3, [r7, #32]
 8008740:	b29a      	uxth	r2, r3
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	60da      	str	r2, [r3, #12]
 8008748:	e009      	b.n	800875e <UART_SetConfig+0x5ce>
 800874a:	bf00      	nop
 800874c:	40008000 	.word	0x40008000
 8008750:	00f42400 	.word	0x00f42400
 8008754:	0800c28c 	.word	0x0800c28c
      }
      else
      {
        ret = HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	2201      	movs	r2, #1
 8008762:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	2201      	movs	r2, #1
 800876a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	2200      	movs	r2, #0
 8008772:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	2200      	movs	r2, #0
 8008778:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800877a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800877e:	4618      	mov	r0, r3
 8008780:	3730      	adds	r7, #48	@ 0x30
 8008782:	46bd      	mov	sp, r7
 8008784:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008788 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008794:	f003 0308 	and.w	r3, r3, #8
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00a      	beq.n	80087b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	430a      	orrs	r2, r1
 80087b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00a      	beq.n	80087d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	430a      	orrs	r2, r1
 80087d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d8:	f003 0302 	and.w	r3, r3, #2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00a      	beq.n	80087f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	430a      	orrs	r2, r1
 80087f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087fa:	f003 0304 	and.w	r3, r3, #4
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00a      	beq.n	8008818 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	430a      	orrs	r2, r1
 8008816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881c:	f003 0310 	and.w	r3, r3, #16
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00a      	beq.n	800883a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	689b      	ldr	r3, [r3, #8]
 800882a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	430a      	orrs	r2, r1
 8008838:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800883e:	f003 0320 	and.w	r3, r3, #32
 8008842:	2b00      	cmp	r3, #0
 8008844:	d00a      	beq.n	800885c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	430a      	orrs	r2, r1
 800885a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008864:	2b00      	cmp	r3, #0
 8008866:	d01a      	beq.n	800889e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	430a      	orrs	r2, r1
 800887c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008882:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008886:	d10a      	bne.n	800889e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	430a      	orrs	r2, r1
 800889c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00a      	beq.n	80088c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	605a      	str	r2, [r3, #4]
  }
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b098      	sub	sp, #96	@ 0x60
 80088d0:	af02      	add	r7, sp, #8
 80088d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088dc:	f7fa f8b6 	bl	8002a4c <HAL_GetTick>
 80088e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f003 0308 	and.w	r3, r3, #8
 80088ec:	2b08      	cmp	r3, #8
 80088ee:	d12f      	bne.n	8008950 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088f4:	9300      	str	r3, [sp, #0]
 80088f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088f8:	2200      	movs	r2, #0
 80088fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f88e 	bl	8008a20 <UART_WaitOnFlagUntilTimeout>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d022      	beq.n	8008950 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800891a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800891e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	461a      	mov	r2, r3
 8008926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008928:	647b      	str	r3, [r7, #68]	@ 0x44
 800892a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800892e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008930:	e841 2300 	strex	r3, r2, [r1]
 8008934:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1e6      	bne.n	800890a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2220      	movs	r2, #32
 8008940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800894c:	2303      	movs	r3, #3
 800894e:	e063      	b.n	8008a18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f003 0304 	and.w	r3, r3, #4
 800895a:	2b04      	cmp	r3, #4
 800895c:	d149      	bne.n	80089f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800895e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008962:	9300      	str	r3, [sp, #0]
 8008964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008966:	2200      	movs	r2, #0
 8008968:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f857 	bl	8008a20 <UART_WaitOnFlagUntilTimeout>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d03c      	beq.n	80089f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008980:	e853 3f00 	ldrex	r3, [r3]
 8008984:	623b      	str	r3, [r7, #32]
   return(result);
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800898c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	461a      	mov	r2, r3
 8008994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008996:	633b      	str	r3, [r7, #48]	@ 0x30
 8008998:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800899c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800899e:	e841 2300 	strex	r3, r2, [r1]
 80089a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1e6      	bne.n	8008978 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	3308      	adds	r3, #8
 80089b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	e853 3f00 	ldrex	r3, [r3]
 80089b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f023 0301 	bic.w	r3, r3, #1
 80089c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	3308      	adds	r3, #8
 80089c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089ca:	61fa      	str	r2, [r7, #28]
 80089cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ce:	69b9      	ldr	r1, [r7, #24]
 80089d0:	69fa      	ldr	r2, [r7, #28]
 80089d2:	e841 2300 	strex	r3, r2, [r1]
 80089d6:	617b      	str	r3, [r7, #20]
   return(result);
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1e5      	bne.n	80089aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2220      	movs	r2, #32
 80089e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e012      	b.n	8008a18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2220      	movs	r2, #32
 80089f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2220      	movs	r2, #32
 80089fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a16:	2300      	movs	r3, #0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3758      	adds	r7, #88	@ 0x58
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	60f8      	str	r0, [r7, #12]
 8008a28:	60b9      	str	r1, [r7, #8]
 8008a2a:	603b      	str	r3, [r7, #0]
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a30:	e04f      	b.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a38:	d04b      	beq.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a3a:	f7fa f807 	bl	8002a4c <HAL_GetTick>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	1ad3      	subs	r3, r2, r3
 8008a44:	69ba      	ldr	r2, [r7, #24]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d302      	bcc.n	8008a50 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a50:	2303      	movs	r3, #3
 8008a52:	e04e      	b.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 0304 	and.w	r3, r3, #4
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d037      	beq.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	2b80      	cmp	r3, #128	@ 0x80
 8008a66:	d034      	beq.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	2b40      	cmp	r3, #64	@ 0x40
 8008a6c:	d031      	beq.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	69db      	ldr	r3, [r3, #28]
 8008a74:	f003 0308 	and.w	r3, r3, #8
 8008a78:	2b08      	cmp	r3, #8
 8008a7a:	d110      	bne.n	8008a9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2208      	movs	r2, #8
 8008a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f000 f838 	bl	8008afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2208      	movs	r2, #8
 8008a8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e029      	b.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008aa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008aac:	d111      	bne.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f000 f81e 	bl	8008afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008ace:	2303      	movs	r3, #3
 8008ad0:	e00f      	b.n	8008af2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	69da      	ldr	r2, [r3, #28]
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	4013      	ands	r3, r2
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	bf0c      	ite	eq
 8008ae2:	2301      	moveq	r3, #1
 8008ae4:	2300      	movne	r3, #0
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	461a      	mov	r2, r3
 8008aea:	79fb      	ldrb	r3, [r7, #7]
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d0a0      	beq.n	8008a32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008afa:	b480      	push	{r7}
 8008afc:	b095      	sub	sp, #84	@ 0x54
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b0a:	e853 3f00 	ldrex	r3, [r3]
 8008b0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b20:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b28:	e841 2300 	strex	r3, r2, [r1]
 8008b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d1e6      	bne.n	8008b02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3308      	adds	r3, #8
 8008b3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b3c:	6a3b      	ldr	r3, [r7, #32]
 8008b3e:	e853 3f00 	ldrex	r3, [r3]
 8008b42:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b4a:	f023 0301 	bic.w	r3, r3, #1
 8008b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	3308      	adds	r3, #8
 8008b56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b60:	e841 2300 	strex	r3, r2, [r1]
 8008b64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d1e3      	bne.n	8008b34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d118      	bne.n	8008ba6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	e853 3f00 	ldrex	r3, [r3]
 8008b80:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	f023 0310 	bic.w	r3, r3, #16
 8008b88:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b92:	61bb      	str	r3, [r7, #24]
 8008b94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b96:	6979      	ldr	r1, [r7, #20]
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	e841 2300 	strex	r3, r2, [r1]
 8008b9e:	613b      	str	r3, [r7, #16]
   return(result);
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1e6      	bne.n	8008b74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2220      	movs	r2, #32
 8008baa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008bba:	bf00      	nop
 8008bbc:	3754      	adds	r7, #84	@ 0x54
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
	...

08008bc8 <__NVIC_SetPriority>:
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	4603      	mov	r3, r0
 8008bd0:	6039      	str	r1, [r7, #0]
 8008bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	db0a      	blt.n	8008bf2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	b2da      	uxtb	r2, r3
 8008be0:	490c      	ldr	r1, [pc, #48]	@ (8008c14 <__NVIC_SetPriority+0x4c>)
 8008be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008be6:	0112      	lsls	r2, r2, #4
 8008be8:	b2d2      	uxtb	r2, r2
 8008bea:	440b      	add	r3, r1
 8008bec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008bf0:	e00a      	b.n	8008c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	b2da      	uxtb	r2, r3
 8008bf6:	4908      	ldr	r1, [pc, #32]	@ (8008c18 <__NVIC_SetPriority+0x50>)
 8008bf8:	79fb      	ldrb	r3, [r7, #7]
 8008bfa:	f003 030f 	and.w	r3, r3, #15
 8008bfe:	3b04      	subs	r3, #4
 8008c00:	0112      	lsls	r2, r2, #4
 8008c02:	b2d2      	uxtb	r2, r2
 8008c04:	440b      	add	r3, r1
 8008c06:	761a      	strb	r2, [r3, #24]
}
 8008c08:	bf00      	nop
 8008c0a:	370c      	adds	r7, #12
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr
 8008c14:	e000e100 	.word	0xe000e100
 8008c18:	e000ed00 	.word	0xe000ed00

08008c1c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008c20:	4b05      	ldr	r3, [pc, #20]	@ (8008c38 <SysTick_Handler+0x1c>)
 8008c22:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008c24:	f001 fd46 	bl	800a6b4 <xTaskGetSchedulerState>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d001      	beq.n	8008c32 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008c2e:	f002 fb3b 	bl	800b2a8 <xPortSysTickHandler>
  }
}
 8008c32:	bf00      	nop
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	e000e010 	.word	0xe000e010

08008c3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008c40:	2100      	movs	r1, #0
 8008c42:	f06f 0004 	mvn.w	r0, #4
 8008c46:	f7ff ffbf 	bl	8008bc8 <__NVIC_SetPriority>
#endif
}
 8008c4a:	bf00      	nop
 8008c4c:	bd80      	pop	{r7, pc}
	...

08008c50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c56:	f3ef 8305 	mrs	r3, IPSR
 8008c5a:	603b      	str	r3, [r7, #0]
  return(result);
 8008c5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d003      	beq.n	8008c6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008c62:	f06f 0305 	mvn.w	r3, #5
 8008c66:	607b      	str	r3, [r7, #4]
 8008c68:	e00c      	b.n	8008c84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8008c94 <osKernelInitialize+0x44>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d105      	bne.n	8008c7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008c72:	4b08      	ldr	r3, [pc, #32]	@ (8008c94 <osKernelInitialize+0x44>)
 8008c74:	2201      	movs	r2, #1
 8008c76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	607b      	str	r3, [r7, #4]
 8008c7c:	e002      	b.n	8008c84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008c84:	687b      	ldr	r3, [r7, #4]
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	370c      	adds	r7, #12
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr
 8008c92:	bf00      	nop
 8008c94:	200003b4 	.word	0x200003b4

08008c98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c9e:	f3ef 8305 	mrs	r3, IPSR
 8008ca2:	603b      	str	r3, [r7, #0]
  return(result);
 8008ca4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d003      	beq.n	8008cb2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008caa:	f06f 0305 	mvn.w	r3, #5
 8008cae:	607b      	str	r3, [r7, #4]
 8008cb0:	e010      	b.n	8008cd4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8008ce0 <osKernelStart+0x48>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d109      	bne.n	8008cce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008cba:	f7ff ffbf 	bl	8008c3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008cbe:	4b08      	ldr	r3, [pc, #32]	@ (8008ce0 <osKernelStart+0x48>)
 8008cc0:	2202      	movs	r2, #2
 8008cc2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008cc4:	f001 f892 	bl	8009dec <vTaskStartScheduler>
      stat = osOK;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	607b      	str	r3, [r7, #4]
 8008ccc:	e002      	b.n	8008cd4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008cce:	f04f 33ff 	mov.w	r3, #4294967295
 8008cd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008cd4:	687b      	ldr	r3, [r7, #4]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3708      	adds	r7, #8
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	200003b4 	.word	0x200003b4

08008ce4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b08e      	sub	sp, #56	@ 0x38
 8008ce8:	af04      	add	r7, sp, #16
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	60b9      	str	r1, [r7, #8]
 8008cee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008cf4:	f3ef 8305 	mrs	r3, IPSR
 8008cf8:	617b      	str	r3, [r7, #20]
  return(result);
 8008cfa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d17e      	bne.n	8008dfe <osThreadNew+0x11a>
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d07b      	beq.n	8008dfe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008d06:	2380      	movs	r3, #128	@ 0x80
 8008d08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008d0a:	2318      	movs	r3, #24
 8008d0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008d12:	f04f 33ff 	mov.w	r3, #4294967295
 8008d16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d045      	beq.n	8008daa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d002      	beq.n	8008d2c <osThreadNew+0x48>
        name = attr->name;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	699b      	ldr	r3, [r3, #24]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d002      	beq.n	8008d3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	699b      	ldr	r3, [r3, #24]
 8008d38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d008      	beq.n	8008d52 <osThreadNew+0x6e>
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	2b38      	cmp	r3, #56	@ 0x38
 8008d44:	d805      	bhi.n	8008d52 <osThreadNew+0x6e>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	f003 0301 	and.w	r3, r3, #1
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d001      	beq.n	8008d56 <osThreadNew+0x72>
        return (NULL);
 8008d52:	2300      	movs	r3, #0
 8008d54:	e054      	b.n	8008e00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	695b      	ldr	r3, [r3, #20]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d003      	beq.n	8008d66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	695b      	ldr	r3, [r3, #20]
 8008d62:	089b      	lsrs	r3, r3, #2
 8008d64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00e      	beq.n	8008d8c <osThreadNew+0xa8>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	68db      	ldr	r3, [r3, #12]
 8008d72:	2ba7      	cmp	r3, #167	@ 0xa7
 8008d74:	d90a      	bls.n	8008d8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d006      	beq.n	8008d8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d002      	beq.n	8008d8c <osThreadNew+0xa8>
        mem = 1;
 8008d86:	2301      	movs	r3, #1
 8008d88:	61bb      	str	r3, [r7, #24]
 8008d8a:	e010      	b.n	8008dae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10c      	bne.n	8008dae <osThreadNew+0xca>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d108      	bne.n	8008dae <osThreadNew+0xca>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d104      	bne.n	8008dae <osThreadNew+0xca>
          mem = 0;
 8008da4:	2300      	movs	r3, #0
 8008da6:	61bb      	str	r3, [r7, #24]
 8008da8:	e001      	b.n	8008dae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008daa:	2300      	movs	r3, #0
 8008dac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008dae:	69bb      	ldr	r3, [r7, #24]
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d110      	bne.n	8008dd6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008dbc:	9202      	str	r2, [sp, #8]
 8008dbe:	9301      	str	r3, [sp, #4]
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	9300      	str	r3, [sp, #0]
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	6a3a      	ldr	r2, [r7, #32]
 8008dc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008dca:	68f8      	ldr	r0, [r7, #12]
 8008dcc:	f000 fe1a 	bl	8009a04 <xTaskCreateStatic>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	613b      	str	r3, [r7, #16]
 8008dd4:	e013      	b.n	8008dfe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d110      	bne.n	8008dfe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008ddc:	6a3b      	ldr	r3, [r7, #32]
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	f107 0310 	add.w	r3, r7, #16
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008dee:	68f8      	ldr	r0, [r7, #12]
 8008df0:	f000 fe68 	bl	8009ac4 <xTaskCreate>
 8008df4:	4603      	mov	r3, r0
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d001      	beq.n	8008dfe <osThreadNew+0x11a>
            hTask = NULL;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008dfe:	693b      	ldr	r3, [r7, #16]
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3728      	adds	r7, #40	@ 0x28
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b084      	sub	sp, #16
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e10:	f3ef 8305 	mrs	r3, IPSR
 8008e14:	60bb      	str	r3, [r7, #8]
  return(result);
 8008e16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d003      	beq.n	8008e24 <osDelay+0x1c>
    stat = osErrorISR;
 8008e1c:	f06f 0305 	mvn.w	r3, #5
 8008e20:	60fb      	str	r3, [r7, #12]
 8008e22:	e007      	b.n	8008e34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008e24:	2300      	movs	r3, #0
 8008e26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d002      	beq.n	8008e34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 ffa6 	bl	8009d80 <vTaskDelay>
    }
  }

  return (stat);
 8008e34:	68fb      	ldr	r3, [r7, #12]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	4a07      	ldr	r2, [pc, #28]	@ (8008e6c <vApplicationGetIdleTaskMemory+0x2c>)
 8008e50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	4a06      	ldr	r2, [pc, #24]	@ (8008e70 <vApplicationGetIdleTaskMemory+0x30>)
 8008e56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2280      	movs	r2, #128	@ 0x80
 8008e5c:	601a      	str	r2, [r3, #0]
}
 8008e5e:	bf00      	nop
 8008e60:	3714      	adds	r7, #20
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	200003b8 	.word	0x200003b8
 8008e70:	20000460 	.word	0x20000460

08008e74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	4a07      	ldr	r2, [pc, #28]	@ (8008ea0 <vApplicationGetTimerTaskMemory+0x2c>)
 8008e84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	4a06      	ldr	r2, [pc, #24]	@ (8008ea4 <vApplicationGetTimerTaskMemory+0x30>)
 8008e8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008e92:	601a      	str	r2, [r3, #0]
}
 8008e94:	bf00      	nop
 8008e96:	3714      	adds	r7, #20
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr
 8008ea0:	20000660 	.word	0x20000660
 8008ea4:	20000708 	.word	0x20000708

08008ea8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f103 0208 	add.w	r2, r3, #8
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ec0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f103 0208 	add.w	r2, r3, #8
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f103 0208 	add.w	r2, r3, #8
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008edc:	bf00      	nop
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008ef6:	bf00      	nop
 8008ef8:	370c      	adds	r7, #12
 8008efa:	46bd      	mov	sp, r7
 8008efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f00:	4770      	bx	lr

08008f02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008f02:	b480      	push	{r7}
 8008f04:	b085      	sub	sp, #20
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
 8008f0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	689a      	ldr	r2, [r3, #8]
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	683a      	ldr	r2, [r7, #0]
 8008f26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	687a      	ldr	r2, [r7, #4]
 8008f32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	1c5a      	adds	r2, r3, #1
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	601a      	str	r2, [r3, #0]
}
 8008f3e:	bf00      	nop
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr

08008f4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008f4a:	b480      	push	{r7}
 8008f4c:	b085      	sub	sp, #20
 8008f4e:	af00      	add	r7, sp, #0
 8008f50:	6078      	str	r0, [r7, #4]
 8008f52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f60:	d103      	bne.n	8008f6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	60fb      	str	r3, [r7, #12]
 8008f68:	e00c      	b.n	8008f84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	3308      	adds	r3, #8
 8008f6e:	60fb      	str	r3, [r7, #12]
 8008f70:	e002      	b.n	8008f78 <vListInsert+0x2e>
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	60fb      	str	r3, [r7, #12]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68ba      	ldr	r2, [r7, #8]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d2f6      	bcs.n	8008f72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	685a      	ldr	r2, [r3, #4]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	683a      	ldr	r2, [r7, #0]
 8008f92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	68fa      	ldr	r2, [r7, #12]
 8008f98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	683a      	ldr	r2, [r7, #0]
 8008f9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	1c5a      	adds	r2, r3, #1
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	601a      	str	r2, [r3, #0]
}
 8008fb0:	bf00      	nop
 8008fb2:	3714      	adds	r7, #20
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b085      	sub	sp, #20
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	687a      	ldr	r2, [r7, #4]
 8008fd0:	6892      	ldr	r2, [r2, #8]
 8008fd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	6852      	ldr	r2, [r2, #4]
 8008fdc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d103      	bne.n	8008ff0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	689a      	ldr	r2, [r3, #8]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	1e5a      	subs	r2, r3, #1
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3714      	adds	r7, #20
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10b      	bne.n	800903c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009036:	bf00      	nop
 8009038:	bf00      	nop
 800903a:	e7fd      	b.n	8009038 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800903c:	f002 f8a4 	bl	800b188 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681a      	ldr	r2, [r3, #0]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009048:	68f9      	ldr	r1, [r7, #12]
 800904a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800904c:	fb01 f303 	mul.w	r3, r1, r3
 8009050:	441a      	add	r2, r3
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2200      	movs	r2, #0
 800905a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681a      	ldr	r2, [r3, #0]
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681a      	ldr	r2, [r3, #0]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800906c:	3b01      	subs	r3, #1
 800906e:	68f9      	ldr	r1, [r7, #12]
 8009070:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009072:	fb01 f303 	mul.w	r3, r1, r3
 8009076:	441a      	add	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	22ff      	movs	r2, #255	@ 0xff
 8009080:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	22ff      	movs	r2, #255	@ 0xff
 8009088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d114      	bne.n	80090bc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d01a      	beq.n	80090d0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	3310      	adds	r3, #16
 800909e:	4618      	mov	r0, r3
 80090a0:	f001 f942 	bl	800a328 <xTaskRemoveFromEventList>
 80090a4:	4603      	mov	r3, r0
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d012      	beq.n	80090d0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80090aa:	4b0d      	ldr	r3, [pc, #52]	@ (80090e0 <xQueueGenericReset+0xd0>)
 80090ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090b0:	601a      	str	r2, [r3, #0]
 80090b2:	f3bf 8f4f 	dsb	sy
 80090b6:	f3bf 8f6f 	isb	sy
 80090ba:	e009      	b.n	80090d0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	3310      	adds	r3, #16
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7ff fef1 	bl	8008ea8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	3324      	adds	r3, #36	@ 0x24
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7ff feec 	bl	8008ea8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80090d0:	f002 f88c 	bl	800b1ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80090d4:	2301      	movs	r3, #1
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
 80090de:	bf00      	nop
 80090e0:	e000ed04 	.word	0xe000ed04

080090e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b08e      	sub	sp, #56	@ 0x38
 80090e8:	af02      	add	r7, sp, #8
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	607a      	str	r2, [r7, #4]
 80090f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d10b      	bne.n	8009110 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80090f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fc:	f383 8811 	msr	BASEPRI, r3
 8009100:	f3bf 8f6f 	isb	sy
 8009104:	f3bf 8f4f 	dsb	sy
 8009108:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800910a:	bf00      	nop
 800910c:	bf00      	nop
 800910e:	e7fd      	b.n	800910c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10b      	bne.n	800912e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800911a:	f383 8811 	msr	BASEPRI, r3
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	f3bf 8f4f 	dsb	sy
 8009126:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009128:	bf00      	nop
 800912a:	bf00      	nop
 800912c:	e7fd      	b.n	800912a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d002      	beq.n	800913a <xQueueGenericCreateStatic+0x56>
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d001      	beq.n	800913e <xQueueGenericCreateStatic+0x5a>
 800913a:	2301      	movs	r3, #1
 800913c:	e000      	b.n	8009140 <xQueueGenericCreateStatic+0x5c>
 800913e:	2300      	movs	r3, #0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d10b      	bne.n	800915c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009148:	f383 8811 	msr	BASEPRI, r3
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	f3bf 8f4f 	dsb	sy
 8009154:	623b      	str	r3, [r7, #32]
}
 8009156:	bf00      	nop
 8009158:	bf00      	nop
 800915a:	e7fd      	b.n	8009158 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d102      	bne.n	8009168 <xQueueGenericCreateStatic+0x84>
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d101      	bne.n	800916c <xQueueGenericCreateStatic+0x88>
 8009168:	2301      	movs	r3, #1
 800916a:	e000      	b.n	800916e <xQueueGenericCreateStatic+0x8a>
 800916c:	2300      	movs	r3, #0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d10b      	bne.n	800918a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009176:	f383 8811 	msr	BASEPRI, r3
 800917a:	f3bf 8f6f 	isb	sy
 800917e:	f3bf 8f4f 	dsb	sy
 8009182:	61fb      	str	r3, [r7, #28]
}
 8009184:	bf00      	nop
 8009186:	bf00      	nop
 8009188:	e7fd      	b.n	8009186 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800918a:	2350      	movs	r3, #80	@ 0x50
 800918c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	2b50      	cmp	r3, #80	@ 0x50
 8009192:	d00b      	beq.n	80091ac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009198:	f383 8811 	msr	BASEPRI, r3
 800919c:	f3bf 8f6f 	isb	sy
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	61bb      	str	r3, [r7, #24]
}
 80091a6:	bf00      	nop
 80091a8:	bf00      	nop
 80091aa:	e7fd      	b.n	80091a8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80091ac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80091b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d00d      	beq.n	80091d4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80091b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80091c0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80091c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091c6:	9300      	str	r3, [sp, #0]
 80091c8:	4613      	mov	r3, r2
 80091ca:	687a      	ldr	r2, [r7, #4]
 80091cc:	68b9      	ldr	r1, [r7, #8]
 80091ce:	68f8      	ldr	r0, [r7, #12]
 80091d0:	f000 f805 	bl	80091de <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80091d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3730      	adds	r7, #48	@ 0x30
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}

080091de <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80091de:	b580      	push	{r7, lr}
 80091e0:	b084      	sub	sp, #16
 80091e2:	af00      	add	r7, sp, #0
 80091e4:	60f8      	str	r0, [r7, #12]
 80091e6:	60b9      	str	r1, [r7, #8]
 80091e8:	607a      	str	r2, [r7, #4]
 80091ea:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d103      	bne.n	80091fa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80091f2:	69bb      	ldr	r3, [r7, #24]
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	601a      	str	r2, [r3, #0]
 80091f8:	e002      	b.n	8009200 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80091fa:	69bb      	ldr	r3, [r7, #24]
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009200:	69bb      	ldr	r3, [r7, #24]
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009206:	69bb      	ldr	r3, [r7, #24]
 8009208:	68ba      	ldr	r2, [r7, #8]
 800920a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800920c:	2101      	movs	r1, #1
 800920e:	69b8      	ldr	r0, [r7, #24]
 8009210:	f7ff fefe 	bl	8009010 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009214:	69bb      	ldr	r3, [r7, #24]
 8009216:	78fa      	ldrb	r2, [r7, #3]
 8009218:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800921c:	bf00      	nop
 800921e:	3710      	adds	r7, #16
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b08e      	sub	sp, #56	@ 0x38
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	607a      	str	r2, [r7, #4]
 8009230:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009232:	2300      	movs	r3, #0
 8009234:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800923a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923c:	2b00      	cmp	r3, #0
 800923e:	d10b      	bne.n	8009258 <xQueueGenericSend+0x34>
	__asm volatile
 8009240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009244:	f383 8811 	msr	BASEPRI, r3
 8009248:	f3bf 8f6f 	isb	sy
 800924c:	f3bf 8f4f 	dsb	sy
 8009250:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009252:	bf00      	nop
 8009254:	bf00      	nop
 8009256:	e7fd      	b.n	8009254 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d103      	bne.n	8009266 <xQueueGenericSend+0x42>
 800925e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009262:	2b00      	cmp	r3, #0
 8009264:	d101      	bne.n	800926a <xQueueGenericSend+0x46>
 8009266:	2301      	movs	r3, #1
 8009268:	e000      	b.n	800926c <xQueueGenericSend+0x48>
 800926a:	2300      	movs	r3, #0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10b      	bne.n	8009288 <xQueueGenericSend+0x64>
	__asm volatile
 8009270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009274:	f383 8811 	msr	BASEPRI, r3
 8009278:	f3bf 8f6f 	isb	sy
 800927c:	f3bf 8f4f 	dsb	sy
 8009280:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009282:	bf00      	nop
 8009284:	bf00      	nop
 8009286:	e7fd      	b.n	8009284 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	2b02      	cmp	r3, #2
 800928c:	d103      	bne.n	8009296 <xQueueGenericSend+0x72>
 800928e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009292:	2b01      	cmp	r3, #1
 8009294:	d101      	bne.n	800929a <xQueueGenericSend+0x76>
 8009296:	2301      	movs	r3, #1
 8009298:	e000      	b.n	800929c <xQueueGenericSend+0x78>
 800929a:	2300      	movs	r3, #0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d10b      	bne.n	80092b8 <xQueueGenericSend+0x94>
	__asm volatile
 80092a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a4:	f383 8811 	msr	BASEPRI, r3
 80092a8:	f3bf 8f6f 	isb	sy
 80092ac:	f3bf 8f4f 	dsb	sy
 80092b0:	623b      	str	r3, [r7, #32]
}
 80092b2:	bf00      	nop
 80092b4:	bf00      	nop
 80092b6:	e7fd      	b.n	80092b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092b8:	f001 f9fc 	bl	800a6b4 <xTaskGetSchedulerState>
 80092bc:	4603      	mov	r3, r0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d102      	bne.n	80092c8 <xQueueGenericSend+0xa4>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d101      	bne.n	80092cc <xQueueGenericSend+0xa8>
 80092c8:	2301      	movs	r3, #1
 80092ca:	e000      	b.n	80092ce <xQueueGenericSend+0xaa>
 80092cc:	2300      	movs	r3, #0
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10b      	bne.n	80092ea <xQueueGenericSend+0xc6>
	__asm volatile
 80092d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d6:	f383 8811 	msr	BASEPRI, r3
 80092da:	f3bf 8f6f 	isb	sy
 80092de:	f3bf 8f4f 	dsb	sy
 80092e2:	61fb      	str	r3, [r7, #28]
}
 80092e4:	bf00      	nop
 80092e6:	bf00      	nop
 80092e8:	e7fd      	b.n	80092e6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80092ea:	f001 ff4d 	bl	800b188 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80092ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d302      	bcc.n	8009300 <xQueueGenericSend+0xdc>
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	2b02      	cmp	r3, #2
 80092fe:	d129      	bne.n	8009354 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009300:	683a      	ldr	r2, [r7, #0]
 8009302:	68b9      	ldr	r1, [r7, #8]
 8009304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009306:	f000 fa0f 	bl	8009728 <prvCopyDataToQueue>
 800930a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800930c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009310:	2b00      	cmp	r3, #0
 8009312:	d010      	beq.n	8009336 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009316:	3324      	adds	r3, #36	@ 0x24
 8009318:	4618      	mov	r0, r3
 800931a:	f001 f805 	bl	800a328 <xTaskRemoveFromEventList>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d013      	beq.n	800934c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009324:	4b3f      	ldr	r3, [pc, #252]	@ (8009424 <xQueueGenericSend+0x200>)
 8009326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800932a:	601a      	str	r2, [r3, #0]
 800932c:	f3bf 8f4f 	dsb	sy
 8009330:	f3bf 8f6f 	isb	sy
 8009334:	e00a      	b.n	800934c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009338:	2b00      	cmp	r3, #0
 800933a:	d007      	beq.n	800934c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800933c:	4b39      	ldr	r3, [pc, #228]	@ (8009424 <xQueueGenericSend+0x200>)
 800933e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009342:	601a      	str	r2, [r3, #0]
 8009344:	f3bf 8f4f 	dsb	sy
 8009348:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800934c:	f001 ff4e 	bl	800b1ec <vPortExitCritical>
				return pdPASS;
 8009350:	2301      	movs	r3, #1
 8009352:	e063      	b.n	800941c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d103      	bne.n	8009362 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800935a:	f001 ff47 	bl	800b1ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800935e:	2300      	movs	r3, #0
 8009360:	e05c      	b.n	800941c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009364:	2b00      	cmp	r3, #0
 8009366:	d106      	bne.n	8009376 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009368:	f107 0314 	add.w	r3, r7, #20
 800936c:	4618      	mov	r0, r3
 800936e:	f001 f83f 	bl	800a3f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009372:	2301      	movs	r3, #1
 8009374:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009376:	f001 ff39 	bl	800b1ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800937a:	f000 fda7 	bl	8009ecc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800937e:	f001 ff03 	bl	800b188 <vPortEnterCritical>
 8009382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009384:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009388:	b25b      	sxtb	r3, r3
 800938a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800938e:	d103      	bne.n	8009398 <xQueueGenericSend+0x174>
 8009390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009392:	2200      	movs	r2, #0
 8009394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800939e:	b25b      	sxtb	r3, r3
 80093a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093a4:	d103      	bne.n	80093ae <xQueueGenericSend+0x18a>
 80093a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a8:	2200      	movs	r2, #0
 80093aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093ae:	f001 ff1d 	bl	800b1ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093b2:	1d3a      	adds	r2, r7, #4
 80093b4:	f107 0314 	add.w	r3, r7, #20
 80093b8:	4611      	mov	r1, r2
 80093ba:	4618      	mov	r0, r3
 80093bc:	f001 f82e 	bl	800a41c <xTaskCheckForTimeOut>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d124      	bne.n	8009410 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80093c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80093c8:	f000 faa6 	bl	8009918 <prvIsQueueFull>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d018      	beq.n	8009404 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80093d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d4:	3310      	adds	r3, #16
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	4611      	mov	r1, r2
 80093da:	4618      	mov	r0, r3
 80093dc:	f000 ff52 	bl	800a284 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80093e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80093e2:	f000 fa31 	bl	8009848 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80093e6:	f000 fd7f 	bl	8009ee8 <xTaskResumeAll>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f47f af7c 	bne.w	80092ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80093f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009424 <xQueueGenericSend+0x200>)
 80093f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093f8:	601a      	str	r2, [r3, #0]
 80093fa:	f3bf 8f4f 	dsb	sy
 80093fe:	f3bf 8f6f 	isb	sy
 8009402:	e772      	b.n	80092ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009406:	f000 fa1f 	bl	8009848 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800940a:	f000 fd6d 	bl	8009ee8 <xTaskResumeAll>
 800940e:	e76c      	b.n	80092ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009410:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009412:	f000 fa19 	bl	8009848 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009416:	f000 fd67 	bl	8009ee8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800941a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800941c:	4618      	mov	r0, r3
 800941e:	3738      	adds	r7, #56	@ 0x38
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}
 8009424:	e000ed04 	.word	0xe000ed04

08009428 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b090      	sub	sp, #64	@ 0x40
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]
 8009434:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800943a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943c:	2b00      	cmp	r3, #0
 800943e:	d10b      	bne.n	8009458 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009444:	f383 8811 	msr	BASEPRI, r3
 8009448:	f3bf 8f6f 	isb	sy
 800944c:	f3bf 8f4f 	dsb	sy
 8009450:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009452:	bf00      	nop
 8009454:	bf00      	nop
 8009456:	e7fd      	b.n	8009454 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d103      	bne.n	8009466 <xQueueGenericSendFromISR+0x3e>
 800945e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <xQueueGenericSendFromISR+0x42>
 8009466:	2301      	movs	r3, #1
 8009468:	e000      	b.n	800946c <xQueueGenericSendFromISR+0x44>
 800946a:	2300      	movs	r3, #0
 800946c:	2b00      	cmp	r3, #0
 800946e:	d10b      	bne.n	8009488 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009474:	f383 8811 	msr	BASEPRI, r3
 8009478:	f3bf 8f6f 	isb	sy
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009482:	bf00      	nop
 8009484:	bf00      	nop
 8009486:	e7fd      	b.n	8009484 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	2b02      	cmp	r3, #2
 800948c:	d103      	bne.n	8009496 <xQueueGenericSendFromISR+0x6e>
 800948e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009492:	2b01      	cmp	r3, #1
 8009494:	d101      	bne.n	800949a <xQueueGenericSendFromISR+0x72>
 8009496:	2301      	movs	r3, #1
 8009498:	e000      	b.n	800949c <xQueueGenericSendFromISR+0x74>
 800949a:	2300      	movs	r3, #0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d10b      	bne.n	80094b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80094a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a4:	f383 8811 	msr	BASEPRI, r3
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	623b      	str	r3, [r7, #32]
}
 80094b2:	bf00      	nop
 80094b4:	bf00      	nop
 80094b6:	e7fd      	b.n	80094b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80094b8:	f001 ff46 	bl	800b348 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80094bc:	f3ef 8211 	mrs	r2, BASEPRI
 80094c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c4:	f383 8811 	msr	BASEPRI, r3
 80094c8:	f3bf 8f6f 	isb	sy
 80094cc:	f3bf 8f4f 	dsb	sy
 80094d0:	61fa      	str	r2, [r7, #28]
 80094d2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80094d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80094d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80094d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d302      	bcc.n	80094ea <xQueueGenericSendFromISR+0xc2>
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	2b02      	cmp	r3, #2
 80094e8:	d12f      	bne.n	800954a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80094ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80094fa:	683a      	ldr	r2, [r7, #0]
 80094fc:	68b9      	ldr	r1, [r7, #8]
 80094fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009500:	f000 f912 	bl	8009728 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009504:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800950c:	d112      	bne.n	8009534 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800950e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009512:	2b00      	cmp	r3, #0
 8009514:	d016      	beq.n	8009544 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009518:	3324      	adds	r3, #36	@ 0x24
 800951a:	4618      	mov	r0, r3
 800951c:	f000 ff04 	bl	800a328 <xTaskRemoveFromEventList>
 8009520:	4603      	mov	r3, r0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d00e      	beq.n	8009544 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d00b      	beq.n	8009544 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2201      	movs	r2, #1
 8009530:	601a      	str	r2, [r3, #0]
 8009532:	e007      	b.n	8009544 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009534:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009538:	3301      	adds	r3, #1
 800953a:	b2db      	uxtb	r3, r3
 800953c:	b25a      	sxtb	r2, r3
 800953e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009544:	2301      	movs	r3, #1
 8009546:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009548:	e001      	b.n	800954e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800954a:	2300      	movs	r3, #0
 800954c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800954e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009550:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009558:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800955a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800955c:	4618      	mov	r0, r3
 800955e:	3740      	adds	r7, #64	@ 0x40
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b08c      	sub	sp, #48	@ 0x30
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009570:	2300      	movs	r3, #0
 8009572:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800957a:	2b00      	cmp	r3, #0
 800957c:	d10b      	bne.n	8009596 <xQueueReceive+0x32>
	__asm volatile
 800957e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
 800958e:	623b      	str	r3, [r7, #32]
}
 8009590:	bf00      	nop
 8009592:	bf00      	nop
 8009594:	e7fd      	b.n	8009592 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d103      	bne.n	80095a4 <xQueueReceive+0x40>
 800959c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d101      	bne.n	80095a8 <xQueueReceive+0x44>
 80095a4:	2301      	movs	r3, #1
 80095a6:	e000      	b.n	80095aa <xQueueReceive+0x46>
 80095a8:	2300      	movs	r3, #0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d10b      	bne.n	80095c6 <xQueueReceive+0x62>
	__asm volatile
 80095ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b2:	f383 8811 	msr	BASEPRI, r3
 80095b6:	f3bf 8f6f 	isb	sy
 80095ba:	f3bf 8f4f 	dsb	sy
 80095be:	61fb      	str	r3, [r7, #28]
}
 80095c0:	bf00      	nop
 80095c2:	bf00      	nop
 80095c4:	e7fd      	b.n	80095c2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80095c6:	f001 f875 	bl	800a6b4 <xTaskGetSchedulerState>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d102      	bne.n	80095d6 <xQueueReceive+0x72>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d101      	bne.n	80095da <xQueueReceive+0x76>
 80095d6:	2301      	movs	r3, #1
 80095d8:	e000      	b.n	80095dc <xQueueReceive+0x78>
 80095da:	2300      	movs	r3, #0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d10b      	bne.n	80095f8 <xQueueReceive+0x94>
	__asm volatile
 80095e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095e4:	f383 8811 	msr	BASEPRI, r3
 80095e8:	f3bf 8f6f 	isb	sy
 80095ec:	f3bf 8f4f 	dsb	sy
 80095f0:	61bb      	str	r3, [r7, #24]
}
 80095f2:	bf00      	nop
 80095f4:	bf00      	nop
 80095f6:	e7fd      	b.n	80095f4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80095f8:	f001 fdc6 	bl	800b188 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009600:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009604:	2b00      	cmp	r3, #0
 8009606:	d01f      	beq.n	8009648 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009608:	68b9      	ldr	r1, [r7, #8]
 800960a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800960c:	f000 f8f6 	bl	80097fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009612:	1e5a      	subs	r2, r3, #1
 8009614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009616:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961a:	691b      	ldr	r3, [r3, #16]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d00f      	beq.n	8009640 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009622:	3310      	adds	r3, #16
 8009624:	4618      	mov	r0, r3
 8009626:	f000 fe7f 	bl	800a328 <xTaskRemoveFromEventList>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d007      	beq.n	8009640 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009630:	4b3c      	ldr	r3, [pc, #240]	@ (8009724 <xQueueReceive+0x1c0>)
 8009632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009636:	601a      	str	r2, [r3, #0]
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009640:	f001 fdd4 	bl	800b1ec <vPortExitCritical>
				return pdPASS;
 8009644:	2301      	movs	r3, #1
 8009646:	e069      	b.n	800971c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d103      	bne.n	8009656 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800964e:	f001 fdcd 	bl	800b1ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009652:	2300      	movs	r3, #0
 8009654:	e062      	b.n	800971c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009658:	2b00      	cmp	r3, #0
 800965a:	d106      	bne.n	800966a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800965c:	f107 0310 	add.w	r3, r7, #16
 8009660:	4618      	mov	r0, r3
 8009662:	f000 fec5 	bl	800a3f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009666:	2301      	movs	r3, #1
 8009668:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800966a:	f001 fdbf 	bl	800b1ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800966e:	f000 fc2d 	bl	8009ecc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009672:	f001 fd89 	bl	800b188 <vPortEnterCritical>
 8009676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009678:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800967c:	b25b      	sxtb	r3, r3
 800967e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009682:	d103      	bne.n	800968c <xQueueReceive+0x128>
 8009684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009686:	2200      	movs	r2, #0
 8009688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800968c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800968e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009692:	b25b      	sxtb	r3, r3
 8009694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009698:	d103      	bne.n	80096a2 <xQueueReceive+0x13e>
 800969a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969c:	2200      	movs	r2, #0
 800969e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096a2:	f001 fda3 	bl	800b1ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096a6:	1d3a      	adds	r2, r7, #4
 80096a8:	f107 0310 	add.w	r3, r7, #16
 80096ac:	4611      	mov	r1, r2
 80096ae:	4618      	mov	r0, r3
 80096b0:	f000 feb4 	bl	800a41c <xTaskCheckForTimeOut>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d123      	bne.n	8009702 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096bc:	f000 f916 	bl	80098ec <prvIsQueueEmpty>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d017      	beq.n	80096f6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80096c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c8:	3324      	adds	r3, #36	@ 0x24
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	4611      	mov	r1, r2
 80096ce:	4618      	mov	r0, r3
 80096d0:	f000 fdd8 	bl	800a284 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80096d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096d6:	f000 f8b7 	bl	8009848 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80096da:	f000 fc05 	bl	8009ee8 <xTaskResumeAll>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d189      	bne.n	80095f8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80096e4:	4b0f      	ldr	r3, [pc, #60]	@ (8009724 <xQueueReceive+0x1c0>)
 80096e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096ea:	601a      	str	r2, [r3, #0]
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	f3bf 8f6f 	isb	sy
 80096f4:	e780      	b.n	80095f8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80096f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096f8:	f000 f8a6 	bl	8009848 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80096fc:	f000 fbf4 	bl	8009ee8 <xTaskResumeAll>
 8009700:	e77a      	b.n	80095f8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009702:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009704:	f000 f8a0 	bl	8009848 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009708:	f000 fbee 	bl	8009ee8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800970c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800970e:	f000 f8ed 	bl	80098ec <prvIsQueueEmpty>
 8009712:	4603      	mov	r3, r0
 8009714:	2b00      	cmp	r3, #0
 8009716:	f43f af6f 	beq.w	80095f8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800971a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800971c:	4618      	mov	r0, r3
 800971e:	3730      	adds	r7, #48	@ 0x30
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}
 8009724:	e000ed04 	.word	0xe000ed04

08009728 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b086      	sub	sp, #24
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009734:	2300      	movs	r3, #0
 8009736:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800973c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10d      	bne.n	8009762 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d14d      	bne.n	80097ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	4618      	mov	r0, r3
 8009754:	f000 ffcc 	bl	800a6f0 <xTaskPriorityDisinherit>
 8009758:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2200      	movs	r2, #0
 800975e:	609a      	str	r2, [r3, #8]
 8009760:	e043      	b.n	80097ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d119      	bne.n	800979c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	6858      	ldr	r0, [r3, #4]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009770:	461a      	mov	r2, r3
 8009772:	68b9      	ldr	r1, [r7, #8]
 8009774:	f002 f8a4 	bl	800b8c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	685a      	ldr	r2, [r3, #4]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009780:	441a      	add	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	685a      	ldr	r2, [r3, #4]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	429a      	cmp	r2, r3
 8009790:	d32b      	bcc.n	80097ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681a      	ldr	r2, [r3, #0]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	605a      	str	r2, [r3, #4]
 800979a:	e026      	b.n	80097ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	68d8      	ldr	r0, [r3, #12]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097a4:	461a      	mov	r2, r3
 80097a6:	68b9      	ldr	r1, [r7, #8]
 80097a8:	f002 f88a 	bl	800b8c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	68da      	ldr	r2, [r3, #12]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b4:	425b      	negs	r3, r3
 80097b6:	441a      	add	r2, r3
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	68da      	ldr	r2, [r3, #12]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d207      	bcs.n	80097d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	689a      	ldr	r2, [r3, #8]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d0:	425b      	negs	r3, r3
 80097d2:	441a      	add	r2, r3
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2b02      	cmp	r3, #2
 80097dc:	d105      	bne.n	80097ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d002      	beq.n	80097ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	3b01      	subs	r3, #1
 80097e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	1c5a      	adds	r2, r3, #1
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80097f2:	697b      	ldr	r3, [r7, #20]
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3718      	adds	r7, #24
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800980a:	2b00      	cmp	r3, #0
 800980c:	d018      	beq.n	8009840 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	68da      	ldr	r2, [r3, #12]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009816:	441a      	add	r2, r3
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	68da      	ldr	r2, [r3, #12]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	429a      	cmp	r2, r3
 8009826:	d303      	bcc.n	8009830 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	68d9      	ldr	r1, [r3, #12]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009838:	461a      	mov	r2, r3
 800983a:	6838      	ldr	r0, [r7, #0]
 800983c:	f002 f840 	bl	800b8c0 <memcpy>
	}
}
 8009840:	bf00      	nop
 8009842:	3708      	adds	r7, #8
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009850:	f001 fc9a 	bl	800b188 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800985a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800985c:	e011      	b.n	8009882 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009862:	2b00      	cmp	r3, #0
 8009864:	d012      	beq.n	800988c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	3324      	adds	r3, #36	@ 0x24
 800986a:	4618      	mov	r0, r3
 800986c:	f000 fd5c 	bl	800a328 <xTaskRemoveFromEventList>
 8009870:	4603      	mov	r3, r0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d001      	beq.n	800987a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009876:	f000 fe35 	bl	800a4e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800987a:	7bfb      	ldrb	r3, [r7, #15]
 800987c:	3b01      	subs	r3, #1
 800987e:	b2db      	uxtb	r3, r3
 8009880:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009886:	2b00      	cmp	r3, #0
 8009888:	dce9      	bgt.n	800985e <prvUnlockQueue+0x16>
 800988a:	e000      	b.n	800988e <prvUnlockQueue+0x46>
					break;
 800988c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	22ff      	movs	r2, #255	@ 0xff
 8009892:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009896:	f001 fca9 	bl	800b1ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800989a:	f001 fc75 	bl	800b188 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80098a6:	e011      	b.n	80098cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	691b      	ldr	r3, [r3, #16]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d012      	beq.n	80098d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	3310      	adds	r3, #16
 80098b4:	4618      	mov	r0, r3
 80098b6:	f000 fd37 	bl	800a328 <xTaskRemoveFromEventList>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d001      	beq.n	80098c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80098c0:	f000 fe10 	bl	800a4e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80098c4:	7bbb      	ldrb	r3, [r7, #14]
 80098c6:	3b01      	subs	r3, #1
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80098cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	dce9      	bgt.n	80098a8 <prvUnlockQueue+0x60>
 80098d4:	e000      	b.n	80098d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80098d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	22ff      	movs	r2, #255	@ 0xff
 80098dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80098e0:	f001 fc84 	bl	800b1ec <vPortExitCritical>
}
 80098e4:	bf00      	nop
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098f4:	f001 fc48 	bl	800b188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d102      	bne.n	8009906 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009900:	2301      	movs	r3, #1
 8009902:	60fb      	str	r3, [r7, #12]
 8009904:	e001      	b.n	800990a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009906:	2300      	movs	r3, #0
 8009908:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800990a:	f001 fc6f 	bl	800b1ec <vPortExitCritical>

	return xReturn;
 800990e:	68fb      	ldr	r3, [r7, #12]
}
 8009910:	4618      	mov	r0, r3
 8009912:	3710      	adds	r7, #16
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b084      	sub	sp, #16
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009920:	f001 fc32 	bl	800b188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800992c:	429a      	cmp	r2, r3
 800992e:	d102      	bne.n	8009936 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009930:	2301      	movs	r3, #1
 8009932:	60fb      	str	r3, [r7, #12]
 8009934:	e001      	b.n	800993a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009936:	2300      	movs	r3, #0
 8009938:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800993a:	f001 fc57 	bl	800b1ec <vPortExitCritical>

	return xReturn;
 800993e:	68fb      	ldr	r3, [r7, #12]
}
 8009940:	4618      	mov	r0, r3
 8009942:	3710      	adds	r7, #16
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}

08009948 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009948:	b480      	push	{r7}
 800994a:	b085      	sub	sp, #20
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009952:	2300      	movs	r3, #0
 8009954:	60fb      	str	r3, [r7, #12]
 8009956:	e014      	b.n	8009982 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009958:	4a0f      	ldr	r2, [pc, #60]	@ (8009998 <vQueueAddToRegistry+0x50>)
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d10b      	bne.n	800997c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009964:	490c      	ldr	r1, [pc, #48]	@ (8009998 <vQueueAddToRegistry+0x50>)
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	683a      	ldr	r2, [r7, #0]
 800996a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800996e:	4a0a      	ldr	r2, [pc, #40]	@ (8009998 <vQueueAddToRegistry+0x50>)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	00db      	lsls	r3, r3, #3
 8009974:	4413      	add	r3, r2
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800997a:	e006      	b.n	800998a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3301      	adds	r3, #1
 8009980:	60fb      	str	r3, [r7, #12]
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2b07      	cmp	r3, #7
 8009986:	d9e7      	bls.n	8009958 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009988:	bf00      	nop
 800998a:	bf00      	nop
 800998c:	3714      	adds	r7, #20
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	20000b08 	.word	0x20000b08

0800999c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800999c:	b580      	push	{r7, lr}
 800999e:	b086      	sub	sp, #24
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80099ac:	f001 fbec 	bl	800b188 <vPortEnterCritical>
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099b6:	b25b      	sxtb	r3, r3
 80099b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099bc:	d103      	bne.n	80099c6 <vQueueWaitForMessageRestricted+0x2a>
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	2200      	movs	r2, #0
 80099c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099cc:	b25b      	sxtb	r3, r3
 80099ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099d2:	d103      	bne.n	80099dc <vQueueWaitForMessageRestricted+0x40>
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	2200      	movs	r2, #0
 80099d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80099dc:	f001 fc06 	bl	800b1ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d106      	bne.n	80099f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	3324      	adds	r3, #36	@ 0x24
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	68b9      	ldr	r1, [r7, #8]
 80099f0:	4618      	mov	r0, r3
 80099f2:	f000 fc6d 	bl	800a2d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80099f6:	6978      	ldr	r0, [r7, #20]
 80099f8:	f7ff ff26 	bl	8009848 <prvUnlockQueue>
	}
 80099fc:	bf00      	nop
 80099fe:	3718      	adds	r7, #24
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b08e      	sub	sp, #56	@ 0x38
 8009a08:	af04      	add	r7, sp, #16
 8009a0a:	60f8      	str	r0, [r7, #12]
 8009a0c:	60b9      	str	r1, [r7, #8]
 8009a0e:	607a      	str	r2, [r7, #4]
 8009a10:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10b      	bne.n	8009a30 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1c:	f383 8811 	msr	BASEPRI, r3
 8009a20:	f3bf 8f6f 	isb	sy
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	623b      	str	r3, [r7, #32]
}
 8009a2a:	bf00      	nop
 8009a2c:	bf00      	nop
 8009a2e:	e7fd      	b.n	8009a2c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d10b      	bne.n	8009a4e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3a:	f383 8811 	msr	BASEPRI, r3
 8009a3e:	f3bf 8f6f 	isb	sy
 8009a42:	f3bf 8f4f 	dsb	sy
 8009a46:	61fb      	str	r3, [r7, #28]
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	e7fd      	b.n	8009a4a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a4e:	23a8      	movs	r3, #168	@ 0xa8
 8009a50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	2ba8      	cmp	r3, #168	@ 0xa8
 8009a56:	d00b      	beq.n	8009a70 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a5c:	f383 8811 	msr	BASEPRI, r3
 8009a60:	f3bf 8f6f 	isb	sy
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	61bb      	str	r3, [r7, #24]
}
 8009a6a:	bf00      	nop
 8009a6c:	bf00      	nop
 8009a6e:	e7fd      	b.n	8009a6c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009a70:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d01e      	beq.n	8009ab6 <xTaskCreateStatic+0xb2>
 8009a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d01b      	beq.n	8009ab6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a80:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a86:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8a:	2202      	movs	r2, #2
 8009a8c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009a90:	2300      	movs	r3, #0
 8009a92:	9303      	str	r3, [sp, #12]
 8009a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a96:	9302      	str	r3, [sp, #8]
 8009a98:	f107 0314 	add.w	r3, r7, #20
 8009a9c:	9301      	str	r3, [sp, #4]
 8009a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa0:	9300      	str	r3, [sp, #0]
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	68b9      	ldr	r1, [r7, #8]
 8009aa8:	68f8      	ldr	r0, [r7, #12]
 8009aaa:	f000 f851 	bl	8009b50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ab0:	f000 f8f6 	bl	8009ca0 <prvAddNewTaskToReadyList>
 8009ab4:	e001      	b.n	8009aba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009aba:	697b      	ldr	r3, [r7, #20]
	}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3728      	adds	r7, #40	@ 0x28
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b08c      	sub	sp, #48	@ 0x30
 8009ac8:	af04      	add	r7, sp, #16
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	603b      	str	r3, [r7, #0]
 8009ad0:	4613      	mov	r3, r2
 8009ad2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009ad4:	88fb      	ldrh	r3, [r7, #6]
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f001 fc77 	bl	800b3cc <pvPortMalloc>
 8009ade:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d00e      	beq.n	8009b04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009ae6:	20a8      	movs	r0, #168	@ 0xa8
 8009ae8:	f001 fc70 	bl	800b3cc <pvPortMalloc>
 8009aec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d003      	beq.n	8009afc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	697a      	ldr	r2, [r7, #20]
 8009af8:	631a      	str	r2, [r3, #48]	@ 0x30
 8009afa:	e005      	b.n	8009b08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009afc:	6978      	ldr	r0, [r7, #20]
 8009afe:	f001 fd33 	bl	800b568 <vPortFree>
 8009b02:	e001      	b.n	8009b08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009b04:	2300      	movs	r3, #0
 8009b06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d017      	beq.n	8009b3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	2200      	movs	r2, #0
 8009b12:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009b16:	88fa      	ldrh	r2, [r7, #6]
 8009b18:	2300      	movs	r3, #0
 8009b1a:	9303      	str	r3, [sp, #12]
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	9302      	str	r3, [sp, #8]
 8009b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b22:	9301      	str	r3, [sp, #4]
 8009b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	68b9      	ldr	r1, [r7, #8]
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	f000 f80f 	bl	8009b50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b32:	69f8      	ldr	r0, [r7, #28]
 8009b34:	f000 f8b4 	bl	8009ca0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	61bb      	str	r3, [r7, #24]
 8009b3c:	e002      	b.n	8009b44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009b42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009b44:	69bb      	ldr	r3, [r7, #24]
	}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3720      	adds	r7, #32
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
	...

08009b50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b088      	sub	sp, #32
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]
 8009b5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b60:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	009b      	lsls	r3, r3, #2
 8009b66:	461a      	mov	r2, r3
 8009b68:	21a5      	movs	r1, #165	@ 0xa5
 8009b6a:	f001 fe1d 	bl	800b7a8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009b78:	3b01      	subs	r3, #1
 8009b7a:	009b      	lsls	r3, r3, #2
 8009b7c:	4413      	add	r3, r2
 8009b7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009b80:	69bb      	ldr	r3, [r7, #24]
 8009b82:	f023 0307 	bic.w	r3, r3, #7
 8009b86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	f003 0307 	and.w	r3, r3, #7
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d00b      	beq.n	8009baa <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	617b      	str	r3, [r7, #20]
}
 8009ba4:	bf00      	nop
 8009ba6:	bf00      	nop
 8009ba8:	e7fd      	b.n	8009ba6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d01f      	beq.n	8009bf0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	61fb      	str	r3, [r7, #28]
 8009bb4:	e012      	b.n	8009bdc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009bb6:	68ba      	ldr	r2, [r7, #8]
 8009bb8:	69fb      	ldr	r3, [r7, #28]
 8009bba:	4413      	add	r3, r2
 8009bbc:	7819      	ldrb	r1, [r3, #0]
 8009bbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bc0:	69fb      	ldr	r3, [r7, #28]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	3334      	adds	r3, #52	@ 0x34
 8009bc6:	460a      	mov	r2, r1
 8009bc8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	4413      	add	r3, r2
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d006      	beq.n	8009be4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009bd6:	69fb      	ldr	r3, [r7, #28]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	61fb      	str	r3, [r7, #28]
 8009bdc:	69fb      	ldr	r3, [r7, #28]
 8009bde:	2b0f      	cmp	r3, #15
 8009be0:	d9e9      	bls.n	8009bb6 <prvInitialiseNewTask+0x66>
 8009be2:	e000      	b.n	8009be6 <prvInitialiseNewTask+0x96>
			{
				break;
 8009be4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be8:	2200      	movs	r2, #0
 8009bea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009bee:	e003      	b.n	8009bf8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfa:	2b37      	cmp	r3, #55	@ 0x37
 8009bfc:	d901      	bls.n	8009c02 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009bfe:	2337      	movs	r3, #55	@ 0x37
 8009c00:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c06:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c0c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c10:	2200      	movs	r2, #0
 8009c12:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c16:	3304      	adds	r3, #4
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7ff f965 	bl	8008ee8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c20:	3318      	adds	r3, #24
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7ff f960 	bl	8008ee8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c2c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c36:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c3c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c40:	2200      	movs	r2, #0
 8009c42:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c50:	3354      	adds	r3, #84	@ 0x54
 8009c52:	224c      	movs	r2, #76	@ 0x4c
 8009c54:	2100      	movs	r1, #0
 8009c56:	4618      	mov	r0, r3
 8009c58:	f001 fda6 	bl	800b7a8 <memset>
 8009c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5e:	4a0d      	ldr	r2, [pc, #52]	@ (8009c94 <prvInitialiseNewTask+0x144>)
 8009c60:	659a      	str	r2, [r3, #88]	@ 0x58
 8009c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c64:	4a0c      	ldr	r2, [pc, #48]	@ (8009c98 <prvInitialiseNewTask+0x148>)
 8009c66:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6a:	4a0c      	ldr	r2, [pc, #48]	@ (8009c9c <prvInitialiseNewTask+0x14c>)
 8009c6c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009c6e:	683a      	ldr	r2, [r7, #0]
 8009c70:	68f9      	ldr	r1, [r7, #12]
 8009c72:	69b8      	ldr	r0, [r7, #24]
 8009c74:	f001 f95a 	bl	800af2c <pxPortInitialiseStack>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d002      	beq.n	8009c8a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c8a:	bf00      	nop
 8009c8c:	3720      	adds	r7, #32
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	20001d9c 	.word	0x20001d9c
 8009c98:	20001e04 	.word	0x20001e04
 8009c9c:	20001e6c 	.word	0x20001e6c

08009ca0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ca8:	f001 fa6e 	bl	800b188 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009cac:	4b2d      	ldr	r3, [pc, #180]	@ (8009d64 <prvAddNewTaskToReadyList+0xc4>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	4a2c      	ldr	r2, [pc, #176]	@ (8009d64 <prvAddNewTaskToReadyList+0xc4>)
 8009cb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d109      	bne.n	8009cd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009cc4:	4b27      	ldr	r3, [pc, #156]	@ (8009d64 <prvAddNewTaskToReadyList+0xc4>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	2b01      	cmp	r3, #1
 8009cca:	d110      	bne.n	8009cee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009ccc:	f000 fc2e 	bl	800a52c <prvInitialiseTaskLists>
 8009cd0:	e00d      	b.n	8009cee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009cd2:	4b26      	ldr	r3, [pc, #152]	@ (8009d6c <prvAddNewTaskToReadyList+0xcc>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d109      	bne.n	8009cee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009cda:	4b23      	ldr	r3, [pc, #140]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	d802      	bhi.n	8009cee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009cee:	4b20      	ldr	r3, [pc, #128]	@ (8009d70 <prvAddNewTaskToReadyList+0xd0>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	3301      	adds	r3, #1
 8009cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8009d70 <prvAddNewTaskToReadyList+0xd0>)
 8009cf6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8009d70 <prvAddNewTaskToReadyList+0xd0>)
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d04:	4b1b      	ldr	r3, [pc, #108]	@ (8009d74 <prvAddNewTaskToReadyList+0xd4>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d903      	bls.n	8009d14 <prvAddNewTaskToReadyList+0x74>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d10:	4a18      	ldr	r2, [pc, #96]	@ (8009d74 <prvAddNewTaskToReadyList+0xd4>)
 8009d12:	6013      	str	r3, [r2, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d18:	4613      	mov	r3, r2
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	4413      	add	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	4a15      	ldr	r2, [pc, #84]	@ (8009d78 <prvAddNewTaskToReadyList+0xd8>)
 8009d22:	441a      	add	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	3304      	adds	r3, #4
 8009d28:	4619      	mov	r1, r3
 8009d2a:	4610      	mov	r0, r2
 8009d2c:	f7ff f8e9 	bl	8008f02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009d30:	f001 fa5c 	bl	800b1ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009d34:	4b0d      	ldr	r3, [pc, #52]	@ (8009d6c <prvAddNewTaskToReadyList+0xcc>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d00e      	beq.n	8009d5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d68 <prvAddNewTaskToReadyList+0xc8>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d207      	bcs.n	8009d5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d7c <prvAddNewTaskToReadyList+0xdc>)
 8009d4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d50:	601a      	str	r2, [r3, #0]
 8009d52:	f3bf 8f4f 	dsb	sy
 8009d56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d5a:	bf00      	nop
 8009d5c:	3708      	adds	r7, #8
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	2000101c 	.word	0x2000101c
 8009d68:	20000b48 	.word	0x20000b48
 8009d6c:	20001028 	.word	0x20001028
 8009d70:	20001038 	.word	0x20001038
 8009d74:	20001024 	.word	0x20001024
 8009d78:	20000b4c 	.word	0x20000b4c
 8009d7c:	e000ed04 	.word	0xe000ed04

08009d80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d018      	beq.n	8009dc4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009d92:	4b14      	ldr	r3, [pc, #80]	@ (8009de4 <vTaskDelay+0x64>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00b      	beq.n	8009db2 <vTaskDelay+0x32>
	__asm volatile
 8009d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d9e:	f383 8811 	msr	BASEPRI, r3
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	60bb      	str	r3, [r7, #8]
}
 8009dac:	bf00      	nop
 8009dae:	bf00      	nop
 8009db0:	e7fd      	b.n	8009dae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009db2:	f000 f88b 	bl	8009ecc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009db6:	2100      	movs	r1, #0
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fd09 	bl	800a7d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009dbe:	f000 f893 	bl	8009ee8 <xTaskResumeAll>
 8009dc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d107      	bne.n	8009dda <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009dca:	4b07      	ldr	r3, [pc, #28]	@ (8009de8 <vTaskDelay+0x68>)
 8009dcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dd0:	601a      	str	r2, [r3, #0]
 8009dd2:	f3bf 8f4f 	dsb	sy
 8009dd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009dda:	bf00      	nop
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	20001044 	.word	0x20001044
 8009de8:	e000ed04 	.word	0xe000ed04

08009dec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b08a      	sub	sp, #40	@ 0x28
 8009df0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009df2:	2300      	movs	r3, #0
 8009df4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009df6:	2300      	movs	r3, #0
 8009df8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009dfa:	463a      	mov	r2, r7
 8009dfc:	1d39      	adds	r1, r7, #4
 8009dfe:	f107 0308 	add.w	r3, r7, #8
 8009e02:	4618      	mov	r0, r3
 8009e04:	f7ff f81c 	bl	8008e40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e08:	6839      	ldr	r1, [r7, #0]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	9202      	str	r2, [sp, #8]
 8009e10:	9301      	str	r3, [sp, #4]
 8009e12:	2300      	movs	r3, #0
 8009e14:	9300      	str	r3, [sp, #0]
 8009e16:	2300      	movs	r3, #0
 8009e18:	460a      	mov	r2, r1
 8009e1a:	4924      	ldr	r1, [pc, #144]	@ (8009eac <vTaskStartScheduler+0xc0>)
 8009e1c:	4824      	ldr	r0, [pc, #144]	@ (8009eb0 <vTaskStartScheduler+0xc4>)
 8009e1e:	f7ff fdf1 	bl	8009a04 <xTaskCreateStatic>
 8009e22:	4603      	mov	r3, r0
 8009e24:	4a23      	ldr	r2, [pc, #140]	@ (8009eb4 <vTaskStartScheduler+0xc8>)
 8009e26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e28:	4b22      	ldr	r3, [pc, #136]	@ (8009eb4 <vTaskStartScheduler+0xc8>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d002      	beq.n	8009e36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e30:	2301      	movs	r3, #1
 8009e32:	617b      	str	r3, [r7, #20]
 8009e34:	e001      	b.n	8009e3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e36:	2300      	movs	r3, #0
 8009e38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d102      	bne.n	8009e46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009e40:	f000 fd1a 	bl	800a878 <xTimerCreateTimerTask>
 8009e44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d11b      	bne.n	8009e84 <vTaskStartScheduler+0x98>
	__asm volatile
 8009e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e50:	f383 8811 	msr	BASEPRI, r3
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	613b      	str	r3, [r7, #16]
}
 8009e5e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e60:	4b15      	ldr	r3, [pc, #84]	@ (8009eb8 <vTaskStartScheduler+0xcc>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	3354      	adds	r3, #84	@ 0x54
 8009e66:	4a15      	ldr	r2, [pc, #84]	@ (8009ebc <vTaskStartScheduler+0xd0>)
 8009e68:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009e6a:	4b15      	ldr	r3, [pc, #84]	@ (8009ec0 <vTaskStartScheduler+0xd4>)
 8009e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009e72:	4b14      	ldr	r3, [pc, #80]	@ (8009ec4 <vTaskStartScheduler+0xd8>)
 8009e74:	2201      	movs	r2, #1
 8009e76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009e78:	4b13      	ldr	r3, [pc, #76]	@ (8009ec8 <vTaskStartScheduler+0xdc>)
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009e7e:	f001 f8df 	bl	800b040 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009e82:	e00f      	b.n	8009ea4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e8a:	d10b      	bne.n	8009ea4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e90:	f383 8811 	msr	BASEPRI, r3
 8009e94:	f3bf 8f6f 	isb	sy
 8009e98:	f3bf 8f4f 	dsb	sy
 8009e9c:	60fb      	str	r3, [r7, #12]
}
 8009e9e:	bf00      	nop
 8009ea0:	bf00      	nop
 8009ea2:	e7fd      	b.n	8009ea0 <vTaskStartScheduler+0xb4>
}
 8009ea4:	bf00      	nop
 8009ea6:	3718      	adds	r7, #24
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	0800b9c4 	.word	0x0800b9c4
 8009eb0:	0800a4fd 	.word	0x0800a4fd
 8009eb4:	20001040 	.word	0x20001040
 8009eb8:	20000b48 	.word	0x20000b48
 8009ebc:	2000003c 	.word	0x2000003c
 8009ec0:	2000103c 	.word	0x2000103c
 8009ec4:	20001028 	.word	0x20001028
 8009ec8:	20001020 	.word	0x20001020

08009ecc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009ecc:	b480      	push	{r7}
 8009ece:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009ed0:	4b04      	ldr	r3, [pc, #16]	@ (8009ee4 <vTaskSuspendAll+0x18>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	3301      	adds	r3, #1
 8009ed6:	4a03      	ldr	r2, [pc, #12]	@ (8009ee4 <vTaskSuspendAll+0x18>)
 8009ed8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009eda:	bf00      	nop
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr
 8009ee4:	20001044 	.word	0x20001044

08009ee8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009ef6:	4b42      	ldr	r3, [pc, #264]	@ (800a000 <xTaskResumeAll+0x118>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d10b      	bne.n	8009f16 <xTaskResumeAll+0x2e>
	__asm volatile
 8009efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f02:	f383 8811 	msr	BASEPRI, r3
 8009f06:	f3bf 8f6f 	isb	sy
 8009f0a:	f3bf 8f4f 	dsb	sy
 8009f0e:	603b      	str	r3, [r7, #0]
}
 8009f10:	bf00      	nop
 8009f12:	bf00      	nop
 8009f14:	e7fd      	b.n	8009f12 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f16:	f001 f937 	bl	800b188 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f1a:	4b39      	ldr	r3, [pc, #228]	@ (800a000 <xTaskResumeAll+0x118>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	4a37      	ldr	r2, [pc, #220]	@ (800a000 <xTaskResumeAll+0x118>)
 8009f22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f24:	4b36      	ldr	r3, [pc, #216]	@ (800a000 <xTaskResumeAll+0x118>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d162      	bne.n	8009ff2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f2c:	4b35      	ldr	r3, [pc, #212]	@ (800a004 <xTaskResumeAll+0x11c>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d05e      	beq.n	8009ff2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f34:	e02f      	b.n	8009f96 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f36:	4b34      	ldr	r3, [pc, #208]	@ (800a008 <xTaskResumeAll+0x120>)
 8009f38:	68db      	ldr	r3, [r3, #12]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	3318      	adds	r3, #24
 8009f42:	4618      	mov	r0, r3
 8009f44:	f7ff f83a 	bl	8008fbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	3304      	adds	r3, #4
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f7ff f835 	bl	8008fbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f56:	4b2d      	ldr	r3, [pc, #180]	@ (800a00c <xTaskResumeAll+0x124>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d903      	bls.n	8009f66 <xTaskResumeAll+0x7e>
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f62:	4a2a      	ldr	r2, [pc, #168]	@ (800a00c <xTaskResumeAll+0x124>)
 8009f64:	6013      	str	r3, [r2, #0]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f6a:	4613      	mov	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	4413      	add	r3, r2
 8009f70:	009b      	lsls	r3, r3, #2
 8009f72:	4a27      	ldr	r2, [pc, #156]	@ (800a010 <xTaskResumeAll+0x128>)
 8009f74:	441a      	add	r2, r3
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	3304      	adds	r3, #4
 8009f7a:	4619      	mov	r1, r3
 8009f7c:	4610      	mov	r0, r2
 8009f7e:	f7fe ffc0 	bl	8008f02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f86:	4b23      	ldr	r3, [pc, #140]	@ (800a014 <xTaskResumeAll+0x12c>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d302      	bcc.n	8009f96 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009f90:	4b21      	ldr	r3, [pc, #132]	@ (800a018 <xTaskResumeAll+0x130>)
 8009f92:	2201      	movs	r2, #1
 8009f94:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f96:	4b1c      	ldr	r3, [pc, #112]	@ (800a008 <xTaskResumeAll+0x120>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d1cb      	bne.n	8009f36 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d001      	beq.n	8009fa8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009fa4:	f000 fb66 	bl	800a674 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800a01c <xTaskResumeAll+0x134>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d010      	beq.n	8009fd6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009fb4:	f000 f846 	bl	800a044 <xTaskIncrementTick>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d002      	beq.n	8009fc4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009fbe:	4b16      	ldr	r3, [pc, #88]	@ (800a018 <xTaskResumeAll+0x130>)
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	3b01      	subs	r3, #1
 8009fc8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d1f1      	bne.n	8009fb4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009fd0:	4b12      	ldr	r3, [pc, #72]	@ (800a01c <xTaskResumeAll+0x134>)
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009fd6:	4b10      	ldr	r3, [pc, #64]	@ (800a018 <xTaskResumeAll+0x130>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d009      	beq.n	8009ff2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009fe2:	4b0f      	ldr	r3, [pc, #60]	@ (800a020 <xTaskResumeAll+0x138>)
 8009fe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fe8:	601a      	str	r2, [r3, #0]
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ff2:	f001 f8fb 	bl	800b1ec <vPortExitCritical>

	return xAlreadyYielded;
 8009ff6:	68bb      	ldr	r3, [r7, #8]
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	20001044 	.word	0x20001044
 800a004:	2000101c 	.word	0x2000101c
 800a008:	20000fdc 	.word	0x20000fdc
 800a00c:	20001024 	.word	0x20001024
 800a010:	20000b4c 	.word	0x20000b4c
 800a014:	20000b48 	.word	0x20000b48
 800a018:	20001030 	.word	0x20001030
 800a01c:	2000102c 	.word	0x2000102c
 800a020:	e000ed04 	.word	0xe000ed04

0800a024 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a02a:	4b05      	ldr	r3, [pc, #20]	@ (800a040 <xTaskGetTickCount+0x1c>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a030:	687b      	ldr	r3, [r7, #4]
}
 800a032:	4618      	mov	r0, r3
 800a034:	370c      	adds	r7, #12
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
 800a03e:	bf00      	nop
 800a040:	20001020 	.word	0x20001020

0800a044 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a04a:	2300      	movs	r3, #0
 800a04c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a04e:	4b4f      	ldr	r3, [pc, #316]	@ (800a18c <xTaskIncrementTick+0x148>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	2b00      	cmp	r3, #0
 800a054:	f040 8090 	bne.w	800a178 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a058:	4b4d      	ldr	r3, [pc, #308]	@ (800a190 <xTaskIncrementTick+0x14c>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	3301      	adds	r3, #1
 800a05e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a060:	4a4b      	ldr	r2, [pc, #300]	@ (800a190 <xTaskIncrementTick+0x14c>)
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d121      	bne.n	800a0b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a06c:	4b49      	ldr	r3, [pc, #292]	@ (800a194 <xTaskIncrementTick+0x150>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00b      	beq.n	800a08e <xTaskIncrementTick+0x4a>
	__asm volatile
 800a076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a07a:	f383 8811 	msr	BASEPRI, r3
 800a07e:	f3bf 8f6f 	isb	sy
 800a082:	f3bf 8f4f 	dsb	sy
 800a086:	603b      	str	r3, [r7, #0]
}
 800a088:	bf00      	nop
 800a08a:	bf00      	nop
 800a08c:	e7fd      	b.n	800a08a <xTaskIncrementTick+0x46>
 800a08e:	4b41      	ldr	r3, [pc, #260]	@ (800a194 <xTaskIncrementTick+0x150>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	60fb      	str	r3, [r7, #12]
 800a094:	4b40      	ldr	r3, [pc, #256]	@ (800a198 <xTaskIncrementTick+0x154>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4a3e      	ldr	r2, [pc, #248]	@ (800a194 <xTaskIncrementTick+0x150>)
 800a09a:	6013      	str	r3, [r2, #0]
 800a09c:	4a3e      	ldr	r2, [pc, #248]	@ (800a198 <xTaskIncrementTick+0x154>)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	6013      	str	r3, [r2, #0]
 800a0a2:	4b3e      	ldr	r3, [pc, #248]	@ (800a19c <xTaskIncrementTick+0x158>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	4a3c      	ldr	r2, [pc, #240]	@ (800a19c <xTaskIncrementTick+0x158>)
 800a0aa:	6013      	str	r3, [r2, #0]
 800a0ac:	f000 fae2 	bl	800a674 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0b0:	4b3b      	ldr	r3, [pc, #236]	@ (800a1a0 <xTaskIncrementTick+0x15c>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	693a      	ldr	r2, [r7, #16]
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d349      	bcc.n	800a14e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0ba:	4b36      	ldr	r3, [pc, #216]	@ (800a194 <xTaskIncrementTick+0x150>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d104      	bne.n	800a0ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0c4:	4b36      	ldr	r3, [pc, #216]	@ (800a1a0 <xTaskIncrementTick+0x15c>)
 800a0c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a0ca:	601a      	str	r2, [r3, #0]
					break;
 800a0cc:	e03f      	b.n	800a14e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ce:	4b31      	ldr	r3, [pc, #196]	@ (800a194 <xTaskIncrementTick+0x150>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	68db      	ldr	r3, [r3, #12]
 800a0d4:	68db      	ldr	r3, [r3, #12]
 800a0d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a0de:	693a      	ldr	r2, [r7, #16]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d203      	bcs.n	800a0ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a0e6:	4a2e      	ldr	r2, [pc, #184]	@ (800a1a0 <xTaskIncrementTick+0x15c>)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a0ec:	e02f      	b.n	800a14e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	3304      	adds	r3, #4
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fe ff62 	bl	8008fbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d004      	beq.n	800a10a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	3318      	adds	r3, #24
 800a104:	4618      	mov	r0, r3
 800a106:	f7fe ff59 	bl	8008fbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a10e:	4b25      	ldr	r3, [pc, #148]	@ (800a1a4 <xTaskIncrementTick+0x160>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	429a      	cmp	r2, r3
 800a114:	d903      	bls.n	800a11e <xTaskIncrementTick+0xda>
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a11a:	4a22      	ldr	r2, [pc, #136]	@ (800a1a4 <xTaskIncrementTick+0x160>)
 800a11c:	6013      	str	r3, [r2, #0]
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a122:	4613      	mov	r3, r2
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	4413      	add	r3, r2
 800a128:	009b      	lsls	r3, r3, #2
 800a12a:	4a1f      	ldr	r2, [pc, #124]	@ (800a1a8 <xTaskIncrementTick+0x164>)
 800a12c:	441a      	add	r2, r3
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	3304      	adds	r3, #4
 800a132:	4619      	mov	r1, r3
 800a134:	4610      	mov	r0, r2
 800a136:	f7fe fee4 	bl	8008f02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a13e:	4b1b      	ldr	r3, [pc, #108]	@ (800a1ac <xTaskIncrementTick+0x168>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a144:	429a      	cmp	r2, r3
 800a146:	d3b8      	bcc.n	800a0ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a148:	2301      	movs	r3, #1
 800a14a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a14c:	e7b5      	b.n	800a0ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a14e:	4b17      	ldr	r3, [pc, #92]	@ (800a1ac <xTaskIncrementTick+0x168>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a154:	4914      	ldr	r1, [pc, #80]	@ (800a1a8 <xTaskIncrementTick+0x164>)
 800a156:	4613      	mov	r3, r2
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	4413      	add	r3, r2
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	440b      	add	r3, r1
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	2b01      	cmp	r3, #1
 800a164:	d901      	bls.n	800a16a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a166:	2301      	movs	r3, #1
 800a168:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a16a:	4b11      	ldr	r3, [pc, #68]	@ (800a1b0 <xTaskIncrementTick+0x16c>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d007      	beq.n	800a182 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a172:	2301      	movs	r3, #1
 800a174:	617b      	str	r3, [r7, #20]
 800a176:	e004      	b.n	800a182 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a178:	4b0e      	ldr	r3, [pc, #56]	@ (800a1b4 <xTaskIncrementTick+0x170>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	3301      	adds	r3, #1
 800a17e:	4a0d      	ldr	r2, [pc, #52]	@ (800a1b4 <xTaskIncrementTick+0x170>)
 800a180:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a182:	697b      	ldr	r3, [r7, #20]
}
 800a184:	4618      	mov	r0, r3
 800a186:	3718      	adds	r7, #24
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	20001044 	.word	0x20001044
 800a190:	20001020 	.word	0x20001020
 800a194:	20000fd4 	.word	0x20000fd4
 800a198:	20000fd8 	.word	0x20000fd8
 800a19c:	20001034 	.word	0x20001034
 800a1a0:	2000103c 	.word	0x2000103c
 800a1a4:	20001024 	.word	0x20001024
 800a1a8:	20000b4c 	.word	0x20000b4c
 800a1ac:	20000b48 	.word	0x20000b48
 800a1b0:	20001030 	.word	0x20001030
 800a1b4:	2000102c 	.word	0x2000102c

0800a1b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b085      	sub	sp, #20
 800a1bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a1be:	4b2b      	ldr	r3, [pc, #172]	@ (800a26c <vTaskSwitchContext+0xb4>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d003      	beq.n	800a1ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a1c6:	4b2a      	ldr	r3, [pc, #168]	@ (800a270 <vTaskSwitchContext+0xb8>)
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a1cc:	e047      	b.n	800a25e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a1ce:	4b28      	ldr	r3, [pc, #160]	@ (800a270 <vTaskSwitchContext+0xb8>)
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1d4:	4b27      	ldr	r3, [pc, #156]	@ (800a274 <vTaskSwitchContext+0xbc>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	60fb      	str	r3, [r7, #12]
 800a1da:	e011      	b.n	800a200 <vTaskSwitchContext+0x48>
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d10b      	bne.n	800a1fa <vTaskSwitchContext+0x42>
	__asm volatile
 800a1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e6:	f383 8811 	msr	BASEPRI, r3
 800a1ea:	f3bf 8f6f 	isb	sy
 800a1ee:	f3bf 8f4f 	dsb	sy
 800a1f2:	607b      	str	r3, [r7, #4]
}
 800a1f4:	bf00      	nop
 800a1f6:	bf00      	nop
 800a1f8:	e7fd      	b.n	800a1f6 <vTaskSwitchContext+0x3e>
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	3b01      	subs	r3, #1
 800a1fe:	60fb      	str	r3, [r7, #12]
 800a200:	491d      	ldr	r1, [pc, #116]	@ (800a278 <vTaskSwitchContext+0xc0>)
 800a202:	68fa      	ldr	r2, [r7, #12]
 800a204:	4613      	mov	r3, r2
 800a206:	009b      	lsls	r3, r3, #2
 800a208:	4413      	add	r3, r2
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	440b      	add	r3, r1
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d0e3      	beq.n	800a1dc <vTaskSwitchContext+0x24>
 800a214:	68fa      	ldr	r2, [r7, #12]
 800a216:	4613      	mov	r3, r2
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	4413      	add	r3, r2
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	4a16      	ldr	r2, [pc, #88]	@ (800a278 <vTaskSwitchContext+0xc0>)
 800a220:	4413      	add	r3, r2
 800a222:	60bb      	str	r3, [r7, #8]
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	685a      	ldr	r2, [r3, #4]
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	605a      	str	r2, [r3, #4]
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	685a      	ldr	r2, [r3, #4]
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	3308      	adds	r3, #8
 800a236:	429a      	cmp	r2, r3
 800a238:	d104      	bne.n	800a244 <vTaskSwitchContext+0x8c>
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	685a      	ldr	r2, [r3, #4]
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	605a      	str	r2, [r3, #4]
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	4a0c      	ldr	r2, [pc, #48]	@ (800a27c <vTaskSwitchContext+0xc4>)
 800a24c:	6013      	str	r3, [r2, #0]
 800a24e:	4a09      	ldr	r2, [pc, #36]	@ (800a274 <vTaskSwitchContext+0xbc>)
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a254:	4b09      	ldr	r3, [pc, #36]	@ (800a27c <vTaskSwitchContext+0xc4>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	3354      	adds	r3, #84	@ 0x54
 800a25a:	4a09      	ldr	r2, [pc, #36]	@ (800a280 <vTaskSwitchContext+0xc8>)
 800a25c:	6013      	str	r3, [r2, #0]
}
 800a25e:	bf00      	nop
 800a260:	3714      	adds	r7, #20
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr
 800a26a:	bf00      	nop
 800a26c:	20001044 	.word	0x20001044
 800a270:	20001030 	.word	0x20001030
 800a274:	20001024 	.word	0x20001024
 800a278:	20000b4c 	.word	0x20000b4c
 800a27c:	20000b48 	.word	0x20000b48
 800a280:	2000003c 	.word	0x2000003c

0800a284 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b084      	sub	sp, #16
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d10b      	bne.n	800a2ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a298:	f383 8811 	msr	BASEPRI, r3
 800a29c:	f3bf 8f6f 	isb	sy
 800a2a0:	f3bf 8f4f 	dsb	sy
 800a2a4:	60fb      	str	r3, [r7, #12]
}
 800a2a6:	bf00      	nop
 800a2a8:	bf00      	nop
 800a2aa:	e7fd      	b.n	800a2a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2ac:	4b07      	ldr	r3, [pc, #28]	@ (800a2cc <vTaskPlaceOnEventList+0x48>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	3318      	adds	r3, #24
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7fe fe48 	bl	8008f4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2ba:	2101      	movs	r1, #1
 800a2bc:	6838      	ldr	r0, [r7, #0]
 800a2be:	f000 fa87 	bl	800a7d0 <prvAddCurrentTaskToDelayedList>
}
 800a2c2:	bf00      	nop
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	20000b48 	.word	0x20000b48

0800a2d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b086      	sub	sp, #24
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d10b      	bne.n	800a2fa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e6:	f383 8811 	msr	BASEPRI, r3
 800a2ea:	f3bf 8f6f 	isb	sy
 800a2ee:	f3bf 8f4f 	dsb	sy
 800a2f2:	617b      	str	r3, [r7, #20]
}
 800a2f4:	bf00      	nop
 800a2f6:	bf00      	nop
 800a2f8:	e7fd      	b.n	800a2f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2fa:	4b0a      	ldr	r3, [pc, #40]	@ (800a324 <vTaskPlaceOnEventListRestricted+0x54>)
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	3318      	adds	r3, #24
 800a300:	4619      	mov	r1, r3
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	f7fe fdfd 	bl	8008f02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d002      	beq.n	800a314 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a30e:	f04f 33ff 	mov.w	r3, #4294967295
 800a312:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a314:	6879      	ldr	r1, [r7, #4]
 800a316:	68b8      	ldr	r0, [r7, #8]
 800a318:	f000 fa5a 	bl	800a7d0 <prvAddCurrentTaskToDelayedList>
	}
 800a31c:	bf00      	nop
 800a31e:	3718      	adds	r7, #24
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}
 800a324:	20000b48 	.word	0x20000b48

0800a328 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b086      	sub	sp, #24
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d10b      	bne.n	800a356 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a342:	f383 8811 	msr	BASEPRI, r3
 800a346:	f3bf 8f6f 	isb	sy
 800a34a:	f3bf 8f4f 	dsb	sy
 800a34e:	60fb      	str	r3, [r7, #12]
}
 800a350:	bf00      	nop
 800a352:	bf00      	nop
 800a354:	e7fd      	b.n	800a352 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	3318      	adds	r3, #24
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7fe fe2e 	bl	8008fbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a360:	4b1d      	ldr	r3, [pc, #116]	@ (800a3d8 <xTaskRemoveFromEventList+0xb0>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d11d      	bne.n	800a3a4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	3304      	adds	r3, #4
 800a36c:	4618      	mov	r0, r3
 800a36e:	f7fe fe25 	bl	8008fbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a376:	4b19      	ldr	r3, [pc, #100]	@ (800a3dc <xTaskRemoveFromEventList+0xb4>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	429a      	cmp	r2, r3
 800a37c:	d903      	bls.n	800a386 <xTaskRemoveFromEventList+0x5e>
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a382:	4a16      	ldr	r2, [pc, #88]	@ (800a3dc <xTaskRemoveFromEventList+0xb4>)
 800a384:	6013      	str	r3, [r2, #0]
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a38a:	4613      	mov	r3, r2
 800a38c:	009b      	lsls	r3, r3, #2
 800a38e:	4413      	add	r3, r2
 800a390:	009b      	lsls	r3, r3, #2
 800a392:	4a13      	ldr	r2, [pc, #76]	@ (800a3e0 <xTaskRemoveFromEventList+0xb8>)
 800a394:	441a      	add	r2, r3
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	3304      	adds	r3, #4
 800a39a:	4619      	mov	r1, r3
 800a39c:	4610      	mov	r0, r2
 800a39e:	f7fe fdb0 	bl	8008f02 <vListInsertEnd>
 800a3a2:	e005      	b.n	800a3b0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	3318      	adds	r3, #24
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	480e      	ldr	r0, [pc, #56]	@ (800a3e4 <xTaskRemoveFromEventList+0xbc>)
 800a3ac:	f7fe fda9 	bl	8008f02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a3e8 <xTaskRemoveFromEventList+0xc0>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d905      	bls.n	800a3ca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a3be:	2301      	movs	r3, #1
 800a3c0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a3c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a3ec <xTaskRemoveFromEventList+0xc4>)
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	601a      	str	r2, [r3, #0]
 800a3c8:	e001      	b.n	800a3ce <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a3ce:	697b      	ldr	r3, [r7, #20]
}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	3718      	adds	r7, #24
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}
 800a3d8:	20001044 	.word	0x20001044
 800a3dc:	20001024 	.word	0x20001024
 800a3e0:	20000b4c 	.word	0x20000b4c
 800a3e4:	20000fdc 	.word	0x20000fdc
 800a3e8:	20000b48 	.word	0x20000b48
 800a3ec:	20001030 	.word	0x20001030

0800a3f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b083      	sub	sp, #12
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a3f8:	4b06      	ldr	r3, [pc, #24]	@ (800a414 <vTaskInternalSetTimeOutState+0x24>)
 800a3fa:	681a      	ldr	r2, [r3, #0]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a400:	4b05      	ldr	r3, [pc, #20]	@ (800a418 <vTaskInternalSetTimeOutState+0x28>)
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	605a      	str	r2, [r3, #4]
}
 800a408:	bf00      	nop
 800a40a:	370c      	adds	r7, #12
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr
 800a414:	20001034 	.word	0x20001034
 800a418:	20001020 	.word	0x20001020

0800a41c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b088      	sub	sp, #32
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d10b      	bne.n	800a444 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a42c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a430:	f383 8811 	msr	BASEPRI, r3
 800a434:	f3bf 8f6f 	isb	sy
 800a438:	f3bf 8f4f 	dsb	sy
 800a43c:	613b      	str	r3, [r7, #16]
}
 800a43e:	bf00      	nop
 800a440:	bf00      	nop
 800a442:	e7fd      	b.n	800a440 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d10b      	bne.n	800a462 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44e:	f383 8811 	msr	BASEPRI, r3
 800a452:	f3bf 8f6f 	isb	sy
 800a456:	f3bf 8f4f 	dsb	sy
 800a45a:	60fb      	str	r3, [r7, #12]
}
 800a45c:	bf00      	nop
 800a45e:	bf00      	nop
 800a460:	e7fd      	b.n	800a45e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a462:	f000 fe91 	bl	800b188 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a466:	4b1d      	ldr	r3, [pc, #116]	@ (800a4dc <xTaskCheckForTimeOut+0xc0>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	69ba      	ldr	r2, [r7, #24]
 800a472:	1ad3      	subs	r3, r2, r3
 800a474:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a47e:	d102      	bne.n	800a486 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a480:	2300      	movs	r3, #0
 800a482:	61fb      	str	r3, [r7, #28]
 800a484:	e023      	b.n	800a4ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	4b15      	ldr	r3, [pc, #84]	@ (800a4e0 <xTaskCheckForTimeOut+0xc4>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	429a      	cmp	r2, r3
 800a490:	d007      	beq.n	800a4a2 <xTaskCheckForTimeOut+0x86>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	685b      	ldr	r3, [r3, #4]
 800a496:	69ba      	ldr	r2, [r7, #24]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d302      	bcc.n	800a4a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a49c:	2301      	movs	r3, #1
 800a49e:	61fb      	str	r3, [r7, #28]
 800a4a0:	e015      	b.n	800a4ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	697a      	ldr	r2, [r7, #20]
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d20b      	bcs.n	800a4c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	1ad2      	subs	r2, r2, r3
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f7ff ff99 	bl	800a3f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	61fb      	str	r3, [r7, #28]
 800a4c2:	e004      	b.n	800a4ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a4ce:	f000 fe8d 	bl	800b1ec <vPortExitCritical>

	return xReturn;
 800a4d2:	69fb      	ldr	r3, [r7, #28]
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3720      	adds	r7, #32
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	20001020 	.word	0x20001020
 800a4e0:	20001034 	.word	0x20001034

0800a4e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a4e8:	4b03      	ldr	r3, [pc, #12]	@ (800a4f8 <vTaskMissedYield+0x14>)
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	601a      	str	r2, [r3, #0]
}
 800a4ee:	bf00      	nop
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr
 800a4f8:	20001030 	.word	0x20001030

0800a4fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b082      	sub	sp, #8
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a504:	f000 f852 	bl	800a5ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a508:	4b06      	ldr	r3, [pc, #24]	@ (800a524 <prvIdleTask+0x28>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d9f9      	bls.n	800a504 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a510:	4b05      	ldr	r3, [pc, #20]	@ (800a528 <prvIdleTask+0x2c>)
 800a512:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a516:	601a      	str	r2, [r3, #0]
 800a518:	f3bf 8f4f 	dsb	sy
 800a51c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a520:	e7f0      	b.n	800a504 <prvIdleTask+0x8>
 800a522:	bf00      	nop
 800a524:	20000b4c 	.word	0x20000b4c
 800a528:	e000ed04 	.word	0xe000ed04

0800a52c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a532:	2300      	movs	r3, #0
 800a534:	607b      	str	r3, [r7, #4]
 800a536:	e00c      	b.n	800a552 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a538:	687a      	ldr	r2, [r7, #4]
 800a53a:	4613      	mov	r3, r2
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	4413      	add	r3, r2
 800a540:	009b      	lsls	r3, r3, #2
 800a542:	4a12      	ldr	r2, [pc, #72]	@ (800a58c <prvInitialiseTaskLists+0x60>)
 800a544:	4413      	add	r3, r2
 800a546:	4618      	mov	r0, r3
 800a548:	f7fe fcae 	bl	8008ea8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	3301      	adds	r3, #1
 800a550:	607b      	str	r3, [r7, #4]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2b37      	cmp	r3, #55	@ 0x37
 800a556:	d9ef      	bls.n	800a538 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a558:	480d      	ldr	r0, [pc, #52]	@ (800a590 <prvInitialiseTaskLists+0x64>)
 800a55a:	f7fe fca5 	bl	8008ea8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a55e:	480d      	ldr	r0, [pc, #52]	@ (800a594 <prvInitialiseTaskLists+0x68>)
 800a560:	f7fe fca2 	bl	8008ea8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a564:	480c      	ldr	r0, [pc, #48]	@ (800a598 <prvInitialiseTaskLists+0x6c>)
 800a566:	f7fe fc9f 	bl	8008ea8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a56a:	480c      	ldr	r0, [pc, #48]	@ (800a59c <prvInitialiseTaskLists+0x70>)
 800a56c:	f7fe fc9c 	bl	8008ea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a570:	480b      	ldr	r0, [pc, #44]	@ (800a5a0 <prvInitialiseTaskLists+0x74>)
 800a572:	f7fe fc99 	bl	8008ea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a576:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a4 <prvInitialiseTaskLists+0x78>)
 800a578:	4a05      	ldr	r2, [pc, #20]	@ (800a590 <prvInitialiseTaskLists+0x64>)
 800a57a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a57c:	4b0a      	ldr	r3, [pc, #40]	@ (800a5a8 <prvInitialiseTaskLists+0x7c>)
 800a57e:	4a05      	ldr	r2, [pc, #20]	@ (800a594 <prvInitialiseTaskLists+0x68>)
 800a580:	601a      	str	r2, [r3, #0]
}
 800a582:	bf00      	nop
 800a584:	3708      	adds	r7, #8
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	20000b4c 	.word	0x20000b4c
 800a590:	20000fac 	.word	0x20000fac
 800a594:	20000fc0 	.word	0x20000fc0
 800a598:	20000fdc 	.word	0x20000fdc
 800a59c:	20000ff0 	.word	0x20000ff0
 800a5a0:	20001008 	.word	0x20001008
 800a5a4:	20000fd4 	.word	0x20000fd4
 800a5a8:	20000fd8 	.word	0x20000fd8

0800a5ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5b2:	e019      	b.n	800a5e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a5b4:	f000 fde8 	bl	800b188 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5b8:	4b10      	ldr	r3, [pc, #64]	@ (800a5fc <prvCheckTasksWaitingTermination+0x50>)
 800a5ba:	68db      	ldr	r3, [r3, #12]
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	3304      	adds	r3, #4
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f7fe fcf9 	bl	8008fbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a5ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a600 <prvCheckTasksWaitingTermination+0x54>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	3b01      	subs	r3, #1
 800a5d0:	4a0b      	ldr	r2, [pc, #44]	@ (800a600 <prvCheckTasksWaitingTermination+0x54>)
 800a5d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a5d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a604 <prvCheckTasksWaitingTermination+0x58>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	3b01      	subs	r3, #1
 800a5da:	4a0a      	ldr	r2, [pc, #40]	@ (800a604 <prvCheckTasksWaitingTermination+0x58>)
 800a5dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a5de:	f000 fe05 	bl	800b1ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 f810 	bl	800a608 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5e8:	4b06      	ldr	r3, [pc, #24]	@ (800a604 <prvCheckTasksWaitingTermination+0x58>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d1e1      	bne.n	800a5b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a5f0:	bf00      	nop
 800a5f2:	bf00      	nop
 800a5f4:	3708      	adds	r7, #8
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
 800a5fa:	bf00      	nop
 800a5fc:	20000ff0 	.word	0x20000ff0
 800a600:	2000101c 	.word	0x2000101c
 800a604:	20001004 	.word	0x20001004

0800a608 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b084      	sub	sp, #16
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	3354      	adds	r3, #84	@ 0x54
 800a614:	4618      	mov	r0, r3
 800a616:	f001 f8cf 	bl	800b7b8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a620:	2b00      	cmp	r3, #0
 800a622:	d108      	bne.n	800a636 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a628:	4618      	mov	r0, r3
 800a62a:	f000 ff9d 	bl	800b568 <vPortFree>
				vPortFree( pxTCB );
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 ff9a 	bl	800b568 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a634:	e019      	b.n	800a66a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d103      	bne.n	800a648 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f000 ff91 	bl	800b568 <vPortFree>
	}
 800a646:	e010      	b.n	800a66a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a64e:	2b02      	cmp	r3, #2
 800a650:	d00b      	beq.n	800a66a <prvDeleteTCB+0x62>
	__asm volatile
 800a652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a656:	f383 8811 	msr	BASEPRI, r3
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	60fb      	str	r3, [r7, #12]
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop
 800a668:	e7fd      	b.n	800a666 <prvDeleteTCB+0x5e>
	}
 800a66a:	bf00      	nop
 800a66c:	3710      	adds	r7, #16
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}
	...

0800a674 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a67a:	4b0c      	ldr	r3, [pc, #48]	@ (800a6ac <prvResetNextTaskUnblockTime+0x38>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d104      	bne.n	800a68e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a684:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b0 <prvResetNextTaskUnblockTime+0x3c>)
 800a686:	f04f 32ff 	mov.w	r2, #4294967295
 800a68a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a68c:	e008      	b.n	800a6a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a68e:	4b07      	ldr	r3, [pc, #28]	@ (800a6ac <prvResetNextTaskUnblockTime+0x38>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	68db      	ldr	r3, [r3, #12]
 800a696:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	4a04      	ldr	r2, [pc, #16]	@ (800a6b0 <prvResetNextTaskUnblockTime+0x3c>)
 800a69e:	6013      	str	r3, [r2, #0]
}
 800a6a0:	bf00      	nop
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr
 800a6ac:	20000fd4 	.word	0x20000fd4
 800a6b0:	2000103c 	.word	0x2000103c

0800a6b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b083      	sub	sp, #12
 800a6b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a6ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a6e8 <xTaskGetSchedulerState+0x34>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d102      	bne.n	800a6c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	607b      	str	r3, [r7, #4]
 800a6c6:	e008      	b.n	800a6da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6c8:	4b08      	ldr	r3, [pc, #32]	@ (800a6ec <xTaskGetSchedulerState+0x38>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d102      	bne.n	800a6d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a6d0:	2302      	movs	r3, #2
 800a6d2:	607b      	str	r3, [r7, #4]
 800a6d4:	e001      	b.n	800a6da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a6da:	687b      	ldr	r3, [r7, #4]
	}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr
 800a6e8:	20001028 	.word	0x20001028
 800a6ec:	20001044 	.word	0x20001044

0800a6f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b086      	sub	sp, #24
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d058      	beq.n	800a7b8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a706:	4b2f      	ldr	r3, [pc, #188]	@ (800a7c4 <xTaskPriorityDisinherit+0xd4>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	693a      	ldr	r2, [r7, #16]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d00b      	beq.n	800a728 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a714:	f383 8811 	msr	BASEPRI, r3
 800a718:	f3bf 8f6f 	isb	sy
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	60fb      	str	r3, [r7, #12]
}
 800a722:	bf00      	nop
 800a724:	bf00      	nop
 800a726:	e7fd      	b.n	800a724 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d10b      	bne.n	800a748 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a734:	f383 8811 	msr	BASEPRI, r3
 800a738:	f3bf 8f6f 	isb	sy
 800a73c:	f3bf 8f4f 	dsb	sy
 800a740:	60bb      	str	r3, [r7, #8]
}
 800a742:	bf00      	nop
 800a744:	bf00      	nop
 800a746:	e7fd      	b.n	800a744 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a74c:	1e5a      	subs	r2, r3, #1
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a75a:	429a      	cmp	r2, r3
 800a75c:	d02c      	beq.n	800a7b8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a762:	2b00      	cmp	r3, #0
 800a764:	d128      	bne.n	800a7b8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	3304      	adds	r3, #4
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7fe fc26 	bl	8008fbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a77c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a788:	4b0f      	ldr	r3, [pc, #60]	@ (800a7c8 <xTaskPriorityDisinherit+0xd8>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d903      	bls.n	800a798 <xTaskPriorityDisinherit+0xa8>
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a794:	4a0c      	ldr	r2, [pc, #48]	@ (800a7c8 <xTaskPriorityDisinherit+0xd8>)
 800a796:	6013      	str	r3, [r2, #0]
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a79c:	4613      	mov	r3, r2
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	4413      	add	r3, r2
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	4a09      	ldr	r2, [pc, #36]	@ (800a7cc <xTaskPriorityDisinherit+0xdc>)
 800a7a6:	441a      	add	r2, r3
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	3304      	adds	r3, #4
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	4610      	mov	r0, r2
 800a7b0:	f7fe fba7 	bl	8008f02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a7b8:	697b      	ldr	r3, [r7, #20]
	}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3718      	adds	r7, #24
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	20000b48 	.word	0x20000b48
 800a7c8:	20001024 	.word	0x20001024
 800a7cc:	20000b4c 	.word	0x20000b4c

0800a7d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a7da:	4b21      	ldr	r3, [pc, #132]	@ (800a860 <prvAddCurrentTaskToDelayedList+0x90>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7e0:	4b20      	ldr	r3, [pc, #128]	@ (800a864 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	3304      	adds	r3, #4
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7fe fbe8 	bl	8008fbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7f2:	d10a      	bne.n	800a80a <prvAddCurrentTaskToDelayedList+0x3a>
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d007      	beq.n	800a80a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a7fa:	4b1a      	ldr	r3, [pc, #104]	@ (800a864 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	3304      	adds	r3, #4
 800a800:	4619      	mov	r1, r3
 800a802:	4819      	ldr	r0, [pc, #100]	@ (800a868 <prvAddCurrentTaskToDelayedList+0x98>)
 800a804:	f7fe fb7d 	bl	8008f02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a808:	e026      	b.n	800a858 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a80a:	68fa      	ldr	r2, [r7, #12]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	4413      	add	r3, r2
 800a810:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a812:	4b14      	ldr	r3, [pc, #80]	@ (800a864 <prvAddCurrentTaskToDelayedList+0x94>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	68ba      	ldr	r2, [r7, #8]
 800a818:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a81a:	68ba      	ldr	r2, [r7, #8]
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	429a      	cmp	r2, r3
 800a820:	d209      	bcs.n	800a836 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a822:	4b12      	ldr	r3, [pc, #72]	@ (800a86c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a824:	681a      	ldr	r2, [r3, #0]
 800a826:	4b0f      	ldr	r3, [pc, #60]	@ (800a864 <prvAddCurrentTaskToDelayedList+0x94>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	3304      	adds	r3, #4
 800a82c:	4619      	mov	r1, r3
 800a82e:	4610      	mov	r0, r2
 800a830:	f7fe fb8b 	bl	8008f4a <vListInsert>
}
 800a834:	e010      	b.n	800a858 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a836:	4b0e      	ldr	r3, [pc, #56]	@ (800a870 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	4b0a      	ldr	r3, [pc, #40]	@ (800a864 <prvAddCurrentTaskToDelayedList+0x94>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	3304      	adds	r3, #4
 800a840:	4619      	mov	r1, r3
 800a842:	4610      	mov	r0, r2
 800a844:	f7fe fb81 	bl	8008f4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a848:	4b0a      	ldr	r3, [pc, #40]	@ (800a874 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	68ba      	ldr	r2, [r7, #8]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d202      	bcs.n	800a858 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a852:	4a08      	ldr	r2, [pc, #32]	@ (800a874 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	6013      	str	r3, [r2, #0]
}
 800a858:	bf00      	nop
 800a85a:	3710      	adds	r7, #16
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	20001020 	.word	0x20001020
 800a864:	20000b48 	.word	0x20000b48
 800a868:	20001008 	.word	0x20001008
 800a86c:	20000fd8 	.word	0x20000fd8
 800a870:	20000fd4 	.word	0x20000fd4
 800a874:	2000103c 	.word	0x2000103c

0800a878 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b08a      	sub	sp, #40	@ 0x28
 800a87c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a87e:	2300      	movs	r3, #0
 800a880:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a882:	f000 fb13 	bl	800aeac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a886:	4b1d      	ldr	r3, [pc, #116]	@ (800a8fc <xTimerCreateTimerTask+0x84>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d021      	beq.n	800a8d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a88e:	2300      	movs	r3, #0
 800a890:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a892:	2300      	movs	r3, #0
 800a894:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a896:	1d3a      	adds	r2, r7, #4
 800a898:	f107 0108 	add.w	r1, r7, #8
 800a89c:	f107 030c 	add.w	r3, r7, #12
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7fe fae7 	bl	8008e74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a8a6:	6879      	ldr	r1, [r7, #4]
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	9202      	str	r2, [sp, #8]
 800a8ae:	9301      	str	r3, [sp, #4]
 800a8b0:	2302      	movs	r3, #2
 800a8b2:	9300      	str	r3, [sp, #0]
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	460a      	mov	r2, r1
 800a8b8:	4911      	ldr	r1, [pc, #68]	@ (800a900 <xTimerCreateTimerTask+0x88>)
 800a8ba:	4812      	ldr	r0, [pc, #72]	@ (800a904 <xTimerCreateTimerTask+0x8c>)
 800a8bc:	f7ff f8a2 	bl	8009a04 <xTaskCreateStatic>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	4a11      	ldr	r2, [pc, #68]	@ (800a908 <xTimerCreateTimerTask+0x90>)
 800a8c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a8c6:	4b10      	ldr	r3, [pc, #64]	@ (800a908 <xTimerCreateTimerTask+0x90>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d001      	beq.n	800a8d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d10b      	bne.n	800a8f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a8d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8dc:	f383 8811 	msr	BASEPRI, r3
 800a8e0:	f3bf 8f6f 	isb	sy
 800a8e4:	f3bf 8f4f 	dsb	sy
 800a8e8:	613b      	str	r3, [r7, #16]
}
 800a8ea:	bf00      	nop
 800a8ec:	bf00      	nop
 800a8ee:	e7fd      	b.n	800a8ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a8f0:	697b      	ldr	r3, [r7, #20]
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3718      	adds	r7, #24
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	20001078 	.word	0x20001078
 800a900:	0800b9cc 	.word	0x0800b9cc
 800a904:	0800aa45 	.word	0x0800aa45
 800a908:	2000107c 	.word	0x2000107c

0800a90c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b08a      	sub	sp, #40	@ 0x28
 800a910:	af00      	add	r7, sp, #0
 800a912:	60f8      	str	r0, [r7, #12]
 800a914:	60b9      	str	r1, [r7, #8]
 800a916:	607a      	str	r2, [r7, #4]
 800a918:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a91a:	2300      	movs	r3, #0
 800a91c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d10b      	bne.n	800a93c <xTimerGenericCommand+0x30>
	__asm volatile
 800a924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a928:	f383 8811 	msr	BASEPRI, r3
 800a92c:	f3bf 8f6f 	isb	sy
 800a930:	f3bf 8f4f 	dsb	sy
 800a934:	623b      	str	r3, [r7, #32]
}
 800a936:	bf00      	nop
 800a938:	bf00      	nop
 800a93a:	e7fd      	b.n	800a938 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a93c:	4b19      	ldr	r3, [pc, #100]	@ (800a9a4 <xTimerGenericCommand+0x98>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d02a      	beq.n	800a99a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	2b05      	cmp	r3, #5
 800a954:	dc18      	bgt.n	800a988 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a956:	f7ff fead 	bl	800a6b4 <xTaskGetSchedulerState>
 800a95a:	4603      	mov	r3, r0
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	d109      	bne.n	800a974 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a960:	4b10      	ldr	r3, [pc, #64]	@ (800a9a4 <xTimerGenericCommand+0x98>)
 800a962:	6818      	ldr	r0, [r3, #0]
 800a964:	f107 0110 	add.w	r1, r7, #16
 800a968:	2300      	movs	r3, #0
 800a96a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a96c:	f7fe fc5a 	bl	8009224 <xQueueGenericSend>
 800a970:	6278      	str	r0, [r7, #36]	@ 0x24
 800a972:	e012      	b.n	800a99a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a974:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a4 <xTimerGenericCommand+0x98>)
 800a976:	6818      	ldr	r0, [r3, #0]
 800a978:	f107 0110 	add.w	r1, r7, #16
 800a97c:	2300      	movs	r3, #0
 800a97e:	2200      	movs	r2, #0
 800a980:	f7fe fc50 	bl	8009224 <xQueueGenericSend>
 800a984:	6278      	str	r0, [r7, #36]	@ 0x24
 800a986:	e008      	b.n	800a99a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a988:	4b06      	ldr	r3, [pc, #24]	@ (800a9a4 <xTimerGenericCommand+0x98>)
 800a98a:	6818      	ldr	r0, [r3, #0]
 800a98c:	f107 0110 	add.w	r1, r7, #16
 800a990:	2300      	movs	r3, #0
 800a992:	683a      	ldr	r2, [r7, #0]
 800a994:	f7fe fd48 	bl	8009428 <xQueueGenericSendFromISR>
 800a998:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a99a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3728      	adds	r7, #40	@ 0x28
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}
 800a9a4:	20001078 	.word	0x20001078

0800a9a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b088      	sub	sp, #32
 800a9ac:	af02      	add	r7, sp, #8
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9b2:	4b23      	ldr	r3, [pc, #140]	@ (800aa40 <prvProcessExpiredTimer+0x98>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	3304      	adds	r3, #4
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7fe fafb 	bl	8008fbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9cc:	f003 0304 	and.w	r3, r3, #4
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d023      	beq.n	800aa1c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	699a      	ldr	r2, [r3, #24]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	18d1      	adds	r1, r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	683a      	ldr	r2, [r7, #0]
 800a9e0:	6978      	ldr	r0, [r7, #20]
 800a9e2:	f000 f8d5 	bl	800ab90 <prvInsertTimerInActiveList>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d020      	beq.n	800aa2e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	9300      	str	r3, [sp, #0]
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	2100      	movs	r1, #0
 800a9f6:	6978      	ldr	r0, [r7, #20]
 800a9f8:	f7ff ff88 	bl	800a90c <xTimerGenericCommand>
 800a9fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d114      	bne.n	800aa2e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa08:	f383 8811 	msr	BASEPRI, r3
 800aa0c:	f3bf 8f6f 	isb	sy
 800aa10:	f3bf 8f4f 	dsb	sy
 800aa14:	60fb      	str	r3, [r7, #12]
}
 800aa16:	bf00      	nop
 800aa18:	bf00      	nop
 800aa1a:	e7fd      	b.n	800aa18 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa22:	f023 0301 	bic.w	r3, r3, #1
 800aa26:	b2da      	uxtb	r2, r3
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	6978      	ldr	r0, [r7, #20]
 800aa34:	4798      	blx	r3
}
 800aa36:	bf00      	nop
 800aa38:	3718      	adds	r7, #24
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
 800aa3e:	bf00      	nop
 800aa40:	20001070 	.word	0x20001070

0800aa44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa4c:	f107 0308 	add.w	r3, r7, #8
 800aa50:	4618      	mov	r0, r3
 800aa52:	f000 f859 	bl	800ab08 <prvGetNextExpireTime>
 800aa56:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	68f8      	ldr	r0, [r7, #12]
 800aa5e:	f000 f805 	bl	800aa6c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aa62:	f000 f8d7 	bl	800ac14 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa66:	bf00      	nop
 800aa68:	e7f0      	b.n	800aa4c <prvTimerTask+0x8>
	...

0800aa6c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aa76:	f7ff fa29 	bl	8009ecc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aa7a:	f107 0308 	add.w	r3, r7, #8
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f000 f866 	bl	800ab50 <prvSampleTimeNow>
 800aa84:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d130      	bne.n	800aaee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d10a      	bne.n	800aaa8 <prvProcessTimerOrBlockTask+0x3c>
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d806      	bhi.n	800aaa8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aa9a:	f7ff fa25 	bl	8009ee8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aa9e:	68f9      	ldr	r1, [r7, #12]
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f7ff ff81 	bl	800a9a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aaa6:	e024      	b.n	800aaf2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d008      	beq.n	800aac0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aaae:	4b13      	ldr	r3, [pc, #76]	@ (800aafc <prvProcessTimerOrBlockTask+0x90>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d101      	bne.n	800aabc <prvProcessTimerOrBlockTask+0x50>
 800aab8:	2301      	movs	r3, #1
 800aaba:	e000      	b.n	800aabe <prvProcessTimerOrBlockTask+0x52>
 800aabc:	2300      	movs	r3, #0
 800aabe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aac0:	4b0f      	ldr	r3, [pc, #60]	@ (800ab00 <prvProcessTimerOrBlockTask+0x94>)
 800aac2:	6818      	ldr	r0, [r3, #0]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	1ad3      	subs	r3, r2, r3
 800aaca:	683a      	ldr	r2, [r7, #0]
 800aacc:	4619      	mov	r1, r3
 800aace:	f7fe ff65 	bl	800999c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aad2:	f7ff fa09 	bl	8009ee8 <xTaskResumeAll>
 800aad6:	4603      	mov	r3, r0
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d10a      	bne.n	800aaf2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aadc:	4b09      	ldr	r3, [pc, #36]	@ (800ab04 <prvProcessTimerOrBlockTask+0x98>)
 800aade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aae2:	601a      	str	r2, [r3, #0]
 800aae4:	f3bf 8f4f 	dsb	sy
 800aae8:	f3bf 8f6f 	isb	sy
}
 800aaec:	e001      	b.n	800aaf2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aaee:	f7ff f9fb 	bl	8009ee8 <xTaskResumeAll>
}
 800aaf2:	bf00      	nop
 800aaf4:	3710      	adds	r7, #16
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bd80      	pop	{r7, pc}
 800aafa:	bf00      	nop
 800aafc:	20001074 	.word	0x20001074
 800ab00:	20001078 	.word	0x20001078
 800ab04:	e000ed04 	.word	0xe000ed04

0800ab08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b085      	sub	sp, #20
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ab10:	4b0e      	ldr	r3, [pc, #56]	@ (800ab4c <prvGetNextExpireTime+0x44>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d101      	bne.n	800ab1e <prvGetNextExpireTime+0x16>
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	e000      	b.n	800ab20 <prvGetNextExpireTime+0x18>
 800ab1e:	2200      	movs	r2, #0
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d105      	bne.n	800ab38 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab2c:	4b07      	ldr	r3, [pc, #28]	@ (800ab4c <prvGetNextExpireTime+0x44>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	68db      	ldr	r3, [r3, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	60fb      	str	r3, [r7, #12]
 800ab36:	e001      	b.n	800ab3c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3714      	adds	r7, #20
 800ab42:	46bd      	mov	sp, r7
 800ab44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab48:	4770      	bx	lr
 800ab4a:	bf00      	nop
 800ab4c:	20001070 	.word	0x20001070

0800ab50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ab58:	f7ff fa64 	bl	800a024 <xTaskGetTickCount>
 800ab5c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ab5e:	4b0b      	ldr	r3, [pc, #44]	@ (800ab8c <prvSampleTimeNow+0x3c>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	68fa      	ldr	r2, [r7, #12]
 800ab64:	429a      	cmp	r2, r3
 800ab66:	d205      	bcs.n	800ab74 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ab68:	f000 f93a 	bl	800ade0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	601a      	str	r2, [r3, #0]
 800ab72:	e002      	b.n	800ab7a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2200      	movs	r2, #0
 800ab78:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ab7a:	4a04      	ldr	r2, [pc, #16]	@ (800ab8c <prvSampleTimeNow+0x3c>)
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ab80:	68fb      	ldr	r3, [r7, #12]
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3710      	adds	r7, #16
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	20001080 	.word	0x20001080

0800ab90 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	60f8      	str	r0, [r7, #12]
 800ab98:	60b9      	str	r1, [r7, #8]
 800ab9a:	607a      	str	r2, [r7, #4]
 800ab9c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	68ba      	ldr	r2, [r7, #8]
 800aba6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	68fa      	ldr	r2, [r7, #12]
 800abac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800abae:	68ba      	ldr	r2, [r7, #8]
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d812      	bhi.n	800abdc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	1ad2      	subs	r2, r2, r3
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	699b      	ldr	r3, [r3, #24]
 800abc0:	429a      	cmp	r2, r3
 800abc2:	d302      	bcc.n	800abca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800abc4:	2301      	movs	r3, #1
 800abc6:	617b      	str	r3, [r7, #20]
 800abc8:	e01b      	b.n	800ac02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800abca:	4b10      	ldr	r3, [pc, #64]	@ (800ac0c <prvInsertTimerInActiveList+0x7c>)
 800abcc:	681a      	ldr	r2, [r3, #0]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	3304      	adds	r3, #4
 800abd2:	4619      	mov	r1, r3
 800abd4:	4610      	mov	r0, r2
 800abd6:	f7fe f9b8 	bl	8008f4a <vListInsert>
 800abda:	e012      	b.n	800ac02 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800abdc:	687a      	ldr	r2, [r7, #4]
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	429a      	cmp	r2, r3
 800abe2:	d206      	bcs.n	800abf2 <prvInsertTimerInActiveList+0x62>
 800abe4:	68ba      	ldr	r2, [r7, #8]
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d302      	bcc.n	800abf2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800abec:	2301      	movs	r3, #1
 800abee:	617b      	str	r3, [r7, #20]
 800abf0:	e007      	b.n	800ac02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800abf2:	4b07      	ldr	r3, [pc, #28]	@ (800ac10 <prvInsertTimerInActiveList+0x80>)
 800abf4:	681a      	ldr	r2, [r3, #0]
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	3304      	adds	r3, #4
 800abfa:	4619      	mov	r1, r3
 800abfc:	4610      	mov	r0, r2
 800abfe:	f7fe f9a4 	bl	8008f4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ac02:	697b      	ldr	r3, [r7, #20]
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3718      	adds	r7, #24
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	20001074 	.word	0x20001074
 800ac10:	20001070 	.word	0x20001070

0800ac14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b08e      	sub	sp, #56	@ 0x38
 800ac18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac1a:	e0ce      	b.n	800adba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	da19      	bge.n	800ac56 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ac22:	1d3b      	adds	r3, r7, #4
 800ac24:	3304      	adds	r3, #4
 800ac26:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ac28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d10b      	bne.n	800ac46 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	61fb      	str	r3, [r7, #28]
}
 800ac40:	bf00      	nop
 800ac42:	bf00      	nop
 800ac44:	e7fd      	b.n	800ac42 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ac46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac4c:	6850      	ldr	r0, [r2, #4]
 800ac4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac50:	6892      	ldr	r2, [r2, #8]
 800ac52:	4611      	mov	r1, r2
 800ac54:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	f2c0 80ae 	blt.w	800adba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ac62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac64:	695b      	ldr	r3, [r3, #20]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d004      	beq.n	800ac74 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac6c:	3304      	adds	r3, #4
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7fe f9a4 	bl	8008fbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac74:	463b      	mov	r3, r7
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7ff ff6a 	bl	800ab50 <prvSampleTimeNow>
 800ac7c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2b09      	cmp	r3, #9
 800ac82:	f200 8097 	bhi.w	800adb4 <prvProcessReceivedCommands+0x1a0>
 800ac86:	a201      	add	r2, pc, #4	@ (adr r2, 800ac8c <prvProcessReceivedCommands+0x78>)
 800ac88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac8c:	0800acb5 	.word	0x0800acb5
 800ac90:	0800acb5 	.word	0x0800acb5
 800ac94:	0800acb5 	.word	0x0800acb5
 800ac98:	0800ad2b 	.word	0x0800ad2b
 800ac9c:	0800ad3f 	.word	0x0800ad3f
 800aca0:	0800ad8b 	.word	0x0800ad8b
 800aca4:	0800acb5 	.word	0x0800acb5
 800aca8:	0800acb5 	.word	0x0800acb5
 800acac:	0800ad2b 	.word	0x0800ad2b
 800acb0:	0800ad3f 	.word	0x0800ad3f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acba:	f043 0301 	orr.w	r3, r3, #1
 800acbe:	b2da      	uxtb	r2, r3
 800acc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800acc6:	68ba      	ldr	r2, [r7, #8]
 800acc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acca:	699b      	ldr	r3, [r3, #24]
 800accc:	18d1      	adds	r1, r2, r3
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800acd4:	f7ff ff5c 	bl	800ab90 <prvInsertTimerInActiveList>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d06c      	beq.n	800adb8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800acde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace0:	6a1b      	ldr	r3, [r3, #32]
 800ace2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ace4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ace6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acec:	f003 0304 	and.w	r3, r3, #4
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d061      	beq.n	800adb8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800acf4:	68ba      	ldr	r2, [r7, #8]
 800acf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf8:	699b      	ldr	r3, [r3, #24]
 800acfa:	441a      	add	r2, r3
 800acfc:	2300      	movs	r3, #0
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	2300      	movs	r3, #0
 800ad02:	2100      	movs	r1, #0
 800ad04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad06:	f7ff fe01 	bl	800a90c <xTimerGenericCommand>
 800ad0a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d152      	bne.n	800adb8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ad12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad16:	f383 8811 	msr	BASEPRI, r3
 800ad1a:	f3bf 8f6f 	isb	sy
 800ad1e:	f3bf 8f4f 	dsb	sy
 800ad22:	61bb      	str	r3, [r7, #24]
}
 800ad24:	bf00      	nop
 800ad26:	bf00      	nop
 800ad28:	e7fd      	b.n	800ad26 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad30:	f023 0301 	bic.w	r3, r3, #1
 800ad34:	b2da      	uxtb	r2, r3
 800ad36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ad3c:	e03d      	b.n	800adba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad44:	f043 0301 	orr.w	r3, r3, #1
 800ad48:	b2da      	uxtb	r2, r3
 800ad4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad4c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ad50:	68ba      	ldr	r2, [r7, #8]
 800ad52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad54:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ad56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad58:	699b      	ldr	r3, [r3, #24]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10b      	bne.n	800ad76 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ad5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad62:	f383 8811 	msr	BASEPRI, r3
 800ad66:	f3bf 8f6f 	isb	sy
 800ad6a:	f3bf 8f4f 	dsb	sy
 800ad6e:	617b      	str	r3, [r7, #20]
}
 800ad70:	bf00      	nop
 800ad72:	bf00      	nop
 800ad74:	e7fd      	b.n	800ad72 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ad76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad78:	699a      	ldr	r2, [r3, #24]
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad7c:	18d1      	adds	r1, r2, r3
 800ad7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad84:	f7ff ff04 	bl	800ab90 <prvInsertTimerInActiveList>
					break;
 800ad88:	e017      	b.n	800adba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ad8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad90:	f003 0302 	and.w	r3, r3, #2
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d103      	bne.n	800ada0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ad98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad9a:	f000 fbe5 	bl	800b568 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ad9e:	e00c      	b.n	800adba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ada0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ada6:	f023 0301 	bic.w	r3, r3, #1
 800adaa:	b2da      	uxtb	r2, r3
 800adac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800adb2:	e002      	b.n	800adba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800adb4:	bf00      	nop
 800adb6:	e000      	b.n	800adba <prvProcessReceivedCommands+0x1a6>
					break;
 800adb8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800adba:	4b08      	ldr	r3, [pc, #32]	@ (800addc <prvProcessReceivedCommands+0x1c8>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	1d39      	adds	r1, r7, #4
 800adc0:	2200      	movs	r2, #0
 800adc2:	4618      	mov	r0, r3
 800adc4:	f7fe fbce 	bl	8009564 <xQueueReceive>
 800adc8:	4603      	mov	r3, r0
 800adca:	2b00      	cmp	r3, #0
 800adcc:	f47f af26 	bne.w	800ac1c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800add0:	bf00      	nop
 800add2:	bf00      	nop
 800add4:	3730      	adds	r7, #48	@ 0x30
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	20001078 	.word	0x20001078

0800ade0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b088      	sub	sp, #32
 800ade4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ade6:	e049      	b.n	800ae7c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ade8:	4b2e      	ldr	r3, [pc, #184]	@ (800aea4 <prvSwitchTimerLists+0xc4>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	68db      	ldr	r3, [r3, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adf2:	4b2c      	ldr	r3, [pc, #176]	@ (800aea4 <prvSwitchTimerLists+0xc4>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	68db      	ldr	r3, [r3, #12]
 800adf8:	68db      	ldr	r3, [r3, #12]
 800adfa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	3304      	adds	r3, #4
 800ae00:	4618      	mov	r0, r3
 800ae02:	f7fe f8db 	bl	8008fbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6a1b      	ldr	r3, [r3, #32]
 800ae0a:	68f8      	ldr	r0, [r7, #12]
 800ae0c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae14:	f003 0304 	and.w	r3, r3, #4
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d02f      	beq.n	800ae7c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	699b      	ldr	r3, [r3, #24]
 800ae20:	693a      	ldr	r2, [r7, #16]
 800ae22:	4413      	add	r3, r2
 800ae24:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ae26:	68ba      	ldr	r2, [r7, #8]
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d90e      	bls.n	800ae4c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	68ba      	ldr	r2, [r7, #8]
 800ae32:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae3a:	4b1a      	ldr	r3, [pc, #104]	@ (800aea4 <prvSwitchTimerLists+0xc4>)
 800ae3c:	681a      	ldr	r2, [r3, #0]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	3304      	adds	r3, #4
 800ae42:	4619      	mov	r1, r3
 800ae44:	4610      	mov	r0, r2
 800ae46:	f7fe f880 	bl	8008f4a <vListInsert>
 800ae4a:	e017      	b.n	800ae7c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	2300      	movs	r3, #0
 800ae52:	693a      	ldr	r2, [r7, #16]
 800ae54:	2100      	movs	r1, #0
 800ae56:	68f8      	ldr	r0, [r7, #12]
 800ae58:	f7ff fd58 	bl	800a90c <xTimerGenericCommand>
 800ae5c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d10b      	bne.n	800ae7c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ae64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae68:	f383 8811 	msr	BASEPRI, r3
 800ae6c:	f3bf 8f6f 	isb	sy
 800ae70:	f3bf 8f4f 	dsb	sy
 800ae74:	603b      	str	r3, [r7, #0]
}
 800ae76:	bf00      	nop
 800ae78:	bf00      	nop
 800ae7a:	e7fd      	b.n	800ae78 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae7c:	4b09      	ldr	r3, [pc, #36]	@ (800aea4 <prvSwitchTimerLists+0xc4>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d1b0      	bne.n	800ade8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ae86:	4b07      	ldr	r3, [pc, #28]	@ (800aea4 <prvSwitchTimerLists+0xc4>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ae8c:	4b06      	ldr	r3, [pc, #24]	@ (800aea8 <prvSwitchTimerLists+0xc8>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a04      	ldr	r2, [pc, #16]	@ (800aea4 <prvSwitchTimerLists+0xc4>)
 800ae92:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ae94:	4a04      	ldr	r2, [pc, #16]	@ (800aea8 <prvSwitchTimerLists+0xc8>)
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	6013      	str	r3, [r2, #0]
}
 800ae9a:	bf00      	nop
 800ae9c:	3718      	adds	r7, #24
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
 800aea2:	bf00      	nop
 800aea4:	20001070 	.word	0x20001070
 800aea8:	20001074 	.word	0x20001074

0800aeac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b082      	sub	sp, #8
 800aeb0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aeb2:	f000 f969 	bl	800b188 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aeb6:	4b15      	ldr	r3, [pc, #84]	@ (800af0c <prvCheckForValidListAndQueue+0x60>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d120      	bne.n	800af00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aebe:	4814      	ldr	r0, [pc, #80]	@ (800af10 <prvCheckForValidListAndQueue+0x64>)
 800aec0:	f7fd fff2 	bl	8008ea8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aec4:	4813      	ldr	r0, [pc, #76]	@ (800af14 <prvCheckForValidListAndQueue+0x68>)
 800aec6:	f7fd ffef 	bl	8008ea8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aeca:	4b13      	ldr	r3, [pc, #76]	@ (800af18 <prvCheckForValidListAndQueue+0x6c>)
 800aecc:	4a10      	ldr	r2, [pc, #64]	@ (800af10 <prvCheckForValidListAndQueue+0x64>)
 800aece:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aed0:	4b12      	ldr	r3, [pc, #72]	@ (800af1c <prvCheckForValidListAndQueue+0x70>)
 800aed2:	4a10      	ldr	r2, [pc, #64]	@ (800af14 <prvCheckForValidListAndQueue+0x68>)
 800aed4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aed6:	2300      	movs	r3, #0
 800aed8:	9300      	str	r3, [sp, #0]
 800aeda:	4b11      	ldr	r3, [pc, #68]	@ (800af20 <prvCheckForValidListAndQueue+0x74>)
 800aedc:	4a11      	ldr	r2, [pc, #68]	@ (800af24 <prvCheckForValidListAndQueue+0x78>)
 800aede:	2110      	movs	r1, #16
 800aee0:	200a      	movs	r0, #10
 800aee2:	f7fe f8ff 	bl	80090e4 <xQueueGenericCreateStatic>
 800aee6:	4603      	mov	r3, r0
 800aee8:	4a08      	ldr	r2, [pc, #32]	@ (800af0c <prvCheckForValidListAndQueue+0x60>)
 800aeea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aeec:	4b07      	ldr	r3, [pc, #28]	@ (800af0c <prvCheckForValidListAndQueue+0x60>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d005      	beq.n	800af00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aef4:	4b05      	ldr	r3, [pc, #20]	@ (800af0c <prvCheckForValidListAndQueue+0x60>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	490b      	ldr	r1, [pc, #44]	@ (800af28 <prvCheckForValidListAndQueue+0x7c>)
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7fe fd24 	bl	8009948 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af00:	f000 f974 	bl	800b1ec <vPortExitCritical>
}
 800af04:	bf00      	nop
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}
 800af0a:	bf00      	nop
 800af0c:	20001078 	.word	0x20001078
 800af10:	20001048 	.word	0x20001048
 800af14:	2000105c 	.word	0x2000105c
 800af18:	20001070 	.word	0x20001070
 800af1c:	20001074 	.word	0x20001074
 800af20:	20001124 	.word	0x20001124
 800af24:	20001084 	.word	0x20001084
 800af28:	0800b9d4 	.word	0x0800b9d4

0800af2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af2c:	b480      	push	{r7}
 800af2e:	b085      	sub	sp, #20
 800af30:	af00      	add	r7, sp, #0
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	60b9      	str	r1, [r7, #8]
 800af36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	3b04      	subs	r3, #4
 800af3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800af44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	3b04      	subs	r3, #4
 800af4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	f023 0201 	bic.w	r2, r3, #1
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	3b04      	subs	r3, #4
 800af5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800af5c:	4a0c      	ldr	r2, [pc, #48]	@ (800af90 <pxPortInitialiseStack+0x64>)
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	3b14      	subs	r3, #20
 800af66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	3b04      	subs	r3, #4
 800af72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	f06f 0202 	mvn.w	r2, #2
 800af7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	3b20      	subs	r3, #32
 800af80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800af82:	68fb      	ldr	r3, [r7, #12]
}
 800af84:	4618      	mov	r0, r3
 800af86:	3714      	adds	r7, #20
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr
 800af90:	0800af95 	.word	0x0800af95

0800af94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800af9a:	2300      	movs	r3, #0
 800af9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800af9e:	4b13      	ldr	r3, [pc, #76]	@ (800afec <prvTaskExitError+0x58>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afa6:	d00b      	beq.n	800afc0 <prvTaskExitError+0x2c>
	__asm volatile
 800afa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afac:	f383 8811 	msr	BASEPRI, r3
 800afb0:	f3bf 8f6f 	isb	sy
 800afb4:	f3bf 8f4f 	dsb	sy
 800afb8:	60fb      	str	r3, [r7, #12]
}
 800afba:	bf00      	nop
 800afbc:	bf00      	nop
 800afbe:	e7fd      	b.n	800afbc <prvTaskExitError+0x28>
	__asm volatile
 800afc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc4:	f383 8811 	msr	BASEPRI, r3
 800afc8:	f3bf 8f6f 	isb	sy
 800afcc:	f3bf 8f4f 	dsb	sy
 800afd0:	60bb      	str	r3, [r7, #8]
}
 800afd2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800afd4:	bf00      	nop
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d0fc      	beq.n	800afd6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800afdc:	bf00      	nop
 800afde:	bf00      	nop
 800afe0:	3714      	adds	r7, #20
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop
 800afec:	20000038 	.word	0x20000038

0800aff0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aff0:	4b07      	ldr	r3, [pc, #28]	@ (800b010 <pxCurrentTCBConst2>)
 800aff2:	6819      	ldr	r1, [r3, #0]
 800aff4:	6808      	ldr	r0, [r1, #0]
 800aff6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800affa:	f380 8809 	msr	PSP, r0
 800affe:	f3bf 8f6f 	isb	sy
 800b002:	f04f 0000 	mov.w	r0, #0
 800b006:	f380 8811 	msr	BASEPRI, r0
 800b00a:	4770      	bx	lr
 800b00c:	f3af 8000 	nop.w

0800b010 <pxCurrentTCBConst2>:
 800b010:	20000b48 	.word	0x20000b48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b014:	bf00      	nop
 800b016:	bf00      	nop

0800b018 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b018:	4808      	ldr	r0, [pc, #32]	@ (800b03c <prvPortStartFirstTask+0x24>)
 800b01a:	6800      	ldr	r0, [r0, #0]
 800b01c:	6800      	ldr	r0, [r0, #0]
 800b01e:	f380 8808 	msr	MSP, r0
 800b022:	f04f 0000 	mov.w	r0, #0
 800b026:	f380 8814 	msr	CONTROL, r0
 800b02a:	b662      	cpsie	i
 800b02c:	b661      	cpsie	f
 800b02e:	f3bf 8f4f 	dsb	sy
 800b032:	f3bf 8f6f 	isb	sy
 800b036:	df00      	svc	0
 800b038:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b03a:	bf00      	nop
 800b03c:	e000ed08 	.word	0xe000ed08

0800b040 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b086      	sub	sp, #24
 800b044:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b046:	4b47      	ldr	r3, [pc, #284]	@ (800b164 <xPortStartScheduler+0x124>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4a47      	ldr	r2, [pc, #284]	@ (800b168 <xPortStartScheduler+0x128>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d10b      	bne.n	800b068 <xPortStartScheduler+0x28>
	__asm volatile
 800b050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b054:	f383 8811 	msr	BASEPRI, r3
 800b058:	f3bf 8f6f 	isb	sy
 800b05c:	f3bf 8f4f 	dsb	sy
 800b060:	60fb      	str	r3, [r7, #12]
}
 800b062:	bf00      	nop
 800b064:	bf00      	nop
 800b066:	e7fd      	b.n	800b064 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b068:	4b3e      	ldr	r3, [pc, #248]	@ (800b164 <xPortStartScheduler+0x124>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a3f      	ldr	r2, [pc, #252]	@ (800b16c <xPortStartScheduler+0x12c>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d10b      	bne.n	800b08a <xPortStartScheduler+0x4a>
	__asm volatile
 800b072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b076:	f383 8811 	msr	BASEPRI, r3
 800b07a:	f3bf 8f6f 	isb	sy
 800b07e:	f3bf 8f4f 	dsb	sy
 800b082:	613b      	str	r3, [r7, #16]
}
 800b084:	bf00      	nop
 800b086:	bf00      	nop
 800b088:	e7fd      	b.n	800b086 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b08a:	4b39      	ldr	r3, [pc, #228]	@ (800b170 <xPortStartScheduler+0x130>)
 800b08c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	b2db      	uxtb	r3, r3
 800b094:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	22ff      	movs	r2, #255	@ 0xff
 800b09a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b0a4:	78fb      	ldrb	r3, [r7, #3]
 800b0a6:	b2db      	uxtb	r3, r3
 800b0a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b0ac:	b2da      	uxtb	r2, r3
 800b0ae:	4b31      	ldr	r3, [pc, #196]	@ (800b174 <xPortStartScheduler+0x134>)
 800b0b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b0b2:	4b31      	ldr	r3, [pc, #196]	@ (800b178 <xPortStartScheduler+0x138>)
 800b0b4:	2207      	movs	r2, #7
 800b0b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b0b8:	e009      	b.n	800b0ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b0ba:	4b2f      	ldr	r3, [pc, #188]	@ (800b178 <xPortStartScheduler+0x138>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	3b01      	subs	r3, #1
 800b0c0:	4a2d      	ldr	r2, [pc, #180]	@ (800b178 <xPortStartScheduler+0x138>)
 800b0c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b0c4:	78fb      	ldrb	r3, [r7, #3]
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	005b      	lsls	r3, r3, #1
 800b0ca:	b2db      	uxtb	r3, r3
 800b0cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b0ce:	78fb      	ldrb	r3, [r7, #3]
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0d6:	2b80      	cmp	r3, #128	@ 0x80
 800b0d8:	d0ef      	beq.n	800b0ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b0da:	4b27      	ldr	r3, [pc, #156]	@ (800b178 <xPortStartScheduler+0x138>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f1c3 0307 	rsb	r3, r3, #7
 800b0e2:	2b04      	cmp	r3, #4
 800b0e4:	d00b      	beq.n	800b0fe <xPortStartScheduler+0xbe>
	__asm volatile
 800b0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0ea:	f383 8811 	msr	BASEPRI, r3
 800b0ee:	f3bf 8f6f 	isb	sy
 800b0f2:	f3bf 8f4f 	dsb	sy
 800b0f6:	60bb      	str	r3, [r7, #8]
}
 800b0f8:	bf00      	nop
 800b0fa:	bf00      	nop
 800b0fc:	e7fd      	b.n	800b0fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b0fe:	4b1e      	ldr	r3, [pc, #120]	@ (800b178 <xPortStartScheduler+0x138>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	021b      	lsls	r3, r3, #8
 800b104:	4a1c      	ldr	r2, [pc, #112]	@ (800b178 <xPortStartScheduler+0x138>)
 800b106:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b108:	4b1b      	ldr	r3, [pc, #108]	@ (800b178 <xPortStartScheduler+0x138>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b110:	4a19      	ldr	r2, [pc, #100]	@ (800b178 <xPortStartScheduler+0x138>)
 800b112:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	b2da      	uxtb	r2, r3
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b11c:	4b17      	ldr	r3, [pc, #92]	@ (800b17c <xPortStartScheduler+0x13c>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	4a16      	ldr	r2, [pc, #88]	@ (800b17c <xPortStartScheduler+0x13c>)
 800b122:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b126:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b128:	4b14      	ldr	r3, [pc, #80]	@ (800b17c <xPortStartScheduler+0x13c>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	4a13      	ldr	r2, [pc, #76]	@ (800b17c <xPortStartScheduler+0x13c>)
 800b12e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b132:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b134:	f000 f8da 	bl	800b2ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b138:	4b11      	ldr	r3, [pc, #68]	@ (800b180 <xPortStartScheduler+0x140>)
 800b13a:	2200      	movs	r2, #0
 800b13c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b13e:	f000 f8f9 	bl	800b334 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b142:	4b10      	ldr	r3, [pc, #64]	@ (800b184 <xPortStartScheduler+0x144>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	4a0f      	ldr	r2, [pc, #60]	@ (800b184 <xPortStartScheduler+0x144>)
 800b148:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b14c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b14e:	f7ff ff63 	bl	800b018 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b152:	f7ff f831 	bl	800a1b8 <vTaskSwitchContext>
	prvTaskExitError();
 800b156:	f7ff ff1d 	bl	800af94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b15a:	2300      	movs	r3, #0
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3718      	adds	r7, #24
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}
 800b164:	e000ed00 	.word	0xe000ed00
 800b168:	410fc271 	.word	0x410fc271
 800b16c:	410fc270 	.word	0x410fc270
 800b170:	e000e400 	.word	0xe000e400
 800b174:	20001174 	.word	0x20001174
 800b178:	20001178 	.word	0x20001178
 800b17c:	e000ed20 	.word	0xe000ed20
 800b180:	20000038 	.word	0x20000038
 800b184:	e000ef34 	.word	0xe000ef34

0800b188 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b188:	b480      	push	{r7}
 800b18a:	b083      	sub	sp, #12
 800b18c:	af00      	add	r7, sp, #0
	__asm volatile
 800b18e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b192:	f383 8811 	msr	BASEPRI, r3
 800b196:	f3bf 8f6f 	isb	sy
 800b19a:	f3bf 8f4f 	dsb	sy
 800b19e:	607b      	str	r3, [r7, #4]
}
 800b1a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b1a2:	4b10      	ldr	r3, [pc, #64]	@ (800b1e4 <vPortEnterCritical+0x5c>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	4a0e      	ldr	r2, [pc, #56]	@ (800b1e4 <vPortEnterCritical+0x5c>)
 800b1aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b1ac:	4b0d      	ldr	r3, [pc, #52]	@ (800b1e4 <vPortEnterCritical+0x5c>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	2b01      	cmp	r3, #1
 800b1b2:	d110      	bne.n	800b1d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b1b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b1e8 <vPortEnterCritical+0x60>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	b2db      	uxtb	r3, r3
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d00b      	beq.n	800b1d6 <vPortEnterCritical+0x4e>
	__asm volatile
 800b1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c2:	f383 8811 	msr	BASEPRI, r3
 800b1c6:	f3bf 8f6f 	isb	sy
 800b1ca:	f3bf 8f4f 	dsb	sy
 800b1ce:	603b      	str	r3, [r7, #0]
}
 800b1d0:	bf00      	nop
 800b1d2:	bf00      	nop
 800b1d4:	e7fd      	b.n	800b1d2 <vPortEnterCritical+0x4a>
	}
}
 800b1d6:	bf00      	nop
 800b1d8:	370c      	adds	r7, #12
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	20000038 	.word	0x20000038
 800b1e8:	e000ed04 	.word	0xe000ed04

0800b1ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b083      	sub	sp, #12
 800b1f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b1f2:	4b12      	ldr	r3, [pc, #72]	@ (800b23c <vPortExitCritical+0x50>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d10b      	bne.n	800b212 <vPortExitCritical+0x26>
	__asm volatile
 800b1fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1fe:	f383 8811 	msr	BASEPRI, r3
 800b202:	f3bf 8f6f 	isb	sy
 800b206:	f3bf 8f4f 	dsb	sy
 800b20a:	607b      	str	r3, [r7, #4]
}
 800b20c:	bf00      	nop
 800b20e:	bf00      	nop
 800b210:	e7fd      	b.n	800b20e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b212:	4b0a      	ldr	r3, [pc, #40]	@ (800b23c <vPortExitCritical+0x50>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	3b01      	subs	r3, #1
 800b218:	4a08      	ldr	r2, [pc, #32]	@ (800b23c <vPortExitCritical+0x50>)
 800b21a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b21c:	4b07      	ldr	r3, [pc, #28]	@ (800b23c <vPortExitCritical+0x50>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d105      	bne.n	800b230 <vPortExitCritical+0x44>
 800b224:	2300      	movs	r3, #0
 800b226:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	f383 8811 	msr	BASEPRI, r3
}
 800b22e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b230:	bf00      	nop
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr
 800b23c:	20000038 	.word	0x20000038

0800b240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b240:	f3ef 8009 	mrs	r0, PSP
 800b244:	f3bf 8f6f 	isb	sy
 800b248:	4b15      	ldr	r3, [pc, #84]	@ (800b2a0 <pxCurrentTCBConst>)
 800b24a:	681a      	ldr	r2, [r3, #0]
 800b24c:	f01e 0f10 	tst.w	lr, #16
 800b250:	bf08      	it	eq
 800b252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b25a:	6010      	str	r0, [r2, #0]
 800b25c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b260:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b264:	f380 8811 	msr	BASEPRI, r0
 800b268:	f3bf 8f4f 	dsb	sy
 800b26c:	f3bf 8f6f 	isb	sy
 800b270:	f7fe ffa2 	bl	800a1b8 <vTaskSwitchContext>
 800b274:	f04f 0000 	mov.w	r0, #0
 800b278:	f380 8811 	msr	BASEPRI, r0
 800b27c:	bc09      	pop	{r0, r3}
 800b27e:	6819      	ldr	r1, [r3, #0]
 800b280:	6808      	ldr	r0, [r1, #0]
 800b282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b286:	f01e 0f10 	tst.w	lr, #16
 800b28a:	bf08      	it	eq
 800b28c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b290:	f380 8809 	msr	PSP, r0
 800b294:	f3bf 8f6f 	isb	sy
 800b298:	4770      	bx	lr
 800b29a:	bf00      	nop
 800b29c:	f3af 8000 	nop.w

0800b2a0 <pxCurrentTCBConst>:
 800b2a0:	20000b48 	.word	0x20000b48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b2a4:	bf00      	nop
 800b2a6:	bf00      	nop

0800b2a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
	__asm volatile
 800b2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b2:	f383 8811 	msr	BASEPRI, r3
 800b2b6:	f3bf 8f6f 	isb	sy
 800b2ba:	f3bf 8f4f 	dsb	sy
 800b2be:	607b      	str	r3, [r7, #4]
}
 800b2c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b2c2:	f7fe febf 	bl	800a044 <xTaskIncrementTick>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d003      	beq.n	800b2d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b2cc:	4b06      	ldr	r3, [pc, #24]	@ (800b2e8 <xPortSysTickHandler+0x40>)
 800b2ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2d2:	601a      	str	r2, [r3, #0]
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	f383 8811 	msr	BASEPRI, r3
}
 800b2de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b2e0:	bf00      	nop
 800b2e2:	3708      	adds	r7, #8
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}
 800b2e8:	e000ed04 	.word	0xe000ed04

0800b2ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b2ec:	b480      	push	{r7}
 800b2ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b2f0:	4b0b      	ldr	r3, [pc, #44]	@ (800b320 <vPortSetupTimerInterrupt+0x34>)
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800b324 <vPortSetupTimerInterrupt+0x38>)
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b2fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b328 <vPortSetupTimerInterrupt+0x3c>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	4a0a      	ldr	r2, [pc, #40]	@ (800b32c <vPortSetupTimerInterrupt+0x40>)
 800b302:	fba2 2303 	umull	r2, r3, r2, r3
 800b306:	099b      	lsrs	r3, r3, #6
 800b308:	4a09      	ldr	r2, [pc, #36]	@ (800b330 <vPortSetupTimerInterrupt+0x44>)
 800b30a:	3b01      	subs	r3, #1
 800b30c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b30e:	4b04      	ldr	r3, [pc, #16]	@ (800b320 <vPortSetupTimerInterrupt+0x34>)
 800b310:	2207      	movs	r2, #7
 800b312:	601a      	str	r2, [r3, #0]
}
 800b314:	bf00      	nop
 800b316:	46bd      	mov	sp, r7
 800b318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31c:	4770      	bx	lr
 800b31e:	bf00      	nop
 800b320:	e000e010 	.word	0xe000e010
 800b324:	e000e018 	.word	0xe000e018
 800b328:	20000018 	.word	0x20000018
 800b32c:	10624dd3 	.word	0x10624dd3
 800b330:	e000e014 	.word	0xe000e014

0800b334 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b334:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b344 <vPortEnableVFP+0x10>
 800b338:	6801      	ldr	r1, [r0, #0]
 800b33a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b33e:	6001      	str	r1, [r0, #0]
 800b340:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b342:	bf00      	nop
 800b344:	e000ed88 	.word	0xe000ed88

0800b348 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b34e:	f3ef 8305 	mrs	r3, IPSR
 800b352:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	2b0f      	cmp	r3, #15
 800b358:	d915      	bls.n	800b386 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b35a:	4a18      	ldr	r2, [pc, #96]	@ (800b3bc <vPortValidateInterruptPriority+0x74>)
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	4413      	add	r3, r2
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b364:	4b16      	ldr	r3, [pc, #88]	@ (800b3c0 <vPortValidateInterruptPriority+0x78>)
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	7afa      	ldrb	r2, [r7, #11]
 800b36a:	429a      	cmp	r2, r3
 800b36c:	d20b      	bcs.n	800b386 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b372:	f383 8811 	msr	BASEPRI, r3
 800b376:	f3bf 8f6f 	isb	sy
 800b37a:	f3bf 8f4f 	dsb	sy
 800b37e:	607b      	str	r3, [r7, #4]
}
 800b380:	bf00      	nop
 800b382:	bf00      	nop
 800b384:	e7fd      	b.n	800b382 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b386:	4b0f      	ldr	r3, [pc, #60]	@ (800b3c4 <vPortValidateInterruptPriority+0x7c>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b38e:	4b0e      	ldr	r3, [pc, #56]	@ (800b3c8 <vPortValidateInterruptPriority+0x80>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	429a      	cmp	r2, r3
 800b394:	d90b      	bls.n	800b3ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b39a:	f383 8811 	msr	BASEPRI, r3
 800b39e:	f3bf 8f6f 	isb	sy
 800b3a2:	f3bf 8f4f 	dsb	sy
 800b3a6:	603b      	str	r3, [r7, #0]
}
 800b3a8:	bf00      	nop
 800b3aa:	bf00      	nop
 800b3ac:	e7fd      	b.n	800b3aa <vPortValidateInterruptPriority+0x62>
	}
 800b3ae:	bf00      	nop
 800b3b0:	3714      	adds	r7, #20
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b8:	4770      	bx	lr
 800b3ba:	bf00      	nop
 800b3bc:	e000e3f0 	.word	0xe000e3f0
 800b3c0:	20001174 	.word	0x20001174
 800b3c4:	e000ed0c 	.word	0xe000ed0c
 800b3c8:	20001178 	.word	0x20001178

0800b3cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b08a      	sub	sp, #40	@ 0x28
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b3d8:	f7fe fd78 	bl	8009ecc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b3dc:	4b5c      	ldr	r3, [pc, #368]	@ (800b550 <pvPortMalloc+0x184>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d101      	bne.n	800b3e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b3e4:	f000 f924 	bl	800b630 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b3e8:	4b5a      	ldr	r3, [pc, #360]	@ (800b554 <pvPortMalloc+0x188>)
 800b3ea:	681a      	ldr	r2, [r3, #0]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	4013      	ands	r3, r2
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	f040 8095 	bne.w	800b520 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d01e      	beq.n	800b43a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b3fc:	2208      	movs	r2, #8
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	4413      	add	r3, r2
 800b402:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f003 0307 	and.w	r3, r3, #7
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d015      	beq.n	800b43a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f023 0307 	bic.w	r3, r3, #7
 800b414:	3308      	adds	r3, #8
 800b416:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f003 0307 	and.w	r3, r3, #7
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d00b      	beq.n	800b43a <pvPortMalloc+0x6e>
	__asm volatile
 800b422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b426:	f383 8811 	msr	BASEPRI, r3
 800b42a:	f3bf 8f6f 	isb	sy
 800b42e:	f3bf 8f4f 	dsb	sy
 800b432:	617b      	str	r3, [r7, #20]
}
 800b434:	bf00      	nop
 800b436:	bf00      	nop
 800b438:	e7fd      	b.n	800b436 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d06f      	beq.n	800b520 <pvPortMalloc+0x154>
 800b440:	4b45      	ldr	r3, [pc, #276]	@ (800b558 <pvPortMalloc+0x18c>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	429a      	cmp	r2, r3
 800b448:	d86a      	bhi.n	800b520 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b44a:	4b44      	ldr	r3, [pc, #272]	@ (800b55c <pvPortMalloc+0x190>)
 800b44c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b44e:	4b43      	ldr	r3, [pc, #268]	@ (800b55c <pvPortMalloc+0x190>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b454:	e004      	b.n	800b460 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b458:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	687a      	ldr	r2, [r7, #4]
 800b466:	429a      	cmp	r2, r3
 800b468:	d903      	bls.n	800b472 <pvPortMalloc+0xa6>
 800b46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d1f1      	bne.n	800b456 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b472:	4b37      	ldr	r3, [pc, #220]	@ (800b550 <pvPortMalloc+0x184>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b478:	429a      	cmp	r2, r3
 800b47a:	d051      	beq.n	800b520 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b47c:	6a3b      	ldr	r3, [r7, #32]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2208      	movs	r2, #8
 800b482:	4413      	add	r3, r2
 800b484:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	6a3b      	ldr	r3, [r7, #32]
 800b48c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b490:	685a      	ldr	r2, [r3, #4]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	1ad2      	subs	r2, r2, r3
 800b496:	2308      	movs	r3, #8
 800b498:	005b      	lsls	r3, r3, #1
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d920      	bls.n	800b4e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b49e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	4413      	add	r3, r2
 800b4a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	f003 0307 	and.w	r3, r3, #7
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d00b      	beq.n	800b4c8 <pvPortMalloc+0xfc>
	__asm volatile
 800b4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b4:	f383 8811 	msr	BASEPRI, r3
 800b4b8:	f3bf 8f6f 	isb	sy
 800b4bc:	f3bf 8f4f 	dsb	sy
 800b4c0:	613b      	str	r3, [r7, #16]
}
 800b4c2:	bf00      	nop
 800b4c4:	bf00      	nop
 800b4c6:	e7fd      	b.n	800b4c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b4c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ca:	685a      	ldr	r2, [r3, #4]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	1ad2      	subs	r2, r2, r3
 800b4d0:	69bb      	ldr	r3, [r7, #24]
 800b4d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d6:	687a      	ldr	r2, [r7, #4]
 800b4d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b4da:	69b8      	ldr	r0, [r7, #24]
 800b4dc:	f000 f90a 	bl	800b6f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b4e0:	4b1d      	ldr	r3, [pc, #116]	@ (800b558 <pvPortMalloc+0x18c>)
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	1ad3      	subs	r3, r2, r3
 800b4ea:	4a1b      	ldr	r2, [pc, #108]	@ (800b558 <pvPortMalloc+0x18c>)
 800b4ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b4ee:	4b1a      	ldr	r3, [pc, #104]	@ (800b558 <pvPortMalloc+0x18c>)
 800b4f0:	681a      	ldr	r2, [r3, #0]
 800b4f2:	4b1b      	ldr	r3, [pc, #108]	@ (800b560 <pvPortMalloc+0x194>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d203      	bcs.n	800b502 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b4fa:	4b17      	ldr	r3, [pc, #92]	@ (800b558 <pvPortMalloc+0x18c>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	4a18      	ldr	r2, [pc, #96]	@ (800b560 <pvPortMalloc+0x194>)
 800b500:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b504:	685a      	ldr	r2, [r3, #4]
 800b506:	4b13      	ldr	r3, [pc, #76]	@ (800b554 <pvPortMalloc+0x188>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	431a      	orrs	r2, r3
 800b50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b512:	2200      	movs	r2, #0
 800b514:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b516:	4b13      	ldr	r3, [pc, #76]	@ (800b564 <pvPortMalloc+0x198>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	3301      	adds	r3, #1
 800b51c:	4a11      	ldr	r2, [pc, #68]	@ (800b564 <pvPortMalloc+0x198>)
 800b51e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b520:	f7fe fce2 	bl	8009ee8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b524:	69fb      	ldr	r3, [r7, #28]
 800b526:	f003 0307 	and.w	r3, r3, #7
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d00b      	beq.n	800b546 <pvPortMalloc+0x17a>
	__asm volatile
 800b52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b532:	f383 8811 	msr	BASEPRI, r3
 800b536:	f3bf 8f6f 	isb	sy
 800b53a:	f3bf 8f4f 	dsb	sy
 800b53e:	60fb      	str	r3, [r7, #12]
}
 800b540:	bf00      	nop
 800b542:	bf00      	nop
 800b544:	e7fd      	b.n	800b542 <pvPortMalloc+0x176>
	return pvReturn;
 800b546:	69fb      	ldr	r3, [r7, #28]
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3728      	adds	r7, #40	@ 0x28
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}
 800b550:	20001d84 	.word	0x20001d84
 800b554:	20001d98 	.word	0x20001d98
 800b558:	20001d88 	.word	0x20001d88
 800b55c:	20001d7c 	.word	0x20001d7c
 800b560:	20001d8c 	.word	0x20001d8c
 800b564:	20001d90 	.word	0x20001d90

0800b568 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b086      	sub	sp, #24
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d04f      	beq.n	800b61a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b57a:	2308      	movs	r3, #8
 800b57c:	425b      	negs	r3, r3
 800b57e:	697a      	ldr	r2, [r7, #20]
 800b580:	4413      	add	r3, r2
 800b582:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	685a      	ldr	r2, [r3, #4]
 800b58c:	4b25      	ldr	r3, [pc, #148]	@ (800b624 <vPortFree+0xbc>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4013      	ands	r3, r2
 800b592:	2b00      	cmp	r3, #0
 800b594:	d10b      	bne.n	800b5ae <vPortFree+0x46>
	__asm volatile
 800b596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b59a:	f383 8811 	msr	BASEPRI, r3
 800b59e:	f3bf 8f6f 	isb	sy
 800b5a2:	f3bf 8f4f 	dsb	sy
 800b5a6:	60fb      	str	r3, [r7, #12]
}
 800b5a8:	bf00      	nop
 800b5aa:	bf00      	nop
 800b5ac:	e7fd      	b.n	800b5aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b5ae:	693b      	ldr	r3, [r7, #16]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d00b      	beq.n	800b5ce <vPortFree+0x66>
	__asm volatile
 800b5b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ba:	f383 8811 	msr	BASEPRI, r3
 800b5be:	f3bf 8f6f 	isb	sy
 800b5c2:	f3bf 8f4f 	dsb	sy
 800b5c6:	60bb      	str	r3, [r7, #8]
}
 800b5c8:	bf00      	nop
 800b5ca:	bf00      	nop
 800b5cc:	e7fd      	b.n	800b5ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	685a      	ldr	r2, [r3, #4]
 800b5d2:	4b14      	ldr	r3, [pc, #80]	@ (800b624 <vPortFree+0xbc>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4013      	ands	r3, r2
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d01e      	beq.n	800b61a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d11a      	bne.n	800b61a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	685a      	ldr	r2, [r3, #4]
 800b5e8:	4b0e      	ldr	r3, [pc, #56]	@ (800b624 <vPortFree+0xbc>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	43db      	mvns	r3, r3
 800b5ee:	401a      	ands	r2, r3
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b5f4:	f7fe fc6a 	bl	8009ecc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	685a      	ldr	r2, [r3, #4]
 800b5fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b628 <vPortFree+0xc0>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4413      	add	r3, r2
 800b602:	4a09      	ldr	r2, [pc, #36]	@ (800b628 <vPortFree+0xc0>)
 800b604:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b606:	6938      	ldr	r0, [r7, #16]
 800b608:	f000 f874 	bl	800b6f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b60c:	4b07      	ldr	r3, [pc, #28]	@ (800b62c <vPortFree+0xc4>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	3301      	adds	r3, #1
 800b612:	4a06      	ldr	r2, [pc, #24]	@ (800b62c <vPortFree+0xc4>)
 800b614:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b616:	f7fe fc67 	bl	8009ee8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b61a:	bf00      	nop
 800b61c:	3718      	adds	r7, #24
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}
 800b622:	bf00      	nop
 800b624:	20001d98 	.word	0x20001d98
 800b628:	20001d88 	.word	0x20001d88
 800b62c:	20001d94 	.word	0x20001d94

0800b630 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b630:	b480      	push	{r7}
 800b632:	b085      	sub	sp, #20
 800b634:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b636:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b63a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b63c:	4b27      	ldr	r3, [pc, #156]	@ (800b6dc <prvHeapInit+0xac>)
 800b63e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f003 0307 	and.w	r3, r3, #7
 800b646:	2b00      	cmp	r3, #0
 800b648:	d00c      	beq.n	800b664 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	3307      	adds	r3, #7
 800b64e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	f023 0307 	bic.w	r3, r3, #7
 800b656:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b658:	68ba      	ldr	r2, [r7, #8]
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	1ad3      	subs	r3, r2, r3
 800b65e:	4a1f      	ldr	r2, [pc, #124]	@ (800b6dc <prvHeapInit+0xac>)
 800b660:	4413      	add	r3, r2
 800b662:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b668:	4a1d      	ldr	r2, [pc, #116]	@ (800b6e0 <prvHeapInit+0xb0>)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b66e:	4b1c      	ldr	r3, [pc, #112]	@ (800b6e0 <prvHeapInit+0xb0>)
 800b670:	2200      	movs	r2, #0
 800b672:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	68ba      	ldr	r2, [r7, #8]
 800b678:	4413      	add	r3, r2
 800b67a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b67c:	2208      	movs	r2, #8
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	1a9b      	subs	r3, r3, r2
 800b682:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f023 0307 	bic.w	r3, r3, #7
 800b68a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	4a15      	ldr	r2, [pc, #84]	@ (800b6e4 <prvHeapInit+0xb4>)
 800b690:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b692:	4b14      	ldr	r3, [pc, #80]	@ (800b6e4 <prvHeapInit+0xb4>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2200      	movs	r2, #0
 800b698:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b69a:	4b12      	ldr	r3, [pc, #72]	@ (800b6e4 <prvHeapInit+0xb4>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	68fa      	ldr	r2, [r7, #12]
 800b6aa:	1ad2      	subs	r2, r2, r3
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b6b0:	4b0c      	ldr	r3, [pc, #48]	@ (800b6e4 <prvHeapInit+0xb4>)
 800b6b2:	681a      	ldr	r2, [r3, #0]
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	685b      	ldr	r3, [r3, #4]
 800b6bc:	4a0a      	ldr	r2, [pc, #40]	@ (800b6e8 <prvHeapInit+0xb8>)
 800b6be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	4a09      	ldr	r2, [pc, #36]	@ (800b6ec <prvHeapInit+0xbc>)
 800b6c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b6c8:	4b09      	ldr	r3, [pc, #36]	@ (800b6f0 <prvHeapInit+0xc0>)
 800b6ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b6ce:	601a      	str	r2, [r3, #0]
}
 800b6d0:	bf00      	nop
 800b6d2:	3714      	adds	r7, #20
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr
 800b6dc:	2000117c 	.word	0x2000117c
 800b6e0:	20001d7c 	.word	0x20001d7c
 800b6e4:	20001d84 	.word	0x20001d84
 800b6e8:	20001d8c 	.word	0x20001d8c
 800b6ec:	20001d88 	.word	0x20001d88
 800b6f0:	20001d98 	.word	0x20001d98

0800b6f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b6fc:	4b28      	ldr	r3, [pc, #160]	@ (800b7a0 <prvInsertBlockIntoFreeList+0xac>)
 800b6fe:	60fb      	str	r3, [r7, #12]
 800b700:	e002      	b.n	800b708 <prvInsertBlockIntoFreeList+0x14>
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	60fb      	str	r3, [r7, #12]
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	687a      	ldr	r2, [r7, #4]
 800b70e:	429a      	cmp	r2, r3
 800b710:	d8f7      	bhi.n	800b702 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	685b      	ldr	r3, [r3, #4]
 800b71a:	68ba      	ldr	r2, [r7, #8]
 800b71c:	4413      	add	r3, r2
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	429a      	cmp	r2, r3
 800b722:	d108      	bne.n	800b736 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	685a      	ldr	r2, [r3, #4]
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	685b      	ldr	r3, [r3, #4]
 800b72c:	441a      	add	r2, r3
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	68ba      	ldr	r2, [r7, #8]
 800b740:	441a      	add	r2, r3
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	429a      	cmp	r2, r3
 800b748:	d118      	bne.n	800b77c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681a      	ldr	r2, [r3, #0]
 800b74e:	4b15      	ldr	r3, [pc, #84]	@ (800b7a4 <prvInsertBlockIntoFreeList+0xb0>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	429a      	cmp	r2, r3
 800b754:	d00d      	beq.n	800b772 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	685a      	ldr	r2, [r3, #4]
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	441a      	add	r2, r3
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	681a      	ldr	r2, [r3, #0]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	601a      	str	r2, [r3, #0]
 800b770:	e008      	b.n	800b784 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b772:	4b0c      	ldr	r3, [pc, #48]	@ (800b7a4 <prvInsertBlockIntoFreeList+0xb0>)
 800b774:	681a      	ldr	r2, [r3, #0]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	601a      	str	r2, [r3, #0]
 800b77a:	e003      	b.n	800b784 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	429a      	cmp	r2, r3
 800b78a:	d002      	beq.n	800b792 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b792:	bf00      	nop
 800b794:	3714      	adds	r7, #20
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr
 800b79e:	bf00      	nop
 800b7a0:	20001d7c 	.word	0x20001d7c
 800b7a4:	20001d84 	.word	0x20001d84

0800b7a8 <memset>:
 800b7a8:	4402      	add	r2, r0
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	4293      	cmp	r3, r2
 800b7ae:	d100      	bne.n	800b7b2 <memset+0xa>
 800b7b0:	4770      	bx	lr
 800b7b2:	f803 1b01 	strb.w	r1, [r3], #1
 800b7b6:	e7f9      	b.n	800b7ac <memset+0x4>

0800b7b8 <_reclaim_reent>:
 800b7b8:	4b2d      	ldr	r3, [pc, #180]	@ (800b870 <_reclaim_reent+0xb8>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	4283      	cmp	r3, r0
 800b7be:	b570      	push	{r4, r5, r6, lr}
 800b7c0:	4604      	mov	r4, r0
 800b7c2:	d053      	beq.n	800b86c <_reclaim_reent+0xb4>
 800b7c4:	69c3      	ldr	r3, [r0, #28]
 800b7c6:	b31b      	cbz	r3, 800b810 <_reclaim_reent+0x58>
 800b7c8:	68db      	ldr	r3, [r3, #12]
 800b7ca:	b163      	cbz	r3, 800b7e6 <_reclaim_reent+0x2e>
 800b7cc:	2500      	movs	r5, #0
 800b7ce:	69e3      	ldr	r3, [r4, #28]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	5959      	ldr	r1, [r3, r5]
 800b7d4:	b9b1      	cbnz	r1, 800b804 <_reclaim_reent+0x4c>
 800b7d6:	3504      	adds	r5, #4
 800b7d8:	2d80      	cmp	r5, #128	@ 0x80
 800b7da:	d1f8      	bne.n	800b7ce <_reclaim_reent+0x16>
 800b7dc:	69e3      	ldr	r3, [r4, #28]
 800b7de:	4620      	mov	r0, r4
 800b7e0:	68d9      	ldr	r1, [r3, #12]
 800b7e2:	f000 f87b 	bl	800b8dc <_free_r>
 800b7e6:	69e3      	ldr	r3, [r4, #28]
 800b7e8:	6819      	ldr	r1, [r3, #0]
 800b7ea:	b111      	cbz	r1, 800b7f2 <_reclaim_reent+0x3a>
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	f000 f875 	bl	800b8dc <_free_r>
 800b7f2:	69e3      	ldr	r3, [r4, #28]
 800b7f4:	689d      	ldr	r5, [r3, #8]
 800b7f6:	b15d      	cbz	r5, 800b810 <_reclaim_reent+0x58>
 800b7f8:	4629      	mov	r1, r5
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	682d      	ldr	r5, [r5, #0]
 800b7fe:	f000 f86d 	bl	800b8dc <_free_r>
 800b802:	e7f8      	b.n	800b7f6 <_reclaim_reent+0x3e>
 800b804:	680e      	ldr	r6, [r1, #0]
 800b806:	4620      	mov	r0, r4
 800b808:	f000 f868 	bl	800b8dc <_free_r>
 800b80c:	4631      	mov	r1, r6
 800b80e:	e7e1      	b.n	800b7d4 <_reclaim_reent+0x1c>
 800b810:	6961      	ldr	r1, [r4, #20]
 800b812:	b111      	cbz	r1, 800b81a <_reclaim_reent+0x62>
 800b814:	4620      	mov	r0, r4
 800b816:	f000 f861 	bl	800b8dc <_free_r>
 800b81a:	69e1      	ldr	r1, [r4, #28]
 800b81c:	b111      	cbz	r1, 800b824 <_reclaim_reent+0x6c>
 800b81e:	4620      	mov	r0, r4
 800b820:	f000 f85c 	bl	800b8dc <_free_r>
 800b824:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b826:	b111      	cbz	r1, 800b82e <_reclaim_reent+0x76>
 800b828:	4620      	mov	r0, r4
 800b82a:	f000 f857 	bl	800b8dc <_free_r>
 800b82e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b830:	b111      	cbz	r1, 800b838 <_reclaim_reent+0x80>
 800b832:	4620      	mov	r0, r4
 800b834:	f000 f852 	bl	800b8dc <_free_r>
 800b838:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b83a:	b111      	cbz	r1, 800b842 <_reclaim_reent+0x8a>
 800b83c:	4620      	mov	r0, r4
 800b83e:	f000 f84d 	bl	800b8dc <_free_r>
 800b842:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b844:	b111      	cbz	r1, 800b84c <_reclaim_reent+0x94>
 800b846:	4620      	mov	r0, r4
 800b848:	f000 f848 	bl	800b8dc <_free_r>
 800b84c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b84e:	b111      	cbz	r1, 800b856 <_reclaim_reent+0x9e>
 800b850:	4620      	mov	r0, r4
 800b852:	f000 f843 	bl	800b8dc <_free_r>
 800b856:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b858:	b111      	cbz	r1, 800b860 <_reclaim_reent+0xa8>
 800b85a:	4620      	mov	r0, r4
 800b85c:	f000 f83e 	bl	800b8dc <_free_r>
 800b860:	6a23      	ldr	r3, [r4, #32]
 800b862:	b11b      	cbz	r3, 800b86c <_reclaim_reent+0xb4>
 800b864:	4620      	mov	r0, r4
 800b866:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b86a:	4718      	bx	r3
 800b86c:	bd70      	pop	{r4, r5, r6, pc}
 800b86e:	bf00      	nop
 800b870:	2000003c 	.word	0x2000003c

0800b874 <__libc_init_array>:
 800b874:	b570      	push	{r4, r5, r6, lr}
 800b876:	4d0d      	ldr	r5, [pc, #52]	@ (800b8ac <__libc_init_array+0x38>)
 800b878:	4c0d      	ldr	r4, [pc, #52]	@ (800b8b0 <__libc_init_array+0x3c>)
 800b87a:	1b64      	subs	r4, r4, r5
 800b87c:	10a4      	asrs	r4, r4, #2
 800b87e:	2600      	movs	r6, #0
 800b880:	42a6      	cmp	r6, r4
 800b882:	d109      	bne.n	800b898 <__libc_init_array+0x24>
 800b884:	4d0b      	ldr	r5, [pc, #44]	@ (800b8b4 <__libc_init_array+0x40>)
 800b886:	4c0c      	ldr	r4, [pc, #48]	@ (800b8b8 <__libc_init_array+0x44>)
 800b888:	f000 f87e 	bl	800b988 <_init>
 800b88c:	1b64      	subs	r4, r4, r5
 800b88e:	10a4      	asrs	r4, r4, #2
 800b890:	2600      	movs	r6, #0
 800b892:	42a6      	cmp	r6, r4
 800b894:	d105      	bne.n	800b8a2 <__libc_init_array+0x2e>
 800b896:	bd70      	pop	{r4, r5, r6, pc}
 800b898:	f855 3b04 	ldr.w	r3, [r5], #4
 800b89c:	4798      	blx	r3
 800b89e:	3601      	adds	r6, #1
 800b8a0:	e7ee      	b.n	800b880 <__libc_init_array+0xc>
 800b8a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8a6:	4798      	blx	r3
 800b8a8:	3601      	adds	r6, #1
 800b8aa:	e7f2      	b.n	800b892 <__libc_init_array+0x1e>
 800b8ac:	0800c2ac 	.word	0x0800c2ac
 800b8b0:	0800c2ac 	.word	0x0800c2ac
 800b8b4:	0800c2ac 	.word	0x0800c2ac
 800b8b8:	0800c2b0 	.word	0x0800c2b0

0800b8bc <__retarget_lock_acquire_recursive>:
 800b8bc:	4770      	bx	lr

0800b8be <__retarget_lock_release_recursive>:
 800b8be:	4770      	bx	lr

0800b8c0 <memcpy>:
 800b8c0:	440a      	add	r2, r1
 800b8c2:	4291      	cmp	r1, r2
 800b8c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8c8:	d100      	bne.n	800b8cc <memcpy+0xc>
 800b8ca:	4770      	bx	lr
 800b8cc:	b510      	push	{r4, lr}
 800b8ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8d6:	4291      	cmp	r1, r2
 800b8d8:	d1f9      	bne.n	800b8ce <memcpy+0xe>
 800b8da:	bd10      	pop	{r4, pc}

0800b8dc <_free_r>:
 800b8dc:	b538      	push	{r3, r4, r5, lr}
 800b8de:	4605      	mov	r5, r0
 800b8e0:	2900      	cmp	r1, #0
 800b8e2:	d041      	beq.n	800b968 <_free_r+0x8c>
 800b8e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8e8:	1f0c      	subs	r4, r1, #4
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	bfb8      	it	lt
 800b8ee:	18e4      	addlt	r4, r4, r3
 800b8f0:	f000 f83e 	bl	800b970 <__malloc_lock>
 800b8f4:	4a1d      	ldr	r2, [pc, #116]	@ (800b96c <_free_r+0x90>)
 800b8f6:	6813      	ldr	r3, [r2, #0]
 800b8f8:	b933      	cbnz	r3, 800b908 <_free_r+0x2c>
 800b8fa:	6063      	str	r3, [r4, #4]
 800b8fc:	6014      	str	r4, [r2, #0]
 800b8fe:	4628      	mov	r0, r5
 800b900:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b904:	f000 b83a 	b.w	800b97c <__malloc_unlock>
 800b908:	42a3      	cmp	r3, r4
 800b90a:	d908      	bls.n	800b91e <_free_r+0x42>
 800b90c:	6820      	ldr	r0, [r4, #0]
 800b90e:	1821      	adds	r1, r4, r0
 800b910:	428b      	cmp	r3, r1
 800b912:	bf01      	itttt	eq
 800b914:	6819      	ldreq	r1, [r3, #0]
 800b916:	685b      	ldreq	r3, [r3, #4]
 800b918:	1809      	addeq	r1, r1, r0
 800b91a:	6021      	streq	r1, [r4, #0]
 800b91c:	e7ed      	b.n	800b8fa <_free_r+0x1e>
 800b91e:	461a      	mov	r2, r3
 800b920:	685b      	ldr	r3, [r3, #4]
 800b922:	b10b      	cbz	r3, 800b928 <_free_r+0x4c>
 800b924:	42a3      	cmp	r3, r4
 800b926:	d9fa      	bls.n	800b91e <_free_r+0x42>
 800b928:	6811      	ldr	r1, [r2, #0]
 800b92a:	1850      	adds	r0, r2, r1
 800b92c:	42a0      	cmp	r0, r4
 800b92e:	d10b      	bne.n	800b948 <_free_r+0x6c>
 800b930:	6820      	ldr	r0, [r4, #0]
 800b932:	4401      	add	r1, r0
 800b934:	1850      	adds	r0, r2, r1
 800b936:	4283      	cmp	r3, r0
 800b938:	6011      	str	r1, [r2, #0]
 800b93a:	d1e0      	bne.n	800b8fe <_free_r+0x22>
 800b93c:	6818      	ldr	r0, [r3, #0]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	6053      	str	r3, [r2, #4]
 800b942:	4408      	add	r0, r1
 800b944:	6010      	str	r0, [r2, #0]
 800b946:	e7da      	b.n	800b8fe <_free_r+0x22>
 800b948:	d902      	bls.n	800b950 <_free_r+0x74>
 800b94a:	230c      	movs	r3, #12
 800b94c:	602b      	str	r3, [r5, #0]
 800b94e:	e7d6      	b.n	800b8fe <_free_r+0x22>
 800b950:	6820      	ldr	r0, [r4, #0]
 800b952:	1821      	adds	r1, r4, r0
 800b954:	428b      	cmp	r3, r1
 800b956:	bf04      	itt	eq
 800b958:	6819      	ldreq	r1, [r3, #0]
 800b95a:	685b      	ldreq	r3, [r3, #4]
 800b95c:	6063      	str	r3, [r4, #4]
 800b95e:	bf04      	itt	eq
 800b960:	1809      	addeq	r1, r1, r0
 800b962:	6021      	streq	r1, [r4, #0]
 800b964:	6054      	str	r4, [r2, #4]
 800b966:	e7ca      	b.n	800b8fe <_free_r+0x22>
 800b968:	bd38      	pop	{r3, r4, r5, pc}
 800b96a:	bf00      	nop
 800b96c:	20001ed8 	.word	0x20001ed8

0800b970 <__malloc_lock>:
 800b970:	4801      	ldr	r0, [pc, #4]	@ (800b978 <__malloc_lock+0x8>)
 800b972:	f7ff bfa3 	b.w	800b8bc <__retarget_lock_acquire_recursive>
 800b976:	bf00      	nop
 800b978:	20001ed4 	.word	0x20001ed4

0800b97c <__malloc_unlock>:
 800b97c:	4801      	ldr	r0, [pc, #4]	@ (800b984 <__malloc_unlock+0x8>)
 800b97e:	f7ff bf9e 	b.w	800b8be <__retarget_lock_release_recursive>
 800b982:	bf00      	nop
 800b984:	20001ed4 	.word	0x20001ed4

0800b988 <_init>:
 800b988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b98a:	bf00      	nop
 800b98c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b98e:	bc08      	pop	{r3}
 800b990:	469e      	mov	lr, r3
 800b992:	4770      	bx	lr

0800b994 <_fini>:
 800b994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b996:	bf00      	nop
 800b998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b99a:	bc08      	pop	{r3}
 800b99c:	469e      	mov	lr, r3
 800b99e:	4770      	bx	lr
