#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 12 19:12:24 2020
# Process ID: 25002
# Current directory: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.runs/synth_1
# Command line: vivado -log cnu6ib_control_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnu6ib_control_unit.tcl
# Log file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.runs/synth_1/cnu6ib_control_unit.vds
# Journal file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source cnu6ib_control_unit.tcl -notrace
Command: synth_design -top cnu6ib_control_unit -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2020.03' and will expire in 19 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25092 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1464.586 ; gain = 33.000 ; free physical = 28308 ; free virtual = 46482
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnu6ib_control_unit' [/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v:21]
	Parameter IDLE bound to: 3'b000 
	Parameter PRELOAD_ADDR bound to: 3'b001 
	Parameter PRELOAD_DATA bound to: 3'b010 
	Parameter RAM_LOAD bound to: 3'b011 
	Parameter BATCH_WRITE bound to: 3'b100 
	Parameter FINISH bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cnu6ib_control_unit' (1#1) [/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1509.461 ; gain = 77.875 ; free physical = 28320 ; free virtual = 46494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1509.461 ; gain = 77.875 ; free physical = 28321 ; free virtual = 46495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1519.406 ; gain = 87.820 ; free physical = 28318 ; free virtual = 46492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnu6ib_control_unit'
INFO: [Synth 8-5544] ROM "c6ib_rom_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
            PRELOAD_ADDR |                           000010 |                              001
            PRELOAD_DATA |                           000100 |                              010
                RAM_LOAD |                           001000 |                              011
             BATCH_WRITE |                           010000 |                              100
                  FINISH |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cnu6ib_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1535.418 ; gain = 103.832 ; free physical = 28318 ; free virtual = 46492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnu6ib_control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28133 ; free virtual = 46308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28133 ; free virtual = 46308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28132 ; free virtual = 46308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28125 ; free virtual = 46300
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28125 ; free virtual = 46300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28125 ; free virtual = 46300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28125 ; free virtual = 46300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28125 ; free virtual = 46300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28125 ; free virtual = 46300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     2|
|4     |LUT4 |     2|
|5     |LUT5 |     7|
|6     |LUT6 |     1|
|7     |FDRE |     7|
|8     |FDSE |     2|
|9     |IBUF |     4|
|10    |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28125 ; free virtual = 46300
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28127 ; free virtual = 46302
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.277 ; gain = 260.691 ; free physical = 28137 ; free virtual = 46313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.180 ; gain = 0.000 ; free physical = 28038 ; free virtual = 46213
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1841.180 ; gain = 423.660 ; free physical = 28094 ; free virtual = 46270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.180 ; gain = 0.000 ; free physical = 28094 ; free virtual = 46270
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.runs/synth_1/cnu6ib_control_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cnu6ib_control_unit_utilization_synth.rpt -pb cnu6ib_control_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 19:12:49 2020...
