-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Mon Aug 25 09:02:18 2025
-- Host        : Saurav running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/bd_19ea_csc_0_sim_netlist.vhdl
-- Design      : bd_19ea_csc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_Block_entry_split_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_done_reg_reg_rep_0 : out STD_LOGIC;
    \ap_done_reg_reg_rep__0_0\ : out STD_LOGIC;
    \ap_done_reg_reg_rep__1_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    if_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_done_reg_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_done_reg_reg_rep__0_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_done_reg_reg_rep__0_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_done_reg_reg_rep__0_4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_done_reg_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_done_reg_reg_rep__1_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_8_preg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_9_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_12_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_13_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_14_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_15_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_16_preg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_return_17_preg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg_reg_rep_1 : in STD_LOGIC;
    \ap_done_reg_reg_rep__0_5\ : in STD_LOGIC;
    \ap_done_reg_reg_rep__1_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_0_preg_reg[0]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_1_preg_reg[0]_0\ : in STD_LOGIC;
    \ap_return_2_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_entry_split_proc_U0_ap_start : in STD_LOGIC;
    \ap_return_7_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_3_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_4_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_5_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_6_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_7_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_8_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_return_8_preg_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_9_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_12_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_13_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_14_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_15_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_16_preg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_return_17_preg_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end bd_19ea_csc_0_Block_entry_split_proc;

architecture STRUCTURE of bd_19ea_csc_0_Block_entry_split_proc is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_done_reg_reg_rep_0\ : STD_LOGIC;
  signal \^ap_done_reg_reg_rep__0_0\ : STD_LOGIC;
  signal \^ap_done_reg_reg_rep__0_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_rep__0_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_rep__0_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_rep__0_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_rep__1_0\ : STD_LOGIC;
  signal \^ap_done_reg_reg_rep__1_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_rep__1_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_5_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_6_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_7_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_8_preg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^if_din\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ap_done_reg_reg : label is "ap_done_reg_reg";
  attribute ORIG_CELL_NAME of ap_done_reg_reg_rep : label is "ap_done_reg_reg";
  attribute ORIG_CELL_NAME of \ap_done_reg_reg_rep__0\ : label is "ap_done_reg_reg";
  attribute ORIG_CELL_NAME of \ap_done_reg_reg_rep__1\ : label is "ap_done_reg_reg";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  ap_done_reg_reg_rep_0 <= \^ap_done_reg_reg_rep_0\;
  \ap_done_reg_reg_rep__0_0\ <= \^ap_done_reg_reg_rep__0_0\;
  \ap_done_reg_reg_rep__0_1\(15 downto 0) <= \^ap_done_reg_reg_rep__0_1\(15 downto 0);
  \ap_done_reg_reg_rep__0_2\(15 downto 0) <= \^ap_done_reg_reg_rep__0_2\(15 downto 0);
  \ap_done_reg_reg_rep__0_3\(15 downto 0) <= \^ap_done_reg_reg_rep__0_3\(15 downto 0);
  \ap_done_reg_reg_rep__0_4\(15 downto 0) <= \^ap_done_reg_reg_rep__0_4\(15 downto 0);
  \ap_done_reg_reg_rep__1_0\ <= \^ap_done_reg_reg_rep__1_0\;
  \ap_done_reg_reg_rep__1_1\(15 downto 0) <= \^ap_done_reg_reg_rep__1_1\(15 downto 0);
  \ap_done_reg_reg_rep__1_2\(0) <= \^ap_done_reg_reg_rep__1_2\(0);
  if_din(7 downto 0) <= \^if_din\(7 downto 0);
  \in\(15 downto 0) <= \^in\(15 downto 0);
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
ap_done_reg_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_rep_1,
      Q => \^ap_done_reg_reg_rep_0\,
      R => '0'
    );
\ap_done_reg_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_reg_rep__0_5\,
      Q => \^ap_done_reg_reg_rep__0_0\,
      R => '0'
    );
\ap_done_reg_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_reg_rep__1_3\,
      Q => \^ap_done_reg_reg_rep__1_0\,
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(0),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(0),
      O => \^d\(0)
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(1),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(1),
      O => \^d\(1)
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(2),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(2),
      O => \^d\(2)
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(3),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(3),
      O => \^d\(3)
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(4),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(4),
      O => \^d\(4)
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(5),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(5),
      O => \^d\(5)
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(6),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(6),
      O => \^d\(6)
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(7),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(7),
      O => \^d\(7)
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(0),
      Q => \ap_return_10_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(10),
      Q => \ap_return_10_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(11),
      Q => \ap_return_10_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(12),
      Q => \ap_return_10_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(13),
      Q => \ap_return_10_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(14),
      Q => \ap_return_10_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(15),
      Q => \ap_return_10_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(1),
      Q => \ap_return_10_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(2),
      Q => \ap_return_10_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(3),
      Q => \ap_return_10_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(4),
      Q => \ap_return_10_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(5),
      Q => \ap_return_10_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(6),
      Q => \ap_return_10_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(7),
      Q => \ap_return_10_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(8),
      Q => \ap_return_10_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(9),
      Q => \ap_return_10_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(0),
      Q => \ap_return_11_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(1),
      Q => \ap_return_11_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(2),
      Q => \ap_return_11_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(3),
      Q => \ap_return_11_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(4),
      Q => \ap_return_11_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(5),
      Q => \ap_return_11_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(6),
      Q => \ap_return_11_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(7),
      Q => \ap_return_11_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(8),
      Q => \ap_return_11_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(9),
      Q => \ap_return_11_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(0),
      Q => \ap_return_12_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(1),
      Q => \ap_return_12_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(2),
      Q => \ap_return_12_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(3),
      Q => \ap_return_12_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(4),
      Q => \ap_return_12_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(5),
      Q => \ap_return_12_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(6),
      Q => \ap_return_12_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(7),
      Q => \ap_return_12_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(8),
      Q => \ap_return_12_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(9),
      Q => \ap_return_12_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(0),
      Q => \ap_return_13_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(1),
      Q => \ap_return_13_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(2),
      Q => \ap_return_13_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(3),
      Q => \ap_return_13_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(4),
      Q => \ap_return_13_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(5),
      Q => \ap_return_13_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(6),
      Q => \ap_return_13_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(7),
      Q => \ap_return_13_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(8),
      Q => \ap_return_13_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(9),
      Q => \ap_return_13_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(0),
      Q => \ap_return_14_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(1),
      Q => \ap_return_14_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(2),
      Q => \ap_return_14_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(3),
      Q => \ap_return_14_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(4),
      Q => \ap_return_14_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(5),
      Q => \ap_return_14_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(6),
      Q => \ap_return_14_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(7),
      Q => \ap_return_14_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(0),
      Q => \ap_return_15_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(1),
      Q => \ap_return_15_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(2),
      Q => \ap_return_15_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(3),
      Q => \ap_return_15_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(4),
      Q => \ap_return_15_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(5),
      Q => \ap_return_15_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(6),
      Q => \ap_return_15_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(7),
      Q => \ap_return_15_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(0),
      Q => \ap_return_16_preg_reg[10]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(10),
      Q => \ap_return_16_preg_reg[10]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(1),
      Q => \ap_return_16_preg_reg[10]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(2),
      Q => \ap_return_16_preg_reg[10]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(3),
      Q => \ap_return_16_preg_reg[10]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(4),
      Q => \ap_return_16_preg_reg[10]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(5),
      Q => \ap_return_16_preg_reg[10]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(6),
      Q => \ap_return_16_preg_reg[10]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(7),
      Q => \ap_return_16_preg_reg[10]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(8),
      Q => \ap_return_16_preg_reg[10]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[10]_1\(9),
      Q => \ap_return_16_preg_reg[10]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(0),
      Q => \ap_return_17_preg_reg[10]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(10),
      Q => \ap_return_17_preg_reg[10]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(1),
      Q => \ap_return_17_preg_reg[10]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(2),
      Q => \ap_return_17_preg_reg[10]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(3),
      Q => \ap_return_17_preg_reg[10]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(4),
      Q => \ap_return_17_preg_reg[10]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(5),
      Q => \ap_return_17_preg_reg[10]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(6),
      Q => \ap_return_17_preg_reg[10]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(7),
      Q => \ap_return_17_preg_reg[10]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(8),
      Q => \ap_return_17_preg_reg[10]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[10]_1\(9),
      Q => \ap_return_17_preg_reg[10]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(0),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(0),
      O => \^if_din\(0)
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(1),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(1),
      O => \^if_din\(1)
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(2),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(2),
      O => \^if_din\(2)
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(3),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(3),
      O => \^if_din\(3)
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(4),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(4),
      O => \^if_din\(4)
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(5),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(5),
      O => \^if_din\(5)
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(6),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(6),
      O => \^if_din\(6)
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_1_preg_reg[7]_0\(7),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(7),
      O => \^if_din\(7)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(0),
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(1),
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(2),
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(3),
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(4),
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(5),
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(6),
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(7),
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_2_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(0),
      O => \^in\(0)
    );
\ap_return_2_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(10),
      O => \^in\(10)
    );
\ap_return_2_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(11),
      O => \^in\(11)
    );
\ap_return_2_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(12),
      O => \^in\(12)
    );
\ap_return_2_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(13),
      O => \^in\(13)
    );
\ap_return_2_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(14),
      O => \^in\(14)
    );
\ap_return_2_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(15),
      I2 => Block_entry_split_proc_U0_ap_start,
      I3 => ap_return_2_preg(15),
      O => \^in\(15)
    );
\ap_return_2_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(1),
      O => \^in\(1)
    );
\ap_return_2_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(2),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(2),
      O => \^in\(2)
    );
\ap_return_2_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(3),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(3),
      O => \^in\(3)
    );
\ap_return_2_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(4),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(4),
      O => \^in\(4)
    );
\ap_return_2_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(5),
      O => \^in\(5)
    );
\ap_return_2_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(6),
      O => \^in\(6)
    );
\ap_return_2_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(7),
      O => \^in\(7)
    );
\ap_return_2_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(8),
      O => \^in\(8)
    );
\ap_return_2_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_2_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_2_preg(9),
      O => \^in\(9)
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(0),
      Q => ap_return_2_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(10),
      Q => ap_return_2_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(11),
      Q => ap_return_2_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(12),
      Q => ap_return_2_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(13),
      Q => ap_return_2_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(14),
      Q => ap_return_2_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(15),
      Q => ap_return_2_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(1),
      Q => ap_return_2_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(2),
      Q => ap_return_2_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(3),
      Q => ap_return_2_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(4),
      Q => ap_return_2_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(5),
      Q => ap_return_2_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(6),
      Q => ap_return_2_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(7),
      Q => ap_return_2_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(8),
      Q => ap_return_2_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(9),
      Q => ap_return_2_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_3_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(0),
      O => \^ap_done_reg_reg_rep__0_1\(0)
    );
\ap_return_3_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(10),
      O => \^ap_done_reg_reg_rep__0_1\(10)
    );
\ap_return_3_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(11),
      O => \^ap_done_reg_reg_rep__0_1\(11)
    );
\ap_return_3_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(12),
      O => \^ap_done_reg_reg_rep__0_1\(12)
    );
\ap_return_3_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(13),
      O => \^ap_done_reg_reg_rep__0_1\(13)
    );
\ap_return_3_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(14),
      O => \^ap_done_reg_reg_rep__0_1\(14)
    );
\ap_return_3_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(15),
      O => \^ap_done_reg_reg_rep__0_1\(15)
    );
\ap_return_3_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(1),
      O => \^ap_done_reg_reg_rep__0_1\(1)
    );
\ap_return_3_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(2),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(2),
      O => \^ap_done_reg_reg_rep__0_1\(2)
    );
\ap_return_3_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(3),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(3),
      O => \^ap_done_reg_reg_rep__0_1\(3)
    );
\ap_return_3_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(4),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(4),
      O => \^ap_done_reg_reg_rep__0_1\(4)
    );
\ap_return_3_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(5),
      O => \^ap_done_reg_reg_rep__0_1\(5)
    );
\ap_return_3_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(6),
      O => \^ap_done_reg_reg_rep__0_1\(6)
    );
\ap_return_3_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(7),
      O => \^ap_done_reg_reg_rep__0_1\(7)
    );
\ap_return_3_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(8),
      O => \^ap_done_reg_reg_rep__0_1\(8)
    );
\ap_return_3_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_3_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_3_preg(9),
      O => \^ap_done_reg_reg_rep__0_1\(9)
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(0),
      Q => ap_return_3_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(10),
      Q => ap_return_3_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(11),
      Q => ap_return_3_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(12),
      Q => ap_return_3_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(13),
      Q => ap_return_3_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(14),
      Q => ap_return_3_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(15),
      Q => ap_return_3_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(1),
      Q => ap_return_3_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(2),
      Q => ap_return_3_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(3),
      Q => ap_return_3_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(4),
      Q => ap_return_3_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(5),
      Q => ap_return_3_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(6),
      Q => ap_return_3_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(7),
      Q => ap_return_3_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(8),
      Q => ap_return_3_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_1\(9),
      Q => ap_return_3_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_4_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(0),
      O => \^ap_done_reg_reg_rep__0_2\(0)
    );
\ap_return_4_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(10),
      O => \^ap_done_reg_reg_rep__0_2\(10)
    );
\ap_return_4_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(11),
      O => \^ap_done_reg_reg_rep__0_2\(11)
    );
\ap_return_4_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(12),
      O => \^ap_done_reg_reg_rep__0_2\(12)
    );
\ap_return_4_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(13),
      O => \^ap_done_reg_reg_rep__0_2\(13)
    );
\ap_return_4_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(14),
      O => \^ap_done_reg_reg_rep__0_2\(14)
    );
\ap_return_4_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(15),
      O => \^ap_done_reg_reg_rep__0_2\(15)
    );
\ap_return_4_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(1),
      O => \^ap_done_reg_reg_rep__0_2\(1)
    );
\ap_return_4_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(2),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(2),
      O => \^ap_done_reg_reg_rep__0_2\(2)
    );
\ap_return_4_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(3),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(3),
      O => \^ap_done_reg_reg_rep__0_2\(3)
    );
\ap_return_4_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(4),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(4),
      O => \^ap_done_reg_reg_rep__0_2\(4)
    );
\ap_return_4_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(5),
      O => \^ap_done_reg_reg_rep__0_2\(5)
    );
\ap_return_4_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(6),
      O => \^ap_done_reg_reg_rep__0_2\(6)
    );
\ap_return_4_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(7),
      O => \^ap_done_reg_reg_rep__0_2\(7)
    );
\ap_return_4_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(8),
      O => \^ap_done_reg_reg_rep__0_2\(8)
    );
\ap_return_4_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_4_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_4_preg(9),
      O => \^ap_done_reg_reg_rep__0_2\(9)
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(0),
      Q => ap_return_4_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(10),
      Q => ap_return_4_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(11),
      Q => ap_return_4_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(12),
      Q => ap_return_4_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(13),
      Q => ap_return_4_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(14),
      Q => ap_return_4_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(15),
      Q => ap_return_4_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(1),
      Q => ap_return_4_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(2),
      Q => ap_return_4_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(3),
      Q => ap_return_4_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(4),
      Q => ap_return_4_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(5),
      Q => ap_return_4_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(6),
      Q => ap_return_4_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(7),
      Q => ap_return_4_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(8),
      Q => ap_return_4_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_2\(9),
      Q => ap_return_4_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_5_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(0),
      O => \^ap_done_reg_reg_rep__0_3\(0)
    );
\ap_return_5_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(10),
      O => \^ap_done_reg_reg_rep__0_3\(10)
    );
\ap_return_5_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(11),
      O => \^ap_done_reg_reg_rep__0_3\(11)
    );
\ap_return_5_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(12),
      O => \^ap_done_reg_reg_rep__0_3\(12)
    );
\ap_return_5_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(13),
      O => \^ap_done_reg_reg_rep__0_3\(13)
    );
\ap_return_5_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(14),
      O => \^ap_done_reg_reg_rep__0_3\(14)
    );
\ap_return_5_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(15),
      O => \^ap_done_reg_reg_rep__0_3\(15)
    );
\ap_return_5_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(1),
      O => \^ap_done_reg_reg_rep__0_3\(1)
    );
\ap_return_5_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(2),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(2),
      O => \^ap_done_reg_reg_rep__0_3\(2)
    );
\ap_return_5_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(3),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(3),
      O => \^ap_done_reg_reg_rep__0_3\(3)
    );
\ap_return_5_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(4),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(4),
      O => \^ap_done_reg_reg_rep__0_3\(4)
    );
\ap_return_5_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(5),
      O => \^ap_done_reg_reg_rep__0_3\(5)
    );
\ap_return_5_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(6),
      O => \^ap_done_reg_reg_rep__0_3\(6)
    );
\ap_return_5_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(7),
      O => \^ap_done_reg_reg_rep__0_3\(7)
    );
\ap_return_5_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(8),
      O => \^ap_done_reg_reg_rep__0_3\(8)
    );
\ap_return_5_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_5_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_5_preg(9),
      O => \^ap_done_reg_reg_rep__0_3\(9)
    );
\ap_return_5_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(0),
      Q => ap_return_5_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(10),
      Q => ap_return_5_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(11),
      Q => ap_return_5_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(12),
      Q => ap_return_5_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(13),
      Q => ap_return_5_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(14),
      Q => ap_return_5_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(15),
      Q => ap_return_5_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(1),
      Q => ap_return_5_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(2),
      Q => ap_return_5_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(3),
      Q => ap_return_5_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(4),
      Q => ap_return_5_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(5),
      Q => ap_return_5_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(6),
      Q => ap_return_5_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(7),
      Q => ap_return_5_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(8),
      Q => ap_return_5_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_3\(9),
      Q => ap_return_5_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_6_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(0),
      O => \^ap_done_reg_reg_rep__0_4\(0)
    );
\ap_return_6_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(10),
      O => \^ap_done_reg_reg_rep__0_4\(10)
    );
\ap_return_6_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(11),
      O => \^ap_done_reg_reg_rep__0_4\(11)
    );
\ap_return_6_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(12),
      O => \^ap_done_reg_reg_rep__0_4\(12)
    );
\ap_return_6_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(13),
      O => \^ap_done_reg_reg_rep__0_4\(13)
    );
\ap_return_6_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(14),
      O => \^ap_done_reg_reg_rep__0_4\(14)
    );
\ap_return_6_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(15),
      O => \^ap_done_reg_reg_rep__0_4\(15)
    );
\ap_return_6_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(1),
      O => \^ap_done_reg_reg_rep__0_4\(1)
    );
\ap_return_6_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(2),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(2),
      O => \^ap_done_reg_reg_rep__0_4\(2)
    );
\ap_return_6_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(3),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(3),
      O => \^ap_done_reg_reg_rep__0_4\(3)
    );
\ap_return_6_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(4),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(4),
      O => \^ap_done_reg_reg_rep__0_4\(4)
    );
\ap_return_6_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(5),
      O => \^ap_done_reg_reg_rep__0_4\(5)
    );
\ap_return_6_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(6),
      O => \^ap_done_reg_reg_rep__0_4\(6)
    );
\ap_return_6_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(7),
      O => \^ap_done_reg_reg_rep__0_4\(7)
    );
\ap_return_6_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(8),
      O => \^ap_done_reg_reg_rep__0_4\(8)
    );
\ap_return_6_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_6_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_6_preg(9),
      O => \^ap_done_reg_reg_rep__0_4\(9)
    );
\ap_return_6_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(0),
      Q => ap_return_6_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(10),
      Q => ap_return_6_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(11),
      Q => ap_return_6_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(12),
      Q => ap_return_6_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(13),
      Q => ap_return_6_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(14),
      Q => ap_return_6_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(15),
      Q => ap_return_6_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(1),
      Q => ap_return_6_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(2),
      Q => ap_return_6_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(3),
      Q => ap_return_6_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(4),
      Q => ap_return_6_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(5),
      Q => ap_return_6_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(6),
      Q => ap_return_6_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(7),
      Q => ap_return_6_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(8),
      Q => ap_return_6_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__0_4\(9),
      Q => ap_return_6_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_7_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(0),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(0),
      O => \^ap_done_reg_reg_rep__1_1\(0)
    );
\ap_return_7_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_7_preg(10),
      O => \^ap_done_reg_reg_rep__1_1\(10)
    );
\ap_return_7_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_7_preg(11),
      O => \^ap_done_reg_reg_rep__1_1\(11)
    );
\ap_return_7_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_7_preg(12),
      O => \^ap_done_reg_reg_rep__1_1\(12)
    );
\ap_return_7_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_7_preg(13),
      O => \^ap_done_reg_reg_rep__1_1\(13)
    );
\ap_return_7_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_7_preg(14),
      O => \^ap_done_reg_reg_rep__1_1\(14)
    );
\ap_return_7_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_7_preg(15),
      O => \^ap_done_reg_reg_rep__1_1\(15)
    );
\ap_return_7_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(1),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(1),
      O => \^ap_done_reg_reg_rep__1_1\(1)
    );
\ap_return_7_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(2),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(2),
      O => \^ap_done_reg_reg_rep__1_1\(2)
    );
\ap_return_7_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(3),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(3),
      O => \^ap_done_reg_reg_rep__1_1\(3)
    );
\ap_return_7_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(4),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(4),
      O => \^ap_done_reg_reg_rep__1_1\(4)
    );
\ap_return_7_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(5),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(5),
      O => \^ap_done_reg_reg_rep__1_1\(5)
    );
\ap_return_7_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__0_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(6),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(6),
      O => \^ap_done_reg_reg_rep__1_1\(6)
    );
\ap_return_7_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(7),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(7),
      O => \^ap_done_reg_reg_rep__1_1\(7)
    );
\ap_return_7_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(8),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_7_preg(8),
      O => \^ap_done_reg_reg_rep__1_1\(8)
    );
\ap_return_7_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_7_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[9]_0\,
      I3 => ap_return_7_preg(9),
      O => \^ap_done_reg_reg_rep__1_1\(9)
    );
\ap_return_7_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(0),
      Q => ap_return_7_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(10),
      Q => ap_return_7_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(11),
      Q => ap_return_7_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(12),
      Q => ap_return_7_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(13),
      Q => ap_return_7_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(14),
      Q => ap_return_7_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(15),
      Q => ap_return_7_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(1),
      Q => ap_return_7_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(2),
      Q => ap_return_7_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(3),
      Q => ap_return_7_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(4),
      Q => ap_return_7_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(5),
      Q => ap_return_7_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(6),
      Q => ap_return_7_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(7),
      Q => ap_return_7_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(8),
      Q => ap_return_7_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_1\(9),
      Q => ap_return_7_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_8_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep__1_0\,
      I1 => \ap_return_8_preg_reg[15]_0\(0),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_8_preg(15),
      O => \^ap_done_reg_reg_rep__1_2\(0)
    );
\ap_return_8_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(0),
      Q => \ap_return_8_preg_reg[14]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(10),
      Q => \ap_return_8_preg_reg[14]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(11),
      Q => \ap_return_8_preg_reg[14]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(12),
      Q => \ap_return_8_preg_reg[14]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(13),
      Q => \ap_return_8_preg_reg[14]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(14),
      Q => \ap_return_8_preg_reg[14]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep__1_2\(0),
      Q => ap_return_8_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(1),
      Q => \ap_return_8_preg_reg[14]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(2),
      Q => \ap_return_8_preg_reg[14]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(3),
      Q => \ap_return_8_preg_reg[14]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(4),
      Q => \ap_return_8_preg_reg[14]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(5),
      Q => \ap_return_8_preg_reg[14]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(6),
      Q => \ap_return_8_preg_reg[14]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(7),
      Q => \ap_return_8_preg_reg[14]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(8),
      Q => \ap_return_8_preg_reg[14]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(9),
      Q => \ap_return_8_preg_reg[14]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(0),
      Q => \ap_return_9_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(10),
      Q => \ap_return_9_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(11),
      Q => \ap_return_9_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(12),
      Q => \ap_return_9_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(13),
      Q => \ap_return_9_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(14),
      Q => \ap_return_9_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(15),
      Q => \ap_return_9_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(1),
      Q => \ap_return_9_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(2),
      Q => \ap_return_9_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(3),
      Q => \ap_return_9_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(4),
      Q => \ap_return_9_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(5),
      Q => \ap_return_9_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(6),
      Q => \ap_return_9_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(7),
      Q => \ap_return_9_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(8),
      Q => \ap_return_9_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(9),
      Q => \ap_return_9_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_CTRL_s_axi is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__0_0\ : out STD_LOGIC;
    \int_K33_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ROffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_GOffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    int_ap_start_reg_rep_0 : out STD_LOGIC;
    \int_BOffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_ClampMin_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ClipMax_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_height_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    Block_entry_split_proc_U0_ap_start : out STD_LOGIC;
    Block_entry_split_proc_U0_ap_done : out STD_LOGIC;
    \int_K31_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_K31_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC;
    ap_rst_n_2 : out STD_LOGIC;
    ap_rst_n_3 : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c4_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_width_c4_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_InVideoFormat_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_OutVideoFormat_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_height_c6_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_channel : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \int_ap_start_reg_rep__1_0\ : out STD_LOGIC;
    InVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    OutVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    K11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    interrupt : out STD_LOGIC;
    \ap_return_8_preg_reg[0]\ : in STD_LOGIC;
    \ap_return_9_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_reg_channel_write_HwReg_width_c4_channel_reg : in STD_LOGIC;
    \ap_return_12_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_13_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_14_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_15_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_done_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_return_8_preg_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_done_reg_reg_rep__1\ : in STD_LOGIC;
    \ap_done_reg_reg_rep__1_0\ : in STD_LOGIC;
    \ap_done_reg_reg_rep__1_1\ : in STD_LOGIC;
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    HwReg_width_c4_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_0 : in STD_LOGIC;
    HwReg_ClipMax_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    HwReg_ClampMin_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_GOffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    HwReg_height_c6_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c6_channel : in STD_LOGIC;
    HwReg_ROffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    ap_done_reg_i_2_1 : in STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    HwReg_K33_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    ap_done_reg_i_2_2 : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K13_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K31_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    HwReg_K22_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end bd_19ea_csc_0_CTRL_s_axi;

architecture STRUCTURE of bd_19ea_csc_0_CTRL_s_axi is
  signal BOffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry_split_proc_U0_ap_continue : STD_LOGIC;
  signal \^block_entry_split_proc_u0_ap_done\ : STD_LOGIC;
  signal \^block_entry_split_proc_u0_ap_start\ : STD_LOGIC;
  signal ClampMin : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClipMax : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal GOffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^invideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^k11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal K32 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^outvideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ROffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_done_reg_i_3_n_5 : STD_LOGIC;
  signal ap_done_reg_i_6_n_5 : STD_LOGIC;
  signal ap_done_reg_i_8_n_5 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal int_BOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_BOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClampMin[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ClipMax0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClipMax[7]_i_1_n_5\ : STD_LOGIC;
  signal int_GOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_GOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_InVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_InVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_InVideoFormat[7]_i_3_n_5\ : STD_LOGIC;
  signal int_K110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K11[15]_i_3_n_5\ : STD_LOGIC;
  signal int_K120 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K210 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K220 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K310 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K31[15]_i_3_n_5\ : STD_LOGIC;
  signal \^int_k31_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_K320 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K330 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33[15]_i_1_n_5\ : STD_LOGIC;
  signal int_OutVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_OutVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_ROffset[9]_i_1_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal \^int_ap_start_reg_rep_0\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__0_0\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__0_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__1_n_5\ : STD_LOGIC;
  signal int_ap_start_rep_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_height_reg_n_5_[11]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[15]\ : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_width_reg_n_5_[11]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[15]\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair57";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[2]_i_1\ : label is "soft_lutpair58";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_height_c6_channel_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_BOffset[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_BOffset[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_BOffset[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_BOffset[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_BOffset[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_BOffset[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_BOffset[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_BOffset[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_BOffset[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_BOffset[9]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_ClampMin[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_ClampMin[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_ClampMin[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_ClampMin[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_ClampMin[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_ClampMin[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_ClampMin[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_ClampMin[7]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_ClipMax[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ClipMax[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ClipMax[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_ClipMax[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_ClipMax[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_ClipMax[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_ClipMax[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_ClipMax[7]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_GOffset[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_GOffset[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_GOffset[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_GOffset[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_GOffset[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_GOffset[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_GOffset[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_GOffset[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_GOffset[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_GOffset[9]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_InVideoFormat[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_InVideoFormat[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_InVideoFormat[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_InVideoFormat[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_InVideoFormat[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_InVideoFormat[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_InVideoFormat[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_InVideoFormat[7]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_InVideoFormat[7]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_K11[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K11[10]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_K11[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_K11[12]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K11[13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K11[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K11[15]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K11[15]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_K11[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K11[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_K11[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_K11[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K11[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K11[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_K11[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_K11[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_K11[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_K12[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K12[10]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_K12[11]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_K12[12]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K12[13]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K12[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_K12[15]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_K12[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K12[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_K12[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_K12[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K12[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K12[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_K12[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_K12[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_K12[9]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_K13[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K13[10]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_K13[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_K13[12]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K13[13]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K13[14]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_K13[15]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_K13[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K13[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_K13[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_K13[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K13[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K13[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_K13[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_K13[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_K13[9]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_K21[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K21[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_K21[11]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_K21[12]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K21[13]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K21[14]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_K21[15]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_K21[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K21[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_K21[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_K21[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K21[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K21[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_K21[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_K21[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_K21[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_K22[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_K22[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_K22[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_K22[12]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_K22[13]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_K22[14]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_K22[15]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_K22[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_K22[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_K22[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_K22[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_K22[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_K22[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_K22[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_K22[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_K22[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_K23[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_K23[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_K23[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_K23[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_K23[13]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_K23[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_K23[15]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_K23[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_K23[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_K23[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_K23[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_K23[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_K23[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_K23[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_K23[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_K23[9]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_K31[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_K31[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_K31[11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_K31[12]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_K31[13]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_K31[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_K31[15]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_K31[15]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_K31[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_K31[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_K31[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_K31[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_K31[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_K31[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_K31[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_K31[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_K31[9]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_K32[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_K32[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_K32[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_K32[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_K32[13]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_K32[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_K32[15]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_K32[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_K32[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_K32[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_K32[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_K32[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_K32[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_K32[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_K32[8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_K32[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_K33[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_K33[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_K33[11]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_K33[12]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_K33[13]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_K33[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_K33[15]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_K33[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_K33[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_K33[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_K33[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_K33[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_K33[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_K33[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_K33[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_K33[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[7]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_ROffset[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_ROffset[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_ROffset[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_ROffset[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_ROffset[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_ROffset[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_ROffset[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_ROffset[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_ROffset[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_ROffset[9]_i_2\ : label is "soft_lutpair60";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of int_ap_start_reg : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of int_ap_start_reg_rep : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__0\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__1\ : label is "int_ap_start_reg";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of int_interrupt_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair59";
begin
  Block_entry_split_proc_U0_ap_done <= \^block_entry_split_proc_u0_ap_done\;
  Block_entry_split_proc_U0_ap_start <= \^block_entry_split_proc_u0_ap_start\;
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  InVideoFormat(7 downto 0) <= \^invideoformat\(7 downto 0);
  K11(15 downto 0) <= \^k11\(15 downto 0);
  K12(15 downto 0) <= \^k12\(15 downto 0);
  K13(15 downto 0) <= \^k13\(15 downto 0);
  K21(15 downto 0) <= \^k21\(15 downto 0);
  K22(15 downto 0) <= \^k22\(15 downto 0);
  K23(15 downto 0) <= \^k23\(15 downto 0);
  OutVideoFormat(7 downto 0) <= \^outvideoformat\(7 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \int_K31_reg[15]_0\(0) <= \^int_k31_reg[15]_0\(0);
  int_ap_start_reg_rep_0 <= \^int_ap_start_reg_rep_0\;
  \int_ap_start_reg_rep__0_0\ <= \^int_ap_start_reg_rep__0_0\;
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => s_axi_CTRL_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_CTRL_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ap_rst_n_inv\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^block_entry_split_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => Block_entry_split_proc_U0_ap_continue,
      O => ap_rst_n_0
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ap_done_reg_i_3_n_5,
      I1 => \ap_done_reg_reg_rep__1\,
      I2 => \ap_done_reg_reg_rep__1_0\,
      I3 => ap_done_reg_i_6_n_5,
      I4 => \ap_done_reg_reg_rep__1_1\,
      I5 => ap_done_reg_i_8_n_5,
      O => Block_entry_split_proc_U0_ap_continue
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8A80000000000"
    )
        port map (
      I0 => \^block_entry_split_proc_u0_ap_done\,
      I1 => HwReg_height_c6_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      I3 => HwReg_ROffset_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I5 => ap_done_reg_i_2_1,
      O => ap_done_reg_i_3_n_5
    );
ap_done_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8A80000000000"
    )
        port map (
      I0 => \^block_entry_split_proc_u0_ap_done\,
      I1 => HwReg_K12_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => HwReg_K11_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I5 => ap_done_reg_i_2_2,
      O => ap_done_reg_i_6_n_5
    );
ap_done_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8A80000000000"
    )
        port map (
      I0 => \^block_entry_split_proc_u0_ap_done\,
      I1 => HwReg_ClipMax_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I3 => HwReg_ClampMin_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I5 => ap_done_reg_i_2_0,
      O => ap_done_reg_i_8_n_5
    );
ap_done_reg_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^block_entry_split_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => Block_entry_split_proc_U0_ap_continue,
      O => ap_rst_n_1
    );
\ap_done_reg_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => Block_entry_split_proc_U0_ap_continue,
      O => ap_rst_n_2
    );
\ap_done_reg_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => Block_entry_split_proc_U0_ap_continue,
      O => ap_rst_n_3
    );
\ap_return_10_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(0),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(0),
      O => \int_K33_reg[15]_0\(0)
    );
\ap_return_10_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(10),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(10),
      O => \int_K33_reg[15]_0\(10)
    );
\ap_return_10_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(11),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(11),
      O => \int_K33_reg[15]_0\(11)
    );
\ap_return_10_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(12),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(12),
      O => \int_K33_reg[15]_0\(12)
    );
\ap_return_10_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(13),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(13),
      O => \int_K33_reg[15]_0\(13)
    );
\ap_return_10_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(14),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(14),
      O => \int_K33_reg[15]_0\(14)
    );
\ap_return_10_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(15),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(15),
      O => \int_K33_reg[15]_0\(15)
    );
\ap_return_10_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(1),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(1),
      O => \int_K33_reg[15]_0\(1)
    );
\ap_return_10_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(2),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(2),
      O => \int_K33_reg[15]_0\(2)
    );
\ap_return_10_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(3),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(3),
      O => \int_K33_reg[15]_0\(3)
    );
\ap_return_10_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(4),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(4),
      O => \int_K33_reg[15]_0\(4)
    );
\ap_return_10_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(5),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(5),
      O => \int_K33_reg[15]_0\(5)
    );
\ap_return_10_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(6),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(6),
      O => \int_K33_reg[15]_0\(6)
    );
\ap_return_10_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(7),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(7),
      O => \int_K33_reg[15]_0\(7)
    );
\ap_return_10_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(8),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(8),
      O => \int_K33_reg[15]_0\(8)
    );
\ap_return_10_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(9),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_10_preg_reg[15]\(9),
      O => \int_K33_reg[15]_0\(9)
    );
\ap_return_11_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(0),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(0),
      O => \int_ROffset_reg[9]_0\(0)
    );
\ap_return_11_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(1),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(1),
      O => \int_ROffset_reg[9]_0\(1)
    );
\ap_return_11_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(2),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(2),
      O => \int_ROffset_reg[9]_0\(2)
    );
\ap_return_11_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(3),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(3),
      O => \int_ROffset_reg[9]_0\(3)
    );
\ap_return_11_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(4),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(4),
      O => \int_ROffset_reg[9]_0\(4)
    );
\ap_return_11_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(5),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(5),
      O => \int_ROffset_reg[9]_0\(5)
    );
\ap_return_11_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(6),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(6),
      O => \int_ROffset_reg[9]_0\(6)
    );
\ap_return_11_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(7),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(7),
      O => \int_ROffset_reg[9]_0\(7)
    );
\ap_return_11_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(8),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(8),
      O => \int_ROffset_reg[9]_0\(8)
    );
\ap_return_11_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(9),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_11_preg_reg[9]\(9),
      O => \int_ROffset_reg[9]_0\(9)
    );
\ap_return_12_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(0),
      O => \int_GOffset_reg[9]_0\(0)
    );
\ap_return_12_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(1),
      O => \int_GOffset_reg[9]_0\(1)
    );
\ap_return_12_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(2),
      O => \int_GOffset_reg[9]_0\(2)
    );
\ap_return_12_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(3),
      O => \int_GOffset_reg[9]_0\(3)
    );
\ap_return_12_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(4),
      O => \int_GOffset_reg[9]_0\(4)
    );
\ap_return_12_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(5),
      O => \int_GOffset_reg[9]_0\(5)
    );
\ap_return_12_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(6),
      O => \int_GOffset_reg[9]_0\(6)
    );
\ap_return_12_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(7),
      O => \int_GOffset_reg[9]_0\(7)
    );
\ap_return_12_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(8),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(8),
      O => \int_GOffset_reg[9]_0\(8)
    );
\ap_return_12_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(9),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_12_preg_reg[9]\(9),
      O => \int_GOffset_reg[9]_0\(9)
    );
\ap_return_13_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(0),
      O => \int_BOffset_reg[9]_0\(0)
    );
\ap_return_13_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(1),
      O => \int_BOffset_reg[9]_0\(1)
    );
\ap_return_13_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(2),
      O => \int_BOffset_reg[9]_0\(2)
    );
\ap_return_13_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(3),
      O => \int_BOffset_reg[9]_0\(3)
    );
\ap_return_13_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(4),
      O => \int_BOffset_reg[9]_0\(4)
    );
\ap_return_13_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(5),
      O => \int_BOffset_reg[9]_0\(5)
    );
\ap_return_13_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(6),
      O => \int_BOffset_reg[9]_0\(6)
    );
\ap_return_13_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(7),
      O => \int_BOffset_reg[9]_0\(7)
    );
\ap_return_13_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(8),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(8),
      O => \int_BOffset_reg[9]_0\(8)
    );
\ap_return_13_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(9),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_13_preg_reg[9]\(9),
      O => \int_BOffset_reg[9]_0\(9)
    );
\ap_return_14_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(0),
      O => \int_ClampMin_reg[7]_0\(0)
    );
\ap_return_14_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(1),
      O => \int_ClampMin_reg[7]_0\(1)
    );
\ap_return_14_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(2),
      O => \int_ClampMin_reg[7]_0\(2)
    );
\ap_return_14_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(3),
      O => \int_ClampMin_reg[7]_0\(3)
    );
\ap_return_14_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(4),
      O => \int_ClampMin_reg[7]_0\(4)
    );
\ap_return_14_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(5),
      O => \int_ClampMin_reg[7]_0\(5)
    );
\ap_return_14_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(6),
      O => \int_ClampMin_reg[7]_0\(6)
    );
\ap_return_14_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_14_preg_reg[7]\(7),
      O => \int_ClampMin_reg[7]_0\(7)
    );
\ap_return_15_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(0),
      O => \int_ClipMax_reg[7]_0\(0)
    );
\ap_return_15_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(1),
      O => \int_ClipMax_reg[7]_0\(1)
    );
\ap_return_15_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(2),
      O => \int_ClipMax_reg[7]_0\(2)
    );
\ap_return_15_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(3),
      O => \int_ClipMax_reg[7]_0\(3)
    );
\ap_return_15_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(4),
      O => \int_ClipMax_reg[7]_0\(4)
    );
\ap_return_15_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(5),
      O => \int_ClipMax_reg[7]_0\(5)
    );
\ap_return_15_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(6),
      O => \int_ClipMax_reg[7]_0\(6)
    );
\ap_return_15_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \ap_return_15_preg_reg[7]\(7),
      O => \int_ClipMax_reg[7]_0\(7)
    );
\ap_return_16_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(0),
      O => D(0)
    );
\ap_return_16_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(10),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(10),
      O => D(10)
    );
\ap_return_16_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(1),
      O => D(1)
    );
\ap_return_16_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(2),
      O => D(2)
    );
\ap_return_16_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(3),
      O => D(3)
    );
\ap_return_16_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(4),
      O => D(4)
    );
\ap_return_16_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(5),
      O => D(5)
    );
\ap_return_16_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(6),
      O => D(6)
    );
\ap_return_16_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(7),
      O => D(7)
    );
\ap_return_16_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(8),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(8),
      O => D(8)
    );
\ap_return_16_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(9),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => \SRL_SIG_reg[0][10]\(9),
      O => D(9)
    );
\ap_return_17_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(0),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][10]_0\(0),
      O => \int_height_reg[10]_0\(0)
    );
\ap_return_17_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(10),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(10),
      O => \int_height_reg[10]_0\(10)
    );
\ap_return_17_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(1),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(1),
      O => \int_height_reg[10]_0\(1)
    );
\ap_return_17_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(2),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(2),
      O => \int_height_reg[10]_0\(2)
    );
\ap_return_17_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(3),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(3),
      O => \int_height_reg[10]_0\(3)
    );
\ap_return_17_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(4),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(4),
      O => \int_height_reg[10]_0\(4)
    );
\ap_return_17_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(5),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(5),
      O => \int_height_reg[10]_0\(5)
    );
\ap_return_17_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(6),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(6),
      O => \int_height_reg[10]_0\(6)
    );
\ap_return_17_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(7),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(7),
      O => \int_height_reg[10]_0\(7)
    );
\ap_return_17_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(8),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(8),
      O => \int_height_reg[10]_0\(8)
    );
\ap_return_17_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(9),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \SRL_SIG_reg[0][10]_0\(9),
      O => \int_height_reg[10]_0\(9)
    );
\ap_return_8_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(0),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(0),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(0)
    );
\ap_return_8_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(10),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(10),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(10)
    );
\ap_return_8_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(11),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(11),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(11)
    );
\ap_return_8_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(12),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(12),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(12)
    );
\ap_return_8_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(13),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(13),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(13)
    );
\ap_return_8_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(14),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(14),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(14)
    );
\ap_return_8_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(1),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(1),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(1)
    );
\ap_return_8_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(2),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(2),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(2)
    );
\ap_return_8_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(3),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(3),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(3)
    );
\ap_return_8_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(4),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(4),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(4)
    );
\ap_return_8_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(5),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(5),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(5)
    );
\ap_return_8_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(6),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(6),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(6)
    );
\ap_return_8_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(7),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(7),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(7)
    );
\ap_return_8_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(8),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(8),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(8)
    );
\ap_return_8_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2F0"
    )
        port map (
      I0 => K31(9),
      I1 => \ap_return_8_preg_reg[0]\,
      I2 => \ap_return_8_preg_reg[14]\(9),
      I3 => \^int_ap_start_reg_rep__0_0\,
      O => \int_K31_reg[14]_0\(9)
    );
\ap_return_9_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(0),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(0),
      O => \in\(0)
    );
\ap_return_9_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(10),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(10),
      O => \in\(10)
    );
\ap_return_9_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(11),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(11),
      O => \in\(11)
    );
\ap_return_9_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(12),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(12),
      O => \in\(12)
    );
\ap_return_9_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(13),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(13),
      O => \in\(13)
    );
\ap_return_9_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(14),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(14),
      O => \in\(14)
    );
\ap_return_9_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(15),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(15),
      O => \in\(15)
    );
\ap_return_9_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(1),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(1),
      O => \in\(1)
    );
\ap_return_9_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(2),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(2),
      O => \in\(2)
    );
\ap_return_9_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(3),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(3),
      O => \in\(3)
    );
\ap_return_9_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(4),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(4),
      O => \in\(4)
    );
\ap_return_9_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(5),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(5),
      O => \in\(5)
    );
\ap_return_9_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(6),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(6),
      O => \in\(6)
    );
\ap_return_9_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(7),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(7),
      O => \in\(7)
    );
\ap_return_9_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(8),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(8),
      O => \in\(8)
    );
\ap_return_9_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(9),
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \ap_return_8_preg_reg[0]\,
      I3 => \ap_return_9_preg_reg[15]\(9),
      O => \in\(9)
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_BOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      O => ap_sync_channel_write_HwReg_BOffset_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_ClampMin_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_ClipMax_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_GOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      O => ap_sync_channel_write_HwReg_GOffset_channel
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_InVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_InVideoFormat_channel
    );
ap_sync_reg_channel_write_HwReg_K11_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K11_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => ap_sync_channel_write_HwReg_K11_channel
    );
ap_sync_reg_channel_write_HwReg_K12_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K12_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => ap_sync_channel_write_HwReg_K12_channel
    );
ap_sync_reg_channel_write_HwReg_K13_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K13_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => ap_sync_channel_write_HwReg_K13_channel
    );
ap_sync_reg_channel_write_HwReg_K21_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K21_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => ap_sync_channel_write_HwReg_K21_channel
    );
ap_sync_reg_channel_write_HwReg_K22_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K22_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => ap_sync_channel_write_HwReg_K22_channel
    );
ap_sync_reg_channel_write_HwReg_K23_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K23_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => ap_sync_channel_write_HwReg_K23_channel
    );
ap_sync_reg_channel_write_HwReg_K31_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K31_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => ap_sync_channel_write_HwReg_K31_channel
    );
ap_sync_reg_channel_write_HwReg_K32_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K32_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => ap_sync_channel_write_HwReg_K32_channel
    );
ap_sync_reg_channel_write_HwReg_K33_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_K33_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => ap_sync_channel_write_HwReg_K33_channel
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_OutVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_OutVideoFormat_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_ROffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      O => ap_sync_channel_write_HwReg_ROffset_channel
    );
ap_sync_reg_channel_write_HwReg_height_c6_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_continue,
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I3 => ap_rst_n,
      O => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_height_c6_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_height_c6_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      O => ap_sync_channel_write_HwReg_height_c6_channel
    );
ap_sync_reg_channel_write_HwReg_width_c4_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      I2 => HwReg_width_c4_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_0,
      O => ap_sync_channel_write_HwReg_width_c4_channel
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_BOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(0),
      O => int_BOffset0(0)
    );
\int_BOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(1),
      O => int_BOffset0(1)
    );
\int_BOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(2),
      O => int_BOffset0(2)
    );
\int_BOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(3),
      O => int_BOffset0(3)
    );
\int_BOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(4),
      O => int_BOffset0(4)
    );
\int_BOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(5),
      O => int_BOffset0(5)
    );
\int_BOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(6),
      O => int_BOffset0(6)
    );
\int_BOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(7),
      O => int_BOffset0(7)
    );
\int_BOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset(8),
      O => int_BOffset0(8)
    );
\int_BOffset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_K31[15]_i_3_n_5\,
      O => \int_BOffset[9]_i_1_n_5\
    );
\int_BOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset(9),
      O => int_BOffset0(9)
    );
\int_BOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(0),
      Q => BOffset(0),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(1),
      Q => BOffset(1),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(2),
      Q => BOffset(2),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(3),
      Q => BOffset(3),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(4),
      Q => BOffset(4),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(5),
      Q => BOffset(5),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(6),
      Q => BOffset(6),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(7),
      Q => BOffset(7),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(8),
      Q => BOffset(8),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(9),
      Q => BOffset(9),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(0),
      O => int_ClampMin0(0)
    );
\int_ClampMin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(1),
      O => int_ClampMin0(1)
    );
\int_ClampMin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(2),
      O => int_ClampMin0(2)
    );
\int_ClampMin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(3),
      O => int_ClampMin0(3)
    );
\int_ClampMin[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(4),
      O => int_ClampMin0(4)
    );
\int_ClampMin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(5),
      O => int_ClampMin0(5)
    );
\int_ClampMin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(6),
      O => int_ClampMin0(6)
    );
\int_ClampMin[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_ClampMin[7]_i_1_n_5\
    );
\int_ClampMin[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(7),
      O => int_ClampMin0(7)
    );
\int_ClampMin_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(0),
      Q => ClampMin(0),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(1),
      Q => ClampMin(1),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(2),
      Q => ClampMin(2),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(3),
      Q => ClampMin(3),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(4),
      Q => ClampMin(4),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(5),
      Q => ClampMin(5),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(6),
      Q => ClampMin(6),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(7),
      Q => ClampMin(7),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(0),
      O => int_ClipMax0(0)
    );
\int_ClipMax[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(1),
      O => int_ClipMax0(1)
    );
\int_ClipMax[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(2),
      O => int_ClipMax0(2)
    );
\int_ClipMax[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(3),
      O => int_ClipMax0(3)
    );
\int_ClipMax[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(4),
      O => int_ClipMax0(4)
    );
\int_ClipMax[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(5),
      O => int_ClipMax0(5)
    );
\int_ClipMax[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(6),
      O => int_ClipMax0(6)
    );
\int_ClipMax[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_K31[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_ClipMax[7]_i_1_n_5\
    );
\int_ClipMax[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(7),
      O => int_ClipMax0(7)
    );
\int_ClipMax_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(0),
      Q => ClipMax(0),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(1),
      Q => ClipMax(1),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(2),
      Q => ClipMax(2),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(3),
      Q => ClipMax(3),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(4),
      Q => ClipMax(4),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(5),
      Q => ClipMax(5),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(6),
      Q => ClipMax(6),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(7),
      Q => ClipMax(7),
      R => \^ap_rst_n_inv\
    );
\int_GOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(0),
      O => int_GOffset0(0)
    );
\int_GOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(1),
      O => int_GOffset0(1)
    );
\int_GOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(2),
      O => int_GOffset0(2)
    );
\int_GOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(3),
      O => int_GOffset0(3)
    );
\int_GOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(4),
      O => int_GOffset0(4)
    );
\int_GOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(5),
      O => int_GOffset0(5)
    );
\int_GOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(6),
      O => int_GOffset0(6)
    );
\int_GOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(7),
      O => int_GOffset0(7)
    );
\int_GOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => GOffset(8),
      O => int_GOffset0(8)
    );
\int_GOffset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \int_K31[15]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_GOffset[9]_i_1_n_5\
    );
\int_GOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => GOffset(9),
      O => int_GOffset0(9)
    );
\int_GOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(0),
      Q => GOffset(0),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(1),
      Q => GOffset(1),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(2),
      Q => GOffset(2),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(3),
      Q => GOffset(3),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(4),
      Q => GOffset(4),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(5),
      Q => GOffset(5),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(6),
      Q => GOffset(6),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(7),
      Q => GOffset(7),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(8),
      Q => GOffset(8),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(9),
      Q => GOffset(9),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(0),
      O => int_InVideoFormat0(0)
    );
\int_InVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(1),
      O => int_InVideoFormat0(1)
    );
\int_InVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(2),
      O => int_InVideoFormat0(2)
    );
\int_InVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(3),
      O => int_InVideoFormat0(3)
    );
\int_InVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(4),
      O => int_InVideoFormat0(4)
    );
\int_InVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(5),
      O => int_InVideoFormat0(5)
    );
\int_InVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(6),
      O => int_InVideoFormat0(6)
    );
\int_InVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_InVideoFormat[7]_i_1_n_5\
    );
\int_InVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(7),
      O => int_InVideoFormat0(7)
    );
\int_InVideoFormat[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \waddr_reg_n_5_[6]\,
      O => \int_InVideoFormat[7]_i_3_n_5\
    );
\int_InVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(0),
      Q => \^invideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(1),
      Q => \^invideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(2),
      Q => \^invideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(3),
      Q => \^invideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(4),
      Q => \^invideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(5),
      Q => \^invideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(6),
      Q => \^invideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(7),
      Q => \^invideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(0),
      O => int_K110(0)
    );
\int_K11[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(10),
      O => int_K110(10)
    );
\int_K11[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(11),
      O => int_K110(11)
    );
\int_K11[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(12),
      O => int_K110(12)
    );
\int_K11[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(13),
      O => int_K110(13)
    );
\int_K11[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(14),
      O => int_K110(14)
    );
\int_K11[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_K11[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K11[15]_i_1_n_5\
    );
\int_K11[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(15),
      O => int_K110(15)
    );
\int_K11[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[2]\,
      O => \int_K11[15]_i_3_n_5\
    );
\int_K11[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(1),
      O => int_K110(1)
    );
\int_K11[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(2),
      O => int_K110(2)
    );
\int_K11[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(3),
      O => int_K110(3)
    );
\int_K11[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(4),
      O => int_K110(4)
    );
\int_K11[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(5),
      O => int_K110(5)
    );
\int_K11[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(6),
      O => int_K110(6)
    );
\int_K11[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(7),
      O => int_K110(7)
    );
\int_K11[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(8),
      O => int_K110(8)
    );
\int_K11[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(9),
      O => int_K110(9)
    );
\int_K11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(0),
      Q => \^k11\(0),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(10),
      Q => \^k11\(10),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(11),
      Q => \^k11\(11),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(12),
      Q => \^k11\(12),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(13),
      Q => \^k11\(13),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(14),
      Q => \^k11\(14),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(15),
      Q => \^k11\(15),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(1),
      Q => \^k11\(1),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(2),
      Q => \^k11\(2),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(3),
      Q => \^k11\(3),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(4),
      Q => \^k11\(4),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(5),
      Q => \^k11\(5),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(6),
      Q => \^k11\(6),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(7),
      Q => \^k11\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(8),
      Q => \^k11\(8),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(9),
      Q => \^k11\(9),
      R => \^ap_rst_n_inv\
    );
\int_K12[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(0),
      O => int_K120(0)
    );
\int_K12[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(10),
      O => int_K120(10)
    );
\int_K12[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(11),
      O => int_K120(11)
    );
\int_K12[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(12),
      O => int_K120(12)
    );
\int_K12[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(13),
      O => int_K120(13)
    );
\int_K12[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(14),
      O => int_K120(14)
    );
\int_K12[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_K11[15]_i_3_n_5\,
      O => \int_K12[15]_i_1_n_5\
    );
\int_K12[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(15),
      O => int_K120(15)
    );
\int_K12[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(1),
      O => int_K120(1)
    );
\int_K12[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(2),
      O => int_K120(2)
    );
\int_K12[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(3),
      O => int_K120(3)
    );
\int_K12[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(4),
      O => int_K120(4)
    );
\int_K12[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(5),
      O => int_K120(5)
    );
\int_K12[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(6),
      O => int_K120(6)
    );
\int_K12[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(7),
      O => int_K120(7)
    );
\int_K12[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(8),
      O => int_K120(8)
    );
\int_K12[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(9),
      O => int_K120(9)
    );
\int_K12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(0),
      Q => \^k12\(0),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(10),
      Q => \^k12\(10),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(11),
      Q => \^k12\(11),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(12),
      Q => \^k12\(12),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(13),
      Q => \^k12\(13),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(14),
      Q => \^k12\(14),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(15),
      Q => \^k12\(15),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(1),
      Q => \^k12\(1),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(2),
      Q => \^k12\(2),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(3),
      Q => \^k12\(3),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(4),
      Q => \^k12\(4),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(5),
      Q => \^k12\(5),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(6),
      Q => \^k12\(6),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(7),
      Q => \^k12\(7),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(8),
      Q => \^k12\(8),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(9),
      Q => \^k12\(9),
      R => \^ap_rst_n_inv\
    );
\int_K13[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(0),
      O => int_K130(0)
    );
\int_K13[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(10),
      O => int_K130(10)
    );
\int_K13[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(11),
      O => int_K130(11)
    );
\int_K13[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(12),
      O => int_K130(12)
    );
\int_K13[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(13),
      O => int_K130(13)
    );
\int_K13[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(14),
      O => int_K130(14)
    );
\int_K13[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_K11[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K13[15]_i_1_n_5\
    );
\int_K13[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(15),
      O => int_K130(15)
    );
\int_K13[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(1),
      O => int_K130(1)
    );
\int_K13[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(2),
      O => int_K130(2)
    );
\int_K13[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(3),
      O => int_K130(3)
    );
\int_K13[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(4),
      O => int_K130(4)
    );
\int_K13[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(5),
      O => int_K130(5)
    );
\int_K13[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(6),
      O => int_K130(6)
    );
\int_K13[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(7),
      O => int_K130(7)
    );
\int_K13[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(8),
      O => int_K130(8)
    );
\int_K13[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(9),
      O => int_K130(9)
    );
\int_K13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(0),
      Q => \^k13\(0),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(10),
      Q => \^k13\(10),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(11),
      Q => \^k13\(11),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(12),
      Q => \^k13\(12),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(13),
      Q => \^k13\(13),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(14),
      Q => \^k13\(14),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(15),
      Q => \^k13\(15),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(1),
      Q => \^k13\(1),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(2),
      Q => \^k13\(2),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(3),
      Q => \^k13\(3),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(4),
      Q => \^k13\(4),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(5),
      Q => \^k13\(5),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(6),
      Q => \^k13\(6),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(7),
      Q => \^k13\(7),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(8),
      Q => \^k13\(8),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(9),
      Q => \^k13\(9),
      R => \^ap_rst_n_inv\
    );
\int_K21[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(0),
      O => int_K210(0)
    );
\int_K21[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(10),
      O => int_K210(10)
    );
\int_K21[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(11),
      O => int_K210(11)
    );
\int_K21[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(12),
      O => int_K210(12)
    );
\int_K21[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(13),
      O => int_K210(13)
    );
\int_K21[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(14),
      O => int_K210(14)
    );
\int_K21[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K21[15]_i_1_n_5\
    );
\int_K21[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(15),
      O => int_K210(15)
    );
\int_K21[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(1),
      O => int_K210(1)
    );
\int_K21[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(2),
      O => int_K210(2)
    );
\int_K21[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(3),
      O => int_K210(3)
    );
\int_K21[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(4),
      O => int_K210(4)
    );
\int_K21[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(5),
      O => int_K210(5)
    );
\int_K21[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(6),
      O => int_K210(6)
    );
\int_K21[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(7),
      O => int_K210(7)
    );
\int_K21[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(8),
      O => int_K210(8)
    );
\int_K21[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(9),
      O => int_K210(9)
    );
\int_K21_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(0),
      Q => \^k21\(0),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(10),
      Q => \^k21\(10),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(11),
      Q => \^k21\(11),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(12),
      Q => \^k21\(12),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(13),
      Q => \^k21\(13),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(14),
      Q => \^k21\(14),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(15),
      Q => \^k21\(15),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(1),
      Q => \^k21\(1),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(2),
      Q => \^k21\(2),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(3),
      Q => \^k21\(3),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(4),
      Q => \^k21\(4),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(5),
      Q => \^k21\(5),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(6),
      Q => \^k21\(6),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(7),
      Q => \^k21\(7),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(8),
      Q => \^k21\(8),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(9),
      Q => \^k21\(9),
      R => \^ap_rst_n_inv\
    );
\int_K22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(0),
      O => int_K220(0)
    );
\int_K22[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(10),
      O => int_K220(10)
    );
\int_K22[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(11),
      O => int_K220(11)
    );
\int_K22[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(12),
      O => int_K220(12)
    );
\int_K22[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(13),
      O => int_K220(13)
    );
\int_K22[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(14),
      O => int_K220(14)
    );
\int_K22[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \int_K11[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K22[15]_i_1_n_5\
    );
\int_K22[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(15),
      O => int_K220(15)
    );
\int_K22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(1),
      O => int_K220(1)
    );
\int_K22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(2),
      O => int_K220(2)
    );
\int_K22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(3),
      O => int_K220(3)
    );
\int_K22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(4),
      O => int_K220(4)
    );
\int_K22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(5),
      O => int_K220(5)
    );
\int_K22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(6),
      O => int_K220(6)
    );
\int_K22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(7),
      O => int_K220(7)
    );
\int_K22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(8),
      O => int_K220(8)
    );
\int_K22[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(9),
      O => int_K220(9)
    );
\int_K22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(0),
      Q => \^k22\(0),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(10),
      Q => \^k22\(10),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(11),
      Q => \^k22\(11),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(12),
      Q => \^k22\(12),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(13),
      Q => \^k22\(13),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(14),
      Q => \^k22\(14),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(15),
      Q => \^k22\(15),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(1),
      Q => \^k22\(1),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(2),
      Q => \^k22\(2),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(3),
      Q => \^k22\(3),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(4),
      Q => \^k22\(4),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(5),
      Q => \^k22\(5),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(6),
      Q => \^k22\(6),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(7),
      Q => \^k22\(7),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(8),
      Q => \^k22\(8),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(9),
      Q => \^k22\(9),
      R => \^ap_rst_n_inv\
    );
\int_K23[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(0),
      O => int_K230(0)
    );
\int_K23[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(10),
      O => int_K230(10)
    );
\int_K23[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(11),
      O => int_K230(11)
    );
\int_K23[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(12),
      O => int_K230(12)
    );
\int_K23[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(13),
      O => int_K230(13)
    );
\int_K23[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(14),
      O => int_K230(14)
    );
\int_K23[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_K11[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_K23[15]_i_1_n_5\
    );
\int_K23[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(15),
      O => int_K230(15)
    );
\int_K23[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(1),
      O => int_K230(1)
    );
\int_K23[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(2),
      O => int_K230(2)
    );
\int_K23[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(3),
      O => int_K230(3)
    );
\int_K23[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(4),
      O => int_K230(4)
    );
\int_K23[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(5),
      O => int_K230(5)
    );
\int_K23[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(6),
      O => int_K230(6)
    );
\int_K23[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(7),
      O => int_K230(7)
    );
\int_K23[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(8),
      O => int_K230(8)
    );
\int_K23[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(9),
      O => int_K230(9)
    );
\int_K23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(0),
      Q => \^k23\(0),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(10),
      Q => \^k23\(10),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(11),
      Q => \^k23\(11),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(12),
      Q => \^k23\(12),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(13),
      Q => \^k23\(13),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(14),
      Q => \^k23\(14),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(15),
      Q => \^k23\(15),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(1),
      Q => \^k23\(1),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(2),
      Q => \^k23\(2),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(3),
      Q => \^k23\(3),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(4),
      Q => \^k23\(4),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(5),
      Q => \^k23\(5),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(6),
      Q => \^k23\(6),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(7),
      Q => \^k23\(7),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(8),
      Q => \^k23\(8),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(9),
      Q => \^k23\(9),
      R => \^ap_rst_n_inv\
    );
\int_K31[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(0),
      O => int_K310(0)
    );
\int_K31[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(10),
      O => int_K310(10)
    );
\int_K31[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(11),
      O => int_K310(11)
    );
\int_K31[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(12),
      O => int_K310(12)
    );
\int_K31[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(13),
      O => int_K310(13)
    );
\int_K31[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(14),
      O => int_K310(14)
    );
\int_K31[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K31[15]_i_1_n_5\
    );
\int_K31[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_k31_reg[15]_0\(0),
      O => int_K310(15)
    );
\int_K31[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_5_[7]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[2]\,
      O => \int_K31[15]_i_3_n_5\
    );
\int_K31[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(1),
      O => int_K310(1)
    );
\int_K31[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(2),
      O => int_K310(2)
    );
\int_K31[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(3),
      O => int_K310(3)
    );
\int_K31[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(4),
      O => int_K310(4)
    );
\int_K31[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(5),
      O => int_K310(5)
    );
\int_K31[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(6),
      O => int_K310(6)
    );
\int_K31[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(7),
      O => int_K310(7)
    );
\int_K31[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(8),
      O => int_K310(8)
    );
\int_K31[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(9),
      O => int_K310(9)
    );
\int_K31_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(0),
      Q => K31(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(10),
      Q => K31(10),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(11),
      Q => K31(11),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(12),
      Q => K31(12),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(13),
      Q => K31(13),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(14),
      Q => K31(14),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(15),
      Q => \^int_k31_reg[15]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(1),
      Q => K31(1),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(2),
      Q => K31(2),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(3),
      Q => K31(3),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(4),
      Q => K31(4),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(5),
      Q => K31(5),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(6),
      Q => K31(6),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(7),
      Q => K31(7),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(8),
      Q => K31(8),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(9),
      Q => K31(9),
      R => \^ap_rst_n_inv\
    );
\int_K32[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(0),
      O => int_K320(0)
    );
\int_K32[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(10),
      O => int_K320(10)
    );
\int_K32[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(11),
      O => int_K320(11)
    );
\int_K32[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(12),
      O => int_K320(12)
    );
\int_K32[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(13),
      O => int_K320(13)
    );
\int_K32[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(14),
      O => int_K320(14)
    );
\int_K32[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_K31[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K32[15]_i_1_n_5\
    );
\int_K32[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(15),
      O => int_K320(15)
    );
\int_K32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(1),
      O => int_K320(1)
    );
\int_K32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(2),
      O => int_K320(2)
    );
\int_K32[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(3),
      O => int_K320(3)
    );
\int_K32[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(4),
      O => int_K320(4)
    );
\int_K32[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(5),
      O => int_K320(5)
    );
\int_K32[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(6),
      O => int_K320(6)
    );
\int_K32[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(7),
      O => int_K320(7)
    );
\int_K32[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(8),
      O => int_K320(8)
    );
\int_K32[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(9),
      O => int_K320(9)
    );
\int_K32_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(0),
      Q => K32(0),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(10),
      Q => K32(10),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(11),
      Q => K32(11),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(12),
      Q => K32(12),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(13),
      Q => K32(13),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(14),
      Q => K32(14),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(15),
      Q => K32(15),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(1),
      Q => K32(1),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(2),
      Q => K32(2),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(3),
      Q => K32(3),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(4),
      Q => K32(4),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(5),
      Q => K32(5),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(6),
      Q => K32(6),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(7),
      Q => K32(7),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(8),
      Q => K32(8),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(9),
      Q => K32(9),
      R => \^ap_rst_n_inv\
    );
\int_K33[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(0),
      O => int_K330(0)
    );
\int_K33[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(10),
      O => int_K330(10)
    );
\int_K33[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(11),
      O => int_K330(11)
    );
\int_K33[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(12),
      O => int_K330(12)
    );
\int_K33[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(13),
      O => int_K330(13)
    );
\int_K33[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(14),
      O => int_K330(14)
    );
\int_K33[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_K31[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K33[15]_i_1_n_5\
    );
\int_K33[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(15),
      O => int_K330(15)
    );
\int_K33[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(1),
      O => int_K330(1)
    );
\int_K33[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(2),
      O => int_K330(2)
    );
\int_K33[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(3),
      O => int_K330(3)
    );
\int_K33[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(4),
      O => int_K330(4)
    );
\int_K33[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(5),
      O => int_K330(5)
    );
\int_K33[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(6),
      O => int_K330(6)
    );
\int_K33[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(7),
      O => int_K330(7)
    );
\int_K33[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(8),
      O => int_K330(8)
    );
\int_K33[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(9),
      O => int_K330(9)
    );
\int_K33_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(0),
      Q => K33(0),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(10),
      Q => K33(10),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(11),
      Q => K33(11),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(12),
      Q => K33(12),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(13),
      Q => K33(13),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(14),
      Q => K33(14),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(15),
      Q => K33(15),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(1),
      Q => K33(1),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(2),
      Q => K33(2),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(3),
      Q => K33(3),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(4),
      Q => K33(4),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(5),
      Q => K33(5),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(6),
      Q => K33(6),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(7),
      Q => K33(7),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(8),
      Q => K33(8),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(9),
      Q => K33(9),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(0),
      O => int_OutVideoFormat0(0)
    );
\int_OutVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(1),
      O => int_OutVideoFormat0(1)
    );
\int_OutVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(2),
      O => int_OutVideoFormat0(2)
    );
\int_OutVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(3),
      O => int_OutVideoFormat0(3)
    );
\int_OutVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(4),
      O => int_OutVideoFormat0(4)
    );
\int_OutVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(5),
      O => int_OutVideoFormat0(5)
    );
\int_OutVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(6),
      O => int_OutVideoFormat0(6)
    );
\int_OutVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_OutVideoFormat[7]_i_1_n_5\
    );
\int_OutVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(7),
      O => int_OutVideoFormat0(7)
    );
\int_OutVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(0),
      Q => \^outvideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(1),
      Q => \^outvideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(2),
      Q => \^outvideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(3),
      Q => \^outvideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(4),
      Q => \^outvideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(5),
      Q => \^outvideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(6),
      Q => \^outvideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(7),
      Q => \^outvideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(0),
      O => int_ROffset0(0)
    );
\int_ROffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(1),
      O => int_ROffset0(1)
    );
\int_ROffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(2),
      O => int_ROffset0(2)
    );
\int_ROffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(3),
      O => int_ROffset0(3)
    );
\int_ROffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(4),
      O => int_ROffset0(4)
    );
\int_ROffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(5),
      O => int_ROffset0(5)
    );
\int_ROffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(6),
      O => int_ROffset0(6)
    );
\int_ROffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(7),
      O => int_ROffset0(7)
    );
\int_ROffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ROffset(8),
      O => int_ROffset0(8)
    );
\int_ROffset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_K31[15]_i_3_n_5\,
      O => \int_ROffset[9]_i_1_n_5\
    );
\int_ROffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ROffset(9),
      O => int_ROffset0(9)
    );
\int_ROffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(0),
      Q => ROffset(0),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(1),
      Q => ROffset(1),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(2),
      Q => ROffset(2),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(3),
      Q => ROffset(3),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(4),
      Q => ROffset(4),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(5),
      Q => ROffset(5),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(6),
      Q => ROffset(6),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(7),
      Q => ROffset(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(8),
      Q => ROffset(8),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(9),
      Q => ROffset(9),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_18_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => p_18_in(7),
      I1 => \^block_entry_split_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => int_task_ap_done0,
      I4 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => \^block_entry_split_proc_u0_ap_start\,
      I3 => int_ap_start5_out,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => \waddr_reg_n_5_[3]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^block_entry_split_proc_u0_ap_start\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_rep_i_1_n_5,
      Q => \^int_ap_start_reg_rep_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__0_n_5\,
      Q => \^int_ap_start_reg_rep__0_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__1_n_5\,
      Q => \int_ap_start_reg_rep__1_0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => \^block_entry_split_proc_u0_ap_start\,
      I3 => int_ap_start5_out,
      O => int_ap_start_rep_i_1_n_5
    );
\int_ap_start_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => \^block_entry_split_proc_u0_ap_start\,
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__0_n_5\
    );
\int_ap_start_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => \^block_entry_split_proc_u0_ap_start\,
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__1_n_5\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => p_18_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_18_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => int_gie_i_2_n_5,
      I5 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_5_[7]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => int_gie_i_2_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[11]\,
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[12]\,
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[13]\,
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[14]\,
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[15]\,
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => height(0),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => height(10),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => \int_height_reg_n_5_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \int_height_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \int_height_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \int_height_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \int_height_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => height(1),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => height(2),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => height(3),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => height(4),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => height(5),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => height(6),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => height(7),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => height(8),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => height(9),
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[3]\,
      I5 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[3]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => \int_isr_reg_n_5_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => int_gie_i_2_n_5,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_5_[3]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F7778888F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => \^block_entry_split_proc_u0_ap_start\,
      I4 => ap_done_reg,
      I5 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_5,
      I1 => p_18_in(2),
      I2 => ap_idle,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => \rdata[0]_i_8_n_5\,
      I5 => ar_hs,
      O => int_task_ap_done0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[11]\,
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[12]\,
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[13]\,
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[14]\,
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[15]\,
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => width(0),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => width(10),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => \int_width_reg_n_5_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \int_width_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \int_width_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \int_width_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \int_width_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => width(1),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => width(2),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => width(3),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => width(4),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => width(5),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => width(6),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => width(7),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => width(8),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => width(9),
      R => \^ap_rst_n_inv\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg,
      O => \^block_entry_split_proc_u0_ap_done\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54040000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_5\,
      I1 => \rdata[0]_i_2_n_5\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[0]_i_3_n_5\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_5\
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(0),
      O => \rdata[0]_i_10_n_5\
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(0),
      O => \rdata[0]_i_11_n_5\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(0),
      O => \rdata[0]_i_12_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \rdata[0]_i_4_n_5\,
      I1 => \rdata[0]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[0]_i_6_n_5\,
      I5 => \rdata[0]_i_7_n_5\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rdata[0]_i_8_n_5\,
      I1 => int_gie_reg_n_5,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \int_isr_reg_n_5_[0]\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(0),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[0]_i_9_n_5\,
      O => \rdata[0]_i_4_n_5\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(0),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[0]_i_10_n_5\,
      O => \rdata[0]_i_5_n_5\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[0]_i_11_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K32(0),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[0]_i_6_n_5\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[0]_i_12_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^block_entry_split_proc_u0_ap_start\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(0),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[0]_i_7_n_5\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      O => \rdata[0]_i_8_n_5\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(0),
      O => \rdata[0]_i_9_n_5\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => width(10),
      I1 => \^k13\(10),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(10),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[10]_i_4_n_5\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(10),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(10),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(10),
      O => \rdata[10]_i_5_n_5\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => height(10),
      I1 => \^k21\(10),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(10),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[10]_i_6_n_5\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(10),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(10),
      O => \rdata[10]_i_7_n_5\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[11]\,
      I1 => \^k13\(11),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(11),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[11]_i_4_n_5\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(11),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(11),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(11),
      O => \rdata[11]_i_5_n_5\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[11]\,
      I1 => \^k21\(11),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(11),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[11]_i_6_n_5\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(11),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(11),
      O => \rdata[11]_i_7_n_5\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[12]\,
      I1 => \^k13\(12),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(12),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[12]_i_4_n_5\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(12),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(12),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(12),
      O => \rdata[12]_i_5_n_5\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[12]\,
      I1 => \^k21\(12),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(12),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[12]_i_6_n_5\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(12),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(12),
      O => \rdata[12]_i_7_n_5\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[13]\,
      I1 => \^k13\(13),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(13),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[13]_i_4_n_5\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(13),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(13),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(13),
      O => \rdata[13]_i_5_n_5\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[13]\,
      I1 => \^k21\(13),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(13),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[13]_i_6_n_5\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(13),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(13),
      O => \rdata[13]_i_7_n_5\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[14]\,
      I1 => \^k13\(14),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(14),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[14]_i_4_n_5\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(14),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(14),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(14),
      O => \rdata[14]_i_5_n_5\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[14]\,
      I1 => \^k21\(14),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(14),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[14]_i_6_n_5\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(14),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(14),
      O => \rdata[14]_i_7_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(2),
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[15]\,
      I1 => \^k13\(15),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \^int_k31_reg[15]_0\(0),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(15),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(15),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(15),
      O => \rdata[15]_i_7_n_5\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[15]\,
      I1 => \^k21\(15),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(15),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[15]_i_8_n_5\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(15),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(15),
      O => \rdata[15]_i_9_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54040000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_5\,
      I1 => \rdata[1]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[1]_i_4_n_5\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_5\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(1),
      O => \rdata[1]_i_10_n_5\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(1),
      O => \rdata[1]_i_11_n_5\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(1),
      O => \rdata[1]_i_12_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \rdata[1]_i_5_n_5\,
      I1 => \rdata[1]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[1]_i_7_n_5\,
      I5 => \rdata[1]_i_8_n_5\,
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \int_isr_reg_n_5_[1]\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(1),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[1]_i_9_n_5\,
      O => \rdata[1]_i_5_n_5\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(1),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[1]_i_10_n_5\,
      O => \rdata[1]_i_6_n_5\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[1]_i_11_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => p_0_in,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K32(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_7_n_5\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[1]_i_12_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \int_task_ap_done__0\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_8_n_5\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(1),
      O => \rdata[1]_i_9_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[2]_i_2_n_5\,
      I1 => \rdata[2]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[2]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[2]_i_5_n_5\,
      O => \rdata[2]_i_1_n_5\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(2),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[2]_i_6_n_5\,
      O => \rdata[2]_i_2_n_5\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[2]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(2),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[2]_i_3_n_5\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(2),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[2]_i_8_n_5\,
      O => \rdata[2]_i_4_n_5\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[2]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => p_18_in(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(2),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[2]_i_5_n_5\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(2),
      O => \rdata[2]_i_6_n_5\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(2),
      O => \rdata[2]_i_7_n_5\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(2),
      O => \rdata[2]_i_8_n_5\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(2),
      O => \rdata[2]_i_9_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[3]_i_2_n_5\,
      I1 => \rdata[3]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[3]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[3]_i_5_n_5\,
      O => \rdata[3]_i_1_n_5\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(3),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[3]_i_6_n_5\,
      O => \rdata[3]_i_2_n_5\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[3]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(3),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[3]_i_3_n_5\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(3),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[3]_i_8_n_5\,
      O => \rdata[3]_i_4_n_5\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[3]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \int_ap_ready__0\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(3),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[3]_i_5_n_5\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(3),
      O => \rdata[3]_i_6_n_5\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(3),
      O => \rdata[3]_i_7_n_5\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(3),
      O => \rdata[3]_i_8_n_5\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(3),
      O => \rdata[3]_i_9_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[4]_i_2_n_5\,
      I1 => \rdata[4]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[4]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[4]_i_5_n_5\,
      O => \rdata[4]_i_1_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[4]_i_6_n_5\,
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[4]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(4),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[4]_i_3_n_5\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[4]_i_8_n_5\,
      O => \rdata[4]_i_4_n_5\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[4]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(4),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[4]_i_5_n_5\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(4),
      O => \rdata[4]_i_6_n_5\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(4),
      O => \rdata[4]_i_7_n_5\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(4),
      O => \rdata[4]_i_8_n_5\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(4),
      O => \rdata[4]_i_9_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[5]_i_2_n_5\,
      I1 => \rdata[5]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[5]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[5]_i_5_n_5\,
      O => \rdata[5]_i_1_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(5),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[5]_i_6_n_5\,
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[5]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(5),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[5]_i_3_n_5\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(5),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[5]_i_8_n_5\,
      O => \rdata[5]_i_4_n_5\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[5]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(5),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[5]_i_5_n_5\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(5),
      O => \rdata[5]_i_6_n_5\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(5),
      O => \rdata[5]_i_7_n_5\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(5),
      O => \rdata[5]_i_8_n_5\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(5),
      O => \rdata[5]_i_9_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[6]_i_2_n_5\,
      I1 => \rdata[6]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[6]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[6]_i_5_n_5\,
      O => \rdata[6]_i_1_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[6]_i_6_n_5\,
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[6]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(6),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[6]_i_3_n_5\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[6]_i_8_n_5\,
      O => \rdata[6]_i_4_n_5\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[6]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(6),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[6]_i_5_n_5\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(6),
      O => \rdata[6]_i_6_n_5\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(6),
      O => \rdata[6]_i_7_n_5\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(6),
      O => \rdata[6]_i_8_n_5\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(6),
      O => \rdata[6]_i_9_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[7]_i_2_n_5\,
      I1 => \rdata[7]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[7]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[7]_i_5_n_5\,
      O => \rdata[7]_i_1_n_5\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(7),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[7]_i_6_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[7]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(7),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[7]_i_3_n_5\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(7),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[7]_i_8_n_5\,
      O => \rdata[7]_i_4_n_5\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[7]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => p_18_in(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[7]_i_5_n_5\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(7),
      O => \rdata[7]_i_6_n_5\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(7),
      O => \rdata[7]_i_7_n_5\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(7),
      O => \rdata[7]_i_8_n_5\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(7),
      O => \rdata[7]_i_9_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_reg[8]_i_2_n_5\,
      I2 => \rdata_reg[8]_i_3_n_5\,
      O => \rdata[8]_i_1_n_5\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[8]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(8),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[8]_i_4_n_5\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(8),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(8),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(8),
      O => \rdata[8]_i_5_n_5\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[8]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(8),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[8]_i_6_n_5\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k23\(8),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k12\(8),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => ROffset(8),
      O => \rdata[8]_i_7_n_5\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(8),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(8),
      O => \rdata[8]_i_8_n_5\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(8),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(8),
      O => \rdata[8]_i_9_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_reg[9]_i_2_n_5\,
      I2 => \rdata_reg[9]_i_3_n_5\,
      O => \rdata[9]_i_1_n_5\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[9]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^interrupt\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(9),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[9]_i_4_n_5\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(9),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(9),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(9),
      O => \rdata[9]_i_5_n_5\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[9]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(9),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[9]_i_6_n_5\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k23\(9),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k12\(9),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => ROffset(9),
      O => \rdata[9]_i_7_n_5\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(9),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(9),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(9),
      O => \rdata[9]_i_8_n_5\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(9),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(9),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(9),
      O => \rdata[9]_i_9_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[10]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[10]_i_2_n_5\,
      I1 => \rdata_reg[10]_i_3_n_5\,
      O => \rdata_reg[10]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_4_n_5\,
      I1 => \rdata[10]_i_5_n_5\,
      O => \rdata_reg[10]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_6_n_5\,
      I1 => \rdata[10]_i_7_n_5\,
      O => \rdata_reg[10]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[11]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[11]_i_2_n_5\,
      I1 => \rdata_reg[11]_i_3_n_5\,
      O => \rdata_reg[11]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_4_n_5\,
      I1 => \rdata[11]_i_5_n_5\,
      O => \rdata_reg[11]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_6_n_5\,
      I1 => \rdata[11]_i_7_n_5\,
      O => \rdata_reg[11]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[12]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[12]_i_2_n_5\,
      I1 => \rdata_reg[12]_i_3_n_5\,
      O => \rdata_reg[12]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_4_n_5\,
      I1 => \rdata[12]_i_5_n_5\,
      O => \rdata_reg[12]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_6_n_5\,
      I1 => \rdata[12]_i_7_n_5\,
      O => \rdata_reg[12]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[13]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[13]_i_2_n_5\,
      I1 => \rdata_reg[13]_i_3_n_5\,
      O => \rdata_reg[13]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_4_n_5\,
      I1 => \rdata[13]_i_5_n_5\,
      O => \rdata_reg[13]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_6_n_5\,
      I1 => \rdata[13]_i_7_n_5\,
      O => \rdata_reg[13]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[14]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[14]_i_2_n_5\,
      I1 => \rdata_reg[14]_i_3_n_5\,
      O => \rdata_reg[14]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_4_n_5\,
      I1 => \rdata[14]_i_5_n_5\,
      O => \rdata_reg[14]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_6_n_5\,
      I1 => \rdata[14]_i_7_n_5\,
      O => \rdata_reg[14]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[15]_i_3_n_5\,
      Q => \^s_axi_ctrl_rdata\(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[15]_i_4_n_5\,
      I1 => \rdata_reg[15]_i_5_n_5\,
      O => \rdata_reg[15]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[15]_i_6_n_5\,
      I1 => \rdata[15]_i_7_n_5\,
      O => \rdata_reg[15]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[15]_i_8_n_5\,
      I1 => \rdata[15]_i_9_n_5\,
      O => \rdata_reg[15]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(7),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_4_n_5\,
      I1 => \rdata[8]_i_5_n_5\,
      O => \rdata_reg[8]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_6_n_5\,
      I1 => \rdata[8]_i_7_n_5\,
      O => \rdata_reg[8]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(9),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_4_n_5\,
      I1 => \rdata[9]_i_5_n_5\,
      O => \rdata_reg[9]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_6_n_5\,
      I1 => \rdata[9]_i_7_n_5\,
      O => \rdata_reg[9]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_ROffset_channel_full_n : in STD_LOGIC;
    \thr_add_reg_365_reg[21]\ : in STD_LOGIC;
    \thr_add_reg_365_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => HwReg_ROffset_channel_full_n,
      I1 => \thr_add_reg_365_reg[21]\,
      I2 => \thr_add_reg_365_reg[21]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_38 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \thr_add1_reg_370_reg[21]\ : in STD_LOGIC;
    \thr_add1_reg_370_reg[21]_0\ : in STD_LOGIC;
    \thr_add1_reg_370_reg[21]_1\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_38 : entity is "bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_38;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_38 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \thr_add1_reg_370_reg[21]\,
      I1 => \thr_add1_reg_370_reg[21]_0\,
      I2 => \thr_add1_reg_370_reg[21]_1\,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_40 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    \thr_add3_reg_375_reg[21]\ : in STD_LOGIC;
    \thr_add3_reg_375_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_40 : entity is "bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_40;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_40 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => HwReg_BOffset_channel_full_n,
      I1 => \thr_add3_reg_375_reg[21]\,
      I2 => \thr_add3_reg_375_reg[21]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_read_reg_22[0]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \d_read_reg_22[1]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \d_read_reg_22[2]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \d_read_reg_22[3]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \d_read_reg_22[4]_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \d_read_reg_22[5]_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \d_read_reg_22[6]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \d_read_reg_22[7]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \d_read_reg_22[8]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \d_read_reg_22[9]_i_1__1\ : label is "soft_lutpair207";
begin
  push <= \^push\;
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][10]_0\,
      I1 => \SRL_SIG_reg[0][10]_1\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(0)
    );
\d_read_reg_22[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(10)
    );
\d_read_reg_22[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(1)
    );
\d_read_reg_22[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(2)
    );
\d_read_reg_22[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(3)
    );
\d_read_reg_22[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(4)
    );
\d_read_reg_22[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(5)
    );
\d_read_reg_22[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(6)
    );
\d_read_reg_22[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(7)
    );
\d_read_reg_22[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(8)
    );
\d_read_reg_22[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_25 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_2\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_25 : entity is "bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg";
end bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_25;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_25 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_read_reg_22[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \d_read_reg_22[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \d_read_reg_22[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \d_read_reg_22[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \d_read_reg_22[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \d_read_reg_22[5]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \d_read_reg_22[6]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \d_read_reg_22[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \d_read_reg_22[8]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \d_read_reg_22[9]_i_1\ : label is "soft_lutpair202";
begin
  push <= \^push\;
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[0][10]_0\,
      I1 => \SRL_SIG_reg[0][10]_1\,
      I2 => \SRL_SIG_reg[0][10]_2\,
      I3 => \SRL_SIG_reg[0][10]_3\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\d_read_reg_22[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_26 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_26 : entity is "bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg";
end bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_26;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_26 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^srl_sig_reg[1][10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1\ : label is "soft_lutpair193";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  \SRL_SIG_reg[1][10]_0\(10 downto 0) <= \^srl_sig_reg[1][10]_0\(10 downto 0);
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(0),
      I1 => \^q\(0),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(0)
    );
\SRL_SIG[0][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(10),
      I1 => \^q\(10),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(10)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(1),
      I1 => \^q\(1),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(2),
      I1 => \^q\(2),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(3),
      I1 => \^q\(3),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(4),
      I1 => \^q\(4),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(5),
      I1 => \^q\(5),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(6),
      I1 => \^q\(6),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(7),
      I1 => \^q\(7),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(8),
      I1 => \^q\(8),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(9),
      I1 => \^q\(9),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^srl_sig_reg[1][10]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(10),
      Q => \^srl_sig_reg[1][10]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^srl_sig_reg[1][10]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^srl_sig_reg[1][10]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^srl_sig_reg[1][10]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^srl_sig_reg[1][10]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^srl_sig_reg[1][10]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^srl_sig_reg[1][10]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^srl_sig_reg[1][10]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(8),
      Q => \^srl_sig_reg[1][10]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(9),
      Q => \^srl_sig_reg[1][10]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_27 is
  port (
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_27 : entity is "bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg";
end bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_27;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_27 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_read_reg_22[0]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \d_read_reg_22[1]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \d_read_reg_22[2]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \d_read_reg_22[3]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \d_read_reg_22[4]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \d_read_reg_22[5]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \d_read_reg_22[6]_i_1__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \d_read_reg_22[7]_i_1__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \d_read_reg_22[8]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \d_read_reg_22[9]_i_1__2\ : label is "soft_lutpair191";
begin
  push <= \^push\;
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][10]_0\,
      I1 => \SRL_SIG_reg[0][10]_1\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(0)
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(10)
    );
\d_read_reg_22[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(1)
    );
\d_read_reg_22[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(2)
    );
\d_read_reg_22[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(3)
    );
\d_read_reg_22[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(4)
    );
\d_read_reg_22[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(5)
    );
\d_read_reg_22[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(6)
    );
\d_read_reg_22[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(7)
    );
\d_read_reg_22[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(8)
    );
\d_read_reg_22[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \d_read_reg_22_reg[0]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_28 is
  port (
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c6_channel : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_width_c4_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c5_full_n : in STD_LOGIC;
    HwReg_width_c3_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_28 : entity is "bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg";
end bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_28;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_28 is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_read_reg_22[0]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \d_read_reg_22[1]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \d_read_reg_22[2]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \d_read_reg_22[3]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \d_read_reg_22[4]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \d_read_reg_22[5]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \d_read_reg_22[6]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \d_read_reg_22[7]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \d_read_reg_22[8]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \d_read_reg_22[9]_i_1__0\ : label is "soft_lutpair185";
begin
  push <= \^push\;
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[0][10]_0\,
      I1 => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => ap_done_reg,
      O => \^push\
    );
\SRL_SIG[0][10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => HwReg_width_c4_channel_empty_n,
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_height_c5_full_n,
      I4 => HwReg_width_c3_full_n,
      I5 => Q(0),
      O => E(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(10),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(0),
      I1 => \SRL_SIG_reg[0]_2\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(10),
      I1 => \SRL_SIG_reg[0]_2\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(1),
      I1 => \SRL_SIG_reg[0]_2\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(2),
      I1 => \SRL_SIG_reg[0]_2\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(3),
      I1 => \SRL_SIG_reg[0]_2\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(4),
      I1 => \SRL_SIG_reg[0]_2\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(5),
      I1 => \SRL_SIG_reg[0]_2\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(6),
      I1 => \SRL_SIG_reg[0]_2\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(7),
      I1 => \SRL_SIG_reg[0]_2\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(8),
      I1 => \SRL_SIG_reg[0]_2\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(9),
      I1 => \SRL_SIG_reg[0]_2\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_29 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_29 : entity is "bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg";
end bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_29;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_29 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^srl_sig_reg[1][10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_2__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__0\ : label is "soft_lutpair1";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  \SRL_SIG_reg[1][10]_0\(10 downto 0) <= \^srl_sig_reg[1][10]_0\(10 downto 0);
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(0),
      I1 => \^q\(0),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(0)
    );
\SRL_SIG[0][10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(10),
      I1 => \^q\(10),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(10)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(1),
      I1 => \^q\(1),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(2),
      I1 => \^q\(2),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(3),
      I1 => \^q\(3),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(4),
      I1 => \^q\(4),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(5),
      I1 => \^q\(5),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(6),
      I1 => \^q\(6),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(7),
      I1 => \^q\(7),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(8),
      I1 => \^q\(8),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_0\(9),
      I1 => \^q\(9),
      I2 => \SRL_SIG_reg[0][10]_0\,
      O => \SRL_SIG_reg[1][10]_1\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^srl_sig_reg[1][10]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(10),
      Q => \^srl_sig_reg[1][10]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^srl_sig_reg[1][10]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^srl_sig_reg[1][10]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^srl_sig_reg[1][10]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^srl_sig_reg[1][10]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^srl_sig_reg[1][10]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^srl_sig_reg[1][10]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^srl_sig_reg[1][10]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(8),
      Q => \^srl_sig_reg[1][10]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(9),
      Q => \^srl_sig_reg[1][10]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln196_1_reg_794_reg : in STD_LOGIC;
    mul_ln196_1_reg_794_reg_0 : in STD_LOGIC;
    mul_ln196_1_reg_794_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => mul_ln196_1_reg_794_reg,
      I1 => mul_ln196_1_reg_794_reg_0,
      I2 => mul_ln196_1_reg_794_reg_1,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_30 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K32_channel_full_n : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_30 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_30;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_30 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => HwReg_K32_channel_full_n,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_31 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln196_2_reg_800_reg : in STD_LOGIC;
    mul_ln196_2_reg_800_reg_0 : in STD_LOGIC;
    mul_ln196_2_reg_800_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_31 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_31;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_31 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg,
      I1 => mul_ln196_2_reg_800_reg_0,
      I2 => mul_ln196_2_reg_800_reg_1,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_32 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K23_channel_full_n : in STD_LOGIC;
    mul_ln194_1_reg_782_reg : in STD_LOGIC;
    mul_ln194_1_reg_782_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_32 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_32;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_32 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => HwReg_K23_channel_full_n,
      I1 => mul_ln194_1_reg_782_reg,
      I2 => mul_ln194_1_reg_782_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_33 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_33 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_33;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_33 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => p_reg_reg,
      I1 => p_reg_reg_0,
      I2 => p_reg_reg_1,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_34 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K21_channel_full_n : in STD_LOGIC;
    mul_ln194_2_reg_788_reg : in STD_LOGIC;
    mul_ln194_2_reg_788_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_34 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_34;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_34 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => HwReg_K21_channel_full_n,
      I1 => mul_ln194_2_reg_788_reg,
      I2 => mul_ln194_2_reg_788_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_35 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln192_1_reg_770_reg : in STD_LOGIC;
    mul_ln192_1_reg_770_reg_0 : in STD_LOGIC;
    mul_ln192_1_reg_770_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_35 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_35;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_35 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => mul_ln192_1_reg_770_reg,
      I1 => mul_ln192_1_reg_770_reg_0,
      I2 => mul_ln192_1_reg_770_reg_1,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_36 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K12_channel_full_n : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_36 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_36;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_36 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => HwReg_K12_channel_full_n,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_37 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K11_channel_full_n : in STD_LOGIC;
    mul_ln192_2_reg_776_reg : in STD_LOGIC;
    mul_ln192_2_reg_776_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_37 : entity is "bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_37;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_37 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => HwReg_K11_channel_full_n,
      I1 => mul_ln192_2_reg_776_reg,
      I2 => mul_ln192_2_reg_776_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    addr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg_21 is
  port (
    \icmp_ln664_reg_380_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    addr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg_21 : entity is "bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg";
end bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg_21;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg_21 is
  signal \^out\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
  \out\(23 downto 0) <= \^out\(23 downto 0);
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr_reg(0),
      A1 => addr_reg(1),
      A2 => addr_reg(2),
      A3 => addr_reg(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(8),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(9),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(10),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(11),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(12),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(13),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(14),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(7),
      I1 => \^out\(15),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      O => \icmp_ln664_reg_380_reg[0]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d2_S_ShiftReg is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cond_reg_342_reg[0]\ : in STD_LOGIC;
    \cond_reg_342_reg[0]_0\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cond_reg_342[0]_i_2_n_5\ : STD_LOGIC;
  signal \cond_reg_342[0]_i_3_n_5\ : STD_LOGIC;
  signal \cond_reg_342[0]_i_4_n_5\ : STD_LOGIC;
  signal \cond_reg_342[0]_i_5_n_5\ : STD_LOGIC;
  signal \cond_reg_342[0]_i_6_n_5\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
begin
  push <= \^push\;
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]_0\,
      I1 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I2 => \SRL_SIG_reg[0][7]_1\,
      I3 => \SRL_SIG_reg[0][7]_2\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\cond_reg_342[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0088"
    )
        port map (
      I0 => \cond_reg_342[0]_i_2_n_5\,
      I1 => \cond_reg_342[0]_i_3_n_5\,
      I2 => Q(0),
      I3 => \cond_reg_342_reg[0]\,
      I4 => \cond_reg_342_reg[0]_0\,
      O => \ap_CS_fsm_reg[0]\
    );
\cond_reg_342[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808008800000000"
    )
        port map (
      I0 => \cond_reg_342[0]_i_4_n_5\,
      I1 => \cond_reg_342[0]_i_5_n_5\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => addr(0),
      I5 => Q(0),
      O => \cond_reg_342[0]_i_2_n_5\
    );
\cond_reg_342[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => \cond_reg_342[0]_i_6_n_5\,
      I1 => addr(0),
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \cond_reg_342[0]_i_3_n_5\
    );
\cond_reg_342[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[1]_1\(3),
      I2 => addr(0),
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => \cond_reg_342[0]_i_4_n_5\
    );
\cond_reg_342[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => addr(0),
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \SRL_SIG_reg[1]_1\(6),
      O => \cond_reg_342[0]_i_5_n_5\
    );
\cond_reg_342[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[1]_1\(1),
      I2 => addr(0),
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      O => \cond_reg_342[0]_i_6_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_read13_cast_cast_reg_661_reg[7]\ : in STD_LOGIC;
    \p_read13_cast_cast_reg_661_reg[7]_0\ : in STD_LOGIC;
    \p_read13_cast_cast_reg_661_reg[7]_1\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \p_read13_cast_cast_reg_661_reg[7]\,
      I1 => \p_read13_cast_cast_reg_661_reg[7]_0\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_1\,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg_39 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_read12_cast_cast_reg_668_reg[7]\ : in STD_LOGIC;
    \p_read12_cast_cast_reg_668_reg[7]_0\ : in STD_LOGIC;
    \p_read12_cast_cast_reg_668_reg[7]_1\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg_39 : entity is "bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg";
end bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg_39;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg_39 is
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
begin
  push <= \^push\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]\,
      I1 => \p_read12_cast_cast_reg_668_reg[7]_0\,
      I2 => \p_read12_cast_cast_reg_668_reg[7]_1\,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      O => \^push\
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg is
  port (
    \addr_reg[0]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    \mOutPtr[2]_i_2__1\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    \mOutPtr[2]_i_2__1_0\ : in STD_LOGIC;
    \mOutPtr[2]_i_2__1_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg is
  signal HwReg_OutVideoFormat_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_p1[23]_i_5_n_5\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_OutVideoFormat_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \mOutPtr[2]_i_2__1\,
      I1 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I2 => \mOutPtr[2]_i_2__1_0\,
      I3 => \mOutPtr[2]_i_2__1_1\,
      O => \^sel\
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_OutVideoFormat_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_OutVideoFormat_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_OutVideoFormat_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_OutVideoFormat_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_OutVideoFormat_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_OutVideoFormat_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_OutVideoFormat_channel_dout(7)
    );
\data_p1[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(2),
      I1 => HwReg_OutVideoFormat_channel_dout(3),
      I2 => HwReg_OutVideoFormat_channel_dout(0),
      I3 => HwReg_OutVideoFormat_channel_dout(1),
      I4 => \data_p1[23]_i_5_n_5\,
      O => \addr_reg[0]\
    );
\data_p1[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(5),
      I1 => HwReg_OutVideoFormat_channel_dout(4),
      I2 => HwReg_OutVideoFormat_channel_dout(7),
      I3 => HwReg_OutVideoFormat_channel_dout(6),
      O => \data_p1[23]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_flow_control_loop_pipe_sequential_init is
  port (
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_98_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg : in STD_LOGIC;
    x_fu_98_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln136_fu_281_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter5_reg : in STD_LOGIC
  );
end bd_19ea_csc_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[2]_i_2_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal icmp_ln136_fu_281_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln136_fu_281_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln136_fu_281_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln136_fu_281_p2_carry_i_8_n_5 : STD_LOGIC;
  signal \x_fu_98[0]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_98_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_98_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_98_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_98_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_98_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_98_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_98_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_98_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_98_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_98_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_98_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_x_fu_98_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair248";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_98_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_98_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_98_reg[8]_i_1\ : label is 11;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => \ap_CS_fsm_reg[1]_1\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0145"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => \ap_CS_fsm[2]_i_2_n_5\,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1(0),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(2),
      I1 => ap_done_cache,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter5_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_CS_fsm[2]_i_2_n_5\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter5_reg,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => CO(0),
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => stream_in_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => CO(0),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter5_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1(0),
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => CO(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln136_fu_281_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => x_fu_98_reg(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln136_fu_281_p2_carry_i_1_0(9),
      I4 => icmp_ln136_fu_281_p2_carry_i_5_n_5,
      O => S(3)
    );
icmp_ln136_fu_281_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => x_fu_98_reg(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln136_fu_281_p2_carry_i_1_0(6),
      I4 => icmp_ln136_fu_281_p2_carry_i_6_n_5,
      O => S(2)
    );
icmp_ln136_fu_281_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => x_fu_98_reg(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln136_fu_281_p2_carry_i_1_0(3),
      I4 => icmp_ln136_fu_281_p2_carry_i_7_n_5,
      O => S(1)
    );
icmp_ln136_fu_281_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA150000"
    )
        port map (
      I0 => x_fu_98_reg(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln136_fu_281_p2_carry_i_1_0(0),
      I4 => icmp_ln136_fu_281_p2_carry_i_8_n_5,
      O => S(0)
    );
icmp_ln136_fu_281_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_98_reg(10),
      I1 => icmp_ln136_fu_281_p2_carry_i_1_0(10),
      I2 => x_fu_98_reg(11),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_281_p2_carry_i_1_0(11),
      O => icmp_ln136_fu_281_p2_carry_i_5_n_5
    );
icmp_ln136_fu_281_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_98_reg(7),
      I1 => icmp_ln136_fu_281_p2_carry_i_1_0(7),
      I2 => x_fu_98_reg(8),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_281_p2_carry_i_1_0(8),
      O => icmp_ln136_fu_281_p2_carry_i_6_n_5
    );
icmp_ln136_fu_281_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_98_reg(4),
      I1 => icmp_ln136_fu_281_p2_carry_i_1_0(4),
      I2 => x_fu_98_reg(5),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_281_p2_carry_i_1_0(5),
      O => icmp_ln136_fu_281_p2_carry_i_7_n_5
    );
icmp_ln136_fu_281_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_98_reg(1),
      I1 => icmp_ln136_fu_281_p2_carry_i_1_0(1),
      I2 => x_fu_98_reg(2),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_281_p2_carry_i_1_0(2),
      O => icmp_ln136_fu_281_p2_carry_i_8_n_5
    );
\x_fu_98[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg
    );
\x_fu_98[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440400004404"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_empty_n,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => stream_csc_full_n,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0
    );
\x_fu_98[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stream_csc_full_n,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => stream_in_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\x_fu_98[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(3)
    );
\x_fu_98[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(2)
    );
\x_fu_98[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(1)
    );
\x_fu_98[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => x_fu_98_reg(0),
      O => \x_fu_98[0]_i_8_n_5\
    );
\x_fu_98[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(7)
    );
\x_fu_98[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(6)
    );
\x_fu_98[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(5)
    );
\x_fu_98[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(4),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(4)
    );
\x_fu_98[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(11)
    );
\x_fu_98[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(10)
    );
\x_fu_98[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(9)
    );
\x_fu_98[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_98_reg(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_2(8)
    );
\x_fu_98_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_98_reg[0]_i_3_n_5\,
      CO(2) => \x_fu_98_reg[0]_i_3_n_6\,
      CO(1) => \x_fu_98_reg[0]_i_3_n_7\,
      CO(0) => \x_fu_98_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 1) => ap_sig_allocacmp_x_2(3 downto 1),
      S(0) => \x_fu_98[0]_i_8_n_5\
    );
\x_fu_98_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_98_reg[0]_i_3_n_5\,
      CO(3) => \x_fu_98_reg[4]_i_1_n_5\,
      CO(2) => \x_fu_98_reg[4]_i_1_n_6\,
      CO(1) => \x_fu_98_reg[4]_i_1_n_7\,
      CO(0) => \x_fu_98_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_98_reg[7]\(3 downto 0),
      S(3 downto 0) => ap_sig_allocacmp_x_2(7 downto 4)
    );
\x_fu_98_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_98_reg[4]_i_1_n_5\,
      CO(3) => \NLW_x_fu_98_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_fu_98_reg[8]_i_1_n_6\,
      CO(1) => \x_fu_98_reg[8]_i_1_n_7\,
      CO(0) => \x_fu_98_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_98_reg[11]\(3 downto 0),
      S(3 downto 0) => ap_sig_allocacmp_x_2(11 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_24 is
  port (
    \sof_2_reg_163_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_100_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_100_reg[9]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \sof_2_reg_163_reg[0]_0\ : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg : in STD_LOGIC;
    sof_reg_106 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln664_reg_380_reg[0]\ : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \j_fu_100_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \axi_last_reg_384_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln664_reg_380_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_24 : entity is "bd_19ea_csc_0_flow_control_loop_pipe_sequential_init";
end bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_24 is
  signal \ap_CS_fsm[4]_i_2_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal \j_fu_100[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_100[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_100[6]_i_2_n_5\ : STD_LOGIC;
  signal \^j_fu_100_reg[9]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_10 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_11 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_12 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_5 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_6 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_7 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_8 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of icmp_ln664_fu_217_p2_carry_i_9 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \j_fu_100[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \j_fu_100[10]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \j_fu_100[10]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \j_fu_100[10]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \j_fu_100[10]_i_5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \j_fu_100[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \j_fu_100[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \j_fu_100[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \j_fu_100[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \j_fu_100[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \j_fu_100[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \j_fu_100[8]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \j_fu_100[9]_i_1\ : label is "soft_lutpair210";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  \icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\ <= \^icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\;
  \j_fu_100_reg[9]_0\(10 downto 0) <= \^j_fu_100_reg[9]_0\(10 downto 0);
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444444444"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[3]\,
      I3 => ap_done_cache,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555D55500000000"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_5\,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => \ap_CS_fsm_reg[4]\,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_done_cache,
      O => \ap_CS_fsm[4]_i_2_n_5\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]_0\,
      I1 => ap_enable_reg_pp0_iter2,
      O => \^icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
axi_last_fu_229_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999000030003999"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(9),
      I1 => \axi_last_reg_384_reg[0]\(9),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_100_reg[10]\(10),
      I5 => \axi_last_reg_384_reg[0]\(10),
      O => S(3)
    );
axi_last_fu_229_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \axi_last_reg_384_reg[0]\(8),
      I1 => ap_sig_allocacmp_j_1(8),
      I2 => \axi_last_reg_384_reg[0]\(7),
      I3 => ap_sig_allocacmp_j_1(7),
      I4 => ap_sig_allocacmp_j_1(6),
      I5 => \axi_last_reg_384_reg[0]\(6),
      O => S(2)
    );
axi_last_fu_229_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \axi_last_reg_384_reg[0]\(5),
      I1 => ap_sig_allocacmp_j_1(5),
      I2 => \axi_last_reg_384_reg[0]\(4),
      I3 => ap_sig_allocacmp_j_1(4),
      I4 => ap_sig_allocacmp_j_1(3),
      I5 => \axi_last_reg_384_reg[0]\(3),
      O => S(1)
    );
axi_last_fu_229_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => \axi_last_reg_384_reg[0]\(2),
      I1 => ap_sig_allocacmp_j_1(2),
      I2 => \axi_last_reg_384_reg[0]\(1),
      I3 => ap_sig_allocacmp_j_1(1),
      I4 => \^j_fu_100_reg[9]_0\(0),
      I5 => \axi_last_reg_384_reg[0]\(0),
      O => S(0)
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(0),
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln664_fu_217_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999000030003999"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(9),
      I1 => \icmp_ln664_reg_380_reg[0]_0\(9),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_100_reg[10]\(10),
      I5 => \icmp_ln664_reg_380_reg[0]_0\(10),
      O => \j_fu_100_reg[9]\(3)
    );
icmp_ln664_fu_217_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(3),
      O => ap_sig_allocacmp_j_1(3)
    );
icmp_ln664_fu_217_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(2),
      O => ap_sig_allocacmp_j_1(2)
    );
icmp_ln664_fu_217_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(1),
      O => ap_sig_allocacmp_j_1(1)
    );
icmp_ln664_fu_217_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln664_reg_380_reg[0]_0\(8),
      I1 => ap_sig_allocacmp_j_1(8),
      I2 => \icmp_ln664_reg_380_reg[0]_0\(7),
      I3 => ap_sig_allocacmp_j_1(7),
      I4 => ap_sig_allocacmp_j_1(6),
      I5 => \icmp_ln664_reg_380_reg[0]_0\(6),
      O => \j_fu_100_reg[9]\(2)
    );
icmp_ln664_fu_217_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln664_reg_380_reg[0]_0\(5),
      I1 => ap_sig_allocacmp_j_1(5),
      I2 => \icmp_ln664_reg_380_reg[0]_0\(4),
      I3 => ap_sig_allocacmp_j_1(4),
      I4 => ap_sig_allocacmp_j_1(3),
      I5 => \icmp_ln664_reg_380_reg[0]_0\(3),
      O => \j_fu_100_reg[9]\(1)
    );
icmp_ln664_fu_217_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => \icmp_ln664_reg_380_reg[0]_0\(2),
      I1 => ap_sig_allocacmp_j_1(2),
      I2 => \icmp_ln664_reg_380_reg[0]_0\(1),
      I3 => ap_sig_allocacmp_j_1(1),
      I4 => \^j_fu_100_reg[9]_0\(0),
      I5 => \icmp_ln664_reg_380_reg[0]_0\(0),
      O => \j_fu_100_reg[9]\(0)
    );
icmp_ln664_fu_217_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(8),
      O => ap_sig_allocacmp_j_1(8)
    );
icmp_ln664_fu_217_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(7),
      O => ap_sig_allocacmp_j_1(7)
    );
icmp_ln664_fu_217_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(6),
      O => ap_sig_allocacmp_j_1(6)
    );
icmp_ln664_fu_217_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(5),
      O => ap_sig_allocacmp_j_1(5)
    );
icmp_ln664_fu_217_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(4),
      O => ap_sig_allocacmp_j_1(4)
    );
\icmp_ln664_reg_380[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFA8AAA8AAA8AA"
    )
        port map (
      I0 => \^icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\,
      I1 => \icmp_ln664_reg_380_reg[0]\,
      I2 => stream_csc_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => \^ap_block_pp0_stage0_subdone\
    );
\j_fu_100[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_100_reg[10]\(0),
      O => \^j_fu_100_reg[9]_0\(0)
    );
\j_fu_100[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(0),
      I3 => \^ap_block_pp0_stage0_subdone\,
      O => SR(0)
    );
\j_fu_100[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(0),
      O => E(0)
    );
\j_fu_100[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080008000"
    )
        port map (
      I0 => \j_fu_100[10]_i_4_n_5\,
      I1 => \j_fu_100_reg[10]\(9),
      I2 => \j_fu_100_reg[10]\(8),
      I3 => \j_fu_100_reg[10]\(7),
      I4 => \j_fu_100_reg[10]\(10),
      I5 => \j_fu_100[10]_i_5_n_5\,
      O => \^j_fu_100_reg[9]_0\(10)
    );
\j_fu_100[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(5),
      I1 => \j_fu_100[6]_i_2_n_5\,
      I2 => \j_fu_100_reg[10]\(4),
      I3 => \j_fu_100_reg[10]\(6),
      O => \j_fu_100[10]_i_4_n_5\
    );
\j_fu_100[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100[10]_i_5_n_5\
    );
\j_fu_100[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(0),
      I1 => \j_fu_100_reg[10]\(1),
      I2 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(1)
    );
\j_fu_100[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(0),
      I1 => \j_fu_100_reg[10]\(1),
      I2 => \j_fu_100_reg[10]\(2),
      I3 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(2)
    );
\j_fu_100[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(2),
      I1 => \j_fu_100_reg[10]\(1),
      I2 => \j_fu_100_reg[10]\(0),
      I3 => \j_fu_100_reg[10]\(3),
      I4 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(3)
    );
\j_fu_100[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(3),
      I1 => \j_fu_100_reg[10]\(0),
      I2 => \j_fu_100_reg[10]\(1),
      I3 => \j_fu_100_reg[10]\(2),
      I4 => \j_fu_100_reg[10]\(4),
      I5 => \j_fu_100[10]_i_5_n_5\,
      O => \^j_fu_100_reg[9]_0\(4)
    );
\j_fu_100[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(4),
      I1 => \j_fu_100[6]_i_2_n_5\,
      I2 => \j_fu_100_reg[10]\(5),
      I3 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(5)
    );
\j_fu_100[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80807F80"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(5),
      I1 => \j_fu_100[6]_i_2_n_5\,
      I2 => \j_fu_100_reg[10]\(4),
      I3 => \j_fu_100_reg[10]\(6),
      I4 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(6)
    );
\j_fu_100[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(2),
      I1 => \j_fu_100_reg[10]\(1),
      I2 => \j_fu_100_reg[10]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I5 => \j_fu_100_reg[10]\(3),
      O => \j_fu_100[6]_i_2_n_5\
    );
\j_fu_100[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \j_fu_100[10]_i_4_n_5\,
      I1 => \j_fu_100_reg[10]\(7),
      I2 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(7)
    );
\j_fu_100[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \j_fu_100_reg[10]\(7),
      I1 => \j_fu_100[10]_i_4_n_5\,
      I2 => \j_fu_100_reg[10]\(8),
      I3 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(8)
    );
\j_fu_100[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80807F80"
    )
        port map (
      I0 => \j_fu_100[10]_i_4_n_5\,
      I1 => \j_fu_100_reg[10]\(7),
      I2 => \j_fu_100_reg[10]\(8),
      I3 => \j_fu_100_reg[10]\(9),
      I4 => ap_loop_init_int,
      O => \^j_fu_100_reg[9]_0\(9)
    );
\sof_2_reg_163[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888808888888"
    )
        port map (
      I0 => \sof_2_reg_163_reg[0]_0\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER,
      I2 => ap_loop_init_int,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I4 => \^ap_block_pp0_stage0_subdone\,
      I5 => sof_reg_106,
      O => \sof_2_reg_163_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_46 is
  port (
    \icmp_ln545_reg_353_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_stream_in_write : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_96_reg[9]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \icmp_ln545_reg_353_reg[0]_0\ : out STD_LOGIC;
    p_6_in_2 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_177_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \eol_reg_177_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_177_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \data_p1_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr[3]_i_2\ : in STD_LOGIC;
    \addr[3]_i_2_0\ : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_full_n : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC;
    \j_fu_96_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln545_fu_217_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    full_n_reg_2 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    full_n_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_46 : entity is "bd_19ea_csc_0_flow_control_loop_pipe_sequential_init";
end bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_46;

architecture STRUCTURE of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_46 is
  signal \ap_CS_fsm[7]_i_4_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg_0\ : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_i_7_n_5 : STD_LOGIC;
  signal \j_fu_96[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_96[6]_i_2_n_5\ : STD_LOGIC;
  signal \or_ln549_fu_229_p2__3\ : STD_LOGIC;
  signal \^p_6_in_2\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_fu_100[23]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \icmp_ln545_reg_353[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \j_fu_96[10]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \j_fu_96[10]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \j_fu_96[10]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \j_fu_96[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \j_fu_96[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \j_fu_96[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \j_fu_96[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \j_fu_96[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \j_fu_96[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \j_fu_96[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \j_fu_96[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair11";
begin
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\;
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg_0\;
  p_6_in_2 <= \^p_6_in_2\;
  p_9_in <= \^p_9_in\;
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \eol_reg_177_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I4 => stream_in_full_n,
      O => push
    );
ack_in_t_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
        port map (
      I0 => \data_p1_reg[0]\,
      I1 => \data_p1_reg[0]_0\,
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg_0\,
      O => s_axis_video_TREADY_int_regslice
    );
\addr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBFFFFF"
    )
        port map (
      I0 => \eol_reg_177_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I4 => stream_in_full_n,
      I5 => full_n_reg_2,
      O => \^p_6_in_2\
    );
\addr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => stream_in_full_n,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I2 => Q(1),
      I3 => \ap_CS_fsm[7]_i_4_n_5\,
      I4 => full_n_reg_2,
      I5 => stream_in_empty_n,
      O => full_n_reg
    );
\addr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222202222"
    )
        port map (
      I0 => \addr[3]_i_2\,
      I1 => \addr[3]_i_2_0\,
      I2 => ap_done_cache_reg_0(0),
      I3 => CO(0),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I5 => \or_ln549_fu_229_p2__3\,
      O => AXIvideo2MultiPixStream_U0_stream_in_write
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD1D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => CO(0),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000400040004FFFF"
    )
        port map (
      I0 => \or_ln549_fu_229_p2__3\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => CO(0),
      I3 => ap_done_cache_reg_0(0),
      I4 => stream_in_full_n,
      I5 => \ap_CS_fsm[7]_i_4_n_5\,
      O => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFCACC0A00CACC"
    )
        port map (
      I0 => \eol_reg_177_reg[0]_0\,
      I1 => \eol_reg_177_reg[0]_1\,
      I2 => \eol_reg_177_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_loop_init,
      I5 => sof_reg_150,
      O => \or_ln549_fu_229_p2__3\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \eol_reg_177_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[7]_i_4_n_5\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => CO(0),
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I3 => CO(0),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => CO(0),
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_100[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg_0\,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      O => E(0)
    );
\axi_data_fu_100[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => CO(0),
      I2 => \or_ln549_fu_229_p2__3\,
      O => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg_0\
    );
\eol_reg_177[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF754500003000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \eol_reg_177_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \eol_reg_177_reg[0]_0\,
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I5 => \eol_reg_177_reg[0]_1\,
      O => \icmp_ln545_reg_353_reg[0]\
    );
\full_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \^p_9_in\,
      I1 => full_n_reg_3,
      I2 => \^p_6_in_2\,
      I3 => stream_in_full_n,
      O => full_n_reg_1
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => \ap_CS_fsm_reg[5]\
    );
icmp_ln545_fu_217_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => \j_fu_96_reg[10]\(9),
      I3 => icmp_ln545_fu_217_p2_carry(9),
      I4 => \j_fu_96_reg[10]\(10),
      I5 => icmp_ln545_fu_217_p2_carry(10),
      O => S(3)
    );
icmp_ln545_fu_217_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln545_fu_217_p2_carry_i_5_n_5,
      I1 => \j_fu_96_reg[10]\(8),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => icmp_ln545_fu_217_p2_carry(8),
      O => S(2)
    );
icmp_ln545_fu_217_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln545_fu_217_p2_carry_i_6_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => \j_fu_96_reg[10]\(5),
      I4 => icmp_ln545_fu_217_p2_carry(5),
      O => S(1)
    );
icmp_ln545_fu_217_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln545_fu_217_p2_carry_i_7_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => \j_fu_96_reg[10]\(2),
      I4 => icmp_ln545_fu_217_p2_carry(2),
      O => S(0)
    );
icmp_ln545_fu_217_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000000C02AD5"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => icmp_ln545_fu_217_p2_carry(6),
      I4 => \j_fu_96_reg[10]\(7),
      I5 => icmp_ln545_fu_217_p2_carry(7),
      O => icmp_ln545_fu_217_p2_carry_i_5_n_5
    );
icmp_ln545_fu_217_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => \j_fu_96_reg[10]\(3),
      I3 => icmp_ln545_fu_217_p2_carry(3),
      I4 => \j_fu_96_reg[10]\(4),
      I5 => icmp_ln545_fu_217_p2_carry(4),
      O => icmp_ln545_fu_217_p2_carry_i_6_n_5
    );
icmp_ln545_fu_217_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => \j_fu_96_reg[10]\(0),
      I3 => icmp_ln545_fu_217_p2_carry(0),
      I4 => \j_fu_96_reg[10]\(1),
      I5 => icmp_ln545_fu_217_p2_carry(1),
      O => icmp_ln545_fu_217_p2_carry_i_7_n_5
    );
\icmp_ln545_reg_353[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => CO(0),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I2 => \eol_reg_177_reg[0]\,
      O => \icmp_ln545_reg_353_reg[0]_0\
    );
\j_fu_96[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_96_reg[10]\(0),
      O => \j_fu_96_reg[9]\(0)
    );
\j_fu_96[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      O => SR(0)
    );
\j_fu_96[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => CO(0),
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1(0)
    );
\j_fu_96[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(9),
      I1 => \j_fu_96_reg[10]\(7),
      I2 => \j_fu_96_reg[10]\(8),
      I3 => \j_fu_96[10]_i_4_n_5\,
      I4 => \j_fu_96_reg[10]\(10),
      I5 => ap_loop_init,
      O => \j_fu_96_reg[9]\(10)
    );
\j_fu_96[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020002000"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(5),
      I1 => \j_fu_96[6]_i_2_n_5\,
      I2 => \j_fu_96_reg[10]\(4),
      I3 => \j_fu_96_reg[10]\(6),
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => \j_fu_96[10]_i_4_n_5\
    );
\j_fu_96[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_loop_init
    );
\j_fu_96[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(1),
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(0),
      O => \j_fu_96_reg[9]\(1)
    );
\j_fu_96[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(0),
      I1 => \j_fu_96_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => \j_fu_96_reg[10]\(2),
      O => \j_fu_96_reg[9]\(2)
    );
\j_fu_96[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(1),
      I1 => \j_fu_96_reg[10]\(0),
      I2 => \j_fu_96_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_96_reg[10]\(3),
      O => \j_fu_96_reg[9]\(3)
    );
\j_fu_96[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(3),
      I1 => \j_fu_96_reg[10]\(2),
      I2 => \j_fu_96_reg[10]\(0),
      I3 => \j_fu_96_reg[10]\(1),
      I4 => \j_fu_96_reg[10]\(4),
      I5 => ap_loop_init,
      O => \j_fu_96_reg[9]\(4)
    );
\j_fu_96[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(4),
      I1 => \j_fu_96[6]_i_2_n_5\,
      I2 => ap_loop_init_int,
      I3 => \j_fu_96_reg[10]\(5),
      O => \j_fu_96_reg[9]\(5)
    );
\j_fu_96[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF20"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(5),
      I1 => \j_fu_96[6]_i_2_n_5\,
      I2 => \j_fu_96_reg[10]\(4),
      I3 => \j_fu_96_reg[10]\(6),
      I4 => ap_loop_init_int,
      O => \j_fu_96_reg[9]\(6)
    );
\j_fu_96[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(1),
      I1 => \j_fu_96_reg[10]\(0),
      I2 => \j_fu_96_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I5 => \j_fu_96_reg[10]\(3),
      O => \j_fu_96[6]_i_2_n_5\
    );
\j_fu_96[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(7),
      I1 => ap_loop_init_int,
      I2 => \j_fu_96[10]_i_4_n_5\,
      O => \j_fu_96_reg[9]\(7)
    );
\j_fu_96[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_96[10]_i_4_n_5\,
      I1 => \j_fu_96_reg[10]\(7),
      I2 => ap_loop_init_int,
      I3 => \j_fu_96_reg[10]\(8),
      O => \j_fu_96_reg[9]\(8)
    );
\j_fu_96[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_96[10]_i_4_n_5\,
      I1 => \j_fu_96_reg[10]\(8),
      I2 => \j_fu_96_reg[10]\(7),
      I3 => ap_loop_init_int,
      I4 => \j_fu_96_reg[10]\(9),
      O => \j_fu_96_reg[9]\(9)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => stream_in_full_n,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_177_reg[0]\,
      O => full_n_reg_0
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => full_n_reg_2,
      I1 => \eol_reg_177_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I5 => stream_in_full_n,
      O => \^p_9_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_47 is
  port (
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg : out STD_LOGIC;
    \sof_reg_83_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reg_83 : in STD_LOGIC;
    axi_data_13_fu_961 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_last_fu_54 : in STD_LOGIC;
    \sof_reg_83_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_47 : entity is "bd_19ea_csc_0_flow_control_loop_pipe_sequential_init";
end bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_47;

architecture STRUCTURE of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_47 is
  signal ack_in_t_i_5_n_5 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_5 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair9";
begin
ack_in_t_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(4),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I4 => ack_in_t_i_5_n_5,
      I5 => ap_loop_init_int_reg_0(0),
      O => \ap_CS_fsm_reg[6]\
    );
ack_in_t_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_83,
      O => ack_in_t_i_5_n_5
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DF0000"
    )
        port map (
      I0 => sof_reg_83,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75002000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_83,
      I3 => Q(1),
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => sof_reg_83,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D75FDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_83,
      I4 => ap_loop_init_int_reg_0(0),
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_13_fu_96[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_83,
      I4 => Q(1),
      I5 => axi_data_13_fu_961,
      O => E(0)
    );
\axi_last_fu_54[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFA2000000"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I4 => ap_loop_init_int_reg_0(0),
      I5 => axi_last_fu_54,
      O => \data_p1_reg[0]\
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFF00FF20FF00"
    )
        port map (
      I0 => sof_reg_83,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_done_cache,
      O => \sof_reg_83_reg[0]\(0)
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_83,
      I3 => Q(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg
    );
\sof_reg_83[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AECCCCCC"
    )
        port map (
      I0 => \sof_reg_83_reg[0]_0\,
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I4 => ap_loop_init_int_reg_0(0),
      O => \data_p1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_48 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    axi_data_13_fu_961 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \data_p1_reg[0]\ : out STD_LOGIC;
    \sof_reg_150_reg[0]\ : out STD_LOGIC;
    \axi_last_reg_84_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : in STD_LOGIC;
    axi_last_reg_84 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_48 : entity is "bd_19ea_csc_0_flow_control_loop_pipe_sequential_init";
end bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_48;

architecture STRUCTURE of bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_48 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal ap_phi_mux_axi_last_phi_fu_87_p40_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_last_2_reg_164[0]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sof_reg_150[0]_i_2\ : label is "soft_lutpair8";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
ack_in_t_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000808080"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => axi_last_reg_84,
      O => \ap_CS_fsm_reg[9]\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC808"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(2),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_phi_mux_axi_last_phi_fu_87_p40_in,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(2),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_phi_mux_axi_last_phi_fu_87_p40_in,
      I4 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => axi_last_reg_84,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      O => ap_phi_mux_axi_last_phi_fu_87_p40_in
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => axi_last_reg_84,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF55DF5FDF5FDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => axi_last_reg_84,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I5 => ap_loop_init_int_reg_1(0),
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_13_fu_96[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0800000A0808080"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => axi_last_reg_84,
      O => axi_data_13_fu_961
    );
\axi_last_2_reg_164[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(2),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_phi_mux_axi_last_phi_fu_87_p40_in,
      O => ap_NS_fsm1
    );
\axi_last_reg_84[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08008800"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => axi_last_reg_84,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF10D0"
    )
        port map (
      I0 => axi_last_reg_84,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I4 => Q(1),
      O => \axi_last_reg_84_reg[0]\
    );
\sof_reg_150[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE00EE0EEE0EEE"
    )
        port map (
      I0 => sof_reg_150,
      I1 => Q(0),
      I2 => ap_done_reg1,
      I3 => Q(2),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I5 => ap_done_cache,
      O => \sof_reg_150_reg[0]\
    );
\sof_reg_150[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => axi_last_reg_84,
      O => ap_done_reg1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln196_1_reg_794_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mul_ln196_1_reg_794_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Bres_reg_848_reg[13]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC
  );
end bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^mul_ln196_1_reg_794_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mul_ln196_1_reg_794_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln196_1_reg_794_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln196_1_reg_794_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln196_1_reg_794_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_1\ : label is "lutpair52";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_2\ : label is "lutpair51";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_3\ : label is "lutpair50";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_4\ : label is "lutpair49";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_5\ : label is "lutpair53";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_6\ : label is "lutpair52";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_7\ : label is "lutpair51";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__0_i_8\ : label is "lutpair50";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_1\ : label is "lutpair56";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_2\ : label is "lutpair55";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_3\ : label is "lutpair54";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_4\ : label is "lutpair53";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_5\ : label is "lutpair57";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_6\ : label is "lutpair56";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_7\ : label is "lutpair55";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__1_i_8\ : label is "lutpair54";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_1\ : label is "lutpair60";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_2\ : label is "lutpair59";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_3\ : label is "lutpair58";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_4\ : label is "lutpair57";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_5\ : label is "lutpair61";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_6\ : label is "lutpair60";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_7\ : label is "lutpair59";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__2_i_8\ : label is "lutpair58";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_1\ : label is "lutpair64";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_2\ : label is "lutpair63";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_3\ : label is "lutpair62";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_4\ : label is "lutpair61";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_5\ : label is "lutpair65";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_6\ : label is "lutpair64";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_7\ : label is "lutpair63";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__3_i_8\ : label is "lutpair62";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__4_i_1\ : label is "lutpair68";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__4_i_2\ : label is "lutpair67";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__4_i_3\ : label is "lutpair66";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__4_i_4\ : label is "lutpair65";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__4_i_6\ : label is "lutpair68";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__4_i_7\ : label is "lutpair67";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry__4_i_8\ : label is "lutpair66";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry_i_1\ : label is "lutpair48";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry_i_2\ : label is "lutpair47";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry_i_3\ : label is "lutpair46";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry_i_4\ : label is "lutpair49";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry_i_5\ : label is "lutpair48";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry_i_6\ : label is "lutpair47";
  attribute HLUTNM of \add_ln196_2_fu_484_p2__0_carry_i_7\ : label is "lutpair46";
begin
  D(19 downto 0) <= \^d\(19 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  mul_ln196_1_reg_794_reg_0(2 downto 0) <= \^mul_ln196_1_reg_794_reg_0\(2 downto 0);
  mul_ln196_1_reg_794_reg_2(3 downto 0) <= \^mul_ln196_1_reg_794_reg_2\(3 downto 0);
  mul_ln196_1_reg_794_reg_4(3 downto 0) <= \^mul_ln196_1_reg_794_reg_4\(3 downto 0);
  mul_ln196_1_reg_794_reg_6(3 downto 0) <= \^mul_ln196_1_reg_794_reg_6\(3 downto 0);
  mul_ln196_1_reg_794_reg_8(3 downto 0) <= \^mul_ln196_1_reg_794_reg_8\(3 downto 0);
\add_ln196_2_fu_484_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(6),
      I1 => \^d\(6),
      I2 => P(6),
      O => \^mul_ln196_1_reg_794_reg_2\(3)
    );
\add_ln196_2_fu_484_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(5),
      I1 => \^d\(5),
      I2 => P(5),
      O => \^mul_ln196_1_reg_794_reg_2\(2)
    );
\add_ln196_2_fu_484_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(4),
      I1 => \^d\(4),
      I2 => P(4),
      O => \^mul_ln196_1_reg_794_reg_2\(1)
    );
\add_ln196_2_fu_484_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(3),
      I1 => \^d\(3),
      I2 => P(3),
      O => \^mul_ln196_1_reg_794_reg_2\(0)
    );
\add_ln196_2_fu_484_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(7),
      I1 => \^d\(7),
      I2 => P(7),
      I3 => \^mul_ln196_1_reg_794_reg_2\(3),
      O => mul_ln196_1_reg_794_reg_3(3)
    );
\add_ln196_2_fu_484_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(6),
      I1 => \^d\(6),
      I2 => P(6),
      I3 => \^mul_ln196_1_reg_794_reg_2\(2),
      O => mul_ln196_1_reg_794_reg_3(2)
    );
\add_ln196_2_fu_484_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(5),
      I1 => \^d\(5),
      I2 => P(5),
      I3 => \^mul_ln196_1_reg_794_reg_2\(1),
      O => mul_ln196_1_reg_794_reg_3(1)
    );
\add_ln196_2_fu_484_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(4),
      I1 => \^d\(4),
      I2 => P(4),
      I3 => \^mul_ln196_1_reg_794_reg_2\(0),
      O => mul_ln196_1_reg_794_reg_3(0)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(10),
      I1 => \^d\(10),
      I2 => P(10),
      O => \^mul_ln196_1_reg_794_reg_4\(3)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(9),
      I1 => \^d\(9),
      I2 => P(9),
      O => \^mul_ln196_1_reg_794_reg_4\(2)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(8),
      I1 => \^d\(8),
      I2 => P(8),
      O => \^mul_ln196_1_reg_794_reg_4\(1)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(7),
      I1 => \^d\(7),
      I2 => P(7),
      O => \^mul_ln196_1_reg_794_reg_4\(0)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(11),
      I1 => \^d\(11),
      I2 => P(11),
      I3 => \^mul_ln196_1_reg_794_reg_4\(3),
      O => mul_ln196_1_reg_794_reg_5(3)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(10),
      I1 => \^d\(10),
      I2 => P(10),
      I3 => \^mul_ln196_1_reg_794_reg_4\(2),
      O => mul_ln196_1_reg_794_reg_5(2)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(9),
      I1 => \^d\(9),
      I2 => P(9),
      I3 => \^mul_ln196_1_reg_794_reg_4\(1),
      O => mul_ln196_1_reg_794_reg_5(1)
    );
\add_ln196_2_fu_484_p2__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(8),
      I1 => \^d\(8),
      I2 => P(8),
      I3 => \^mul_ln196_1_reg_794_reg_4\(0),
      O => mul_ln196_1_reg_794_reg_5(0)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(14),
      I1 => \^d\(14),
      I2 => P(14),
      O => \^mul_ln196_1_reg_794_reg_6\(3)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(13),
      I1 => \^d\(13),
      I2 => P(13),
      O => \^mul_ln196_1_reg_794_reg_6\(2)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(12),
      I1 => \^d\(12),
      I2 => P(12),
      O => \^mul_ln196_1_reg_794_reg_6\(1)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(11),
      I1 => \^d\(11),
      I2 => P(11),
      O => \^mul_ln196_1_reg_794_reg_6\(0)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(15),
      I1 => \^d\(15),
      I2 => P(15),
      I3 => \^mul_ln196_1_reg_794_reg_6\(3),
      O => mul_ln196_1_reg_794_reg_7(3)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(14),
      I1 => \^d\(14),
      I2 => P(14),
      I3 => \^mul_ln196_1_reg_794_reg_6\(2),
      O => mul_ln196_1_reg_794_reg_7(2)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(13),
      I1 => \^d\(13),
      I2 => P(13),
      I3 => \^mul_ln196_1_reg_794_reg_6\(1),
      O => mul_ln196_1_reg_794_reg_7(1)
    );
\add_ln196_2_fu_484_p2__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(12),
      I1 => \^d\(12),
      I2 => P(12),
      I3 => \^mul_ln196_1_reg_794_reg_6\(0),
      O => mul_ln196_1_reg_794_reg_7(0)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(18),
      I1 => \^d\(18),
      I2 => P(18),
      O => \^mul_ln196_1_reg_794_reg_8\(3)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(17),
      I1 => \^d\(17),
      I2 => P(17),
      O => \^mul_ln196_1_reg_794_reg_8\(2)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(16),
      I1 => \^d\(16),
      I2 => P(16),
      O => \^mul_ln196_1_reg_794_reg_8\(1)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(15),
      I1 => \^d\(15),
      I2 => P(15),
      O => \^mul_ln196_1_reg_794_reg_8\(0)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(19),
      I1 => \^d\(19),
      I2 => P(19),
      I3 => \^mul_ln196_1_reg_794_reg_8\(3),
      O => mul_ln196_1_reg_794_reg_9(3)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(18),
      I1 => \^d\(18),
      I2 => P(18),
      I3 => \^mul_ln196_1_reg_794_reg_8\(2),
      O => mul_ln196_1_reg_794_reg_9(2)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(17),
      I1 => \^d\(17),
      I2 => P(17),
      I3 => \^mul_ln196_1_reg_794_reg_8\(1),
      O => mul_ln196_1_reg_794_reg_9(1)
    );
\add_ln196_2_fu_484_p2__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(16),
      I1 => \^d\(16),
      I2 => P(16),
      I3 => \^mul_ln196_1_reg_794_reg_8\(0),
      O => mul_ln196_1_reg_794_reg_9(0)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(22),
      I1 => p_reg_reg_n_88,
      I2 => P(22),
      O => \^di\(3)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(21),
      I1 => p_reg_reg_n_89,
      I2 => P(21),
      O => \^di\(2)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(20),
      I1 => p_reg_reg_n_90,
      I2 => P(20),
      O => \^di\(1)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(19),
      I1 => \^d\(19),
      I2 => P(19),
      O => \^di\(0)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(3),
      I1 => p_reg_reg_n_87,
      I2 => \Bres_reg_848_reg[13]\(23),
      I3 => P(23),
      O => p_reg_reg_0(3)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(22),
      I1 => p_reg_reg_n_88,
      I2 => P(22),
      I3 => \^di\(2),
      O => p_reg_reg_0(2)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(21),
      I1 => p_reg_reg_n_89,
      I2 => P(21),
      I3 => \^di\(1),
      O => p_reg_reg_0(1)
    );
\add_ln196_2_fu_484_p2__0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(20),
      I1 => p_reg_reg_n_90,
      I2 => P(20),
      I3 => \^di\(0),
      O => p_reg_reg_0(0)
    );
\add_ln196_2_fu_484_p2__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(23),
      I1 => p_reg_reg_n_87,
      I2 => P(23),
      O => mul_ln196_1_reg_794_reg(0)
    );
\add_ln196_2_fu_484_p2__0_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DB2"
    )
        port map (
      I0 => P(23),
      I1 => p_reg_reg_n_87,
      I2 => \Bres_reg_848_reg[13]\(23),
      I3 => p_reg_reg_n_86,
      O => S(0)
    );
\add_ln196_2_fu_484_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(2),
      I1 => \^d\(2),
      I2 => P(2),
      O => \^mul_ln196_1_reg_794_reg_0\(2)
    );
\add_ln196_2_fu_484_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(1),
      I1 => \^d\(1),
      I2 => P(1),
      O => \^mul_ln196_1_reg_794_reg_0\(1)
    );
\add_ln196_2_fu_484_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(0),
      I1 => \^d\(0),
      I2 => P(0),
      O => \^mul_ln196_1_reg_794_reg_0\(0)
    );
\add_ln196_2_fu_484_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(3),
      I1 => \^d\(3),
      I2 => P(3),
      I3 => \^mul_ln196_1_reg_794_reg_0\(2),
      O => mul_ln196_1_reg_794_reg_1(3)
    );
\add_ln196_2_fu_484_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(2),
      I1 => \^d\(2),
      I2 => P(2),
      I3 => \^mul_ln196_1_reg_794_reg_0\(1),
      O => mul_ln196_1_reg_794_reg_1(2)
    );
\add_ln196_2_fu_484_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(1),
      I1 => \^d\(1),
      I2 => P(1),
      I3 => \^mul_ln196_1_reg_794_reg_0\(0),
      O => mul_ln196_1_reg_794_reg_1(1)
    );
\add_ln196_2_fu_484_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Bres_reg_848_reg[13]\(0),
      I1 => \^d\(0),
      I2 => P(0),
      O => mul_ln196_1_reg_794_reg_1(0)
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_empty_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => stream_csc_full_n,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => K32_read(15),
      B(16) => K32_read(15),
      B(15 downto 0) => K32_read(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(9),
      C(46) => p_reg_reg_1(9),
      C(45) => p_reg_reg_1(9),
      C(44) => p_reg_reg_1(9),
      C(43) => p_reg_reg_1(9),
      C(42) => p_reg_reg_1(9),
      C(41) => p_reg_reg_1(9),
      C(40) => p_reg_reg_1(9),
      C(39) => p_reg_reg_1(9),
      C(38) => p_reg_reg_1(9),
      C(37) => p_reg_reg_1(9),
      C(36) => p_reg_reg_1(9),
      C(35) => p_reg_reg_1(9),
      C(34) => p_reg_reg_1(9),
      C(33) => p_reg_reg_1(9),
      C(32) => p_reg_reg_1(9),
      C(31) => p_reg_reg_1(9),
      C(30) => p_reg_reg_1(9),
      C(29) => p_reg_reg_1(9),
      C(28) => p_reg_reg_1(9),
      C(27) => p_reg_reg_1(9),
      C(26) => p_reg_reg_1(9),
      C(25) => p_reg_reg_1(9),
      C(24) => p_reg_reg_1(9),
      C(23) => p_reg_reg_1(9),
      C(22) => p_reg_reg_1(9),
      C(21 downto 12) => p_reg_reg_1(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_enable_reg_pp0_iter1_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_enable_reg_pp0_iter1_reg\,
      CEB2 => \^ap_enable_reg_pp0_iter1_reg\,
      CEC => \^ap_enable_reg_pp0_iter1_reg\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_enable_reg_pp0_iter1_reg\,
      CEP => \^ap_enable_reg_pp0_iter1_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^d\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln194_1_reg_782_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mul_ln194_1_reg_782_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Gres_reg_832_reg[13]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_19 : entity is "bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0";
end bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_19;

architecture STRUCTURE of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_19 is
  signal \^d\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln194_1_reg_782_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mul_ln194_1_reg_782_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln194_1_reg_782_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln194_1_reg_782_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln194_1_reg_782_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_1\ : label is "lutpair29";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_2\ : label is "lutpair28";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_3\ : label is "lutpair27";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_4\ : label is "lutpair26";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_5\ : label is "lutpair30";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_6\ : label is "lutpair29";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_7\ : label is "lutpair28";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__0_i_8\ : label is "lutpair27";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_1\ : label is "lutpair33";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_2\ : label is "lutpair32";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_3\ : label is "lutpair31";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_4\ : label is "lutpair30";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_5\ : label is "lutpair34";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_6\ : label is "lutpair33";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_7\ : label is "lutpair32";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__1_i_8\ : label is "lutpair31";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_1\ : label is "lutpair37";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_2\ : label is "lutpair36";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_3\ : label is "lutpair35";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_4\ : label is "lutpair34";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_5\ : label is "lutpair38";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_6\ : label is "lutpair37";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_7\ : label is "lutpair36";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__2_i_8\ : label is "lutpair35";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_1\ : label is "lutpair41";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_2\ : label is "lutpair40";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_3\ : label is "lutpair39";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_4\ : label is "lutpair38";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_5\ : label is "lutpair42";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_6\ : label is "lutpair41";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_7\ : label is "lutpair40";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__3_i_8\ : label is "lutpair39";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__4_i_1\ : label is "lutpair45";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__4_i_2\ : label is "lutpair44";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__4_i_3\ : label is "lutpair43";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__4_i_4\ : label is "lutpair42";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__4_i_6\ : label is "lutpair45";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__4_i_7\ : label is "lutpair44";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry__4_i_8\ : label is "lutpair43";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry_i_1\ : label is "lutpair25";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry_i_2\ : label is "lutpair24";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry_i_3\ : label is "lutpair23";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry_i_4\ : label is "lutpair26";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry_i_5\ : label is "lutpair25";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry_i_6\ : label is "lutpair24";
  attribute HLUTNM of \add_ln194_2_fu_438_p2__0_carry_i_7\ : label is "lutpair23";
begin
  D(19 downto 0) <= \^d\(19 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  mul_ln194_1_reg_782_reg_0(2 downto 0) <= \^mul_ln194_1_reg_782_reg_0\(2 downto 0);
  mul_ln194_1_reg_782_reg_2(3 downto 0) <= \^mul_ln194_1_reg_782_reg_2\(3 downto 0);
  mul_ln194_1_reg_782_reg_4(3 downto 0) <= \^mul_ln194_1_reg_782_reg_4\(3 downto 0);
  mul_ln194_1_reg_782_reg_6(3 downto 0) <= \^mul_ln194_1_reg_782_reg_6\(3 downto 0);
  mul_ln194_1_reg_782_reg_8(3 downto 0) <= \^mul_ln194_1_reg_782_reg_8\(3 downto 0);
\add_ln194_2_fu_438_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(6),
      I1 => \^d\(6),
      I2 => P(6),
      O => \^mul_ln194_1_reg_782_reg_2\(3)
    );
\add_ln194_2_fu_438_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(5),
      I1 => \^d\(5),
      I2 => P(5),
      O => \^mul_ln194_1_reg_782_reg_2\(2)
    );
\add_ln194_2_fu_438_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(4),
      I1 => \^d\(4),
      I2 => P(4),
      O => \^mul_ln194_1_reg_782_reg_2\(1)
    );
\add_ln194_2_fu_438_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(3),
      I1 => \^d\(3),
      I2 => P(3),
      O => \^mul_ln194_1_reg_782_reg_2\(0)
    );
\add_ln194_2_fu_438_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(7),
      I1 => \^d\(7),
      I2 => P(7),
      I3 => \^mul_ln194_1_reg_782_reg_2\(3),
      O => mul_ln194_1_reg_782_reg_3(3)
    );
\add_ln194_2_fu_438_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(6),
      I1 => \^d\(6),
      I2 => P(6),
      I3 => \^mul_ln194_1_reg_782_reg_2\(2),
      O => mul_ln194_1_reg_782_reg_3(2)
    );
\add_ln194_2_fu_438_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(5),
      I1 => \^d\(5),
      I2 => P(5),
      I3 => \^mul_ln194_1_reg_782_reg_2\(1),
      O => mul_ln194_1_reg_782_reg_3(1)
    );
\add_ln194_2_fu_438_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(4),
      I1 => \^d\(4),
      I2 => P(4),
      I3 => \^mul_ln194_1_reg_782_reg_2\(0),
      O => mul_ln194_1_reg_782_reg_3(0)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(10),
      I1 => \^d\(10),
      I2 => P(10),
      O => \^mul_ln194_1_reg_782_reg_4\(3)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(9),
      I1 => \^d\(9),
      I2 => P(9),
      O => \^mul_ln194_1_reg_782_reg_4\(2)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(8),
      I1 => \^d\(8),
      I2 => P(8),
      O => \^mul_ln194_1_reg_782_reg_4\(1)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(7),
      I1 => \^d\(7),
      I2 => P(7),
      O => \^mul_ln194_1_reg_782_reg_4\(0)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(11),
      I1 => \^d\(11),
      I2 => P(11),
      I3 => \^mul_ln194_1_reg_782_reg_4\(3),
      O => mul_ln194_1_reg_782_reg_5(3)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(10),
      I1 => \^d\(10),
      I2 => P(10),
      I3 => \^mul_ln194_1_reg_782_reg_4\(2),
      O => mul_ln194_1_reg_782_reg_5(2)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(9),
      I1 => \^d\(9),
      I2 => P(9),
      I3 => \^mul_ln194_1_reg_782_reg_4\(1),
      O => mul_ln194_1_reg_782_reg_5(1)
    );
\add_ln194_2_fu_438_p2__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(8),
      I1 => \^d\(8),
      I2 => P(8),
      I3 => \^mul_ln194_1_reg_782_reg_4\(0),
      O => mul_ln194_1_reg_782_reg_5(0)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(14),
      I1 => \^d\(14),
      I2 => P(14),
      O => \^mul_ln194_1_reg_782_reg_6\(3)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(13),
      I1 => \^d\(13),
      I2 => P(13),
      O => \^mul_ln194_1_reg_782_reg_6\(2)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(12),
      I1 => \^d\(12),
      I2 => P(12),
      O => \^mul_ln194_1_reg_782_reg_6\(1)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(11),
      I1 => \^d\(11),
      I2 => P(11),
      O => \^mul_ln194_1_reg_782_reg_6\(0)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(15),
      I1 => \^d\(15),
      I2 => P(15),
      I3 => \^mul_ln194_1_reg_782_reg_6\(3),
      O => mul_ln194_1_reg_782_reg_7(3)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(14),
      I1 => \^d\(14),
      I2 => P(14),
      I3 => \^mul_ln194_1_reg_782_reg_6\(2),
      O => mul_ln194_1_reg_782_reg_7(2)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(13),
      I1 => \^d\(13),
      I2 => P(13),
      I3 => \^mul_ln194_1_reg_782_reg_6\(1),
      O => mul_ln194_1_reg_782_reg_7(1)
    );
\add_ln194_2_fu_438_p2__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(12),
      I1 => \^d\(12),
      I2 => P(12),
      I3 => \^mul_ln194_1_reg_782_reg_6\(0),
      O => mul_ln194_1_reg_782_reg_7(0)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(18),
      I1 => \^d\(18),
      I2 => P(18),
      O => \^mul_ln194_1_reg_782_reg_8\(3)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(17),
      I1 => \^d\(17),
      I2 => P(17),
      O => \^mul_ln194_1_reg_782_reg_8\(2)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(16),
      I1 => \^d\(16),
      I2 => P(16),
      O => \^mul_ln194_1_reg_782_reg_8\(1)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(15),
      I1 => \^d\(15),
      I2 => P(15),
      O => \^mul_ln194_1_reg_782_reg_8\(0)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(19),
      I1 => \^d\(19),
      I2 => P(19),
      I3 => \^mul_ln194_1_reg_782_reg_8\(3),
      O => mul_ln194_1_reg_782_reg_9(3)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(18),
      I1 => \^d\(18),
      I2 => P(18),
      I3 => \^mul_ln194_1_reg_782_reg_8\(2),
      O => mul_ln194_1_reg_782_reg_9(2)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(17),
      I1 => \^d\(17),
      I2 => P(17),
      I3 => \^mul_ln194_1_reg_782_reg_8\(1),
      O => mul_ln194_1_reg_782_reg_9(1)
    );
\add_ln194_2_fu_438_p2__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(16),
      I1 => \^d\(16),
      I2 => P(16),
      I3 => \^mul_ln194_1_reg_782_reg_8\(0),
      O => mul_ln194_1_reg_782_reg_9(0)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(22),
      I1 => p_reg_reg_n_88,
      I2 => P(22),
      O => \^di\(3)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(21),
      I1 => p_reg_reg_n_89,
      I2 => P(21),
      O => \^di\(2)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(20),
      I1 => p_reg_reg_n_90,
      I2 => P(20),
      O => \^di\(1)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(19),
      I1 => \^d\(19),
      I2 => P(19),
      O => \^di\(0)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(3),
      I1 => p_reg_reg_n_87,
      I2 => \Gres_reg_832_reg[13]\(23),
      I3 => P(23),
      O => p_reg_reg_0(3)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(22),
      I1 => p_reg_reg_n_88,
      I2 => P(22),
      I3 => \^di\(2),
      O => p_reg_reg_0(2)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(21),
      I1 => p_reg_reg_n_89,
      I2 => P(21),
      I3 => \^di\(1),
      O => p_reg_reg_0(1)
    );
\add_ln194_2_fu_438_p2__0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(20),
      I1 => p_reg_reg_n_90,
      I2 => P(20),
      I3 => \^di\(0),
      O => p_reg_reg_0(0)
    );
\add_ln194_2_fu_438_p2__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(23),
      I1 => p_reg_reg_n_87,
      I2 => P(23),
      O => mul_ln194_1_reg_782_reg(0)
    );
\add_ln194_2_fu_438_p2__0_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DB2"
    )
        port map (
      I0 => P(23),
      I1 => p_reg_reg_n_87,
      I2 => \Gres_reg_832_reg[13]\(23),
      I3 => p_reg_reg_n_86,
      O => S(0)
    );
\add_ln194_2_fu_438_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(2),
      I1 => \^d\(2),
      I2 => P(2),
      O => \^mul_ln194_1_reg_782_reg_0\(2)
    );
\add_ln194_2_fu_438_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(1),
      I1 => \^d\(1),
      I2 => P(1),
      O => \^mul_ln194_1_reg_782_reg_0\(1)
    );
\add_ln194_2_fu_438_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(0),
      I1 => \^d\(0),
      I2 => P(0),
      O => \^mul_ln194_1_reg_782_reg_0\(0)
    );
\add_ln194_2_fu_438_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(3),
      I1 => \^d\(3),
      I2 => P(3),
      I3 => \^mul_ln194_1_reg_782_reg_0\(2),
      O => mul_ln194_1_reg_782_reg_1(3)
    );
\add_ln194_2_fu_438_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(2),
      I1 => \^d\(2),
      I2 => P(2),
      I3 => \^mul_ln194_1_reg_782_reg_0\(1),
      O => mul_ln194_1_reg_782_reg_1(2)
    );
\add_ln194_2_fu_438_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(1),
      I1 => \^d\(1),
      I2 => P(1),
      I3 => \^mul_ln194_1_reg_782_reg_0\(0),
      O => mul_ln194_1_reg_782_reg_1(1)
    );
\add_ln194_2_fu_438_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Gres_reg_832_reg[13]\(0),
      I1 => \^d\(0),
      I2 => P(0),
      O => mul_ln194_1_reg_782_reg_1(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => K22_read(15),
      B(16) => K22_read(15),
      B(15 downto 0) => K22_read(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(9),
      C(46) => p_reg_reg_1(9),
      C(45) => p_reg_reg_1(9),
      C(44) => p_reg_reg_1(9),
      C(43) => p_reg_reg_1(9),
      C(42) => p_reg_reg_1(9),
      C(41) => p_reg_reg_1(9),
      C(40) => p_reg_reg_1(9),
      C(39) => p_reg_reg_1(9),
      C(38) => p_reg_reg_1(9),
      C(37) => p_reg_reg_1(9),
      C(36) => p_reg_reg_1(9),
      C(35) => p_reg_reg_1(9),
      C(34) => p_reg_reg_1(9),
      C(33) => p_reg_reg_1(9),
      C(32) => p_reg_reg_1(9),
      C(31) => p_reg_reg_1(9),
      C(30) => p_reg_reg_1(9),
      C(29) => p_reg_reg_1(9),
      C(28) => p_reg_reg_1(9),
      C(27) => p_reg_reg_1(9),
      C(26) => p_reg_reg_1(9),
      C(25) => p_reg_reg_1(9),
      C(24) => p_reg_reg_1(9),
      C(23) => p_reg_reg_1(9),
      C(22) => p_reg_reg_1(9),
      C(21 downto 12) => p_reg_reg_1(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^d\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln192_1_reg_770_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mul_ln192_1_reg_770_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Rres_reg_816_reg[13]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_20 : entity is "bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0";
end bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_20;

architecture STRUCTURE of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_20 is
  signal \^d\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln192_1_reg_770_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mul_ln192_1_reg_770_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln192_1_reg_770_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln192_1_reg_770_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mul_ln192_1_reg_770_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_1\ : label is "lutpair6";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_2\ : label is "lutpair5";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_3\ : label is "lutpair4";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_4\ : label is "lutpair3";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_5\ : label is "lutpair7";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_6\ : label is "lutpair6";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_7\ : label is "lutpair5";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__0_i_8\ : label is "lutpair4";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_1\ : label is "lutpair10";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_2\ : label is "lutpair9";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_3\ : label is "lutpair8";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_4\ : label is "lutpair7";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_5\ : label is "lutpair11";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_6\ : label is "lutpair10";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_7\ : label is "lutpair9";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__1_i_8\ : label is "lutpair8";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_1\ : label is "lutpair14";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_2\ : label is "lutpair13";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_3\ : label is "lutpair12";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_4\ : label is "lutpair11";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_5\ : label is "lutpair15";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_6\ : label is "lutpair14";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_7\ : label is "lutpair13";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__2_i_8\ : label is "lutpair12";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_1\ : label is "lutpair18";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_2\ : label is "lutpair17";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_3\ : label is "lutpair16";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_4\ : label is "lutpair15";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_5\ : label is "lutpair19";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_6\ : label is "lutpair18";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_7\ : label is "lutpair17";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__3_i_8\ : label is "lutpair16";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__4_i_1\ : label is "lutpair22";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__4_i_2\ : label is "lutpair21";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__4_i_3\ : label is "lutpair20";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__4_i_4\ : label is "lutpair19";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__4_i_6\ : label is "lutpair22";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__4_i_7\ : label is "lutpair21";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry__4_i_8\ : label is "lutpair20";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry_i_1\ : label is "lutpair2";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry_i_2\ : label is "lutpair1";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry_i_4\ : label is "lutpair3";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry_i_5\ : label is "lutpair2";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry_i_6\ : label is "lutpair1";
  attribute HLUTNM of \add_ln192_2_fu_392_p2__0_carry_i_7\ : label is "lutpair0";
begin
  D(19 downto 0) <= \^d\(19 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  mul_ln192_1_reg_770_reg_0(2 downto 0) <= \^mul_ln192_1_reg_770_reg_0\(2 downto 0);
  mul_ln192_1_reg_770_reg_2(3 downto 0) <= \^mul_ln192_1_reg_770_reg_2\(3 downto 0);
  mul_ln192_1_reg_770_reg_4(3 downto 0) <= \^mul_ln192_1_reg_770_reg_4\(3 downto 0);
  mul_ln192_1_reg_770_reg_6(3 downto 0) <= \^mul_ln192_1_reg_770_reg_6\(3 downto 0);
  mul_ln192_1_reg_770_reg_8(3 downto 0) <= \^mul_ln192_1_reg_770_reg_8\(3 downto 0);
\add_ln192_2_fu_392_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(6),
      I1 => \^d\(6),
      I2 => P(6),
      O => \^mul_ln192_1_reg_770_reg_2\(3)
    );
\add_ln192_2_fu_392_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(5),
      I1 => \^d\(5),
      I2 => P(5),
      O => \^mul_ln192_1_reg_770_reg_2\(2)
    );
\add_ln192_2_fu_392_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(4),
      I1 => \^d\(4),
      I2 => P(4),
      O => \^mul_ln192_1_reg_770_reg_2\(1)
    );
\add_ln192_2_fu_392_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(3),
      I1 => \^d\(3),
      I2 => P(3),
      O => \^mul_ln192_1_reg_770_reg_2\(0)
    );
\add_ln192_2_fu_392_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(7),
      I1 => \^d\(7),
      I2 => P(7),
      I3 => \^mul_ln192_1_reg_770_reg_2\(3),
      O => mul_ln192_1_reg_770_reg_3(3)
    );
\add_ln192_2_fu_392_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(6),
      I1 => \^d\(6),
      I2 => P(6),
      I3 => \^mul_ln192_1_reg_770_reg_2\(2),
      O => mul_ln192_1_reg_770_reg_3(2)
    );
\add_ln192_2_fu_392_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(5),
      I1 => \^d\(5),
      I2 => P(5),
      I3 => \^mul_ln192_1_reg_770_reg_2\(1),
      O => mul_ln192_1_reg_770_reg_3(1)
    );
\add_ln192_2_fu_392_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(4),
      I1 => \^d\(4),
      I2 => P(4),
      I3 => \^mul_ln192_1_reg_770_reg_2\(0),
      O => mul_ln192_1_reg_770_reg_3(0)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(10),
      I1 => \^d\(10),
      I2 => P(10),
      O => \^mul_ln192_1_reg_770_reg_4\(3)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(9),
      I1 => \^d\(9),
      I2 => P(9),
      O => \^mul_ln192_1_reg_770_reg_4\(2)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(8),
      I1 => \^d\(8),
      I2 => P(8),
      O => \^mul_ln192_1_reg_770_reg_4\(1)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(7),
      I1 => \^d\(7),
      I2 => P(7),
      O => \^mul_ln192_1_reg_770_reg_4\(0)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(11),
      I1 => \^d\(11),
      I2 => P(11),
      I3 => \^mul_ln192_1_reg_770_reg_4\(3),
      O => mul_ln192_1_reg_770_reg_5(3)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(10),
      I1 => \^d\(10),
      I2 => P(10),
      I3 => \^mul_ln192_1_reg_770_reg_4\(2),
      O => mul_ln192_1_reg_770_reg_5(2)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(9),
      I1 => \^d\(9),
      I2 => P(9),
      I3 => \^mul_ln192_1_reg_770_reg_4\(1),
      O => mul_ln192_1_reg_770_reg_5(1)
    );
\add_ln192_2_fu_392_p2__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(8),
      I1 => \^d\(8),
      I2 => P(8),
      I3 => \^mul_ln192_1_reg_770_reg_4\(0),
      O => mul_ln192_1_reg_770_reg_5(0)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(14),
      I1 => \^d\(14),
      I2 => P(14),
      O => \^mul_ln192_1_reg_770_reg_6\(3)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(13),
      I1 => \^d\(13),
      I2 => P(13),
      O => \^mul_ln192_1_reg_770_reg_6\(2)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(12),
      I1 => \^d\(12),
      I2 => P(12),
      O => \^mul_ln192_1_reg_770_reg_6\(1)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(11),
      I1 => \^d\(11),
      I2 => P(11),
      O => \^mul_ln192_1_reg_770_reg_6\(0)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(15),
      I1 => \^d\(15),
      I2 => P(15),
      I3 => \^mul_ln192_1_reg_770_reg_6\(3),
      O => mul_ln192_1_reg_770_reg_7(3)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(14),
      I1 => \^d\(14),
      I2 => P(14),
      I3 => \^mul_ln192_1_reg_770_reg_6\(2),
      O => mul_ln192_1_reg_770_reg_7(2)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(13),
      I1 => \^d\(13),
      I2 => P(13),
      I3 => \^mul_ln192_1_reg_770_reg_6\(1),
      O => mul_ln192_1_reg_770_reg_7(1)
    );
\add_ln192_2_fu_392_p2__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(12),
      I1 => \^d\(12),
      I2 => P(12),
      I3 => \^mul_ln192_1_reg_770_reg_6\(0),
      O => mul_ln192_1_reg_770_reg_7(0)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(18),
      I1 => \^d\(18),
      I2 => P(18),
      O => \^mul_ln192_1_reg_770_reg_8\(3)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(17),
      I1 => \^d\(17),
      I2 => P(17),
      O => \^mul_ln192_1_reg_770_reg_8\(2)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(16),
      I1 => \^d\(16),
      I2 => P(16),
      O => \^mul_ln192_1_reg_770_reg_8\(1)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(15),
      I1 => \^d\(15),
      I2 => P(15),
      O => \^mul_ln192_1_reg_770_reg_8\(0)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(19),
      I1 => \^d\(19),
      I2 => P(19),
      I3 => \^mul_ln192_1_reg_770_reg_8\(3),
      O => mul_ln192_1_reg_770_reg_9(3)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(18),
      I1 => \^d\(18),
      I2 => P(18),
      I3 => \^mul_ln192_1_reg_770_reg_8\(2),
      O => mul_ln192_1_reg_770_reg_9(2)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(17),
      I1 => \^d\(17),
      I2 => P(17),
      I3 => \^mul_ln192_1_reg_770_reg_8\(1),
      O => mul_ln192_1_reg_770_reg_9(1)
    );
\add_ln192_2_fu_392_p2__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(16),
      I1 => \^d\(16),
      I2 => P(16),
      I3 => \^mul_ln192_1_reg_770_reg_8\(0),
      O => mul_ln192_1_reg_770_reg_9(0)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(22),
      I1 => p_reg_reg_n_88,
      I2 => P(22),
      O => \^di\(3)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(21),
      I1 => p_reg_reg_n_89,
      I2 => P(21),
      O => \^di\(2)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(20),
      I1 => p_reg_reg_n_90,
      I2 => P(20),
      O => \^di\(1)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(19),
      I1 => \^d\(19),
      I2 => P(19),
      O => \^di\(0)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(3),
      I1 => p_reg_reg_n_87,
      I2 => \Rres_reg_816_reg[13]\(23),
      I3 => P(23),
      O => p_reg_reg_0(3)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(22),
      I1 => p_reg_reg_n_88,
      I2 => P(22),
      I3 => \^di\(2),
      O => p_reg_reg_0(2)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(21),
      I1 => p_reg_reg_n_89,
      I2 => P(21),
      I3 => \^di\(1),
      O => p_reg_reg_0(1)
    );
\add_ln192_2_fu_392_p2__0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(20),
      I1 => p_reg_reg_n_90,
      I2 => P(20),
      I3 => \^di\(0),
      O => p_reg_reg_0(0)
    );
\add_ln192_2_fu_392_p2__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(23),
      I1 => p_reg_reg_n_87,
      I2 => P(23),
      O => mul_ln192_1_reg_770_reg(0)
    );
\add_ln192_2_fu_392_p2__0_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DB2"
    )
        port map (
      I0 => P(23),
      I1 => p_reg_reg_n_87,
      I2 => \Rres_reg_816_reg[13]\(23),
      I3 => p_reg_reg_n_86,
      O => S(0)
    );
\add_ln192_2_fu_392_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(2),
      I1 => \^d\(2),
      I2 => P(2),
      O => \^mul_ln192_1_reg_770_reg_0\(2)
    );
\add_ln192_2_fu_392_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(1),
      I1 => \^d\(1),
      I2 => P(1),
      O => \^mul_ln192_1_reg_770_reg_0\(1)
    );
\add_ln192_2_fu_392_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(0),
      I1 => \^d\(0),
      I2 => P(0),
      O => \^mul_ln192_1_reg_770_reg_0\(0)
    );
\add_ln192_2_fu_392_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(3),
      I1 => \^d\(3),
      I2 => P(3),
      I3 => \^mul_ln192_1_reg_770_reg_0\(2),
      O => mul_ln192_1_reg_770_reg_1(3)
    );
\add_ln192_2_fu_392_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(2),
      I1 => \^d\(2),
      I2 => P(2),
      I3 => \^mul_ln192_1_reg_770_reg_0\(1),
      O => mul_ln192_1_reg_770_reg_1(2)
    );
\add_ln192_2_fu_392_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(1),
      I1 => \^d\(1),
      I2 => P(1),
      I3 => \^mul_ln192_1_reg_770_reg_0\(0),
      O => mul_ln192_1_reg_770_reg_1(1)
    );
\add_ln192_2_fu_392_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Rres_reg_816_reg[13]\(0),
      I1 => \^d\(0),
      I2 => P(0),
      O => mul_ln192_1_reg_770_reg_1(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => K12_read(15),
      B(16) => K12_read(15),
      B(15 downto 0) => K12_read(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => Q(9),
      C(46) => Q(9),
      C(45) => Q(9),
      C(44) => Q(9),
      C(43) => Q(9),
      C(42) => Q(9),
      C(41) => Q(9),
      C(40) => Q(9),
      C(39) => Q(9),
      C(38) => Q(9),
      C(37) => Q(9),
      C(36) => Q(9),
      C(35) => Q(9),
      C(34) => Q(9),
      C(33) => Q(9),
      C(32) => Q(9),
      C(31) => Q(9),
      C(30) => Q(9),
      C(29) => Q(9),
      C(28) => Q(9),
      C(27) => Q(9),
      C(26) => Q(9),
      C(25) => Q(9),
      C(24) => Q(9),
      C(23) => Q(9),
      C(22) => Q(9),
      C(21 downto 12) => Q(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^d\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_reg_unsigned_short_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_read_reg_22_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_19ea_csc_0_reg_unsigned_short_s;

architecture STRUCTURE of bd_19ea_csc_0_reg_unsigned_short_s is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => HwReg_height_c_empty_n,
      I2 => HwReg_width_c_empty_n,
      I3 => Q(0),
      I4 => Q(1),
      O => \^e\(0)
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(0),
      Q => \d_read_reg_22_reg[10]_0\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(10),
      Q => \d_read_reg_22_reg[10]_0\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(1),
      Q => \d_read_reg_22_reg[10]_0\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(2),
      Q => \d_read_reg_22_reg[10]_0\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(3),
      Q => \d_read_reg_22_reg[10]_0\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(4),
      Q => \d_read_reg_22_reg[10]_0\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(5),
      Q => \d_read_reg_22_reg[10]_0\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(6),
      Q => \d_read_reg_22_reg[10]_0\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(7),
      Q => \d_read_reg_22_reg[10]_0\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(8),
      Q => \d_read_reg_22_reg[10]_0\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[10]_1\(9),
      Q => \d_read_reg_22_reg[10]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_reg_unsigned_short_s_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sub_reg_208_reg[6]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_reg_unsigned_short_s_22 : entity is "bd_19ea_csc_0_reg_unsigned_short_s";
end bd_19ea_csc_0_reg_unsigned_short_s_22;

architecture STRUCTURE of bd_19ea_csc_0_reg_unsigned_short_s_22 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sub_reg_208[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sub_reg_208[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sub_reg_208[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sub_reg_208[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sub_reg_208[6]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sub_reg_208[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sub_reg_208[8]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sub_reg_208[9]_i_1\ : label is "soft_lutpair231";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\sub_reg_208[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \sub_reg_208_reg[6]\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => D(9)
    );
\sub_reg_208[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => D(0)
    );
\sub_reg_208[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => D(1)
    );
\sub_reg_208[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => D(2)
    );
\sub_reg_208[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => D(3)
    );
\sub_reg_208[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => D(4)
    );
\sub_reg_208[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_reg_208_reg[6]\,
      I1 => \^q\(6),
      O => D(5)
    );
\sub_reg_208[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sub_reg_208_reg[6]\,
      I2 => \^q\(7),
      O => D(6)
    );
\sub_reg_208[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(7),
      I1 => \sub_reg_208_reg[6]\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => D(7)
    );
\sub_reg_208[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \sub_reg_208_reg[6]\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_reg_unsigned_short_s_41 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_reg_unsigned_short_s_41 : entity is "bd_19ea_csc_0_reg_unsigned_short_s";
end bd_19ea_csc_0_reg_unsigned_short_s_41;

architecture STRUCTURE of bd_19ea_csc_0_reg_unsigned_short_s_41 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_reg_unsigned_short_s_42 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_reg_unsigned_short_s_42 : entity is "bd_19ea_csc_0_reg_unsigned_short_s";
end bd_19ea_csc_0_reg_unsigned_short_s_42;

architecture STRUCTURE of bd_19ea_csc_0_reg_unsigned_short_s_42 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ack_in_t_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[23]_0\ : in STD_LOGIC;
    \data_p1_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_19ea_csc_0_regslice_both;

architecture STRUCTURE of bd_19ea_csc_0_regslice_both is
  signal \^multipixstream2axivideo_u0_ap_done\ : STD_LOGIC;
  signal \ack_in_t_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[23]_i_2__0_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  signal \^m_axis_video_tvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair236";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair236";
begin
  MultiPixStream2AXIvideo_U0_ap_done <= \^multipixstream2axivideo_u0_ap_done\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
  m_axis_video_TVALID <= \^m_axis_video_tvalid\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0304"
    )
        port map (
      I0 => ack_in_t_reg_0,
      I1 => \state__0\(1),
      I2 => m_axis_video_TREADY,
      I3 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"182B"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => ack_in_t_reg_0,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD5505"
    )
        port map (
      I0 => \state__0\(1),
      I1 => ack_in_t_reg_0,
      I2 => \state__0\(0),
      I3 => m_axis_video_TREADY,
      I4 => \^m_axis_video_tready_int_regslice\,
      O => \ack_in_t_i_1__2_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_5\,
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => Q(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => HwReg_height_c_empty_n,
      I3 => HwReg_width_c_empty_n,
      I4 => \^multipixstream2axivideo_u0_ap_done\,
      O => D(0)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFD5C0C0C0C0C0"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => Q(1),
      I2 => CO(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => Q(2),
      O => D(1)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[0]\,
      O => \data_p1[0]_i_1__2_n_5\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[10]\,
      I1 => \data_p1_reg[15]_0\(2),
      I2 => \data_p1_reg[15]_1\(2),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[10]_i_1__0_n_5\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[11]\,
      I1 => \data_p1_reg[15]_0\(3),
      I2 => \data_p1_reg[15]_1\(3),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[11]_i_1__0_n_5\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[12]\,
      I1 => \data_p1_reg[15]_0\(4),
      I2 => \data_p1_reg[15]_1\(4),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[12]_i_1__0_n_5\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[13]\,
      I1 => \data_p1_reg[15]_0\(5),
      I2 => \data_p1_reg[15]_1\(5),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[13]_i_1__0_n_5\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[14]\,
      I1 => \data_p1_reg[15]_0\(6),
      I2 => \data_p1_reg[15]_1\(6),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[14]_i_1__0_n_5\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[15]\,
      I1 => \data_p1_reg[15]_0\(7),
      I2 => \data_p1_reg[15]_1\(7),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[15]_i_1__0_n_5\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[16]\,
      I1 => \data_p1_reg[23]_1\(0),
      I2 => \data_p1_reg[15]_0\(0),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[16]_i_1__0_n_5\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[17]\,
      I1 => \data_p1_reg[23]_1\(1),
      I2 => \data_p1_reg[15]_0\(1),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[17]_i_1__0_n_5\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[18]\,
      I1 => \data_p1_reg[23]_1\(2),
      I2 => \data_p1_reg[15]_0\(2),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[18]_i_1__0_n_5\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[19]\,
      I1 => \data_p1_reg[23]_1\(3),
      I2 => \data_p1_reg[15]_0\(3),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[19]_i_1__0_n_5\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[1]\,
      O => \data_p1[1]_i_1__0_n_5\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[20]\,
      I1 => \data_p1_reg[23]_1\(4),
      I2 => \data_p1_reg[15]_0\(4),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[20]_i_1__0_n_5\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[21]\,
      I1 => \data_p1_reg[23]_1\(5),
      I2 => \data_p1_reg[15]_0\(5),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[21]_i_1__0_n_5\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[22]\,
      I1 => \data_p1_reg[23]_1\(6),
      I2 => \data_p1_reg[15]_0\(6),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[22]_i_1__0_n_5\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3501"
    )
        port map (
      I0 => ack_in_t_reg_0,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => m_axis_video_TREADY,
      O => load_p1
    );
\data_p1[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[23]\,
      I1 => \data_p1_reg[23]_1\(7),
      I2 => \data_p1_reg[15]_0\(7),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[23]_i_2__0_n_5\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[2]\,
      O => \data_p1[2]_i_1__0_n_5\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[3]\,
      O => \data_p1[3]_i_1__0_n_5\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[4]\,
      O => \data_p1[4]_i_1__0_n_5\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[5]\,
      O => \data_p1[5]_i_1__0_n_5\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[6]\,
      O => \data_p1[6]_i_1__0_n_5\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[23]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[7]\,
      O => \data_p1[7]_i_1__0_n_5\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[8]\,
      I1 => \data_p1_reg[15]_0\(0),
      I2 => \data_p1_reg[15]_1\(0),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[8]_i_1__0_n_5\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0CCAAAAF0CC"
    )
        port map (
      I0 => \data_p2_reg_n_5_[9]\,
      I1 => \data_p1_reg[15]_0\(1),
      I2 => \data_p1_reg[15]_1\(1),
      I3 => \data_p1_reg[23]_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \data_p1[9]_i_1__0_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_5\,
      Q => m_axis_video_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_2__0_n_5\,
      Q => m_axis_video_TDATA(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_5\,
      Q => m_axis_video_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(10),
      Q => \data_p2_reg_n_5_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(11),
      Q => \data_p2_reg_n_5_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(12),
      Q => \data_p2_reg_n_5_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(13),
      Q => \data_p2_reg_n_5_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(14),
      Q => \data_p2_reg_n_5_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(15),
      Q => \data_p2_reg_n_5_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(16),
      Q => \data_p2_reg_n_5_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(17),
      Q => \data_p2_reg_n_5_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(18),
      Q => \data_p2_reg_n_5_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(19),
      Q => \data_p2_reg_n_5_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(20),
      Q => \data_p2_reg_n_5_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(21),
      Q => \data_p2_reg_n_5_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(22),
      Q => \data_p2_reg_n_5_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(23),
      Q => \data_p2_reg_n_5_[23]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(8),
      Q => \data_p2_reg_n_5_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(9),
      Q => \data_p2_reg_n_5_[9]\,
      R => '0'
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D900"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axis_video_TREADY,
      I3 => Q(2),
      O => \^multipixstream2axivideo_u0_ap_done\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0828AAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      I4 => Q(2),
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => p_9_in
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D9000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axis_video_TREADY,
      I3 => Q(2),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => push,
      O => p_6_in
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F50"
    )
        port map (
      I0 => ack_in_t_reg_0,
      I1 => m_axis_video_TREADY,
      I2 => state(1),
      I3 => \^m_axis_video_tvalid\,
      O => \state[0]_i_1__0_n_5\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => state(1),
      I1 => ack_in_t_reg_0,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tvalid\,
      O => \state[1]_i_1__0_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_5\,
      Q => \^m_axis_video_tvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_regslice_both_43 is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \axi_data_fu_100_reg[0]\ : in STD_LOGIC;
    \axi_data_fu_100_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_regslice_both_43 : entity is "bd_19ea_csc_0_regslice_both";
end bd_19ea_csc_0_regslice_both_43;

architecture STRUCTURE of bd_19ea_csc_0_regslice_both_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ack_in_t_i_1_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[23]_i_2_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_5\ : STD_LOGIC;
  signal \^data_p1_reg[23]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_5\ : STD_LOGIC;
  signal \state[1]_i_1_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair34";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of ack_in_t_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \axi_data_fu_100[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_fu_100[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_fu_100[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_fu_100[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_fu_100[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_fu_100[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_fu_100[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_fu_100[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_fu_100[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_fu_100[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_fu_100[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_fu_100[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_fu_100[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_fu_100[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_fu_100[22]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_fu_100[23]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_fu_100[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_fu_100[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_fu_100[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_fu_100[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_fu_100[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_fu_100[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_fu_100[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_fu_100[9]_i_1\ : label is "soft_lutpair39";
begin
  Q(0) <= \^q\(0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  \data_p1_reg[23]_1\(23 downto 0) <= \^data_p1_reg[23]_1\(23 downto 0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video_TVALID,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A5F088"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^ack_in_t_reg_0\,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5D1F5F1"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^ack_in_t_reg_0\,
      I3 => s_axis_video_TREADY_int_regslice,
      I4 => s_axis_video_TVALID,
      O => ack_in_t_i_1_n_5
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_5,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\axi_data_fu_100[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(0),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(0),
      O => \data_p1_reg[23]_0\(0)
    );
\axi_data_fu_100[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(10),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(10),
      O => \data_p1_reg[23]_0\(10)
    );
\axi_data_fu_100[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(11),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(11),
      O => \data_p1_reg[23]_0\(11)
    );
\axi_data_fu_100[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(12),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(12),
      O => \data_p1_reg[23]_0\(12)
    );
\axi_data_fu_100[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(13),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(13),
      O => \data_p1_reg[23]_0\(13)
    );
\axi_data_fu_100[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(14),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(14),
      O => \data_p1_reg[23]_0\(14)
    );
\axi_data_fu_100[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(15),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(15),
      O => \data_p1_reg[23]_0\(15)
    );
\axi_data_fu_100[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(16),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(16),
      O => \data_p1_reg[23]_0\(16)
    );
\axi_data_fu_100[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(17),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(17),
      O => \data_p1_reg[23]_0\(17)
    );
\axi_data_fu_100[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(18),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(18),
      O => \data_p1_reg[23]_0\(18)
    );
\axi_data_fu_100[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(19),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(19),
      O => \data_p1_reg[23]_0\(19)
    );
\axi_data_fu_100[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(1),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(1),
      O => \data_p1_reg[23]_0\(1)
    );
\axi_data_fu_100[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(20),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(20),
      O => \data_p1_reg[23]_0\(20)
    );
\axi_data_fu_100[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(21),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(21),
      O => \data_p1_reg[23]_0\(21)
    );
\axi_data_fu_100[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(22),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(22),
      O => \data_p1_reg[23]_0\(22)
    );
\axi_data_fu_100[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(23),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(23),
      O => \data_p1_reg[23]_0\(23)
    );
\axi_data_fu_100[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(2),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(2),
      O => \data_p1_reg[23]_0\(2)
    );
\axi_data_fu_100[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(3),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(3),
      O => \data_p1_reg[23]_0\(3)
    );
\axi_data_fu_100[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(4),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(4),
      O => \data_p1_reg[23]_0\(4)
    );
\axi_data_fu_100[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(5),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(5),
      O => \data_p1_reg[23]_0\(5)
    );
\axi_data_fu_100[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(6),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(6),
      O => \data_p1_reg[23]_0\(6)
    );
\axi_data_fu_100[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(7),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(7),
      O => \data_p1_reg[23]_0\(7)
    );
\axi_data_fu_100[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(8),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(8),
      O => \data_p1_reg[23]_0\(8)
    );
\axi_data_fu_100[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[23]_1\(9),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \axi_data_fu_100_reg[23]\(9),
      O => \data_p1_reg[23]_0\(9)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(0),
      O => \data_p1[0]_i_1_n_5\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(10),
      O => \data_p1[10]_i_1_n_5\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(11),
      O => \data_p1[11]_i_1_n_5\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(12),
      O => \data_p1[12]_i_1_n_5\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(13),
      O => \data_p1[13]_i_1_n_5\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(14),
      O => \data_p1[14]_i_1_n_5\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(15),
      O => \data_p1[15]_i_1_n_5\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(16),
      O => \data_p1[16]_i_1_n_5\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(17),
      O => \data_p1[17]_i_1_n_5\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(18),
      O => \data_p1[18]_i_1_n_5\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(19),
      O => \data_p1[19]_i_1_n_5\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(1),
      O => \data_p1[1]_i_1_n_5\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(20),
      O => \data_p1[20]_i_1_n_5\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(21),
      O => \data_p1[21]_i_1_n_5\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(22),
      O => \data_p1[22]_i_1_n_5\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(23),
      O => \data_p1[23]_i_2_n_5\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(2),
      O => \data_p1[2]_i_1_n_5\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(3),
      O => \data_p1[3]_i_1_n_5\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(4),
      O => \data_p1[4]_i_1_n_5\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(5),
      O => \data_p1[5]_i_1_n_5\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(6),
      O => \data_p1[6]_i_1_n_5\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(7),
      O => \data_p1[7]_i_1_n_5\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(8),
      O => \data_p1[8]_i_1_n_5\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(9),
      O => \data_p1[9]_i_1_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_2_n_5\,
      Q => \^data_p1_reg[23]_1\(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_5\,
      Q => \^data_p1_reg[23]_1\(9),
      R => '0'
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(10),
      Q => \data_p2_reg_n_5_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(11),
      Q => \data_p2_reg_n_5_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(12),
      Q => \data_p2_reg_n_5_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(13),
      Q => \data_p2_reg_n_5_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(14),
      Q => \data_p2_reg_n_5_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(15),
      Q => \data_p2_reg_n_5_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(16),
      Q => \data_p2_reg_n_5_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(17),
      Q => \data_p2_reg_n_5_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(18),
      Q => \data_p2_reg_n_5_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(19),
      Q => \data_p2_reg_n_5_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(20),
      Q => \data_p2_reg_n_5_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(21),
      Q => \data_p2_reg_n_5_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(22),
      Q => \data_p2_reg_n_5_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(23),
      Q => \data_p2_reg_n_5_[23]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(8),
      Q => \data_p2_reg_n_5_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(9),
      Q => \data_p2_reg_n_5_[9]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^ack_in_t_reg_0\,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => s_axis_video_TVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1_n_5\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axis_video_TVALID,
      I2 => state(1),
      I3 => s_axis_video_TREADY_int_regslice,
      O => \state[1]_i_1_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_5\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_19ea_csc_0_regslice_both__parameterized1\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    ack_in_t_reg_1 : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_19ea_csc_0_regslice_both__parameterized1\ : entity is "bd_19ea_csc_0_regslice_both";
end \bd_19ea_csc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \bd_19ea_csc_0_regslice_both__parameterized1\ is
  signal \ack_in_t_i_1__4_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair237";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__4\ : label is "soft_lutpair237";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TLAST(0) <= \^m_axis_video_tlast\(0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \state__0\(1),
      I2 => ack_in_t_reg_1,
      I3 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505E0A04"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^ack_in_t_reg_0\,
      I2 => \state__0\(0),
      I3 => ack_in_t_reg_1,
      I4 => m_axis_video_TREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD4455"
    )
        port map (
      I0 => \state__0\(1),
      I1 => m_axis_video_TREADY,
      I2 => ack_in_t_reg_1,
      I3 => \state__0\(0),
      I4 => \^ack_in_t_reg_0\,
      O => \ack_in_t_i_1__4_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFAEFE0200A202"
    )
        port map (
      I0 => \data_p1[0]_i_2__2_n_5\,
      I1 => ack_in_t_reg_1,
      I2 => \state__0\(0),
      I3 => m_axis_video_TREADY,
      I4 => \state__0\(1),
      I5 => \^m_axis_video_tlast\(0),
      O => \data_p1[0]_i_1__4_n_5\
    );
\data_p1[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^data_p2\,
      O => \data_p1[0]_i_2__2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__4_n_5\,
      Q => \^m_axis_video_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_19ea_csc_0_regslice_both__parameterized1_23\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    ack_in_t_reg_1 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_19ea_csc_0_regslice_both__parameterized1_23\ : entity is "bd_19ea_csc_0_regslice_both";
end \bd_19ea_csc_0_regslice_both__parameterized1_23\;

architecture STRUCTURE of \bd_19ea_csc_0_regslice_both__parameterized1_23\ is
  signal \ack_in_t_i_1__3_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair238";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair238";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TUSER(0) <= \^m_axis_video_tuser\(0);
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \state__0\(1),
      I2 => ack_in_t_reg_1,
      I3 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505E0A04"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^ack_in_t_reg_0\,
      I2 => \state__0\(0),
      I3 => ack_in_t_reg_1,
      I4 => m_axis_video_TREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD4455"
    )
        port map (
      I0 => \state__0\(1),
      I1 => m_axis_video_TREADY,
      I2 => ack_in_t_reg_1,
      I3 => \state__0\(0),
      I4 => \^ack_in_t_reg_0\,
      O => \ack_in_t_i_1__3_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFAEFE0200A202"
    )
        port map (
      I0 => \data_p1[0]_i_2__1_n_5\,
      I1 => ack_in_t_reg_1,
      I2 => \state__0\(0),
      I3 => m_axis_video_TREADY,
      I4 => \state__0\(1),
      I5 => \^m_axis_video_tuser\(0),
      O => \data_p1[0]_i_1__3_n_5\
    );
\data_p1[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^data_p2\,
      O => \data_p1[0]_i_2__1_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__3_n_5\,
      Q => \^m_axis_video_tuser\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_19ea_csc_0_regslice_both__parameterized1_44\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \axi_last_fu_104_reg[0]\ : in STD_LOGIC;
    axi_last_2_reg_164 : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_19ea_csc_0_regslice_both__parameterized1_44\ : entity is "bd_19ea_csc_0_regslice_both";
end \bd_19ea_csc_0_regslice_both__parameterized1_44\;

architecture STRUCTURE of \bd_19ea_csc_0_regslice_both__parameterized1_44\ is
  signal \ack_in_t_i_1__1_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__0_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair47";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair47";
begin
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video_TVALID,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FA80058"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ack_in_t_reg_n_5,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => s_axis_video_TREADY_int_regslice,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5D1F5F1"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => ack_in_t_reg_n_5,
      I3 => s_axis_video_TREADY_int_regslice,
      I4 => s_axis_video_TVALID,
      O => \ack_in_t_i_1__1_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\axi_last_fu_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^s_axis_video_tlast_int_regslice\,
      I1 => \axi_last_fu_104_reg[0]\,
      I2 => axi_last_2_reg_164,
      O => \data_p1_reg[0]_0\
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABBFFFB0A880008"
    )
        port map (
      I0 => \data_p1[0]_i_2__0_n_5\,
      I1 => s_axis_video_TVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => s_axis_video_TREADY_int_regslice,
      I5 => \^s_axis_video_tlast_int_regslice\,
      O => \data_p1[0]_i_1__1_n_5\
    );
\data_p1[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2,
      O => \data_p1[0]_i_2__0_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_5\,
      Q => \^s_axis_video_tlast_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1__0_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__0_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_19ea_csc_0_regslice_both__parameterized1_45\ is
  port (
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_19ea_csc_0_regslice_both__parameterized1_45\ : entity is "bd_19ea_csc_0_regslice_both";
end \bd_19ea_csc_0_regslice_both__parameterized1_45\;

architecture STRUCTURE of \bd_19ea_csc_0_regslice_both__parameterized1_45\ is
  signal \ack_in_t_i_1__0_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_5\ : STD_LOGIC;
  signal \^data_p1_reg[0]_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__0\ : label is "soft_lutpair48";
begin
  \data_p1_reg[0]_0\ <= \^data_p1_reg[0]_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video_TVALID,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FA80058"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ack_in_t_reg_n_5,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => s_axis_video_TREADY_int_regslice,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5D1F5F1"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => ack_in_t_reg_n_5,
      I3 => s_axis_video_TREADY_int_regslice,
      I4 => s_axis_video_TVALID,
      O => \ack_in_t_i_1__0_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABBFFFB0A880008"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_5\,
      I1 => s_axis_video_TVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => s_axis_video_TREADY_int_regslice,
      I5 => \^data_p1_reg[0]_0\,
      O => \data_p1[0]_i_1__0_n_5\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2,
      O => \data_p1[0]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__0_n_5\,
      Q => \^data_p1_reg[0]_0\,
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    axi_data_13_fu_961 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \sof_reg_150_reg[0]\ : out STD_LOGIC;
    \axi_last_reg_84_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC
  );
end bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal axi_last_reg_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
begin
\axi_last_reg_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => axi_last_reg_84,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_48
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      axi_last_reg_84 => axi_last_reg_84,
      \axi_last_reg_84_reg[0]\ => \axi_last_reg_84_reg[0]_0\,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      sof_reg_150 => sof_reg_150,
      \sof_reg_150_reg[0]\ => \sof_reg_150_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_2_reg_164_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg : out STD_LOGIC;
    \sof_reg_83_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_data_13_fu_961 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    \sof_reg_83_reg[0]_1\ : in STD_LOGIC;
    axi_last_2_reg_164 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC
  );
end bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal axi_last_fu_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal sof_reg_83 : STD_LOGIC;
begin
\axi_last_2_reg_164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => axi_last_2_reg_164,
      I1 => Q(2),
      I2 => axi_last_fu_54,
      I3 => ap_NS_fsm1,
      O => \axi_last_2_reg_164_reg[0]\
    );
\axi_last_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => axi_last_fu_54,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_47
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      axi_last_fu_54 => axi_last_fu_54,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \data_p1_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_10,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      sof_reg_83 => sof_reg_83,
      \sof_reg_83_reg[0]\(0) => \sof_reg_83_reg[0]_0\(0),
      \sof_reg_83_reg[0]_0\ => \sof_reg_83_reg[0]_1\
    );
\sof_reg_83_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => sof_reg_83,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_stream_in_write : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    p_6_in_2 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_last_fu_104_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    \data_p1_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_cache_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_full_n : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC;
    icmp_ln545_fu_217_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    mul_ln196_2_reg_800_reg : in STD_LOGIC;
    full_n_reg_2 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    full_n_reg_3 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \axi_data_13_fu_96_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_100_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal \addr[3]_i_6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[0]\ : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[1]\ : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[2]\ : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[3]\ : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[4]\ : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[5]\ : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[6]\ : STD_LOGIC;
  signal \axi_data_fu_100_reg_n_5_[7]\ : STD_LOGIC;
  signal axi_last_fu_1043_out : STD_LOGIC;
  signal \axi_last_fu_104_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\ : STD_LOGIC;
  signal icmp_ln545_fu_217_p2 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln545_reg_353_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_223_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_96 : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[9]\ : STD_LOGIC;
  signal tmp_1_fu_285_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_s_fu_264_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addr[3]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addr[3]_i_6\ : label is "soft_lutpair33";
begin
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\;
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(0),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[0]\,
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[2]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[3]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[4]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[5]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(5),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[6]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(6),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[7]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(7),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(0),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(0),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(1),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(1),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(2),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(2),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(3),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(3),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(1),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[1]\,
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(4),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(4),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(5),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(5),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(6),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(6),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_1_fu_285_p4(7),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_s_fu_264_p4(7),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(2),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[2]\,
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(3),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[3]\,
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(4),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[4]\,
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(5),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[5]\,
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(6),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[6]\,
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_fu_264_p4(7),
      I1 => mul_ln196_2_reg_800_reg,
      I2 => \axi_data_fu_100_reg_n_5_[7]\,
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[0]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_100_reg_n_5_[1]\,
      I1 => mul_ln196_2_reg_800_reg,
      I2 => tmp_1_fu_285_p4(1),
      O => \in\(9)
    );
\addr[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln545_reg_353_reg_n_5_[0]\,
      O => \^ap_cs_fsm_reg[6]\
    );
\addr[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln545_reg_353_reg_n_5_[0]\,
      I2 => stream_in_full_n,
      O => \addr[3]_i_6_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_13_fu_96[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(0),
      I5 => \axi_data_fu_100_reg_n_5_[0]\,
      O => \ap_CS_fsm_reg[9]\(0)
    );
\axi_data_13_fu_96[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(10),
      I5 => tmp_1_fu_285_p4(2),
      O => \ap_CS_fsm_reg[9]\(10)
    );
\axi_data_13_fu_96[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(11),
      I5 => tmp_1_fu_285_p4(3),
      O => \ap_CS_fsm_reg[9]\(11)
    );
\axi_data_13_fu_96[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(12),
      I5 => tmp_1_fu_285_p4(4),
      O => \ap_CS_fsm_reg[9]\(12)
    );
\axi_data_13_fu_96[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(13),
      I5 => tmp_1_fu_285_p4(5),
      O => \ap_CS_fsm_reg[9]\(13)
    );
\axi_data_13_fu_96[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(14),
      I5 => tmp_1_fu_285_p4(6),
      O => \ap_CS_fsm_reg[9]\(14)
    );
\axi_data_13_fu_96[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(15),
      I5 => tmp_1_fu_285_p4(7),
      O => \ap_CS_fsm_reg[9]\(15)
    );
\axi_data_13_fu_96[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(16),
      I5 => tmp_s_fu_264_p4(0),
      O => \ap_CS_fsm_reg[9]\(16)
    );
\axi_data_13_fu_96[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(17),
      I5 => tmp_s_fu_264_p4(1),
      O => \ap_CS_fsm_reg[9]\(17)
    );
\axi_data_13_fu_96[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(18),
      I5 => tmp_s_fu_264_p4(2),
      O => \ap_CS_fsm_reg[9]\(18)
    );
\axi_data_13_fu_96[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(19),
      I5 => tmp_s_fu_264_p4(3),
      O => \ap_CS_fsm_reg[9]\(19)
    );
\axi_data_13_fu_96[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(1),
      I5 => \axi_data_fu_100_reg_n_5_[1]\,
      O => \ap_CS_fsm_reg[9]\(1)
    );
\axi_data_13_fu_96[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(20),
      I5 => tmp_s_fu_264_p4(4),
      O => \ap_CS_fsm_reg[9]\(20)
    );
\axi_data_13_fu_96[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(21),
      I5 => tmp_s_fu_264_p4(5),
      O => \ap_CS_fsm_reg[9]\(21)
    );
\axi_data_13_fu_96[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(22),
      I5 => tmp_s_fu_264_p4(6),
      O => \ap_CS_fsm_reg[9]\(22)
    );
\axi_data_13_fu_96[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(23),
      I5 => tmp_s_fu_264_p4(7),
      O => \ap_CS_fsm_reg[9]\(23)
    );
\axi_data_13_fu_96[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(2),
      I5 => \axi_data_fu_100_reg_n_5_[2]\,
      O => \ap_CS_fsm_reg[9]\(2)
    );
\axi_data_13_fu_96[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(3),
      I5 => \axi_data_fu_100_reg_n_5_[3]\,
      O => \ap_CS_fsm_reg[9]\(3)
    );
\axi_data_13_fu_96[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(4),
      I5 => \axi_data_fu_100_reg_n_5_[4]\,
      O => \ap_CS_fsm_reg[9]\(4)
    );
\axi_data_13_fu_96[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(5),
      I5 => \axi_data_fu_100_reg_n_5_[5]\,
      O => \ap_CS_fsm_reg[9]\(5)
    );
\axi_data_13_fu_96[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(6),
      I5 => \axi_data_fu_100_reg_n_5_[6]\,
      O => \ap_CS_fsm_reg[9]\(6)
    );
\axi_data_13_fu_96[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(7),
      I5 => \axi_data_fu_100_reg_n_5_[7]\,
      O => \ap_CS_fsm_reg[9]\(7)
    );
\axi_data_13_fu_96[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(8),
      I5 => tmp_1_fu_285_p4(0),
      O => \ap_CS_fsm_reg[9]\(8)
    );
\axi_data_13_fu_96[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_data_13_fu_96_reg[23]\(9),
      I5 => tmp_1_fu_285_p4(1),
      O => \ap_CS_fsm_reg[9]\(9)
    );
\axi_data_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(0),
      Q => \axi_data_fu_100_reg_n_5_[0]\,
      R => '0'
    );
\axi_data_fu_100_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(10),
      Q => tmp_1_fu_285_p4(2),
      R => '0'
    );
\axi_data_fu_100_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(11),
      Q => tmp_1_fu_285_p4(3),
      R => '0'
    );
\axi_data_fu_100_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(12),
      Q => tmp_1_fu_285_p4(4),
      R => '0'
    );
\axi_data_fu_100_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(13),
      Q => tmp_1_fu_285_p4(5),
      R => '0'
    );
\axi_data_fu_100_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(14),
      Q => tmp_1_fu_285_p4(6),
      R => '0'
    );
\axi_data_fu_100_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(15),
      Q => tmp_1_fu_285_p4(7),
      R => '0'
    );
\axi_data_fu_100_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(16),
      Q => tmp_s_fu_264_p4(0),
      R => '0'
    );
\axi_data_fu_100_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(17),
      Q => tmp_s_fu_264_p4(1),
      R => '0'
    );
\axi_data_fu_100_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(18),
      Q => tmp_s_fu_264_p4(2),
      R => '0'
    );
\axi_data_fu_100_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(19),
      Q => tmp_s_fu_264_p4(3),
      R => '0'
    );
\axi_data_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(1),
      Q => \axi_data_fu_100_reg_n_5_[1]\,
      R => '0'
    );
\axi_data_fu_100_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(20),
      Q => tmp_s_fu_264_p4(4),
      R => '0'
    );
\axi_data_fu_100_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(21),
      Q => tmp_s_fu_264_p4(5),
      R => '0'
    );
\axi_data_fu_100_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(22),
      Q => tmp_s_fu_264_p4(6),
      R => '0'
    );
\axi_data_fu_100_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(23),
      Q => tmp_s_fu_264_p4(7),
      R => '0'
    );
\axi_data_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(2),
      Q => \axi_data_fu_100_reg_n_5_[2]\,
      R => '0'
    );
\axi_data_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(3),
      Q => \axi_data_fu_100_reg_n_5_[3]\,
      R => '0'
    );
\axi_data_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(4),
      Q => \axi_data_fu_100_reg_n_5_[4]\,
      R => '0'
    );
\axi_data_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(5),
      Q => \axi_data_fu_100_reg_n_5_[5]\,
      R => '0'
    );
\axi_data_fu_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(6),
      Q => \axi_data_fu_100_reg_n_5_[6]\,
      R => '0'
    );
\axi_data_fu_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(7),
      Q => \axi_data_fu_100_reg_n_5_[7]\,
      R => '0'
    );
\axi_data_fu_100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(8),
      Q => tmp_1_fu_285_p4(0),
      R => '0'
    );
\axi_data_fu_100_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_0\(9),
      Q => tmp_1_fu_285_p4(1),
      R => '0'
    );
\axi_last_fu_104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_last_fu_104_reg[0]_0\,
      Q => \axi_last_fu_104_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_46
     port map (
      AXIvideo2MultiPixStream_U0_stream_in_write => AXIvideo2MultiPixStream_U0_stream_in_write,
      CO(0) => icmp_ln545_fu_217_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => axi_last_fu_1043_out,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      \addr[3]_i_2\ => \^ap_cs_fsm_reg[6]\,
      \addr[3]_i_2_0\ => \addr[3]_i_6_n_5\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(0) => ap_done_cache_reg(0),
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \data_p1_reg[0]_0\ => \data_p1_reg[0]_0\,
      \eol_reg_177_reg[0]\ => \icmp_ln545_reg_353_reg_n_5_[0]\,
      \eol_reg_177_reg[0]_0\ => \axi_last_fu_104_reg_n_5_[0]\,
      \eol_reg_177_reg[0]_1\ => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      full_n_reg => full_n_reg,
      full_n_reg_0 => full_n_reg_0,
      full_n_reg_1 => full_n_reg_1,
      full_n_reg_2 => full_n_reg_2,
      full_n_reg_3 => full_n_reg_3,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_1(0) => j_fu_96,
      icmp_ln545_fu_217_p2_carry(10 downto 0) => icmp_ln545_fu_217_p2_carry_0(10 downto 0),
      \icmp_ln545_reg_353_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \icmp_ln545_reg_353_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_32,
      \j_fu_96_reg[10]\(10) => \j_fu_96_reg_n_5_[10]\,
      \j_fu_96_reg[10]\(9) => \j_fu_96_reg_n_5_[9]\,
      \j_fu_96_reg[10]\(8) => \j_fu_96_reg_n_5_[8]\,
      \j_fu_96_reg[10]\(7) => \j_fu_96_reg_n_5_[7]\,
      \j_fu_96_reg[10]\(6) => \j_fu_96_reg_n_5_[6]\,
      \j_fu_96_reg[10]\(5) => \j_fu_96_reg_n_5_[5]\,
      \j_fu_96_reg[10]\(4) => \j_fu_96_reg_n_5_[4]\,
      \j_fu_96_reg[10]\(3) => \j_fu_96_reg_n_5_[3]\,
      \j_fu_96_reg[10]\(2) => \j_fu_96_reg_n_5_[2]\,
      \j_fu_96_reg[10]\(1) => \j_fu_96_reg_n_5_[1]\,
      \j_fu_96_reg[10]\(0) => \j_fu_96_reg_n_5_[0]\,
      \j_fu_96_reg[9]\(10 downto 0) => j_4_fu_223_p2(10 downto 0),
      p_6_in_2 => p_6_in_2,
      p_9_in => p_9_in,
      push => push,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      sof_reg_150 => sof_reg_150,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n
    );
icmp_ln545_fu_217_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln545_fu_217_p2,
      CO(2) => icmp_ln545_fu_217_p2_carry_n_6,
      CO(1) => icmp_ln545_fu_217_p2_carry_n_7,
      CO(0) => icmp_ln545_fu_217_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30
    );
\icmp_ln545_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \icmp_ln545_reg_353_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(0),
      Q => \j_fu_96_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(10),
      Q => \j_fu_96_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(1),
      Q => \j_fu_96_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(2),
      Q => \j_fu_96_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(3),
      Q => \j_fu_96_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(4),
      Q => \j_fu_96_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(5),
      Q => \j_fu_96_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(6),
      Q => \j_fu_96_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(7),
      Q => \j_fu_96_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(8),
      Q => \j_fu_96_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\j_fu_96_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(9),
      Q => \j_fu_96_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is
  port (
    \icmp_ln664_reg_380_reg[0]_0\ : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER : out STD_LOGIC;
    \icmp_ln664_reg_380_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_444_reg_400_reg[7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \pix_444_1_reg_394_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_444_reg_400_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_rgb_reg_389_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \sof_2_reg_163_reg[0]_0\ : out STD_LOGIC;
    \axi_last_reg_384_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    ack_in_t_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg : in STD_LOGIC;
    sof_reg_106 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \axi_last_reg_384_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln664_reg_380_reg[0]_2\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \data_p2_reg[23]\ : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2_0 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_19ea_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2;

architecture STRUCTURE of bd_19ea_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is
  signal \ap_CS_fsm[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_5\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_148 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5 : STD_LOGIC;
  signal axi_last_fu_229_p2 : STD_LOGIC;
  signal axi_last_fu_229_p2_carry_n_6 : STD_LOGIC;
  signal axi_last_fu_229_p2_carry_n_7 : STD_LOGIC;
  signal axi_last_fu_229_p2_carry_n_8 : STD_LOGIC;
  signal axi_last_reg_384 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tlast\ : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tuser\ : STD_LOGIC;
  signal icmp_ln664_fu_217_p2 : STD_LOGIC;
  signal icmp_ln664_fu_217_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln664_fu_217_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln664_fu_217_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln664_reg_380_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \^icmp_ln664_reg_380_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln664_reg_380_reg[0]_1\ : STD_LOGIC;
  signal j_2_fu_223_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_100 : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[9]\ : STD_LOGIC;
  signal \^pix_444_1_reg_394_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pix_444_reg_400_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pix_rgb_reg_389_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_axi_last_fu_229_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln664_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \data_p2[0]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_p2[23]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair223";
begin
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tlast\;
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tuser\;
  \icmp_ln664_reg_380_reg[0]_0\ <= \^icmp_ln664_reg_380_reg[0]_0\;
  \icmp_ln664_reg_380_reg[0]_1\ <= \^icmp_ln664_reg_380_reg[0]_1\;
  \pix_444_1_reg_394_reg[7]_0\(7 downto 0) <= \^pix_444_1_reg_394_reg[7]_0\(7 downto 0);
  \pix_444_reg_400_reg[7]_1\(7 downto 0) <= \^pix_444_reg_400_reg[7]_1\(7 downto 0);
  \pix_rgb_reg_389_reg[7]_0\(7 downto 0) <= \^pix_rgb_reg_389_reg[7]_0\(7 downto 0);
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFF1F1F1F1F"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => flow_control_loop_pipe_sequential_init_U_n_9,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \^icmp_ln664_reg_380_reg[0]_0\,
      I4 => stream_csc_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[3]_i_2_n_5\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^icmp_ln664_reg_380_reg[0]_0\,
      I1 => stream_csc_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[4]_i_3_n_5\
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFBFBFA0808080"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_9,
      I2 => \ap_CS_fsm[4]_i_3_n_5\,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      I5 => ap_loop_exit_ready_pp0_iter2_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_csc_empty_n,
      I2 => \^icmp_ln664_reg_380_reg[0]_0\,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      I5 => flow_control_loop_pipe_sequential_init_U_n_9,
      O => ap_condition_148
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(0),
      Q => \pix_444_reg_400_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(1),
      Q => \pix_444_reg_400_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(2),
      Q => \pix_444_reg_400_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(3),
      Q => \pix_444_reg_400_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(4),
      Q => \pix_444_reg_400_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(5),
      Q => \pix_444_reg_400_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(6),
      Q => \pix_444_reg_400_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(7),
      Q => \pix_444_reg_400_reg[7]_0\(7),
      R => '0'
    );
axi_last_fu_229_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_fu_229_p2,
      CO(2) => axi_last_fu_229_p2_carry_n_6,
      CO(1) => axi_last_fu_229_p2_carry_n_7,
      CO(0) => axi_last_fu_229_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_fu_229_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\axi_last_reg_384_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_reg_384,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tlast\,
      R => '0'
    );
\axi_last_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_fu_229_p2,
      Q => axi_last_reg_384,
      R => '0'
    );
\data_p1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10FFFFFF"
    )
        port map (
      I0 => \^icmp_ln664_reg_380_reg[0]_0\,
      I1 => stream_csc_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      I5 => flow_control_loop_pipe_sequential_init_U_n_9,
      O => \^icmp_ln664_reg_380_reg[0]_1\
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tuser\,
      I1 => \data_p2_reg[0]\,
      I2 => \^icmp_ln664_reg_380_reg[0]_1\,
      I3 => data_p2,
      O => \sof_2_reg_163_reg[0]_0\
    );
\data_p2[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tlast\,
      I1 => \data_p2_reg[0]_0\,
      I2 => \^icmp_ln664_reg_380_reg[0]_1\,
      I3 => data_p2_0,
      O => \axi_last_reg_384_pp0_iter1_reg_reg[0]_0\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(2),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(2),
      O => \pix_444_reg_400_reg[7]_0\(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(3),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(3),
      O => \pix_444_reg_400_reg[7]_0\(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(4),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(4),
      O => \pix_444_reg_400_reg[7]_0\(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(5),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(5),
      O => \pix_444_reg_400_reg[7]_0\(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(6),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(6),
      O => \pix_444_reg_400_reg[7]_0\(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(7),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(7),
      O => \pix_444_reg_400_reg[7]_0\(15)
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(0),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(0),
      O => \pix_444_reg_400_reg[7]_0\(16)
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(1),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(1),
      O => \pix_444_reg_400_reg[7]_0\(17)
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(2),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(2),
      O => \pix_444_reg_400_reg[7]_0\(18)
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(3),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(3),
      O => \pix_444_reg_400_reg[7]_0\(19)
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(4),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(4),
      O => \pix_444_reg_400_reg[7]_0\(20)
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(5),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(5),
      O => \pix_444_reg_400_reg[7]_0\(21)
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(6),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(6),
      O => \pix_444_reg_400_reg[7]_0\(22)
    );
\data_p2[23]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln664_reg_380_reg[0]_1\,
      O => E(0)
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_reg_400_reg[7]_1\(7),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_rgb_reg_389_reg[7]_0\(7),
      O => \pix_444_reg_400_reg[7]_0\(23)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(0),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(0),
      O => \pix_444_reg_400_reg[7]_0\(8)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pix_444_1_reg_394_reg[7]_0\(1),
      I1 => \data_p2_reg[23]\,
      I2 => \^pix_444_reg_400_reg[7]_1\(1),
      O => \pix_444_reg_400_reg[7]_0\(9)
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_19ea_csc_0_flow_control_loop_pipe_sequential_init_24
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_100,
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm[3]_i_2_n_5\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm[4]_i_3_n_5\,
      \ap_CS_fsm_reg[4]_0\ => \icmp_ln664_reg_380_pp0_iter1_reg_reg_n_5_[0]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_reg_384_reg[0]\(10 downto 0) => \axi_last_reg_384_reg[0]_0\(10 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(0) => icmp_ln664_fu_217_p2,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER => \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tuser\,
      \icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \icmp_ln664_reg_380_reg[0]\ => \^icmp_ln664_reg_380_reg[0]_0\,
      \icmp_ln664_reg_380_reg[0]_0\(10 downto 0) => \icmp_ln664_reg_380_reg[0]_2\(10 downto 0),
      \j_fu_100_reg[10]\(10) => \j_fu_100_reg_n_5_[10]\,
      \j_fu_100_reg[10]\(9) => \j_fu_100_reg_n_5_[9]\,
      \j_fu_100_reg[10]\(8) => \j_fu_100_reg_n_5_[8]\,
      \j_fu_100_reg[10]\(7) => \j_fu_100_reg_n_5_[7]\,
      \j_fu_100_reg[10]\(6) => \j_fu_100_reg_n_5_[6]\,
      \j_fu_100_reg[10]\(5) => \j_fu_100_reg_n_5_[5]\,
      \j_fu_100_reg[10]\(4) => \j_fu_100_reg_n_5_[4]\,
      \j_fu_100_reg[10]\(3) => \j_fu_100_reg_n_5_[3]\,
      \j_fu_100_reg[10]\(2) => \j_fu_100_reg_n_5_[2]\,
      \j_fu_100_reg[10]\(1) => \j_fu_100_reg_n_5_[1]\,
      \j_fu_100_reg[10]\(0) => \j_fu_100_reg_n_5_[0]\,
      \j_fu_100_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      \j_fu_100_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      \j_fu_100_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_fu_100_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \j_fu_100_reg[9]_0\(10 downto 2) => j_2_fu_223_p2(10 downto 2),
      \j_fu_100_reg[9]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \j_fu_100_reg[9]_0\(0) => j_2_fu_223_p2(0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_163_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \sof_2_reg_163_reg[0]_0\ => \^icmp_ln664_reg_380_reg[0]_1\,
      sof_reg_106 => sof_reg_106,
      stream_csc_empty_n => stream_csc_empty_n
    );
icmp_ln664_fu_217_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln664_fu_217_p2,
      CO(2) => icmp_ln664_fu_217_p2_carry_n_6,
      CO(1) => icmp_ln664_fu_217_p2_carry_n_7,
      CO(0) => icmp_ln664_fu_217_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln664_fu_217_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_19
    );
\icmp_ln664_reg_380_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln664_reg_380_reg[0]_0\,
      Q => \icmp_ln664_reg_380_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln664_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln664_fu_217_p2,
      Q => \^icmp_ln664_reg_380_reg[0]_0\,
      R => '0'
    );
\j_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(0),
      Q => \j_fu_100_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(10),
      Q => \j_fu_100_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \j_fu_100_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(2),
      Q => \j_fu_100_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(3),
      Q => \j_fu_100_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(4),
      Q => \j_fu_100_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(5),
      Q => \j_fu_100_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(6),
      Q => \j_fu_100_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(7),
      Q => \j_fu_100_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(8),
      Q => \j_fu_100_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_100_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(9),
      Q => \j_fu_100_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\mOutPtr[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFFFFFFFFFF"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_9,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \^icmp_ln664_reg_380_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => stream_csc_empty_n,
      O => ack_in_t_reg
    );
\pix_444_1_reg_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(8),
      Q => \^pix_444_1_reg_394_reg[7]_0\(0),
      R => '0'
    );
\pix_444_1_reg_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(9),
      Q => \^pix_444_1_reg_394_reg[7]_0\(1),
      R => '0'
    );
\pix_444_1_reg_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(10),
      Q => \^pix_444_1_reg_394_reg[7]_0\(2),
      R => '0'
    );
\pix_444_1_reg_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(11),
      Q => \^pix_444_1_reg_394_reg[7]_0\(3),
      R => '0'
    );
\pix_444_1_reg_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(12),
      Q => \^pix_444_1_reg_394_reg[7]_0\(4),
      R => '0'
    );
\pix_444_1_reg_394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(13),
      Q => \^pix_444_1_reg_394_reg[7]_0\(5),
      R => '0'
    );
\pix_444_1_reg_394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(14),
      Q => \^pix_444_1_reg_394_reg[7]_0\(6),
      R => '0'
    );
\pix_444_1_reg_394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(15),
      Q => \^pix_444_1_reg_394_reg[7]_0\(7),
      R => '0'
    );
\pix_444_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(16),
      Q => \^pix_444_reg_400_reg[7]_1\(0),
      R => '0'
    );
\pix_444_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(17),
      Q => \^pix_444_reg_400_reg[7]_1\(1),
      R => '0'
    );
\pix_444_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(18),
      Q => \^pix_444_reg_400_reg[7]_1\(2),
      R => '0'
    );
\pix_444_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(19),
      Q => \^pix_444_reg_400_reg[7]_1\(3),
      R => '0'
    );
\pix_444_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(20),
      Q => \^pix_444_reg_400_reg[7]_1\(4),
      R => '0'
    );
\pix_444_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(21),
      Q => \^pix_444_reg_400_reg[7]_1\(5),
      R => '0'
    );
\pix_444_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(22),
      Q => \^pix_444_reg_400_reg[7]_1\(6),
      R => '0'
    );
\pix_444_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(23),
      Q => \^pix_444_reg_400_reg[7]_1\(7),
      R => '0'
    );
\pix_rgb_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(0),
      Q => \^pix_rgb_reg_389_reg[7]_0\(0),
      R => '0'
    );
\pix_rgb_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(1),
      Q => \^pix_rgb_reg_389_reg[7]_0\(1),
      R => '0'
    );
\pix_rgb_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(2),
      Q => \^pix_rgb_reg_389_reg[7]_0\(2),
      R => '0'
    );
\pix_rgb_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(3),
      Q => \^pix_rgb_reg_389_reg[7]_0\(3),
      R => '0'
    );
\pix_rgb_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(4),
      Q => \^pix_rgb_reg_389_reg[7]_0\(4),
      R => '0'
    );
\pix_rgb_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(5),
      Q => \^pix_rgb_reg_389_reg[7]_0\(5),
      R => '0'
    );
\pix_rgb_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(6),
      Q => \^pix_rgb_reg_389_reg[7]_0\(6),
      R => '0'
    );
\pix_rgb_reg_389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(7),
      Q => \^pix_rgb_reg_389_reg[7]_0\(7),
      R => '0'
    );
\sof_2_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_664_2_fu_120_m_axis_video_tuser\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w10_d3_S is
  port (
    HwReg_BOffset_channel_empty_n : out STD_LOGIC;
    HwReg_BOffset_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \thr_add3_reg_375_reg[21]\ : in STD_LOGIC;
    \thr_add3_reg_375_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_19ea_csc_0_fifo_w10_d3_S;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w10_d3_S is
  signal \^hwreg_boffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_boffset_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__8_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__12_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__20_n_5\ : STD_LOGIC;
  signal \full_n_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_BOffset_channel_empty_n <= \^hwreg_boffset_channel_empty_n\;
  HwReg_BOffset_channel_full_n <= \^hwreg_boffset_channel_full_n\;
U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_40
     port map (
      HwReg_BOffset_channel_full_n => \^hwreg_boffset_channel_full_n\,
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push,
      \thr_add3_reg_375_reg[21]\ => \thr_add3_reg_375_reg[21]\,
      \thr_add3_reg_375_reg[21]_0\ => \thr_add3_reg_375_reg[21]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[0]_i_2__8_n_5\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FD000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_boffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \addr[0]_i_2__8_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__12_n_5\,
      I2 => \^hwreg_boffset_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__12_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => SR(0)
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => SR(0)
    );
\empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_boffset_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__20_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__20_n_5\,
      Q => \^hwreg_boffset_channel_empty_n\,
      R => SR(0)
    );
\full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_boffset_channel_full_n\,
      O => \full_n_i_1__20_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__20_n_5\,
      Q => \^hwreg_boffset_channel_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_boffset_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_boffset_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_boffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w10_d3_S_1 is
  port (
    HwReg_GOffset_channel_empty_n : out STD_LOGIC;
    HwReg_GOffset_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \thr_add1_reg_370_reg[21]\ : in STD_LOGIC;
    \thr_add1_reg_370_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w10_d3_S_1 : entity is "bd_19ea_csc_0_fifo_w10_d3_S";
end bd_19ea_csc_0_fifo_w10_d3_S_1;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w10_d3_S_1 is
  signal \^hwreg_goffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_goffset_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__7_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__11_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__19_n_5\ : STD_LOGIC;
  signal \full_n_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_GOffset_channel_empty_n <= \^hwreg_goffset_channel_empty_n\;
  HwReg_GOffset_channel_full_n <= \^hwreg_goffset_channel_full_n\;
U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg_38
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push,
      \thr_add1_reg_370_reg[21]\ => \^hwreg_goffset_channel_full_n\,
      \thr_add1_reg_370_reg[21]_0\ => \thr_add1_reg_370_reg[21]\,
      \thr_add1_reg_370_reg[21]_1\ => \thr_add1_reg_370_reg[21]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[0]_i_2__7_n_5\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FD000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_goffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \addr[0]_i_2__7_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__11_n_5\,
      I2 => \^hwreg_goffset_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__11_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
ap_done_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0A0A0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I1 => \^hwreg_goffset_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I3 => HwReg_InVideoFormat_channel_full_n,
      I4 => \thr_add1_reg_370_reg[21]_0\,
      I5 => \thr_add1_reg_370_reg[21]\,
      O => ap_sync_reg_channel_write_HwReg_GOffset_channel_reg
    );
\empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_goffset_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__19_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__19_n_5\,
      Q => \^hwreg_goffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_goffset_channel_full_n\,
      O => \full_n_i_1__19_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__19_n_5\,
      Q => \^hwreg_goffset_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_goffset_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_goffset_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_goffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w10_d3_S_10 is
  port (
    HwReg_ROffset_channel_empty_n : out STD_LOGIC;
    HwReg_ROffset_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \thr_add_reg_365_reg[21]\ : in STD_LOGIC;
    \thr_add_reg_365_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w10_d3_S_10 : entity is "bd_19ea_csc_0_fifo_w10_d3_S";
end bd_19ea_csc_0_fifo_w10_d3_S_10;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w10_d3_S_10 is
  signal \^hwreg_roffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__10_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__18_n_5\ : STD_LOGIC;
  signal \full_n_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_ROffset_channel_empty_n <= \^hwreg_roffset_channel_empty_n\;
  HwReg_ROffset_channel_full_n <= \^hwreg_roffset_channel_full_n\;
U_bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w10_d3_S_ShiftReg
     port map (
      HwReg_ROffset_channel_full_n => \^hwreg_roffset_channel_full_n\,
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push,
      \thr_add_reg_365_reg[21]\ => \thr_add_reg_365_reg[21]\,
      \thr_add_reg_365_reg[21]_0\ => \thr_add_reg_365_reg[21]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[0]_i_2__6_n_5\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FD000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_roffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \addr[0]_i_2__6_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__10_n_5\,
      I2 => \^hwreg_roffset_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__10_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_roffset_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__18_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__18_n_5\,
      Q => \^hwreg_roffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_roffset_channel_full_n\,
      O => \full_n_i_1__18_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__18_n_5\,
      Q => \^hwreg_roffset_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_roffset_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_roffset_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_roffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S is
  port (
    HwReg_height_c5_empty_n : out STD_LOGIC;
    HwReg_height_c5_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end bd_19ea_csc_0_fifo_w11_d2_S;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S is
  signal \^hwreg_height_c5_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c5_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair5";
begin
  HwReg_height_c5_empty_n <= \^hwreg_height_c5_empty_n\;
  HwReg_height_c5_full_n <= \^hwreg_height_c5_full_n\;
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
U_bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_29
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[0][10]_0\ => \^addr_reg[0]_0\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      \SRL_SIG_reg[1][10]_1\(10 downto 0) => \SRL_SIG_reg[1][10]_0\(10 downto 0),
      ap_clk => ap_clk
    );
\addr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => E(0),
      I1 => \^hwreg_height_c5_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__5_n_5\
    );
\addr[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__5_n_5\,
      Q => \^addr_reg[0]_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_height_c5_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_5\,
      Q => \^hwreg_height_c5_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_height_c5_full_n\,
      O => \full_n_i_1__5_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_5\,
      Q => \^hwreg_height_c5_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_height_c5_empty_n\,
      I2 => E(0),
      I3 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => E(0),
      I2 => \^hwreg_height_c5_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => E(0),
      I3 => \^hwreg_height_c5_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1__5_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_11 is
  port (
    HwReg_height_c6_channel_empty_n : out STD_LOGIC;
    HwReg_height_c6_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    HwReg_width_c4_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c5_full_n : in STD_LOGIC;
    HwReg_width_c3_full_n : in STD_LOGIC;
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c6_channel : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    HwReg_width_c3_empty_n : in STD_LOGIC;
    HwReg_height_c5_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_11 : entity is "bd_19ea_csc_0_fifo_w11_d2_S";
end bd_19ea_csc_0_fifo_w11_d2_S_11;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_11 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hwreg_height_c6_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c6_channel_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_9_in_1 : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair186";
begin
  E(0) <= \^e\(0);
  HwReg_height_c6_channel_empty_n <= \^hwreg_height_c6_channel_empty_n\;
  HwReg_height_c6_channel_full_n <= \^hwreg_height_c6_channel_full_n\;
U_bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_28
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => \^e\(0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c5_full_n => HwReg_height_c5_full_n,
      HwReg_width_c3_full_n => HwReg_width_c3_full_n,
      HwReg_width_c4_channel_empty_n => HwReg_width_c4_channel_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][10]_0\ => \^hwreg_height_c6_channel_full_n\,
      \SRL_SIG_reg[0][10]_1\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c6_channel_empty_n\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_height_c6_channel => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      push => push
    );
\addr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B777F77748880888"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_height_c6_channel_empty_n\,
      I2 => Q(1),
      I3 => CO(0),
      I4 => addr15_in,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__2_n_5\
    );
\addr[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__2_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hwreg_height_c6_channel_empty_n\,
      I1 => HwReg_width_c4_channel_empty_n,
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_height_c5_full_n,
      I4 => HwReg_width_c3_full_n,
      O => empty_n_reg_0
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_height_c6_channel_empty_n\,
      I5 => push,
      O => \empty_n_i_1__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_5\,
      Q => \^hwreg_height_c6_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in_1,
      I4 => p_6_in,
      I5 => \^hwreg_height_c6_channel_full_n\,
      O => \full_n_i_1__2_n_5\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      I2 => \^hwreg_height_c6_channel_full_n\,
      I3 => CO(0),
      I4 => Q(1),
      I5 => \^hwreg_height_c6_channel_empty_n\,
      O => p_9_in_1
    );
\full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^e\(0),
      I1 => full_n_reg_0,
      I2 => HwReg_width_c3_empty_n,
      O => p_9_in
    );
\full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^e\(0),
      I1 => full_n_reg_0,
      I2 => HwReg_height_c5_empty_n,
      O => p_9_in_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => \^hwreg_height_c6_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => \^hwreg_height_c6_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_height_c6_channel_empty_n\,
      I3 => Q(1),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_height_c6_channel_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__2_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_12 is
  port (
    HwReg_height_c_empty_n : out STD_LOGIC;
    HwReg_height_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    MultiPixStream2AXIvideo_U0_Height_read : in STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_12 : entity is "bd_19ea_csc_0_fifo_w11_d2_S";
end bd_19ea_csc_0_fifo_w11_d2_S_12;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_12 is
  signal \^hwreg_height_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \full_n_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_height_c_empty_n <= \^hwreg_height_c_empty_n\;
  HwReg_height_c_full_n <= \^hwreg_height_c_full_n\;
U_bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_27
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][10]_0\ => \^hwreg_height_c_full_n\,
      \SRL_SIG_reg[0][10]_1\ => \SRL_SIG_reg[0][10]\,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[0]\ => \addr_reg_n_5_[0]\,
      if_din(10 downto 0) => if_din(10 downto 0),
      push => push
    );
\addr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^hwreg_height_c_full_n\,
      I1 => \SRL_SIG_reg[0][10]\,
      I2 => \^hwreg_height_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_Height_read,
      I4 => addr15_in,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__8_n_5\
    );
\addr[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__8_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => MultiPixStream2AXIvideo_U0_Height_read,
      I4 => \^hwreg_height_c_empty_n\,
      I5 => push,
      O => \empty_n_i_1__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_5\,
      Q => \^hwreg_height_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_height_c_full_n\,
      O => \full_n_i_1__8_n_5\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][10]\,
      I1 => \^hwreg_height_c_full_n\,
      I2 => Q(0),
      I3 => HwReg_width_c_empty_n,
      I4 => \^hwreg_height_c_empty_n\,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => p_9_in
    );
\full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => HwReg_width_c_empty_n,
      I2 => \^hwreg_height_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => \SRL_SIG_reg[0][10]\,
      I5 => \^hwreg_height_c_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_5\,
      Q => \^hwreg_height_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => HwReg_width_c_empty_n,
      I2 => \^hwreg_height_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => push,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \^hwreg_height_c_full_n\,
      I2 => \SRL_SIG_reg[0][10]\,
      I3 => \^hwreg_height_c_empty_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_height_c_empty_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1__8_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__8_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_13 is
  port (
    HwReg_width_c3_empty_n : out STD_LOGIC;
    HwReg_width_c3_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_13 : entity is "bd_19ea_csc_0_fifo_w11_d2_S";
end bd_19ea_csc_0_fifo_w11_d2_S_13;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_13 is
  signal \^hwreg_width_c3_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c3_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair197";
begin
  HwReg_width_c3_empty_n <= \^hwreg_width_c3_empty_n\;
  HwReg_width_c3_full_n <= \^hwreg_width_c3_full_n\;
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
U_bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_26
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[0][10]_0\ => \^addr_reg[0]_0\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      \SRL_SIG_reg[1][10]_1\(10 downto 0) => \SRL_SIG_reg[1][10]_0\(10 downto 0),
      ap_clk => ap_clk
    );
\addr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => E(0),
      I1 => \^hwreg_width_c3_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__4_n_5\
    );
\addr[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__4_n_5\,
      Q => \^addr_reg[0]_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_width_c3_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__4_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_5\,
      Q => \^hwreg_width_c3_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_width_c3_full_n\,
      O => \full_n_i_1__4_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^hwreg_width_c3_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_width_c3_empty_n\,
      I2 => E(0),
      I3 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => E(0),
      I2 => \^hwreg_width_c3_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__4_n_5\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => E(0),
      I3 => \^hwreg_width_c3_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__4_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_14 is
  port (
    HwReg_width_c4_channel_empty_n : out STD_LOGIC;
    HwReg_width_c4_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c4_channel_reg : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_14 : entity is "bd_19ea_csc_0_fifo_w11_d2_S";
end bd_19ea_csc_0_fifo_w11_d2_S_14;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_14 is
  signal \^hwreg_width_c4_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c4_channel_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_width_c4_channel_empty_n <= \^hwreg_width_c4_channel_empty_n\;
  HwReg_width_c4_channel_full_n <= \^hwreg_width_c4_channel_full_n\;
U_bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg_25
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][10]_0\ => \^hwreg_width_c4_channel_full_n\,
      \SRL_SIG_reg[0][10]_1\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][10]_2\ => \SRL_SIG_reg[0][10]_0\,
      \SRL_SIG_reg[0][10]_3\ => \SRL_SIG_reg[0][10]_1\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk,
      push => push
    );
\addr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B777F77748880888"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_width_c4_channel_empty_n\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => addr15_in,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__1_n_5\
    );
\addr[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__1_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
ap_done_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0A0A0"
    )
        port map (
      I0 => \SRL_SIG_reg[0][10]\,
      I1 => \^hwreg_width_c4_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I3 => HwReg_BOffset_channel_full_n,
      I4 => \SRL_SIG_reg[0][10]_1\,
      I5 => \SRL_SIG_reg[0][10]_0\,
      O => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_width_c4_channel_empty_n\,
      I5 => push,
      O => \empty_n_i_1__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_5\,
      Q => \^hwreg_width_c4_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_width_c4_channel_full_n\,
      O => \full_n_i_1__1_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_done,
      I1 => \SRL_SIG_reg[0][10]\,
      I2 => \^hwreg_width_c4_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_width_c4_channel_empty_n\,
      O => p_9_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^hwreg_width_c4_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => \^hwreg_width_c4_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_width_c4_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_width_c4_channel_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w11_d2_S_15 is
  port (
    HwReg_width_c_empty_n : out STD_LOGIC;
    HwReg_width_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    MultiPixStream2AXIvideo_U0_Height_read : in STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w11_d2_S_15 : entity is "bd_19ea_csc_0_fifo_w11_d2_S";
end bd_19ea_csc_0_fifo_w11_d2_S_15;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w11_d2_S_15 is
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \full_n_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_width_c_empty_n <= \^hwreg_width_c_empty_n\;
  HwReg_width_c_full_n <= \^hwreg_width_c_full_n\;
U_bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w11_d2_S_ShiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][10]_0\ => \^hwreg_width_c_full_n\,
      \SRL_SIG_reg[0][10]_1\ => \SRL_SIG_reg[0][10]\,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[0]\ => \addr_reg_n_5_[0]\,
      if_din(10 downto 0) => if_din(10 downto 0),
      push => push
    );
\addr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^hwreg_width_c_full_n\,
      I1 => \SRL_SIG_reg[0][10]\,
      I2 => \^hwreg_width_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_Height_read,
      I4 => addr15_in,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__7_n_5\
    );
\addr[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__7_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => MultiPixStream2AXIvideo_U0_Height_read,
      I4 => \^hwreg_width_c_empty_n\,
      I5 => push,
      O => \empty_n_i_1__7_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_5\,
      Q => \^hwreg_width_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_width_c_full_n\,
      O => \full_n_i_1__7_n_5\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][10]\,
      I1 => \^hwreg_width_c_full_n\,
      I2 => Q(0),
      I3 => \^hwreg_width_c_empty_n\,
      I4 => HwReg_height_c_empty_n,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => p_9_in
    );
\full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \^hwreg_width_c_empty_n\,
      I2 => HwReg_height_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => \SRL_SIG_reg[0][10]\,
      I5 => \^hwreg_width_c_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_5\,
      Q => \^hwreg_width_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^hwreg_width_c_empty_n\,
      I2 => HwReg_height_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => push,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \^hwreg_width_c_full_n\,
      I2 => \SRL_SIG_reg[0][10]\,
      I3 => \^hwreg_width_c_empty_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_width_c_empty_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1__7_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__7_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S is
  port (
    HwReg_K11_channel_empty_n : out STD_LOGIC;
    HwReg_K11_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mul_ln192_2_reg_776_reg : in STD_LOGIC;
    mul_ln192_2_reg_776_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_19ea_csc_0_fifo_w16_d3_S;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S is
  signal \^hwreg_k11_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k11_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__1_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \full_n_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K11_channel_empty_n <= \^hwreg_k11_channel_empty_n\;
  HwReg_K11_channel_full_n <= \^hwreg_k11_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_37
     port map (
      HwReg_K11_channel_full_n => \^hwreg_k11_channel_full_n\,
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mul_ln192_2_reg_776_reg => mul_ln192_2_reg_776_reg,
      mul_ln192_2_reg_776_reg_0 => mul_ln192_2_reg_776_reg_0,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^hwreg_k11_channel_empty_n\,
      I4 => \addr[1]_i_2__1_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__1_n_5\,
      I2 => \^hwreg_k11_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__1_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k11_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_5\,
      Q => \^hwreg_k11_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k11_channel_full_n\,
      O => \full_n_i_1__9_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_5\,
      Q => \^hwreg_k11_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_k11_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k11_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k11_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_2 is
  port (
    HwReg_K12_channel_empty_n : out STD_LOGIC;
    HwReg_K12_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_2 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_2;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_2 is
  signal \^hwreg_k12_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k12_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__2_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \full_n_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K12_channel_empty_n <= \^hwreg_k12_channel_empty_n\;
  HwReg_K12_channel_full_n <= \^hwreg_k12_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_36
     port map (
      HwReg_K12_channel_full_n => \^hwreg_k12_channel_full_n\,
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      p_reg_reg => p_reg_reg,
      p_reg_reg_0 => p_reg_reg_0,
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^hwreg_k12_channel_empty_n\,
      I4 => \addr[1]_i_2__2_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__2_n_5\,
      I2 => \^hwreg_k12_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__2_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k12_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__10_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_5\,
      Q => \^hwreg_k12_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k12_channel_full_n\,
      O => \full_n_i_1__10_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_5\,
      Q => \^hwreg_k12_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_k12_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k12_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k12_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_3 is
  port (
    HwReg_K13_channel_empty_n : out STD_LOGIC;
    HwReg_K13_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mul_ln192_1_reg_770_reg : in STD_LOGIC;
    mul_ln192_1_reg_770_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_6 : in STD_LOGIC;
    ap_done_reg_i_6_0 : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_3 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_3;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_3 is
  signal \^hwreg_k13_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k13_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__3_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_5\ : STD_LOGIC;
  signal \full_n_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K13_channel_empty_n <= \^hwreg_k13_channel_empty_n\;
  HwReg_K13_channel_full_n <= \^hwreg_k13_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_35
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mul_ln192_1_reg_770_reg => \^hwreg_k13_channel_full_n\,
      mul_ln192_1_reg_770_reg_0 => mul_ln192_1_reg_770_reg,
      mul_ln192_1_reg_770_reg_1 => mul_ln192_1_reg_770_reg_0,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^hwreg_k13_channel_empty_n\,
      I4 => \addr[1]_i_2__3_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__3_n_5\,
      I2 => \^hwreg_k13_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__3_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
ap_done_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0A0A0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I1 => \^hwreg_k13_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => HwReg_K21_channel_full_n,
      I4 => ap_done_reg_i_6,
      I5 => ap_done_reg_i_6_0,
      O => ap_sync_reg_channel_write_HwReg_K13_channel_reg
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k13_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__11_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_5\,
      Q => \^hwreg_k13_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k13_channel_full_n\,
      O => \full_n_i_1__11_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_5\,
      Q => \^hwreg_k13_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_k13_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k13_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k13_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_4 is
  port (
    HwReg_K21_channel_empty_n : out STD_LOGIC;
    HwReg_K21_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mul_ln194_2_reg_788_reg : in STD_LOGIC;
    mul_ln194_2_reg_788_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_2 : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_4 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_4;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_4 is
  signal \^hwreg_k21_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k21_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__4_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_5\ : STD_LOGIC;
  signal \full_n_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K21_channel_empty_n <= \^hwreg_k21_channel_empty_n\;
  HwReg_K21_channel_full_n <= \^hwreg_k21_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_34
     port map (
      HwReg_K21_channel_full_n => \^hwreg_k21_channel_full_n\,
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mul_ln194_2_reg_788_reg => mul_ln194_2_reg_788_reg,
      mul_ln194_2_reg_788_reg_0 => mul_ln194_2_reg_788_reg_0,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^hwreg_k21_channel_empty_n\,
      I4 => \addr[1]_i_2__4_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__4_n_5\,
      I2 => \^hwreg_k21_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__4_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k21_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__12_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_5\,
      Q => \^hwreg_k21_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k21_channel_full_n\,
      O => \full_n_i_1__12_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_5\,
      Q => \^hwreg_k21_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^hwreg_k21_channel_empty_n\,
      I1 => HwReg_K13_channel_empty_n,
      I2 => HwReg_K12_channel_empty_n,
      I3 => HwReg_K11_channel_empty_n,
      I4 => int_ap_idle_i_2,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_k21_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k21_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k21_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_5 is
  port (
    HwReg_K22_channel_empty_n : out STD_LOGIC;
    HwReg_K22_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    HwReg_K23_channel_empty_n : in STD_LOGIC;
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_5 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_5;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_5 is
  signal \^hwreg_k22_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k22_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__5_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_5\ : STD_LOGIC;
  signal \full_n_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K22_channel_empty_n <= \^hwreg_k22_channel_empty_n\;
  HwReg_K22_channel_full_n <= \^hwreg_k22_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_33
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      p_reg_reg => \^hwreg_k22_channel_full_n\,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^hwreg_k22_channel_empty_n\,
      I4 => \addr[1]_i_2__5_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__5_n_5\,
      I2 => \^hwreg_k22_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__5_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0A0A0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I1 => \^hwreg_k22_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I3 => HwReg_K23_channel_full_n,
      I4 => ap_done_reg_i_2,
      I5 => ap_done_reg_i_2_0,
      O => ap_sync_reg_channel_write_HwReg_K22_channel_reg
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k22_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__13_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_5\,
      Q => \^hwreg_k22_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k22_channel_full_n\,
      O => \full_n_i_1__13_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_5\,
      Q => \^hwreg_k22_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hwreg_k22_channel_empty_n\,
      I1 => HwReg_K23_channel_empty_n,
      I2 => HwReg_K31_channel_empty_n,
      I3 => HwReg_K32_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_k22_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k22_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k22_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_6 is
  port (
    HwReg_K23_channel_empty_n : out STD_LOGIC;
    HwReg_K23_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mul_ln194_1_reg_782_reg : in STD_LOGIC;
    mul_ln194_1_reg_782_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_6 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_6;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_6 is
  signal \^hwreg_k23_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k23_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__6_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__14_n_5\ : STD_LOGIC;
  signal \full_n_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K23_channel_empty_n <= \^hwreg_k23_channel_empty_n\;
  HwReg_K23_channel_full_n <= \^hwreg_k23_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_32
     port map (
      HwReg_K23_channel_full_n => \^hwreg_k23_channel_full_n\,
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mul_ln194_1_reg_782_reg => mul_ln194_1_reg_782_reg,
      mul_ln194_1_reg_782_reg_0 => mul_ln194_1_reg_782_reg_0,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\add_ln134_reg_380[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_k23_channel_empty_n\,
      I1 => HwReg_K22_channel_empty_n,
      I2 => HwReg_K21_channel_empty_n,
      I3 => HwReg_K13_channel_empty_n,
      I4 => HwReg_K11_channel_empty_n,
      I5 => HwReg_K12_channel_empty_n,
      O => empty_n_reg_0
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^hwreg_k23_channel_empty_n\,
      I4 => \addr[1]_i_2__6_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__6_n_5\,
      I2 => \^hwreg_k23_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__6_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k23_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__14_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_5\,
      Q => \^hwreg_k23_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k23_channel_full_n\,
      O => \full_n_i_1__14_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_5\,
      Q => \^hwreg_k23_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_k23_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k23_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k23_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_7 is
  port (
    HwReg_K31_channel_empty_n : out STD_LOGIC;
    HwReg_K31_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    v_csc_core_U0_ap_start : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mul_ln196_2_reg_800_reg : in STD_LOGIC;
    mul_ln196_2_reg_800_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_height_c6_channel_empty_n : in STD_LOGIC;
    HwReg_width_c4_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_ClampMin_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    \y_fu_92_reg[11]\ : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_channel_empty_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_7 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_7;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_7 is
  signal \^hwreg_k31_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k31_channel_full_n\ : STD_LOGIC;
  signal \add_ln134_reg_380[11]_i_5_n_5\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__7_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_5\ : STD_LOGIC;
  signal \full_n_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^v_csc_core_u0_ap_start\ : STD_LOGIC;
begin
  HwReg_K31_channel_empty_n <= \^hwreg_k31_channel_empty_n\;
  HwReg_K31_channel_full_n <= \^hwreg_k31_channel_full_n\;
  v_csc_core_U0_ap_start <= \^v_csc_core_u0_ap_start\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_31
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mul_ln196_2_reg_800_reg => \^hwreg_k31_channel_full_n\,
      mul_ln196_2_reg_800_reg_0 => mul_ln196_2_reg_800_reg,
      mul_ln196_2_reg_800_reg_1 => mul_ln196_2_reg_800_reg_0,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\add_ln134_reg_380[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \add_ln134_reg_380[11]_i_5_n_5\,
      I1 => HwReg_ClampMin_channel_empty_n,
      I2 => HwReg_ClipMax_channel_empty_n,
      I3 => HwReg_GOffset_channel_empty_n,
      I4 => HwReg_BOffset_channel_empty_n,
      I5 => \y_fu_92_reg[11]\,
      O => \^v_csc_core_u0_ap_start\
    );
\add_ln134_reg_380[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^hwreg_k31_channel_empty_n\,
      I1 => HwReg_K32_channel_empty_n,
      I2 => HwReg_K33_channel_empty_n,
      I3 => HwReg_ROffset_channel_empty_n,
      O => \add_ln134_reg_380[11]_i_5_n_5\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(1),
      I3 => \^hwreg_k31_channel_empty_n\,
      I4 => \addr[1]_i_2__7_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__7_n_5\,
      I2 => \^hwreg_k31_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__7_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0A0A0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I1 => \^hwreg_k31_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => HwReg_K32_channel_full_n,
      I4 => ap_done_reg_i_2,
      I5 => ap_done_reg_i_2_0,
      O => ap_sync_reg_channel_write_HwReg_K31_channel_reg
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k31_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__15_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_5\,
      Q => \^hwreg_k31_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k31_channel_full_n\,
      O => \full_n_i_1__15_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_5\,
      Q => \^hwreg_k31_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFFFFFFFF"
    )
        port map (
      I0 => \^v_csc_core_u0_ap_start\,
      I1 => Q(0),
      I2 => HwReg_height_c6_channel_empty_n,
      I3 => HwReg_width_c4_channel_empty_n,
      I4 => HwReg_InVideoFormat_channel_empty_n,
      I5 => int_ap_idle_reg(0),
      O => \ap_CS_fsm_reg[0]\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => CO(0),
      I2 => \^hwreg_k31_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k31_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(1),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k31_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_8 is
  port (
    HwReg_K32_channel_empty_n : out STD_LOGIC;
    HwReg_K32_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_8 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_8;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_8 is
  signal \^hwreg_k32_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k32_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__8_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__16_n_5\ : STD_LOGIC;
  signal \full_n_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K32_channel_empty_n <= \^hwreg_k32_channel_empty_n\;
  HwReg_K32_channel_full_n <= \^hwreg_k32_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg_30
     port map (
      HwReg_K32_channel_full_n => \^hwreg_k32_channel_full_n\,
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      p_reg_reg => p_reg_reg,
      p_reg_reg_0 => p_reg_reg_0,
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^hwreg_k32_channel_empty_n\,
      I4 => \addr[1]_i_2__8_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__8_n_5\,
      I2 => \^hwreg_k32_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__8_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k32_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__16_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_5\,
      Q => \^hwreg_k32_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k32_channel_full_n\,
      O => \full_n_i_1__16_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_5\,
      Q => \^hwreg_k32_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^hwreg_k32_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k32_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k32_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w16_d3_S_9 is
  port (
    HwReg_K33_channel_empty_n : out STD_LOGIC;
    HwReg_K33_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel_reg : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mul_ln196_1_reg_794_reg : in STD_LOGIC;
    mul_ln196_1_reg_794_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_3 : in STD_LOGIC;
    ap_done_reg_i_3_0 : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry_split_proc_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    HwReg_height_c6_channel_empty_n : in STD_LOGIC;
    HwReg_width_c4_channel_empty_n : in STD_LOGIC;
    HwReg_ClampMin_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    HwReg_ROffset_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w16_d3_S_9 : entity is "bd_19ea_csc_0_fifo_w16_d3_S";
end bd_19ea_csc_0_fifo_w16_d3_S_9;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w16_d3_S_9 is
  signal \^hwreg_k33_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k33_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__9_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__17_n_5\ : STD_LOGIC;
  signal \full_n_i_1__17_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_5 : STD_LOGIC;
  signal int_ap_idle_i_4_n_5 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_K33_channel_empty_n <= \^hwreg_k33_channel_empty_n\;
  HwReg_K33_channel_full_n <= \^hwreg_k33_channel_full_n\;
U_bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w16_d3_S_ShiftReg
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mul_ln196_1_reg_794_reg => \^hwreg_k33_channel_full_n\,
      mul_ln196_1_reg_794_reg_0 => mul_ln196_1_reg_794_reg,
      mul_ln196_1_reg_794_reg_1 => mul_ln196_1_reg_794_reg_0,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => push,
      I1 => CO(0),
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \^hwreg_k33_channel_empty_n\,
      I4 => \addr[1]_i_2__9_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__9_n_5\,
      I2 => \^hwreg_k33_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__9_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
ap_done_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0A0A0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I1 => \^hwreg_k33_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I3 => HwReg_OutVideoFormat_channel_full_n,
      I4 => ap_done_reg_i_3,
      I5 => ap_done_reg_i_3_0,
      O => ap_sync_reg_channel_write_HwReg_K33_channel_reg
    );
\empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_k33_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__17_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__17_n_5\,
      Q => \^hwreg_k33_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_k33_channel_full_n\,
      O => \full_n_i_1__17_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__17_n_5\,
      Q => \^hwreg_k33_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => int_ap_idle_i_2_n_5,
      I1 => HwReg_InVideoFormat_channel_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => Q(0),
      I4 => Block_entry_split_proc_U0_ap_start,
      I5 => int_ap_idle_reg,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => int_ap_idle_i_4_n_5,
      I1 => HwReg_height_c6_channel_empty_n,
      I2 => HwReg_width_c4_channel_empty_n,
      I3 => HwReg_ClampMin_channel_empty_n,
      I4 => HwReg_ClipMax_channel_empty_n,
      I5 => int_ap_idle_reg_0,
      O => int_ap_idle_i_2_n_5
    );
int_ap_idle_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hwreg_k33_channel_empty_n\,
      I1 => HwReg_ROffset_channel_empty_n,
      I2 => HwReg_GOffset_channel_empty_n,
      I3 => HwReg_BOffset_channel_empty_n,
      O => int_ap_idle_i_4_n_5
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => CO(0),
      I2 => \^hwreg_k33_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k33_channel_empty_n\,
      I3 => CO(0),
      I4 => \mOutPtr_reg[0]_0\(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_k33_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w24_d16_S is
  port (
    stream_csc_empty_n : out STD_LOGIC;
    stream_csc_full_n : out STD_LOGIC;
    \icmp_ln664_reg_380_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mOutPtr_reg[2]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\ : in STD_LOGIC;
    \addr_reg[3]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_19ea_csc_0_fifo_w24_d16_S;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w24_d16_S is
  signal \addr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \addr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \addr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \addr[3]_i_2__0_n_5\ : STD_LOGIC;
  signal addr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal full_n1 : STD_LOGIC;
  signal \full_n_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[2]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[4]\ : STD_LOGIC;
  signal \^stream_csc_empty_n\ : STD_LOGIC;
  signal \^stream_csc_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair243";
begin
  \mOutPtr_reg[2]_0\ <= \^moutptr_reg[2]_0\;
  stream_csc_empty_n <= \^stream_csc_empty_n\;
  stream_csc_full_n <= \^stream_csc_full_n\;
U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg_21
     port map (
      addr_reg(3 downto 0) => addr_reg(3 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\ => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\ => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\,
      \icmp_ln664_reg_380_reg[0]\(7 downto 0) => \icmp_ln664_reg_380_reg[0]\(7 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      push => push
    );
\addr[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => addr_reg(0),
      I1 => ap_rst_n,
      I2 => \addr_reg[3]_0\,
      O => \addr[0]_i_1__6_n_5\
    );
\addr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA000095AA0000"
    )
        port map (
      I0 => addr_reg(1),
      I1 => p_9_in,
      I2 => \^stream_csc_empty_n\,
      I3 => \addr_reg[3]_0\,
      I4 => ap_rst_n,
      I5 => addr_reg(0),
      O => \addr[1]_i_1__1_n_5\
    );
\addr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080B040"
    )
        port map (
      I0 => \addr[3]_i_2__0_n_5\,
      I1 => \addr_reg[3]_0\,
      I2 => ap_rst_n,
      I3 => addr_reg(2),
      I4 => addr_reg(1),
      O => \addr[2]_i_1__0_n_5\
    );
\addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF000081000000"
    )
        port map (
      I0 => addr_reg(2),
      I1 => \addr[3]_i_2__0_n_5\,
      I2 => addr_reg(1),
      I3 => \addr_reg[3]_0\,
      I4 => ap_rst_n,
      I5 => addr_reg(3),
      O => \addr[3]_i_1__0_n_5\
    );
\addr[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80EA"
    )
        port map (
      I0 => addr_reg(0),
      I1 => \^stream_csc_empty_n\,
      I2 => p_9_in,
      I3 => addr_reg(1),
      O => \addr[3]_i_2__0_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__6_n_5\,
      Q => addr_reg(0),
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1__1_n_5\,
      Q => addr_reg(1),
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1__0_n_5\,
      Q => addr_reg(2),
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[3]_i_1__0_n_5\,
      Q => addr_reg(3),
      R => '0'
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\,
      I1 => p_6_in,
      I2 => p_9_in,
      I3 => \^stream_csc_empty_n\,
      O => \empty_n_i_1__6_n_5\
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[4]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \mOutPtr_reg_n_5_[3]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \^moutptr_reg[2]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_5\,
      Q => \^stream_csc_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => full_n1,
      I1 => p_6_in,
      I2 => \^stream_csc_full_n\,
      O => \full_n_i_1__6_n_5\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[4]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[3]\,
      I3 => \mOutPtr_reg_n_5_[2]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => p_9_in,
      O => full_n1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_5\,
      Q => \^stream_csc_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[2]_i_1__6_n_5\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[3]\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[4]\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[2]\,
      I5 => \mOutPtr_reg_n_5_[3]\,
      O => \mOutPtr[4]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__6_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_5\,
      Q => \mOutPtr_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__0_n_5\,
      Q => \mOutPtr_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w24_d16_S_16 is
  port (
    stream_in_empty_n : out STD_LOGIC;
    stream_in_full_n : out STD_LOGIC;
    \mOutPtr_reg[2]_0\ : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \addr_reg[2]_0\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \addr_reg[2]_1\ : in STD_LOGIC;
    \addr_reg[2]_2\ : in STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_stream_in_write : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w24_d16_S_16 : entity is "bd_19ea_csc_0_fifo_w24_d16_S";
end bd_19ea_csc_0_fifo_w24_d16_S_16;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w24_d16_S_16 is
  signal \addr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \addr[2]_i_1_n_5\ : STD_LOGIC;
  signal \addr[3]_i_1_n_5\ : STD_LOGIC;
  signal \addr[3]_i_2_n_5\ : STD_LOGIC;
  signal \addr[3]_i_3_n_5\ : STD_LOGIC;
  signal addr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[2]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[4]\ : STD_LOGIC;
  signal \^stream_in_empty_n\ : STD_LOGIC;
  signal \^stream_in_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[1]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair245";
begin
  \mOutPtr_reg[2]_0\ <= \^moutptr_reg[2]_0\;
  stream_in_empty_n <= \^stream_in_empty_n\;
  stream_in_full_n <= \^stream_in_full_n\;
U_bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w24_d16_S_ShiftReg
     port map (
      addr_reg(3 downto 0) => addr_reg(3 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      push => push
    );
\addr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444488848884888"
    )
        port map (
      I0 => addr_reg(0),
      I1 => ap_rst_n,
      I2 => p_9_in,
      I3 => \^stream_in_empty_n\,
      I4 => \^moutptr_reg[2]_0\,
      I5 => p_6_in,
      O => \addr[0]_i_1__3_n_5\
    );
\addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999900006AAA0000"
    )
        port map (
      I0 => addr_reg(1),
      I1 => \addr_reg[2]_0\,
      I2 => p_6_in,
      I3 => \^moutptr_reg[2]_0\,
      I4 => ap_rst_n,
      I5 => addr_reg(0),
      O => \addr[1]_i_1__0_n_5\
    );
\addr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[4]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \mOutPtr_reg_n_5_[3]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      O => \^moutptr_reg[2]_0\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF000024000000"
    )
        port map (
      I0 => addr_reg(0),
      I1 => \addr_reg[2]_0\,
      I2 => addr_reg(1),
      I3 => \addr[3]_i_3_n_5\,
      I4 => ap_rst_n,
      I5 => addr_reg(2),
      O => \addr[2]_i_1_n_5\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF000081000000"
    )
        port map (
      I0 => addr_reg(2),
      I1 => \addr[3]_i_2_n_5\,
      I2 => addr_reg(1),
      I3 => \addr[3]_i_3_n_5\,
      I4 => ap_rst_n,
      I5 => addr_reg(3),
      O => \addr[3]_i_1_n_5\
    );
\addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => addr_reg(0),
      I1 => \^stream_in_empty_n\,
      I2 => \addr_reg[2]_1\,
      I3 => AXIvideo2MultiPixStream_U0_stream_in_write,
      I4 => \^stream_in_full_n\,
      I5 => addr_reg(1),
      O => \addr[3]_i_2_n_5\
    );
\addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AC00A0A0A0A0A"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\,
      I1 => \^stream_in_empty_n\,
      I2 => \addr_reg[2]_1\,
      I3 => \addr_reg[2]_2\,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => \^stream_in_full_n\,
      O => \addr[3]_i_3_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__3_n_5\,
      Q => addr_reg(0),
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1__0_n_5\,
      Q => addr_reg(1),
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_5\,
      Q => addr_reg(2),
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[3]_i_1_n_5\,
      Q => addr_reg(3),
      R => '0'
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => \^stream_in_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[3]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[4]\,
      O => \mOutPtr_reg[1]_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_reg_0,
      Q => \^stream_in_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[2]_i_1__3_n_5\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[3]\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[3]_i_1_n_5\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[4]\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[2]\,
      I5 => \mOutPtr_reg_n_5_[3]\,
      O => \mOutPtr[4]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__3_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[3]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_5\,
      Q => \mOutPtr_reg_n_5_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d2_S is
  port (
    HwReg_InVideoFormat_channel_empty_n : out STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cond_reg_342_reg[0]\ : in STD_LOGIC;
    \cond_reg_342_reg[0]_0\ : in STD_LOGIC;
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_19ea_csc_0_fifo_w8_d2_S;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d2_S is
  signal \^hwreg_invideoformat_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_invideoformat_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_InVideoFormat_channel_empty_n <= \^hwreg_invideoformat_channel_empty_n\;
  HwReg_InVideoFormat_channel_full_n <= \^hwreg_invideoformat_channel_full_n\;
U_bd_19ea_csc_0_fifo_w8_d2_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w8_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][7]_0\ => \^hwreg_invideoformat_channel_full_n\,
      \SRL_SIG_reg[0][7]_1\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_2\ => \SRL_SIG_reg[0][7]_0\,
      addr(0) => addr(0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      \cond_reg_342_reg[0]\ => \cond_reg_342_reg[0]\,
      \cond_reg_342_reg[0]_0\ => \cond_reg_342_reg[0]_0\,
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B777F77748880888"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_invideoformat_channel_empty_n\,
      I2 => Q(1),
      I3 => CO(0),
      I4 => addr15_in,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_invideoformat_channel_empty_n\,
      I5 => push,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^hwreg_invideoformat_channel_empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_invideoformat_channel_full_n\,
      O => full_n_i_1_n_5
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I2 => \^hwreg_invideoformat_channel_full_n\,
      I3 => CO(0),
      I4 => Q(1),
      I5 => \^hwreg_invideoformat_channel_empty_n\,
      O => p_9_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => \^hwreg_invideoformat_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => \^hwreg_invideoformat_channel_empty_n\,
      I3 => push,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_invideoformat_channel_empty_n\,
      I3 => Q(1),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_invideoformat_channel_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d3_S is
  port (
    HwReg_ClampMin_channel_empty_n : out STD_LOGIC;
    HwReg_ClampMin_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \p_read12_cast_cast_reg_668_reg[7]\ : in STD_LOGIC;
    \p_read12_cast_cast_reg_668_reg[7]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_19ea_csc_0_fifo_w8_d3_S;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d3_S is
  signal \^hwreg_clampmin_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__9_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__13_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__21_n_5\ : STD_LOGIC;
  signal \full_n_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_ClampMin_channel_empty_n <= \^hwreg_clampmin_channel_empty_n\;
  HwReg_ClampMin_channel_full_n <= \^hwreg_clampmin_channel_full_n\;
U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg_39
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_read12_cast_cast_reg_668_reg[7]\ => \^hwreg_clampmin_channel_full_n\,
      \p_read12_cast_cast_reg_668_reg[7]_0\ => \p_read12_cast_cast_reg_668_reg[7]\,
      \p_read12_cast_cast_reg_668_reg[7]_1\ => \p_read12_cast_cast_reg_668_reg[7]_0\,
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[0]_i_2__9_n_5\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FD000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_clampmin_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \addr[0]_i_2__9_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__13_n_5\,
      I2 => \^hwreg_clampmin_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__13_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_clampmin_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__21_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__21_n_5\,
      Q => \^hwreg_clampmin_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_clampmin_channel_full_n\,
      O => \full_n_i_1__21_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__21_n_5\,
      Q => \^hwreg_clampmin_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clampmin_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I3 => Block_entry_split_proc_U0_ap_done,
      I4 => \^hwreg_clampmin_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_clampmin_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_clampmin_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d3_S_0 is
  port (
    HwReg_ClipMax_channel_empty_n : out STD_LOGIC;
    HwReg_ClipMax_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \p_read13_cast_cast_reg_661_reg[7]\ : in STD_LOGIC;
    \p_read13_cast_cast_reg_661_reg[7]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_fifo_w8_d3_S_0 : entity is "bd_19ea_csc_0_fifo_w8_d3_S";
end bd_19ea_csc_0_fifo_w8_d3_S_0;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d3_S_0 is
  signal \^hwreg_clipmax_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clipmax_channel_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__10_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2__14_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__22_n_5\ : STD_LOGIC;
  signal \full_n_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  HwReg_ClipMax_channel_empty_n <= \^hwreg_clipmax_channel_empty_n\;
  HwReg_ClipMax_channel_full_n <= \^hwreg_clipmax_channel_full_n\;
U_bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w8_d3_S_ShiftReg
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_read13_cast_cast_reg_661_reg[7]\ => \^hwreg_clipmax_channel_full_n\,
      \p_read13_cast_cast_reg_661_reg[7]_0\ => \p_read13_cast_cast_reg_661_reg[7]\,
      \p_read13_cast_cast_reg_661_reg[7]_1\ => \p_read13_cast_cast_reg_661_reg[7]_0\,
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[0]_i_2__10_n_5\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FD000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_clipmax_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \addr[0]_i_2__10_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBFFF00A04000"
    )
        port map (
      I0 => addr(0),
      I1 => \addr[1]_i_2__14_n_5\,
      I2 => \^hwreg_clipmax_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => push,
      I5 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      O => \addr[1]_i_2__14_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFF00FFFFFF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => \^hwreg_clipmax_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \empty_n_i_1__22_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__22_n_5\,
      Q => \^hwreg_clipmax_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => p_9_in,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => \^hwreg_clipmax_channel_full_n\,
      O => \full_n_i_1__22_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__22_n_5\,
      Q => \^hwreg_clipmax_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clipmax_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I3 => Block_entry_split_proc_U0_ap_done,
      I4 => \^hwreg_clipmax_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_clipmax_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => \^hwreg_clipmax_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_fifo_w8_d4_S is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    \mOutPtr[2]_i_2__1\ : in STD_LOGIC;
    \mOutPtr[2]_i_2__1_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC
  );
end bd_19ea_csc_0_fifo_w8_d4_S;

architecture STRUCTURE of bd_19ea_csc_0_fifo_w8_d4_S is
  signal \^hwreg_outvideoformat_channel_full_n\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair180";
begin
  HwReg_OutVideoFormat_channel_full_n <= \^hwreg_outvideoformat_channel_full_n\;
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
U_bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg: entity work.bd_19ea_csc_0_fifo_w8_d4_S_ShiftReg
     port map (
      addr(1 downto 0) => addr(1 downto 0),
      \addr_reg[0]\ => \addr_reg[0]_0\,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      \mOutPtr[2]_i_2__1\ => \^hwreg_outvideoformat_channel_full_n\,
      \mOutPtr[2]_i_2__1_0\ => \mOutPtr[2]_i_2__1\,
      \mOutPtr[2]_i_2__1_1\ => \mOutPtr[2]_i_2__1_0\,
      sel => push
    );
\addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[1]_i_2_n_5\,
      I1 => addr(0),
      O => \addr[0]_i_1__0_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => p_9_in,
      I2 => addr(0),
      I3 => \addr[1]_i_2_n_5\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F88888888"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \mOutPtr_reg_n_5_[2]\,
      I4 => \mOutPtr_reg_n_5_[1]\,
      I5 => p_6_in,
      O => \addr[1]_i_2_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__0_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \mOutPtr_reg_n_5_[1]\,
      I4 => p_6_in,
      I5 => \^multipixstream2axivideo_u0_ap_start\,
      O => \empty_n_i_1__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_outvideoformat_channel_full_n\,
      O => \full_n_i_1__0_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => \^hwreg_outvideoformat_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_done,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => Block_entry_split_proc_U0_ap_done,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I4 => \^hwreg_outvideoformat_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln192_1_reg_770_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mul_ln192_1_reg_770_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln192_1_reg_770_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Rres_reg_816_reg[13]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1;

architecture STRUCTURE of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1 is
begin
bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_U: entity work.bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_20
     port map (
      D(19 downto 0) => D(19 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      K12_read(15 downto 0) => K12_read(15 downto 0),
      P(23 downto 0) => P(23 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      \Rres_reg_816_reg[13]\(23 downto 0) => \Rres_reg_816_reg[13]\(23 downto 0),
      S(0) => S(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      mul_ln192_1_reg_770_reg(0) => mul_ln192_1_reg_770_reg(0),
      mul_ln192_1_reg_770_reg_0(2 downto 0) => mul_ln192_1_reg_770_reg_0(2 downto 0),
      mul_ln192_1_reg_770_reg_1(3 downto 0) => mul_ln192_1_reg_770_reg_1(3 downto 0),
      mul_ln192_1_reg_770_reg_2(3 downto 0) => mul_ln192_1_reg_770_reg_2(3 downto 0),
      mul_ln192_1_reg_770_reg_3(3 downto 0) => mul_ln192_1_reg_770_reg_3(3 downto 0),
      mul_ln192_1_reg_770_reg_4(3 downto 0) => mul_ln192_1_reg_770_reg_4(3 downto 0),
      mul_ln192_1_reg_770_reg_5(3 downto 0) => mul_ln192_1_reg_770_reg_5(3 downto 0),
      mul_ln192_1_reg_770_reg_6(3 downto 0) => mul_ln192_1_reg_770_reg_6(3 downto 0),
      mul_ln192_1_reg_770_reg_7(3 downto 0) => mul_ln192_1_reg_770_reg_7(3 downto 0),
      mul_ln192_1_reg_770_reg_8(3 downto 0) => mul_ln192_1_reg_770_reg_8(3 downto 0),
      mul_ln192_1_reg_770_reg_9(3 downto 0) => mul_ln192_1_reg_770_reg_9(3 downto 0),
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      stream_in_dout(7 downto 0) => stream_in_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln194_1_reg_782_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mul_ln194_1_reg_782_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln194_1_reg_782_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Gres_reg_832_reg[13]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_17 : entity is "bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1";
end bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_17;

architecture STRUCTURE of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_17 is
begin
bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_U: entity work.bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_19
     port map (
      D(19 downto 0) => D(19 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \Gres_reg_832_reg[13]\(23 downto 0) => \Gres_reg_832_reg[13]\(23 downto 0),
      K22_read(15 downto 0) => K22_read(15 downto 0),
      P(23 downto 0) => P(23 downto 0),
      S(0) => S(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      mul_ln194_1_reg_782_reg(0) => mul_ln194_1_reg_782_reg(0),
      mul_ln194_1_reg_782_reg_0(2 downto 0) => mul_ln194_1_reg_782_reg_0(2 downto 0),
      mul_ln194_1_reg_782_reg_1(3 downto 0) => mul_ln194_1_reg_782_reg_1(3 downto 0),
      mul_ln194_1_reg_782_reg_2(3 downto 0) => mul_ln194_1_reg_782_reg_2(3 downto 0),
      mul_ln194_1_reg_782_reg_3(3 downto 0) => mul_ln194_1_reg_782_reg_3(3 downto 0),
      mul_ln194_1_reg_782_reg_4(3 downto 0) => mul_ln194_1_reg_782_reg_4(3 downto 0),
      mul_ln194_1_reg_782_reg_5(3 downto 0) => mul_ln194_1_reg_782_reg_5(3 downto 0),
      mul_ln194_1_reg_782_reg_6(3 downto 0) => mul_ln194_1_reg_782_reg_6(3 downto 0),
      mul_ln194_1_reg_782_reg_7(3 downto 0) => mul_ln194_1_reg_782_reg_7(3 downto 0),
      mul_ln194_1_reg_782_reg_8(3 downto 0) => mul_ln194_1_reg_782_reg_8(3 downto 0),
      mul_ln194_1_reg_782_reg_9(3 downto 0) => mul_ln194_1_reg_782_reg_9(3 downto 0),
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      p_reg_reg_1(9 downto 0) => p_reg_reg_0(9 downto 0),
      stream_in_dout(7 downto 0) => stream_in_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln196_1_reg_794_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mul_ln196_1_reg_794_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln196_1_reg_794_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Bres_reg_848_reg[13]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_18 : entity is "bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1";
end bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_18;

architecture STRUCTURE of bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_18 is
begin
bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0_U: entity work.bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_DSP48_0
     port map (
      \Bres_reg_848_reg[13]\(23 downto 0) => \Bres_reg_848_reg[13]\(23 downto 0),
      D(19 downto 0) => D(19 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      K32_read(15 downto 0) => K32_read(15 downto 0),
      P(23 downto 0) => P(23 downto 0),
      S(0) => S(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_block_pp0_stage0_subdone,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      mul_ln196_1_reg_794_reg(0) => mul_ln196_1_reg_794_reg(0),
      mul_ln196_1_reg_794_reg_0(2 downto 0) => mul_ln196_1_reg_794_reg_0(2 downto 0),
      mul_ln196_1_reg_794_reg_1(3 downto 0) => mul_ln196_1_reg_794_reg_1(3 downto 0),
      mul_ln196_1_reg_794_reg_2(3 downto 0) => mul_ln196_1_reg_794_reg_2(3 downto 0),
      mul_ln196_1_reg_794_reg_3(3 downto 0) => mul_ln196_1_reg_794_reg_3(3 downto 0),
      mul_ln196_1_reg_794_reg_4(3 downto 0) => mul_ln196_1_reg_794_reg_4(3 downto 0),
      mul_ln196_1_reg_794_reg_5(3 downto 0) => mul_ln196_1_reg_794_reg_5(3 downto 0),
      mul_ln196_1_reg_794_reg_6(3 downto 0) => mul_ln196_1_reg_794_reg_6(3 downto 0),
      mul_ln196_1_reg_794_reg_7(3 downto 0) => mul_ln196_1_reg_794_reg_7(3 downto 0),
      mul_ln196_1_reg_794_reg_8(3 downto 0) => mul_ln196_1_reg_794_reg_8(3 downto 0),
      mul_ln196_1_reg_794_reg_9(3 downto 0) => mul_ln196_1_reg_794_reg_9(3 downto 0),
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      p_reg_reg_1(9 downto 0) => p_reg_reg_0(9 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_dout(7 downto 0) => stream_in_dout(7 downto 0),
      stream_in_empty_n => stream_in_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_AXIvideo2MultiPixStream is
  port (
    \cond_reg_342_reg[0]_0\ : out STD_LOGIC;
    ack_in_t_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_stream_in_write : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_6_in : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    p_6_in_2 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \cond_reg_342_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    HwReg_width_c3_full_n : in STD_LOGIC;
    HwReg_height_c5_full_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_width_c4_channel_empty_n : in STD_LOGIC;
    HwReg_height_c6_channel_empty_n : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    full_n_reg_2 : in STD_LOGIC;
    HwReg_width_c4_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c6_channel : in STD_LOGIC;
    HwReg_height_c6_channel_full_n : in STD_LOGIC;
    full_n_reg_3 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    full_n_reg_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end bd_19ea_csc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of bd_19ea_csc_0_AXIvideo2MultiPixStream is
  signal AXIvideo2MultiPixStream_U0_HwReg_width_c3_write : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_data_13_fu_96 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_13_fu_961 : STD_LOGIC;
  signal axi_last_2_reg_164 : STD_LOGIC;
  signal cols_reg_352 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^cond_reg_342_reg[0]_0\ : STD_LOGIC;
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_5 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_37 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_257_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_262_n_9 : STD_LOGIC;
  signal i_4_fu_278_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_4_reg_363 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_4_reg_363[10]_i_2_n_5\ : STD_LOGIC;
  signal i_fu_100 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal rows_reg_347 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal sof_reg_150 : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair51";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_4_reg_363[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_4_reg_363[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_4_reg_363[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_4_reg_363[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_4_reg_363[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_4_reg_363[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_4_reg_363[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i_4_reg_363[9]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair51";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \cond_reg_342_reg[0]_0\ <= \^cond_reg_342_reg[0]_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[0]_0\,
      O => \ap_NS_fsm__0\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c3_full_n,
      I2 => HwReg_height_c5_full_n,
      I3 => HwReg_InVideoFormat_channel_empty_n,
      I4 => HwReg_width_c4_channel_empty_n,
      I5 => HwReg_height_c6_channel_empty_n,
      O => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => \ap_NS_fsm__0\(5)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_100(9),
      I1 => rows_reg_347(9),
      I2 => i_fu_100(10),
      I3 => rows_reg_347(10),
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_100(7),
      I1 => rows_reg_347(7),
      I2 => i_fu_100(6),
      I3 => rows_reg_347(6),
      I4 => i_fu_100(8),
      I5 => rows_reg_347(8),
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_100(4),
      I1 => rows_reg_347(4),
      I2 => i_fu_100(3),
      I3 => rows_reg_347(3),
      I4 => i_fu_100(5),
      I5 => rows_reg_347(5),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_100(1),
      I1 => rows_reg_347(1),
      I2 => i_fu_100(0),
      I3 => rows_reg_347(0),
      I4 => i_fu_100(2),
      I5 => rows_reg_347(2),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(4),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[5]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_3_n_5\,
      S(2) => \ap_CS_fsm[5]_i_4_n_5\,
      S(1) => \ap_CS_fsm[5]_i_5_n_5\,
      S(0) => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\axi_data_13_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(0),
      Q => axi_data_13_fu_96(0),
      R => '0'
    );
\axi_data_13_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(10),
      Q => axi_data_13_fu_96(10),
      R => '0'
    );
\axi_data_13_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(11),
      Q => axi_data_13_fu_96(11),
      R => '0'
    );
\axi_data_13_fu_96_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(12),
      Q => axi_data_13_fu_96(12),
      R => '0'
    );
\axi_data_13_fu_96_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(13),
      Q => axi_data_13_fu_96(13),
      R => '0'
    );
\axi_data_13_fu_96_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(14),
      Q => axi_data_13_fu_96(14),
      R => '0'
    );
\axi_data_13_fu_96_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(15),
      Q => axi_data_13_fu_96(15),
      R => '0'
    );
\axi_data_13_fu_96_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(16),
      Q => axi_data_13_fu_96(16),
      R => '0'
    );
\axi_data_13_fu_96_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(17),
      Q => axi_data_13_fu_96(17),
      R => '0'
    );
\axi_data_13_fu_96_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(18),
      Q => axi_data_13_fu_96(18),
      R => '0'
    );
\axi_data_13_fu_96_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(19),
      Q => axi_data_13_fu_96(19),
      R => '0'
    );
\axi_data_13_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(1),
      Q => axi_data_13_fu_96(1),
      R => '0'
    );
\axi_data_13_fu_96_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(20),
      Q => axi_data_13_fu_96(20),
      R => '0'
    );
\axi_data_13_fu_96_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(21),
      Q => axi_data_13_fu_96(21),
      R => '0'
    );
\axi_data_13_fu_96_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(22),
      Q => axi_data_13_fu_96(22),
      R => '0'
    );
\axi_data_13_fu_96_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(23),
      Q => axi_data_13_fu_96(23),
      R => '0'
    );
\axi_data_13_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(2),
      Q => axi_data_13_fu_96(2),
      R => '0'
    );
\axi_data_13_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(3),
      Q => axi_data_13_fu_96(3),
      R => '0'
    );
\axi_data_13_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(4),
      Q => axi_data_13_fu_96(4),
      R => '0'
    );
\axi_data_13_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(5),
      Q => axi_data_13_fu_96(5),
      R => '0'
    );
\axi_data_13_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(6),
      Q => axi_data_13_fu_96(6),
      R => '0'
    );
\axi_data_13_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(7),
      Q => axi_data_13_fu_96(7),
      R => '0'
    );
\axi_data_13_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(8),
      Q => axi_data_13_fu_96(8),
      R => '0'
    );
\axi_data_13_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      D => p_1_in(9),
      Q => axi_data_13_fu_96(9),
      R => '0'
    );
\axi_last_2_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9,
      Q => axi_last_2_reg_164,
      R => '0'
    );
\cols_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_15,
      Q => cols_reg_352(0),
      R => '0'
    );
\cols_reg_352_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_5,
      Q => cols_reg_352(10),
      R => '0'
    );
\cols_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_14,
      Q => cols_reg_352(1),
      R => '0'
    );
\cols_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_13,
      Q => cols_reg_352(2),
      R => '0'
    );
\cols_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_12,
      Q => cols_reg_352(3),
      R => '0'
    );
\cols_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_11,
      Q => cols_reg_352(4),
      R => '0'
    );
\cols_reg_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_10,
      Q => cols_reg_352(5),
      R => '0'
    );
\cols_reg_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_9,
      Q => cols_reg_352(6),
      R => '0'
    );
\cols_reg_352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_8,
      Q => cols_reg_352(7),
      R => '0'
    );
\cols_reg_352_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_7,
      Q => cols_reg_352(8),
      R => '0'
    );
\cols_reg_352_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_n_6,
      Q => cols_reg_352(9),
      R => '0'
    );
\cond_reg_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_342_reg[0]_1\,
      Q => \^cond_reg_342_reg[0]_0\,
      R => '0'
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => Block_entry_split_proc_U0_ap_done,
      I4 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I5 => HwReg_InVideoFormat_channel_full_n,
      O => p_6_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_width_c4_channel_empty_n,
      I3 => Block_entry_split_proc_U0_ap_done,
      I4 => full_n_reg_2,
      I5 => HwReg_width_c4_channel_full_n,
      O => p_6_in_0
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_height_c6_channel_empty_n,
      I3 => Block_entry_split_proc_U0_ap_done,
      I4 => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      I5 => HwReg_height_c6_channel_full_n,
      O => p_6_in_1
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225: entity work.bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1) => \ap_NS_fsm__0\(9),
      D(0) => \ap_NS_fsm__0\(4),
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[9]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg(0) => s_axis_video_TVALID_int_regslice,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      \axi_last_reg_84_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      sof_reg_150 => sof_reg_150,
      \sof_reg_150_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176: entity work.bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(1) => \ap_NS_fsm__0\(3),
      D(0) => ap_NS_fsm(2),
      E(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_6,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[6]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_5,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_loop_init_int_reg(0) => s_axis_video_TVALID_int_regslice,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      axi_last_2_reg_164 => axi_last_2_reg_164,
      \axi_last_2_reg_164_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      \sof_reg_83_reg[0]_0\(0) => grp_reg_unsigned_short_s_fu_257_ap_ce,
      \sof_reg_83_reg[0]_1\ => regslice_both_s_axis_video_V_user_V_U_n_5
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196: entity work.bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      AXIvideo2MultiPixStream_U0_stream_in_write => AXIvideo2MultiPixStream_U0_stream_in_write,
      D(1 downto 0) => \ap_NS_fsm__0\(7 downto 6),
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[5]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_37,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[9]\(23 downto 0) => p_1_in(23 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg(0) => s_axis_video_TVALID_int_regslice,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_13_fu_96_reg[23]\(23) => regslice_both_s_axis_video_V_data_V_U_n_31,
      \axi_data_13_fu_96_reg[23]\(22) => regslice_both_s_axis_video_V_data_V_U_n_32,
      \axi_data_13_fu_96_reg[23]\(21) => regslice_both_s_axis_video_V_data_V_U_n_33,
      \axi_data_13_fu_96_reg[23]\(20) => regslice_both_s_axis_video_V_data_V_U_n_34,
      \axi_data_13_fu_96_reg[23]\(19) => regslice_both_s_axis_video_V_data_V_U_n_35,
      \axi_data_13_fu_96_reg[23]\(18) => regslice_both_s_axis_video_V_data_V_U_n_36,
      \axi_data_13_fu_96_reg[23]\(17) => regslice_both_s_axis_video_V_data_V_U_n_37,
      \axi_data_13_fu_96_reg[23]\(16) => regslice_both_s_axis_video_V_data_V_U_n_38,
      \axi_data_13_fu_96_reg[23]\(15) => regslice_both_s_axis_video_V_data_V_U_n_39,
      \axi_data_13_fu_96_reg[23]\(14) => regslice_both_s_axis_video_V_data_V_U_n_40,
      \axi_data_13_fu_96_reg[23]\(13) => regslice_both_s_axis_video_V_data_V_U_n_41,
      \axi_data_13_fu_96_reg[23]\(12) => regslice_both_s_axis_video_V_data_V_U_n_42,
      \axi_data_13_fu_96_reg[23]\(11) => regslice_both_s_axis_video_V_data_V_U_n_43,
      \axi_data_13_fu_96_reg[23]\(10) => regslice_both_s_axis_video_V_data_V_U_n_44,
      \axi_data_13_fu_96_reg[23]\(9) => regslice_both_s_axis_video_V_data_V_U_n_45,
      \axi_data_13_fu_96_reg[23]\(8) => regslice_both_s_axis_video_V_data_V_U_n_46,
      \axi_data_13_fu_96_reg[23]\(7) => regslice_both_s_axis_video_V_data_V_U_n_47,
      \axi_data_13_fu_96_reg[23]\(6) => regslice_both_s_axis_video_V_data_V_U_n_48,
      \axi_data_13_fu_96_reg[23]\(5) => regslice_both_s_axis_video_V_data_V_U_n_49,
      \axi_data_13_fu_96_reg[23]\(4) => regslice_both_s_axis_video_V_data_V_U_n_50,
      \axi_data_13_fu_96_reg[23]\(3) => regslice_both_s_axis_video_V_data_V_U_n_51,
      \axi_data_13_fu_96_reg[23]\(2) => regslice_both_s_axis_video_V_data_V_U_n_52,
      \axi_data_13_fu_96_reg[23]\(1) => regslice_both_s_axis_video_V_data_V_U_n_53,
      \axi_data_13_fu_96_reg[23]\(0) => regslice_both_s_axis_video_V_data_V_U_n_54,
      \axi_data_fu_100_reg[23]_0\(23 downto 0) => p_0_in(23 downto 0),
      \axi_last_fu_104_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      \data_p1_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_5,
      \data_p1_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7,
      full_n_reg => full_n_reg,
      full_n_reg_0 => full_n_reg_0,
      full_n_reg_1 => full_n_reg_1,
      full_n_reg_2 => full_n_reg_3,
      full_n_reg_3 => full_n_reg_4,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg => \ap_block_pp0_stage0_11001__0\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      icmp_ln545_fu_217_p2_carry_0(10 downto 0) => cols_reg_352(10 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      mul_ln196_2_reg_800_reg => \^cond_reg_342_reg[0]_0\,
      p_6_in_2 => p_6_in_2,
      p_9_in => p_9_in,
      push => push,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      sof_reg_150 => sof_reg_150,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_37,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_257: entity work.bd_19ea_csc_0_reg_unsigned_short_s_41
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_257_ap_ce,
      Q(10 downto 0) => d_read_reg_22(10 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => \d_read_reg_22_reg[10]\(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_262: entity work.bd_19ea_csc_0_reg_unsigned_short_s_42
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => grp_reg_unsigned_short_s_fu_257_ap_ce,
      Q(10) => grp_reg_unsigned_short_s_fu_262_n_5,
      Q(9) => grp_reg_unsigned_short_s_fu_262_n_6,
      Q(8) => grp_reg_unsigned_short_s_fu_262_n_7,
      Q(7) => grp_reg_unsigned_short_s_fu_262_n_8,
      Q(6) => grp_reg_unsigned_short_s_fu_262_n_9,
      Q(5) => grp_reg_unsigned_short_s_fu_262_n_10,
      Q(4) => grp_reg_unsigned_short_s_fu_262_n_11,
      Q(3) => grp_reg_unsigned_short_s_fu_262_n_12,
      Q(2) => grp_reg_unsigned_short_s_fu_262_n_13,
      Q(1) => grp_reg_unsigned_short_s_fu_262_n_14,
      Q(0) => grp_reg_unsigned_short_s_fu_262_n_15,
      ap_clk => ap_clk
    );
\i_4_reg_363[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_100(0),
      O => i_4_fu_278_p2(0)
    );
\i_4_reg_363[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => i_fu_100(9),
      I1 => i_fu_100(7),
      I2 => i_fu_100(6),
      I3 => \i_4_reg_363[10]_i_2_n_5\,
      I4 => i_fu_100(8),
      I5 => i_fu_100(10),
      O => i_4_fu_278_p2(10)
    );
\i_4_reg_363[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_100(2),
      I1 => i_fu_100(1),
      I2 => i_fu_100(0),
      I3 => i_fu_100(3),
      I4 => i_fu_100(4),
      I5 => i_fu_100(5),
      O => \i_4_reg_363[10]_i_2_n_5\
    );
\i_4_reg_363[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_100(0),
      I1 => i_fu_100(1),
      O => i_4_fu_278_p2(1)
    );
\i_4_reg_363[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_100(0),
      I1 => i_fu_100(1),
      I2 => i_fu_100(2),
      O => i_4_fu_278_p2(2)
    );
\i_4_reg_363[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_100(2),
      I1 => i_fu_100(1),
      I2 => i_fu_100(0),
      I3 => i_fu_100(3),
      O => i_4_fu_278_p2(3)
    );
\i_4_reg_363[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_100(3),
      I1 => i_fu_100(0),
      I2 => i_fu_100(1),
      I3 => i_fu_100(2),
      I4 => i_fu_100(4),
      O => i_4_fu_278_p2(4)
    );
\i_4_reg_363[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_100(2),
      I1 => i_fu_100(1),
      I2 => i_fu_100(0),
      I3 => i_fu_100(3),
      I4 => i_fu_100(4),
      I5 => i_fu_100(5),
      O => i_4_fu_278_p2(5)
    );
\i_4_reg_363[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_4_reg_363[10]_i_2_n_5\,
      I1 => i_fu_100(6),
      O => i_4_fu_278_p2(6)
    );
\i_4_reg_363[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_4_reg_363[10]_i_2_n_5\,
      I1 => i_fu_100(6),
      I2 => i_fu_100(7),
      O => i_4_fu_278_p2(7)
    );
\i_4_reg_363[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => i_fu_100(7),
      I1 => i_fu_100(6),
      I2 => \i_4_reg_363[10]_i_2_n_5\,
      I3 => i_fu_100(8),
      O => i_4_fu_278_p2(8)
    );
\i_4_reg_363[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => i_fu_100(8),
      I1 => \i_4_reg_363[10]_i_2_n_5\,
      I2 => i_fu_100(6),
      I3 => i_fu_100(7),
      I4 => i_fu_100(9),
      O => i_4_fu_278_p2(9)
    );
\i_4_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(0),
      Q => i_4_reg_363(0),
      R => '0'
    );
\i_4_reg_363_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(10),
      Q => i_4_reg_363(10),
      R => '0'
    );
\i_4_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(1),
      Q => i_4_reg_363(1),
      R => '0'
    );
\i_4_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(2),
      Q => i_4_reg_363(2),
      R => '0'
    );
\i_4_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(3),
      Q => i_4_reg_363(3),
      R => '0'
    );
\i_4_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(4),
      Q => i_4_reg_363(4),
      R => '0'
    );
\i_4_reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(5),
      Q => i_4_reg_363(5),
      R => '0'
    );
\i_4_reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(6),
      Q => i_4_reg_363(6),
      R => '0'
    );
\i_4_reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(7),
      Q => i_4_reg_363(7),
      R => '0'
    );
\i_4_reg_363_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(8),
      Q => i_4_reg_363(8),
      R => '0'
    );
\i_4_reg_363_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_278_p2(9),
      Q => i_4_reg_363(9),
      R => '0'
    );
\i_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(0),
      Q => i_fu_100(0),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(10),
      Q => i_fu_100(10),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(1),
      Q => i_fu_100(1),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(2),
      Q => i_fu_100(2),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(3),
      Q => i_fu_100(3),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(4),
      Q => i_fu_100(4),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(5),
      Q => i_fu_100(5),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(6),
      Q => i_fu_100(6),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(7),
      Q => i_fu_100(7),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(8),
      Q => i_fu_100(8),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\i_fu_100_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_4_reg_363(9),
      Q => i_fu_100(9),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c3_write
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => AXIvideo2MultiPixStream_U0_ap_ready
    );
regslice_both_s_axis_video_V_data_V_U: entity work.bd_19ea_csc_0_regslice_both_43
     port map (
      Q(0) => s_axis_video_TVALID_int_regslice,
      ack_in_t_reg_0 => ack_in_t_reg,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_100_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8,
      \axi_data_fu_100_reg[23]\(23 downto 0) => axi_data_13_fu_96(23 downto 0),
      \data_p1_reg[23]_0\(23 downto 0) => p_0_in(23 downto 0),
      \data_p1_reg[23]_1\(23) => regslice_both_s_axis_video_V_data_V_U_n_31,
      \data_p1_reg[23]_1\(22) => regslice_both_s_axis_video_V_data_V_U_n_32,
      \data_p1_reg[23]_1\(21) => regslice_both_s_axis_video_V_data_V_U_n_33,
      \data_p1_reg[23]_1\(20) => regslice_both_s_axis_video_V_data_V_U_n_34,
      \data_p1_reg[23]_1\(19) => regslice_both_s_axis_video_V_data_V_U_n_35,
      \data_p1_reg[23]_1\(18) => regslice_both_s_axis_video_V_data_V_U_n_36,
      \data_p1_reg[23]_1\(17) => regslice_both_s_axis_video_V_data_V_U_n_37,
      \data_p1_reg[23]_1\(16) => regslice_both_s_axis_video_V_data_V_U_n_38,
      \data_p1_reg[23]_1\(15) => regslice_both_s_axis_video_V_data_V_U_n_39,
      \data_p1_reg[23]_1\(14) => regslice_both_s_axis_video_V_data_V_U_n_40,
      \data_p1_reg[23]_1\(13) => regslice_both_s_axis_video_V_data_V_U_n_41,
      \data_p1_reg[23]_1\(12) => regslice_both_s_axis_video_V_data_V_U_n_42,
      \data_p1_reg[23]_1\(11) => regslice_both_s_axis_video_V_data_V_U_n_43,
      \data_p1_reg[23]_1\(10) => regslice_both_s_axis_video_V_data_V_U_n_44,
      \data_p1_reg[23]_1\(9) => regslice_both_s_axis_video_V_data_V_U_n_45,
      \data_p1_reg[23]_1\(8) => regslice_both_s_axis_video_V_data_V_U_n_46,
      \data_p1_reg[23]_1\(7) => regslice_both_s_axis_video_V_data_V_U_n_47,
      \data_p1_reg[23]_1\(6) => regslice_both_s_axis_video_V_data_V_U_n_48,
      \data_p1_reg[23]_1\(5) => regslice_both_s_axis_video_V_data_V_U_n_49,
      \data_p1_reg[23]_1\(4) => regslice_both_s_axis_video_V_data_V_U_n_50,
      \data_p1_reg[23]_1\(3) => regslice_both_s_axis_video_V_data_V_U_n_51,
      \data_p1_reg[23]_1\(2) => regslice_both_s_axis_video_V_data_V_U_n_52,
      \data_p1_reg[23]_1\(1) => regslice_both_s_axis_video_V_data_V_U_n_53,
      \data_p1_reg[23]_1\(0) => regslice_both_s_axis_video_V_data_V_U_n_54,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\bd_19ea_csc_0_regslice_both__parameterized1_44\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_164 => axi_last_2_reg_164,
      \axi_last_fu_104_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8,
      \data_p1_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\bd_19ea_csc_0_regslice_both__parameterized1_45\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\rows_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(0),
      Q => rows_reg_347(0),
      R => '0'
    );
\rows_reg_347_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(10),
      Q => rows_reg_347(10),
      R => '0'
    );
\rows_reg_347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(1),
      Q => rows_reg_347(1),
      R => '0'
    );
\rows_reg_347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(2),
      Q => rows_reg_347(2),
      R => '0'
    );
\rows_reg_347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(3),
      Q => rows_reg_347(3),
      R => '0'
    );
\rows_reg_347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(4),
      Q => rows_reg_347(4),
      R => '0'
    );
\rows_reg_347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(5),
      Q => rows_reg_347(5),
      R => '0'
    );
\rows_reg_347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(6),
      Q => rows_reg_347(6),
      R => '0'
    );
\rows_reg_347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(7),
      Q => rows_reg_347(7),
      R => '0'
    );
\rows_reg_347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(8),
      Q => rows_reg_347(8),
      R => '0'
    );
\rows_reg_347_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(9),
      Q => rows_reg_347(9),
      R => '0'
    );
\sof_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11,
      Q => sof_reg_150,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_MultiPixStream2AXIvideo is
  port (
    \icmp_ln664_reg_380_reg[0]\ : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    ack_in_t_reg : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    \data_p1_reg[23]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_read_reg_22_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end bd_19ea_csc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of bd_19ea_csc_0_MultiPixStream2AXIvideo is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__0_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_mux_axi_data_11_phi_fu_200_p6 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal ap_phi_mux_axi_data_7_phi_fu_189_p6 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal cols_reg_203 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_p2 : STD_LOGIC;
  signal data_p2_0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_60 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_61 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_62 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_18 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_19 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_20 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_21 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_22 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_23 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_24 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_25 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_151_n_9 : STD_LOGIC;
  signal i_2_fu_176_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_reg_216 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_2_reg_216[10]_i_2_n_5\ : STD_LOGIC;
  signal i_fu_84 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal icmp_ln662_fu_171_p2 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal pix_444_reg_400 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_rgb_reg_389 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal regslice_both_m_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal rows_reg_198 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sof_reg_106 : STD_LOGIC;
  signal \sof_reg_106[0]_i_1_n_5\ : STD_LOGIC;
  signal sub_fu_162_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_reg_208 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_reg_208[10]_i_2_n_5\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_2_reg_216[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \i_2_reg_216[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \i_2_reg_216[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \i_2_reg_216[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \i_2_reg_216[6]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \i_2_reg_216[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \i_2_reg_216[8]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \i_2_reg_216[9]_i_1\ : label is "soft_lutpair239";
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c_empty_n,
      I2 => HwReg_height_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \^sr\(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state5,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_84(9),
      I1 => rows_reg_198(9),
      I2 => i_fu_84(10),
      I3 => rows_reg_198(10),
      O => \ap_CS_fsm[5]_i_3__0_n_5\
    );
\ap_CS_fsm[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_198(8),
      I1 => i_fu_84(8),
      I2 => rows_reg_198(7),
      I3 => i_fu_84(7),
      I4 => i_fu_84(6),
      I5 => rows_reg_198(6),
      O => \ap_CS_fsm[5]_i_4__0_n_5\
    );
\ap_CS_fsm[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_198(5),
      I1 => i_fu_84(5),
      I2 => rows_reg_198(4),
      I3 => i_fu_84(4),
      I4 => i_fu_84(3),
      I5 => rows_reg_198(3),
      O => \ap_CS_fsm[5]_i_5__0_n_5\
    );
\ap_CS_fsm[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_198(2),
      I1 => i_fu_84(2),
      I2 => rows_reg_198(1),
      I3 => i_fu_84(1),
      I4 => i_fu_84(0),
      I5 => rows_reg_198(0),
      O => \ap_CS_fsm[5]_i_6__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^sr\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln662_fu_171_p2,
      CO(2) => \ap_CS_fsm_reg[5]_i_2__0_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2__0_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2__0_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_3__0_n_5\,
      S(2) => \ap_CS_fsm[5]_i_4__0_n_5\,
      S(1) => \ap_CS_fsm[5]_i_5__0_n_5\,
      S(0) => \ap_CS_fsm[5]_i_6__0_n_5\
    );
\cols_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_25,
      Q => cols_reg_203(0),
      R => '0'
    );
\cols_reg_203_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_15,
      Q => cols_reg_203(10),
      R => '0'
    );
\cols_reg_203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_24,
      Q => cols_reg_203(1),
      R => '0'
    );
\cols_reg_203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_23,
      Q => cols_reg_203(2),
      R => '0'
    );
\cols_reg_203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_22,
      Q => cols_reg_203(3),
      R => '0'
    );
\cols_reg_203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_21,
      Q => cols_reg_203(4),
      R => '0'
    );
\cols_reg_203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_20,
      Q => cols_reg_203(5),
      R => '0'
    );
\cols_reg_203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_19,
      Q => cols_reg_203(6),
      R => '0'
    );
\cols_reg_203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_18,
      Q => cols_reg_203(7),
      R => '0'
    );
\cols_reg_203_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_17,
      Q => cols_reg_203(8),
      R => '0'
    );
\cols_reg_203_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_16,
      Q => cols_reg_203(9),
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120: entity work.bd_19ea_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
     port map (
      CO(0) => icmp_ln662_fu_171_p2,
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      E(0) => load_p2,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      ack_in_t_reg => ack_in_t_reg,
      \ap_CS_fsm_reg[2]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_60,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_reg_384_pp0_iter1_reg_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_62,
      \axi_last_reg_384_reg[0]_0\(10 downto 0) => sub_reg_208(10 downto 0),
      data_p2 => data_p2_0,
      data_p2_0 => data_p2,
      \data_p2_reg[0]\ => regslice_both_m_axis_video_V_user_V_U_n_5,
      \data_p2_reg[0]_0\ => regslice_both_m_axis_video_V_last_V_U_n_5,
      \data_p2_reg[23]\ => \data_p1_reg[23]\,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER,
      \icmp_ln664_reg_380_reg[0]_0\ => \icmp_ln664_reg_380_reg[0]\,
      \icmp_ln664_reg_380_reg[0]_1\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      \icmp_ln664_reg_380_reg[0]_2\(10 downto 0) => cols_reg_203(10 downto 0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \out\(23 downto 0) => \out\(23 downto 0),
      \pix_444_1_reg_394_reg[7]_0\(7 downto 0) => data1(15 downto 8),
      \pix_444_reg_400_reg[7]_0\(23 downto 16) => ap_phi_mux_axi_data_11_phi_fu_200_p6(23 downto 16),
      \pix_444_reg_400_reg[7]_0\(15 downto 8) => ap_phi_mux_axi_data_7_phi_fu_189_p6(15 downto 8),
      \pix_444_reg_400_reg[7]_0\(7 downto 0) => data1(7 downto 0),
      \pix_444_reg_400_reg[7]_1\(7 downto 0) => pix_444_reg_400(7 downto 0),
      \pix_rgb_reg_389_reg[7]_0\(7 downto 0) => pix_rgb_reg_389(7 downto 0),
      \sof_2_reg_163_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_61,
      sof_reg_106 => sof_reg_106,
      stream_csc_empty_n => stream_csc_empty_n
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_60,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_145: entity work.bd_19ea_csc_0_reg_unsigned_short_s
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_151_ap_ce,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => d_read_reg_22(10 downto 0),
      \d_read_reg_22_reg[10]_1\(10 downto 0) => \d_read_reg_22_reg[10]\(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_151: entity work.bd_19ea_csc_0_reg_unsigned_short_s_22
     port map (
      D(9) => grp_reg_unsigned_short_s_fu_151_n_5,
      D(8) => grp_reg_unsigned_short_s_fu_151_n_6,
      D(7) => grp_reg_unsigned_short_s_fu_151_n_7,
      D(6) => grp_reg_unsigned_short_s_fu_151_n_8,
      D(5) => grp_reg_unsigned_short_s_fu_151_n_9,
      D(4) => grp_reg_unsigned_short_s_fu_151_n_10,
      D(3) => grp_reg_unsigned_short_s_fu_151_n_11,
      D(2) => grp_reg_unsigned_short_s_fu_151_n_12,
      D(1) => grp_reg_unsigned_short_s_fu_151_n_13,
      D(0) => grp_reg_unsigned_short_s_fu_151_n_14,
      E(0) => grp_reg_unsigned_short_s_fu_151_ap_ce,
      Q(10) => grp_reg_unsigned_short_s_fu_151_n_15,
      Q(9) => grp_reg_unsigned_short_s_fu_151_n_16,
      Q(8) => grp_reg_unsigned_short_s_fu_151_n_17,
      Q(7) => grp_reg_unsigned_short_s_fu_151_n_18,
      Q(6) => grp_reg_unsigned_short_s_fu_151_n_19,
      Q(5) => grp_reg_unsigned_short_s_fu_151_n_20,
      Q(4) => grp_reg_unsigned_short_s_fu_151_n_21,
      Q(3) => grp_reg_unsigned_short_s_fu_151_n_22,
      Q(2) => grp_reg_unsigned_short_s_fu_151_n_23,
      Q(1) => grp_reg_unsigned_short_s_fu_151_n_24,
      Q(0) => grp_reg_unsigned_short_s_fu_151_n_25,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => D(10 downto 0),
      \sub_reg_208_reg[6]\ => \sub_reg_208[10]_i_2_n_5\
    );
\i_2_reg_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_84(0),
      O => i_2_fu_176_p2(0)
    );
\i_2_reg_216[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_2_reg_216[10]_i_2_n_5\,
      I1 => i_fu_84(6),
      I2 => i_fu_84(9),
      I3 => i_fu_84(8),
      I4 => i_fu_84(7),
      I5 => i_fu_84(10),
      O => i_2_fu_176_p2(10)
    );
\i_2_reg_216[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_84(4),
      I1 => i_fu_84(2),
      I2 => i_fu_84(0),
      I3 => i_fu_84(1),
      I4 => i_fu_84(3),
      I5 => i_fu_84(5),
      O => \i_2_reg_216[10]_i_2_n_5\
    );
\i_2_reg_216[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_84(0),
      I1 => i_fu_84(1),
      O => i_2_fu_176_p2(1)
    );
\i_2_reg_216[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_84(1),
      I1 => i_fu_84(0),
      I2 => i_fu_84(2),
      O => i_2_fu_176_p2(2)
    );
\i_2_reg_216[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_84(2),
      I1 => i_fu_84(0),
      I2 => i_fu_84(1),
      I3 => i_fu_84(3),
      O => i_2_fu_176_p2(3)
    );
\i_2_reg_216[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_84(3),
      I1 => i_fu_84(1),
      I2 => i_fu_84(0),
      I3 => i_fu_84(2),
      I4 => i_fu_84(4),
      O => i_2_fu_176_p2(4)
    );
\i_2_reg_216[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_84(4),
      I1 => i_fu_84(2),
      I2 => i_fu_84(0),
      I3 => i_fu_84(1),
      I4 => i_fu_84(3),
      I5 => i_fu_84(5),
      O => i_2_fu_176_p2(5)
    );
\i_2_reg_216[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_2_reg_216[10]_i_2_n_5\,
      I1 => i_fu_84(6),
      O => i_2_fu_176_p2(6)
    );
\i_2_reg_216[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_216[10]_i_2_n_5\,
      I1 => i_fu_84(6),
      I2 => i_fu_84(7),
      O => i_2_fu_176_p2(7)
    );
\i_2_reg_216[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_2_reg_216[10]_i_2_n_5\,
      I1 => i_fu_84(6),
      I2 => i_fu_84(7),
      I3 => i_fu_84(8),
      O => i_2_fu_176_p2(8)
    );
\i_2_reg_216[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_2_reg_216[10]_i_2_n_5\,
      I1 => i_fu_84(6),
      I2 => i_fu_84(7),
      I3 => i_fu_84(8),
      I4 => i_fu_84(9),
      O => i_2_fu_176_p2(9)
    );
\i_2_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(0),
      Q => i_2_reg_216(0),
      R => '0'
    );
\i_2_reg_216_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(10),
      Q => i_2_reg_216(10),
      R => '0'
    );
\i_2_reg_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(1),
      Q => i_2_reg_216(1),
      R => '0'
    );
\i_2_reg_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(2),
      Q => i_2_reg_216(2),
      R => '0'
    );
\i_2_reg_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(3),
      Q => i_2_reg_216(3),
      R => '0'
    );
\i_2_reg_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(4),
      Q => i_2_reg_216(4),
      R => '0'
    );
\i_2_reg_216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(5),
      Q => i_2_reg_216(5),
      R => '0'
    );
\i_2_reg_216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(6),
      Q => i_2_reg_216(6),
      R => '0'
    );
\i_2_reg_216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(7),
      Q => i_2_reg_216(7),
      R => '0'
    );
\i_2_reg_216_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(8),
      Q => i_2_reg_216(8),
      R => '0'
    );
\i_2_reg_216_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_2_fu_176_p2(9),
      Q => i_2_reg_216(9),
      R => '0'
    );
\i_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(0),
      Q => i_fu_84(0),
      R => \^sr\(0)
    );
\i_fu_84_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(10),
      Q => i_fu_84(10),
      R => \^sr\(0)
    );
\i_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(1),
      Q => i_fu_84(1),
      R => \^sr\(0)
    );
\i_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(2),
      Q => i_fu_84(2),
      R => \^sr\(0)
    );
\i_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(3),
      Q => i_fu_84(3),
      R => \^sr\(0)
    );
\i_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(4),
      Q => i_fu_84(4),
      R => \^sr\(0)
    );
\i_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(5),
      Q => i_fu_84(5),
      R => \^sr\(0)
    );
\i_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(6),
      Q => i_fu_84(6),
      R => \^sr\(0)
    );
\i_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(7),
      Q => i_fu_84(7),
      R => \^sr\(0)
    );
\i_fu_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(8),
      Q => i_fu_84(8),
      R => \^sr\(0)
    );
\i_fu_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_216(9),
      Q => i_fu_84(9),
      R => \^sr\(0)
    );
regslice_both_m_axis_video_V_data_V_U: entity work.bd_19ea_csc_0_regslice_both
     port map (
      CO(0) => icmp_ln662_fu_171_p2,
      D(1) => ap_NS_fsm(5),
      D(0) => ap_NS_fsm(0),
      E(0) => load_p2,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      ack_in_t_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[15]_0\(7 downto 0) => pix_444_reg_400(7 downto 0),
      \data_p1_reg[15]_1\(7 downto 0) => data1(15 downto 8),
      \data_p1_reg[23]_0\ => \data_p1_reg[23]\,
      \data_p1_reg[23]_1\(7 downto 0) => pix_rgb_reg_389(7 downto 0),
      \data_p2_reg[23]_0\(23 downto 16) => ap_phi_mux_axi_data_11_phi_fu_200_p6(23 downto 16),
      \data_p2_reg[23]_0\(15 downto 8) => ap_phi_mux_axi_data_7_phi_fu_189_p6(15 downto 8),
      \data_p2_reg[23]_0\(7 downto 0) => data1(7 downto 0),
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      m_axis_video_TVALID => m_axis_video_TVALID,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\bd_19ea_csc_0_regslice_both__parameterized1\
     port map (
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_last_V_U_n_5,
      ack_in_t_reg_1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_62,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TLAST,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\bd_19ea_csc_0_regslice_both__parameterized1_23\
     port map (
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_user_V_U_n_5,
      ack_in_t_reg_1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2_0,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_61,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_m_axis_video_TUSER,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\rows_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => rows_reg_198(0),
      R => '0'
    );
\rows_reg_198_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(10),
      Q => rows_reg_198(10),
      R => '0'
    );
\rows_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => rows_reg_198(1),
      R => '0'
    );
\rows_reg_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => rows_reg_198(2),
      R => '0'
    );
\rows_reg_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => rows_reg_198(3),
      R => '0'
    );
\rows_reg_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => rows_reg_198(4),
      R => '0'
    );
\rows_reg_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => rows_reg_198(5),
      R => '0'
    );
\rows_reg_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => rows_reg_198(6),
      R => '0'
    );
\rows_reg_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => rows_reg_198(7),
      R => '0'
    );
\rows_reg_198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => rows_reg_198(8),
      R => '0'
    );
\rows_reg_198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => rows_reg_198(9),
      R => '0'
    );
\sof_reg_106[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sof_reg_106,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state5,
      O => \sof_reg_106[0]_i_1_n_5\
    );
\sof_reg_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_106[0]_i_1_n_5\,
      Q => sof_reg_106,
      R => '0'
    );
\sub_reg_208[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_reg_unsigned_short_s_fu_151_n_25,
      O => sub_fu_162_p2(0)
    );
\sub_reg_208[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_reg_unsigned_short_s_fu_151_n_21,
      I1 => grp_reg_unsigned_short_s_fu_151_n_23,
      I2 => grp_reg_unsigned_short_s_fu_151_n_25,
      I3 => grp_reg_unsigned_short_s_fu_151_n_24,
      I4 => grp_reg_unsigned_short_s_fu_151_n_22,
      I5 => grp_reg_unsigned_short_s_fu_151_n_20,
      O => \sub_reg_208[10]_i_2_n_5\
    );
\sub_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(0),
      Q => sub_reg_208(0),
      R => '0'
    );
\sub_reg_208_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_5,
      Q => sub_reg_208(10),
      R => '0'
    );
\sub_reg_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_14,
      Q => sub_reg_208(1),
      R => '0'
    );
\sub_reg_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_13,
      Q => sub_reg_208(2),
      R => '0'
    );
\sub_reg_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_12,
      Q => sub_reg_208(3),
      R => '0'
    );
\sub_reg_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_11,
      Q => sub_reg_208(4),
      R => '0'
    );
\sub_reg_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_10,
      Q => sub_reg_208(5),
      R => '0'
    );
\sub_reg_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_9,
      Q => sub_reg_208(6),
      R => '0'
    );
\sub_reg_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_8,
      Q => sub_reg_208(7),
      R => '0'
    );
\sub_reg_208_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_7,
      Q => sub_reg_208(8),
      R => '0'
    );
\sub_reg_208_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_n_6,
      Q => sub_reg_208(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    stream_csc_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln192_2_reg_776_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mul_ln194_1_reg_782_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln194_2_reg_788_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mul_ln196_1_reg_794_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln196_2_reg_800_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_n_reg_1 : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln136_fu_281_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \p_read13_cast_cast_reg_661_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_read12_cast_cast_reg_668_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2;

architecture STRUCTURE of bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is
  signal Bres_reg_848 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Gres_reg_832 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Rres_reg_816 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln192_2_fu_392_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry__5_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_392_p2__0_carry_n_8\ : STD_LOGIC;
  signal add_ln192_3_fu_500_p2 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal \add_ln192_3_fu_500_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_500_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_n_6 : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_n_7 : STD_LOGIC;
  signal add_ln192_3_fu_500_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln192_4_fu_374_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_n_5 : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_n_6 : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_n_7 : STD_LOGIC;
  signal add_ln192_4_fu_374_p2_carry_n_8 : STD_LOGIC;
  signal add_ln194_2_fu_438_p2 : STD_LOGIC_VECTOR ( 25 downto 12 );
  signal \add_ln194_2_fu_438_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry__5_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_438_p2__0_carry_n_8\ : STD_LOGIC;
  signal add_ln194_3_fu_504_p2 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal \add_ln194_3_fu_504_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_504_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_n_6 : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_n_7 : STD_LOGIC;
  signal add_ln194_3_fu_504_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln194_4_fu_420_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_n_5 : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_n_6 : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_n_7 : STD_LOGIC;
  signal add_ln194_4_fu_420_p2_carry_n_8 : STD_LOGIC;
  signal add_ln196_2_fu_484_p2 : STD_LOGIC_VECTOR ( 25 downto 12 );
  signal \add_ln196_2_fu_484_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry__5_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_484_p2__0_carry_n_8\ : STD_LOGIC;
  signal add_ln196_3_fu_508_p2 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal \add_ln196_3_fu_508_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_508_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_n_6 : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_n_7 : STD_LOGIC;
  signal add_ln196_3_fu_508_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln196_4_fu_466_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_n_5 : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_n_6 : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_n_7 : STD_LOGIC;
  signal add_ln196_4_fu_466_p2_carry_n_8 : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready : STD_LOGIC;
  signal icmp_ln136_fu_281_p2 : STD_LOGIC;
  signal icmp_ln136_fu_281_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln136_fu_281_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln136_fu_281_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_516_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_1_fu_516_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln198_fu_512_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_512_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_512_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_512_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln198_fu_512_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln198_fu_512_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_fu_512_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_548_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_1_fu_548_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln199_fu_544_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_544_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_544_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_544_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln199_fu_544_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln199_fu_544_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_fu_544_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_566_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_1_fu_566_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln200_fu_562_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_562_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_562_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_562_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln200_fu_562_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln200_fu_562_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_fu_562_p2_carry_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_35 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_36 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_37 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_38 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_39 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_40 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_41 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_42 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_43 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_44 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_45 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_46 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_47 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_48 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_49 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_50 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_51 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_52 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_53 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_54 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_55 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_56 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_57 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_58 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_59 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_60 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_61 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_62 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_63 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_64 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_65 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_66 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_67 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_68 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_69 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_70 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_71 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_72 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_73 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U80_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_35 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_36 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_37 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_38 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_39 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_40 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_41 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_42 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_43 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_44 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_45 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_46 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_47 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_48 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_49 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_50 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_51 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_52 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_53 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_54 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_55 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_56 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_57 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_58 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_59 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_60 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_61 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_62 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_63 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_64 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_65 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_66 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_67 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_68 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_69 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_70 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_71 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_72 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_73 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U81_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_35 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_36 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_37 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_38 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_39 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_40 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_41 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_42 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_43 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_44 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_45 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_46 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_47 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_48 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_49 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_50 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_51 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_52 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_53 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_54 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_55 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_56 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_57 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_58 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_59 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_60 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_61 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_62 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_63 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_64 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_65 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_66 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_67 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_68 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_69 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_70 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_71 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_72 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_73 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_74 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_22s_25_4_1_U82_n_9 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_100 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_101 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_102 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_103 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_104 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_105 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_106 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_107 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_108 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_109 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_110 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_87 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_88 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_89 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_90 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_91 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_92 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_93 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_94 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_95 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_96 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_97 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_98 : STD_LOGIC;
  signal mul_ln192_1_reg_770_reg_n_99 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_100 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_101 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_102 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_103 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_104 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_105 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_106 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_107 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_108 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_109 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_110 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_87 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_88 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_89 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_90 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_91 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_92 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_93 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_94 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_95 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_96 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_97 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_98 : STD_LOGIC;
  signal mul_ln192_2_reg_776_reg_n_99 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_100 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_101 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_102 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_103 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_104 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_105 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_106 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_107 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_108 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_109 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_110 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_87 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_88 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_89 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_90 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_91 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_92 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_93 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_94 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_95 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_96 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_97 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_98 : STD_LOGIC;
  signal mul_ln194_1_reg_782_reg_n_99 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_100 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_101 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_102 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_103 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_104 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_105 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_106 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_107 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_108 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_109 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_110 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_87 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_88 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_89 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_90 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_91 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_92 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_93 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_94 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_95 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_96 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_97 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_98 : STD_LOGIC;
  signal mul_ln194_2_reg_788_reg_n_99 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_100 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_101 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_102 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_103 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_104 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_105 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_106 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_107 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_108 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_109 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_110 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_87 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_88 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_89 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_90 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_91 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_92 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_93 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_94 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_95 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_96 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_97 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_98 : STD_LOGIC;
  signal mul_ln196_1_reg_794_reg_n_99 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_100 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_101 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_102 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_103 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_104 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_105 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_106 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_107 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_108 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_109 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_110 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_87 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_88 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_89 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_90 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_91 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_92 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_93 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_94 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_95 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_96 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_97 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_98 : STD_LOGIC;
  signal mul_ln196_2_reg_800_reg_n_99 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^p_6_in_1\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  signal p_read12_cast_cast_reg_668_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_read13_cast_cast_reg_661 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln198_1_fu_537_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln199_1_fu_601_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln200_1_fu_587_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln192_1_fu_384_p1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln192_1_reg_811 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln192_reg_806 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln194_1_fu_430_p1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln194_1_reg_827 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln194_reg_822 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln196_1_fu_476_p1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln196_1_reg_843 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln196_reg_838 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal x_fu_98_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_add_ln192_2_fu_392_p2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_392_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_392_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_392_p2__0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln192_2_fu_392_p2__0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln192_3_fu_500_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_3_fu_500_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_3_fu_500_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_3_fu_500_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln192_4_fu_374_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln194_2_fu_438_p2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_438_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_438_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_438_p2__0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln194_2_fu_438_p2__0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln194_3_fu_504_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_3_fu_504_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_3_fu_504_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_3_fu_504_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln194_4_fu_420_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln196_2_fu_484_p2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_484_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_484_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_484_p2__0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln196_2_fu_484_p2__0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln196_3_fu_508_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_3_fu_508_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_3_fu_508_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_3_fu_508_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln196_4_fu_466_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln136_fu_281_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln198_1_fu_516_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln198_1_fu_516_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln198_1_fu_516_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln198_fu_512_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln198_fu_512_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln198_fu_512_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln199_1_fu_548_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln199_1_fu_548_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln199_1_fu_548_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln199_fu_544_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln199_fu_544_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln199_fu_544_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln200_1_fu_566_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln200_1_fu_566_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln200_1_fu_566_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln200_fu_562_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln200_fu_562_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln200_fu_562_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln192_1_reg_770_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_770_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_770_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_770_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_770_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_770_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_770_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln192_1_reg_770_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln192_1_reg_770_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln192_1_reg_770_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_mul_ln192_1_reg_770_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln192_2_reg_776_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_2_reg_776_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_2_reg_776_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_2_reg_776_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_2_reg_776_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_2_reg_776_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_2_reg_776_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln192_2_reg_776_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln192_2_reg_776_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln192_2_reg_776_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_mul_ln192_2_reg_776_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln194_1_reg_782_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_782_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_782_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_782_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_782_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_782_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_782_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln194_1_reg_782_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln194_1_reg_782_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln194_1_reg_782_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_mul_ln194_1_reg_782_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln194_2_reg_788_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_2_reg_788_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_2_reg_788_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_2_reg_788_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_2_reg_788_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_2_reg_788_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_2_reg_788_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln194_2_reg_788_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln194_2_reg_788_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln194_2_reg_788_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_mul_ln194_2_reg_788_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln196_1_reg_794_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_794_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_794_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_794_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_794_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_794_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_794_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln196_1_reg_794_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln196_1_reg_794_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln196_1_reg_794_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_mul_ln196_1_reg_794_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln196_2_reg_800_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_2_reg_800_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_2_reg_800_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_2_reg_800_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_2_reg_800_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_2_reg_800_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_2_reg_800_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln196_2_reg_800_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln196_2_reg_800_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln196_2_reg_800_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_mul_ln196_2_reg_800_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1__0\ : label is "soft_lutpair250";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln192_3_fu_500_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_500_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_500_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_500_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_500_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln192_4_fu_374_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_4_fu_374_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_4_fu_374_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_4_fu_374_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_4_fu_374_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln194_3_fu_504_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_504_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_504_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_504_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_504_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln194_4_fu_420_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_4_fu_420_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_4_fu_420_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_4_fu_420_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_4_fu_420_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln196_3_fu_508_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_508_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_508_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_508_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_508_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln196_4_fu_466_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_4_fu_466_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_4_fu_466_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_4_fu_466_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_4_fu_466_p2_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \addr[3]_i_3__0\ : label is "soft_lutpair251";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 : label is "inst/\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_1_fu_516_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln198_1_fu_516_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_fu_512_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln198_fu_512_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_1_fu_548_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln199_1_fu_548_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_fu_544_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln199_fu_544_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_1_fu_566_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln200_1_fu_566_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_fu_562_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln200_fu_562_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_5\ : label is "soft_lutpair250";
begin
  p_6_in_1 <= \^p_6_in_1\;
  p_9_in <= \^p_9_in\;
\Bres_reg_848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(12),
      Q => Bres_reg_848(0),
      R => '0'
    );
\Bres_reg_848_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(22),
      Q => Bres_reg_848(10),
      R => '0'
    );
\Bres_reg_848_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(23),
      Q => Bres_reg_848(11),
      R => '0'
    );
\Bres_reg_848_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(24),
      Q => Bres_reg_848(12),
      R => '0'
    );
\Bres_reg_848_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(25),
      Q => Bres_reg_848(13),
      R => '0'
    );
\Bres_reg_848_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(13),
      Q => Bres_reg_848(1),
      R => '0'
    );
\Bres_reg_848_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(14),
      Q => Bres_reg_848(2),
      R => '0'
    );
\Bres_reg_848_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(15),
      Q => Bres_reg_848(3),
      R => '0'
    );
\Bres_reg_848_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(16),
      Q => Bres_reg_848(4),
      R => '0'
    );
\Bres_reg_848_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(17),
      Q => Bres_reg_848(5),
      R => '0'
    );
\Bres_reg_848_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(18),
      Q => Bres_reg_848(6),
      R => '0'
    );
\Bres_reg_848_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(19),
      Q => Bres_reg_848(7),
      R => '0'
    );
\Bres_reg_848_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(20),
      Q => Bres_reg_848(8),
      R => '0'
    );
\Bres_reg_848_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_2_fu_484_p2(21),
      Q => Bres_reg_848(9),
      R => '0'
    );
\Gres_reg_832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(12),
      Q => Gres_reg_832(0),
      R => '0'
    );
\Gres_reg_832_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(22),
      Q => Gres_reg_832(10),
      R => '0'
    );
\Gres_reg_832_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(23),
      Q => Gres_reg_832(11),
      R => '0'
    );
\Gres_reg_832_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(24),
      Q => Gres_reg_832(12),
      R => '0'
    );
\Gres_reg_832_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(25),
      Q => Gres_reg_832(13),
      R => '0'
    );
\Gres_reg_832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(13),
      Q => Gres_reg_832(1),
      R => '0'
    );
\Gres_reg_832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(14),
      Q => Gres_reg_832(2),
      R => '0'
    );
\Gres_reg_832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(15),
      Q => Gres_reg_832(3),
      R => '0'
    );
\Gres_reg_832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(16),
      Q => Gres_reg_832(4),
      R => '0'
    );
\Gres_reg_832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(17),
      Q => Gres_reg_832(5),
      R => '0'
    );
\Gres_reg_832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(18),
      Q => Gres_reg_832(6),
      R => '0'
    );
\Gres_reg_832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(19),
      Q => Gres_reg_832(7),
      R => '0'
    );
\Gres_reg_832_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(20),
      Q => Gres_reg_832(8),
      R => '0'
    );
\Gres_reg_832_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_2_fu_438_p2(21),
      Q => Gres_reg_832(9),
      R => '0'
    );
\Rres_reg_816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(0),
      Q => Rres_reg_816(0),
      R => '0'
    );
\Rres_reg_816_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(10),
      Q => Rres_reg_816(10),
      R => '0'
    );
\Rres_reg_816_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(11),
      Q => Rres_reg_816(11),
      R => '0'
    );
\Rres_reg_816_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(12),
      Q => Rres_reg_816(12),
      R => '0'
    );
\Rres_reg_816_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(13),
      Q => Rres_reg_816(13),
      R => '0'
    );
\Rres_reg_816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(1),
      Q => Rres_reg_816(1),
      R => '0'
    );
\Rres_reg_816_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(2),
      Q => Rres_reg_816(2),
      R => '0'
    );
\Rres_reg_816_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(3),
      Q => Rres_reg_816(3),
      R => '0'
    );
\Rres_reg_816_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(4),
      Q => Rres_reg_816(4),
      R => '0'
    );
\Rres_reg_816_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(5),
      Q => Rres_reg_816(5),
      R => '0'
    );
\Rres_reg_816_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(6),
      Q => Rres_reg_816(6),
      R => '0'
    );
\Rres_reg_816_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(7),
      Q => Rres_reg_816(7),
      R => '0'
    );
\Rres_reg_816_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(8),
      Q => Rres_reg_816(8),
      R => '0'
    );
\Rres_reg_816_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(9),
      Q => Rres_reg_816(9),
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(2),
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => stream_in_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => push
    );
\add_ln192_2_fu_392_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln192_2_fu_392_p2__0_carry_n_5\,
      CO(2) => \add_ln192_2_fu_392_p2__0_carry_n_6\,
      CO(1) => \add_ln192_2_fu_392_p2__0_carry_n_7\,
      CO(0) => \add_ln192_2_fu_392_p2__0_carry_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_35,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_36,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_37,
      DI(0) => '0',
      O(3 downto 0) => \NLW_add_ln192_2_fu_392_p2__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_38,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_39,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_40,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_41
    );
\add_ln192_2_fu_392_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_392_p2__0_carry_n_5\,
      CO(3) => \add_ln192_2_fu_392_p2__0_carry__0_n_5\,
      CO(2) => \add_ln192_2_fu_392_p2__0_carry__0_n_6\,
      CO(1) => \add_ln192_2_fu_392_p2__0_carry__0_n_7\,
      CO(0) => \add_ln192_2_fu_392_p2__0_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_42,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_43,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_44,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_45,
      O(3 downto 0) => \NLW_add_ln192_2_fu_392_p2__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_46,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_47,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_48,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_49
    );
\add_ln192_2_fu_392_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_392_p2__0_carry__0_n_5\,
      CO(3) => \add_ln192_2_fu_392_p2__0_carry__1_n_5\,
      CO(2) => \add_ln192_2_fu_392_p2__0_carry__1_n_6\,
      CO(1) => \add_ln192_2_fu_392_p2__0_carry__1_n_7\,
      CO(0) => \add_ln192_2_fu_392_p2__0_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_50,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_51,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_52,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_53,
      O(3 downto 0) => \NLW_add_ln192_2_fu_392_p2__0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_54,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_55,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_56,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_57
    );
\add_ln192_2_fu_392_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_392_p2__0_carry__1_n_5\,
      CO(3) => \add_ln192_2_fu_392_p2__0_carry__2_n_5\,
      CO(2) => \add_ln192_2_fu_392_p2__0_carry__2_n_6\,
      CO(1) => \add_ln192_2_fu_392_p2__0_carry__2_n_7\,
      CO(0) => \add_ln192_2_fu_392_p2__0_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_58,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_59,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_60,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_61,
      O(3 downto 0) => p_1_in(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_62,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_63,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_64,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_65
    );
\add_ln192_2_fu_392_p2__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_392_p2__0_carry__2_n_5\,
      CO(3) => \add_ln192_2_fu_392_p2__0_carry__3_n_5\,
      CO(2) => \add_ln192_2_fu_392_p2__0_carry__3_n_6\,
      CO(1) => \add_ln192_2_fu_392_p2__0_carry__3_n_7\,
      CO(0) => \add_ln192_2_fu_392_p2__0_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_66,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_67,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_68,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_69,
      O(3 downto 0) => p_1_in(7 downto 4),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_70,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_71,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_72,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_73
    );
\add_ln192_2_fu_392_p2__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_392_p2__0_carry__3_n_5\,
      CO(3) => \add_ln192_2_fu_392_p2__0_carry__4_n_5\,
      CO(2) => \add_ln192_2_fu_392_p2__0_carry__4_n_6\,
      CO(1) => \add_ln192_2_fu_392_p2__0_carry__4_n_7\,
      CO(0) => \add_ln192_2_fu_392_p2__0_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_30,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_31,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_32,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_33,
      O(3 downto 0) => p_1_in(11 downto 8),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_26,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_27,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_28,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_29
    );
\add_ln192_2_fu_392_p2__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_392_p2__0_carry__4_n_5\,
      CO(3 downto 1) => \NLW_add_ln192_2_fu_392_p2__0_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln192_2_fu_392_p2__0_carry__5_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_34,
      O(3 downto 2) => \NLW_add_ln192_2_fu_392_p2__0_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_1_in(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_25
    );
add_ln192_3_fu_500_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln192_3_fu_500_p2_carry_n_5,
      CO(2) => add_ln192_3_fu_500_p2_carry_n_6,
      CO(1) => add_ln192_3_fu_500_p2_carry_n_7,
      CO(0) => add_ln192_3_fu_500_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_811(3 downto 0),
      O(3 downto 0) => NLW_add_ln192_3_fu_500_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln192_3_fu_500_p2_carry_i_1_n_5,
      S(2) => add_ln192_3_fu_500_p2_carry_i_2_n_5,
      S(1) => add_ln192_3_fu_500_p2_carry_i_3_n_5,
      S(0) => add_ln192_3_fu_500_p2_carry_i_4_n_5
    );
\add_ln192_3_fu_500_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln192_3_fu_500_p2_carry_n_5,
      CO(3) => \add_ln192_3_fu_500_p2_carry__0_n_5\,
      CO(2) => \add_ln192_3_fu_500_p2_carry__0_n_6\,
      CO(1) => \add_ln192_3_fu_500_p2_carry__0_n_7\,
      CO(0) => \add_ln192_3_fu_500_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_811(7 downto 4),
      O(3 downto 0) => \NLW_add_ln192_3_fu_500_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln192_3_fu_500_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln192_3_fu_500_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln192_3_fu_500_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln192_3_fu_500_p2_carry__0_i_4_n_5\
    );
\add_ln192_3_fu_500_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(7),
      I1 => trunc_ln192_reg_806(7),
      O => \add_ln192_3_fu_500_p2_carry__0_i_1_n_5\
    );
\add_ln192_3_fu_500_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(6),
      I1 => trunc_ln192_reg_806(6),
      O => \add_ln192_3_fu_500_p2_carry__0_i_2_n_5\
    );
\add_ln192_3_fu_500_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(5),
      I1 => trunc_ln192_reg_806(5),
      O => \add_ln192_3_fu_500_p2_carry__0_i_3_n_5\
    );
\add_ln192_3_fu_500_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(4),
      I1 => trunc_ln192_reg_806(4),
      O => \add_ln192_3_fu_500_p2_carry__0_i_4_n_5\
    );
\add_ln192_3_fu_500_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_3_fu_500_p2_carry__0_n_5\,
      CO(3) => \add_ln192_3_fu_500_p2_carry__1_n_5\,
      CO(2) => \add_ln192_3_fu_500_p2_carry__1_n_6\,
      CO(1) => \add_ln192_3_fu_500_p2_carry__1_n_7\,
      CO(0) => \add_ln192_3_fu_500_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_811(11 downto 8),
      O(3 downto 0) => \NLW_add_ln192_3_fu_500_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln192_3_fu_500_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln192_3_fu_500_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln192_3_fu_500_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln192_3_fu_500_p2_carry__1_i_4_n_5\
    );
\add_ln192_3_fu_500_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(11),
      I1 => trunc_ln192_reg_806(11),
      O => \add_ln192_3_fu_500_p2_carry__1_i_1_n_5\
    );
\add_ln192_3_fu_500_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(10),
      I1 => trunc_ln192_reg_806(10),
      O => \add_ln192_3_fu_500_p2_carry__1_i_2_n_5\
    );
\add_ln192_3_fu_500_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(9),
      I1 => trunc_ln192_reg_806(9),
      O => \add_ln192_3_fu_500_p2_carry__1_i_3_n_5\
    );
\add_ln192_3_fu_500_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(8),
      I1 => trunc_ln192_reg_806(8),
      O => \add_ln192_3_fu_500_p2_carry__1_i_4_n_5\
    );
\add_ln192_3_fu_500_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_3_fu_500_p2_carry__1_n_5\,
      CO(3) => \add_ln192_3_fu_500_p2_carry__2_n_5\,
      CO(2) => \add_ln192_3_fu_500_p2_carry__2_n_6\,
      CO(1) => \add_ln192_3_fu_500_p2_carry__2_n_7\,
      CO(0) => \add_ln192_3_fu_500_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_811(15 downto 12),
      O(3 downto 0) => add_ln192_3_fu_500_p2(15 downto 12),
      S(3) => \add_ln192_3_fu_500_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln192_3_fu_500_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln192_3_fu_500_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln192_3_fu_500_p2_carry__2_i_4_n_5\
    );
\add_ln192_3_fu_500_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(15),
      I1 => trunc_ln192_reg_806(15),
      O => \add_ln192_3_fu_500_p2_carry__2_i_1_n_5\
    );
\add_ln192_3_fu_500_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(14),
      I1 => trunc_ln192_reg_806(14),
      O => \add_ln192_3_fu_500_p2_carry__2_i_2_n_5\
    );
\add_ln192_3_fu_500_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(13),
      I1 => trunc_ln192_reg_806(13),
      O => \add_ln192_3_fu_500_p2_carry__2_i_3_n_5\
    );
\add_ln192_3_fu_500_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(12),
      I1 => trunc_ln192_reg_806(12),
      O => \add_ln192_3_fu_500_p2_carry__2_i_4_n_5\
    );
\add_ln192_3_fu_500_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_3_fu_500_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln192_3_fu_500_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln192_3_fu_500_p2_carry__3_n_6\,
      CO(1) => \add_ln192_3_fu_500_p2_carry__3_n_7\,
      CO(0) => \add_ln192_3_fu_500_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln192_1_reg_811(18 downto 16),
      O(3 downto 0) => add_ln192_3_fu_500_p2(19 downto 16),
      S(3) => \add_ln192_3_fu_500_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln192_3_fu_500_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln192_3_fu_500_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln192_3_fu_500_p2_carry__3_i_4_n_5\
    );
\add_ln192_3_fu_500_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(19),
      I1 => trunc_ln192_reg_806(19),
      O => \add_ln192_3_fu_500_p2_carry__3_i_1_n_5\
    );
\add_ln192_3_fu_500_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(18),
      I1 => trunc_ln192_reg_806(18),
      O => \add_ln192_3_fu_500_p2_carry__3_i_2_n_5\
    );
\add_ln192_3_fu_500_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(17),
      I1 => trunc_ln192_reg_806(17),
      O => \add_ln192_3_fu_500_p2_carry__3_i_3_n_5\
    );
\add_ln192_3_fu_500_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(16),
      I1 => trunc_ln192_reg_806(16),
      O => \add_ln192_3_fu_500_p2_carry__3_i_4_n_5\
    );
add_ln192_3_fu_500_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(3),
      I1 => trunc_ln192_reg_806(3),
      O => add_ln192_3_fu_500_p2_carry_i_1_n_5
    );
add_ln192_3_fu_500_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(2),
      I1 => trunc_ln192_reg_806(2),
      O => add_ln192_3_fu_500_p2_carry_i_2_n_5
    );
add_ln192_3_fu_500_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(1),
      I1 => trunc_ln192_reg_806(1),
      O => add_ln192_3_fu_500_p2_carry_i_3_n_5
    );
add_ln192_3_fu_500_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_811(0),
      I1 => trunc_ln192_reg_806(0),
      O => add_ln192_3_fu_500_p2_carry_i_4_n_5
    );
add_ln192_4_fu_374_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln192_4_fu_374_p2_carry_n_5,
      CO(2) => add_ln192_4_fu_374_p2_carry_n_6,
      CO(1) => add_ln192_4_fu_374_p2_carry_n_7,
      CO(0) => add_ln192_4_fu_374_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => mul_ln192_2_reg_776_reg_n_107,
      DI(2) => mul_ln192_2_reg_776_reg_n_108,
      DI(1) => mul_ln192_2_reg_776_reg_n_109,
      DI(0) => mul_ln192_2_reg_776_reg_n_110,
      O(3 downto 0) => trunc_ln192_1_fu_384_p1(3 downto 0),
      S(3) => add_ln192_4_fu_374_p2_carry_i_1_n_5,
      S(2) => add_ln192_4_fu_374_p2_carry_i_2_n_5,
      S(1) => add_ln192_4_fu_374_p2_carry_i_3_n_5,
      S(0) => add_ln192_4_fu_374_p2_carry_i_4_n_5
    );
\add_ln192_4_fu_374_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln192_4_fu_374_p2_carry_n_5,
      CO(3) => \add_ln192_4_fu_374_p2_carry__0_n_5\,
      CO(2) => \add_ln192_4_fu_374_p2_carry__0_n_6\,
      CO(1) => \add_ln192_4_fu_374_p2_carry__0_n_7\,
      CO(0) => \add_ln192_4_fu_374_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_2_reg_776_reg_n_103,
      DI(2) => mul_ln192_2_reg_776_reg_n_104,
      DI(1) => mul_ln192_2_reg_776_reg_n_105,
      DI(0) => mul_ln192_2_reg_776_reg_n_106,
      O(3 downto 0) => trunc_ln192_1_fu_384_p1(7 downto 4),
      S(3) => \add_ln192_4_fu_374_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln192_4_fu_374_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln192_4_fu_374_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln192_4_fu_374_p2_carry__0_i_4_n_5\
    );
\add_ln192_4_fu_374_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_103,
      I1 => mul_ln192_1_reg_770_reg_n_103,
      O => \add_ln192_4_fu_374_p2_carry__0_i_1_n_5\
    );
\add_ln192_4_fu_374_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_104,
      I1 => mul_ln192_1_reg_770_reg_n_104,
      O => \add_ln192_4_fu_374_p2_carry__0_i_2_n_5\
    );
\add_ln192_4_fu_374_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_105,
      I1 => mul_ln192_1_reg_770_reg_n_105,
      O => \add_ln192_4_fu_374_p2_carry__0_i_3_n_5\
    );
\add_ln192_4_fu_374_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_106,
      I1 => mul_ln192_1_reg_770_reg_n_106,
      O => \add_ln192_4_fu_374_p2_carry__0_i_4_n_5\
    );
\add_ln192_4_fu_374_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_4_fu_374_p2_carry__0_n_5\,
      CO(3) => \add_ln192_4_fu_374_p2_carry__1_n_5\,
      CO(2) => \add_ln192_4_fu_374_p2_carry__1_n_6\,
      CO(1) => \add_ln192_4_fu_374_p2_carry__1_n_7\,
      CO(0) => \add_ln192_4_fu_374_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_2_reg_776_reg_n_99,
      DI(2) => mul_ln192_2_reg_776_reg_n_100,
      DI(1) => mul_ln192_2_reg_776_reg_n_101,
      DI(0) => mul_ln192_2_reg_776_reg_n_102,
      O(3 downto 0) => trunc_ln192_1_fu_384_p1(11 downto 8),
      S(3) => \add_ln192_4_fu_374_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln192_4_fu_374_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln192_4_fu_374_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln192_4_fu_374_p2_carry__1_i_4_n_5\
    );
\add_ln192_4_fu_374_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_99,
      I1 => mul_ln192_1_reg_770_reg_n_99,
      O => \add_ln192_4_fu_374_p2_carry__1_i_1_n_5\
    );
\add_ln192_4_fu_374_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_100,
      I1 => mul_ln192_1_reg_770_reg_n_100,
      O => \add_ln192_4_fu_374_p2_carry__1_i_2_n_5\
    );
\add_ln192_4_fu_374_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_101,
      I1 => mul_ln192_1_reg_770_reg_n_101,
      O => \add_ln192_4_fu_374_p2_carry__1_i_3_n_5\
    );
\add_ln192_4_fu_374_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_102,
      I1 => mul_ln192_1_reg_770_reg_n_102,
      O => \add_ln192_4_fu_374_p2_carry__1_i_4_n_5\
    );
\add_ln192_4_fu_374_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_4_fu_374_p2_carry__1_n_5\,
      CO(3) => \add_ln192_4_fu_374_p2_carry__2_n_5\,
      CO(2) => \add_ln192_4_fu_374_p2_carry__2_n_6\,
      CO(1) => \add_ln192_4_fu_374_p2_carry__2_n_7\,
      CO(0) => \add_ln192_4_fu_374_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_2_reg_776_reg_n_95,
      DI(2) => mul_ln192_2_reg_776_reg_n_96,
      DI(1) => mul_ln192_2_reg_776_reg_n_97,
      DI(0) => mul_ln192_2_reg_776_reg_n_98,
      O(3 downto 0) => trunc_ln192_1_fu_384_p1(15 downto 12),
      S(3) => \add_ln192_4_fu_374_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln192_4_fu_374_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln192_4_fu_374_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln192_4_fu_374_p2_carry__2_i_4_n_5\
    );
\add_ln192_4_fu_374_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_95,
      I1 => mul_ln192_1_reg_770_reg_n_95,
      O => \add_ln192_4_fu_374_p2_carry__2_i_1_n_5\
    );
\add_ln192_4_fu_374_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_96,
      I1 => mul_ln192_1_reg_770_reg_n_96,
      O => \add_ln192_4_fu_374_p2_carry__2_i_2_n_5\
    );
\add_ln192_4_fu_374_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_97,
      I1 => mul_ln192_1_reg_770_reg_n_97,
      O => \add_ln192_4_fu_374_p2_carry__2_i_3_n_5\
    );
\add_ln192_4_fu_374_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_98,
      I1 => mul_ln192_1_reg_770_reg_n_98,
      O => \add_ln192_4_fu_374_p2_carry__2_i_4_n_5\
    );
\add_ln192_4_fu_374_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_4_fu_374_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln192_4_fu_374_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln192_4_fu_374_p2_carry__3_n_6\,
      CO(1) => \add_ln192_4_fu_374_p2_carry__3_n_7\,
      CO(0) => \add_ln192_4_fu_374_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln192_2_reg_776_reg_n_92,
      DI(1) => mul_ln192_2_reg_776_reg_n_93,
      DI(0) => mul_ln192_2_reg_776_reg_n_94,
      O(3 downto 0) => trunc_ln192_1_fu_384_p1(19 downto 16),
      S(3) => \add_ln192_4_fu_374_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln192_4_fu_374_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln192_4_fu_374_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln192_4_fu_374_p2_carry__3_i_4_n_5\
    );
\add_ln192_4_fu_374_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_91,
      I1 => mul_ln192_1_reg_770_reg_n_91,
      O => \add_ln192_4_fu_374_p2_carry__3_i_1_n_5\
    );
\add_ln192_4_fu_374_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_92,
      I1 => mul_ln192_1_reg_770_reg_n_92,
      O => \add_ln192_4_fu_374_p2_carry__3_i_2_n_5\
    );
\add_ln192_4_fu_374_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_93,
      I1 => mul_ln192_1_reg_770_reg_n_93,
      O => \add_ln192_4_fu_374_p2_carry__3_i_3_n_5\
    );
\add_ln192_4_fu_374_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_94,
      I1 => mul_ln192_1_reg_770_reg_n_94,
      O => \add_ln192_4_fu_374_p2_carry__3_i_4_n_5\
    );
add_ln192_4_fu_374_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_107,
      I1 => mul_ln192_1_reg_770_reg_n_107,
      O => add_ln192_4_fu_374_p2_carry_i_1_n_5
    );
add_ln192_4_fu_374_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_108,
      I1 => mul_ln192_1_reg_770_reg_n_108,
      O => add_ln192_4_fu_374_p2_carry_i_2_n_5
    );
add_ln192_4_fu_374_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_109,
      I1 => mul_ln192_1_reg_770_reg_n_109,
      O => add_ln192_4_fu_374_p2_carry_i_3_n_5
    );
add_ln192_4_fu_374_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_2_reg_776_reg_n_110,
      I1 => mul_ln192_1_reg_770_reg_n_110,
      O => add_ln192_4_fu_374_p2_carry_i_4_n_5
    );
\add_ln194_2_fu_438_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln194_2_fu_438_p2__0_carry_n_5\,
      CO(2) => \add_ln194_2_fu_438_p2__0_carry_n_6\,
      CO(1) => \add_ln194_2_fu_438_p2__0_carry_n_7\,
      CO(0) => \add_ln194_2_fu_438_p2__0_carry_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_35,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_36,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_37,
      DI(0) => '0',
      O(3 downto 0) => \NLW_add_ln194_2_fu_438_p2__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_38,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_39,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_40,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_41
    );
\add_ln194_2_fu_438_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_438_p2__0_carry_n_5\,
      CO(3) => \add_ln194_2_fu_438_p2__0_carry__0_n_5\,
      CO(2) => \add_ln194_2_fu_438_p2__0_carry__0_n_6\,
      CO(1) => \add_ln194_2_fu_438_p2__0_carry__0_n_7\,
      CO(0) => \add_ln194_2_fu_438_p2__0_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_42,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_43,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_44,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_45,
      O(3 downto 0) => \NLW_add_ln194_2_fu_438_p2__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_46,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_47,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_48,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_49
    );
\add_ln194_2_fu_438_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_438_p2__0_carry__0_n_5\,
      CO(3) => \add_ln194_2_fu_438_p2__0_carry__1_n_5\,
      CO(2) => \add_ln194_2_fu_438_p2__0_carry__1_n_6\,
      CO(1) => \add_ln194_2_fu_438_p2__0_carry__1_n_7\,
      CO(0) => \add_ln194_2_fu_438_p2__0_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_50,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_51,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_52,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_53,
      O(3 downto 0) => \NLW_add_ln194_2_fu_438_p2__0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_54,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_55,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_56,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_57
    );
\add_ln194_2_fu_438_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_438_p2__0_carry__1_n_5\,
      CO(3) => \add_ln194_2_fu_438_p2__0_carry__2_n_5\,
      CO(2) => \add_ln194_2_fu_438_p2__0_carry__2_n_6\,
      CO(1) => \add_ln194_2_fu_438_p2__0_carry__2_n_7\,
      CO(0) => \add_ln194_2_fu_438_p2__0_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_58,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_59,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_60,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_61,
      O(3 downto 0) => add_ln194_2_fu_438_p2(15 downto 12),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_62,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_63,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_64,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_65
    );
\add_ln194_2_fu_438_p2__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_438_p2__0_carry__2_n_5\,
      CO(3) => \add_ln194_2_fu_438_p2__0_carry__3_n_5\,
      CO(2) => \add_ln194_2_fu_438_p2__0_carry__3_n_6\,
      CO(1) => \add_ln194_2_fu_438_p2__0_carry__3_n_7\,
      CO(0) => \add_ln194_2_fu_438_p2__0_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_66,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_67,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_68,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_69,
      O(3 downto 0) => add_ln194_2_fu_438_p2(19 downto 16),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_70,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_71,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_72,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_73
    );
\add_ln194_2_fu_438_p2__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_438_p2__0_carry__3_n_5\,
      CO(3) => \add_ln194_2_fu_438_p2__0_carry__4_n_5\,
      CO(2) => \add_ln194_2_fu_438_p2__0_carry__4_n_6\,
      CO(1) => \add_ln194_2_fu_438_p2__0_carry__4_n_7\,
      CO(0) => \add_ln194_2_fu_438_p2__0_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_30,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_31,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_32,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_33,
      O(3 downto 0) => add_ln194_2_fu_438_p2(23 downto 20),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_26,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_27,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_28,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_29
    );
\add_ln194_2_fu_438_p2__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_438_p2__0_carry__4_n_5\,
      CO(3 downto 1) => \NLW_add_ln194_2_fu_438_p2__0_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln194_2_fu_438_p2__0_carry__5_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_34,
      O(3 downto 2) => \NLW_add_ln194_2_fu_438_p2__0_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln194_2_fu_438_p2(25 downto 24),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_25
    );
add_ln194_3_fu_504_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln194_3_fu_504_p2_carry_n_5,
      CO(2) => add_ln194_3_fu_504_p2_carry_n_6,
      CO(1) => add_ln194_3_fu_504_p2_carry_n_7,
      CO(0) => add_ln194_3_fu_504_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_827(3 downto 0),
      O(3 downto 0) => NLW_add_ln194_3_fu_504_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln194_3_fu_504_p2_carry_i_1_n_5,
      S(2) => add_ln194_3_fu_504_p2_carry_i_2_n_5,
      S(1) => add_ln194_3_fu_504_p2_carry_i_3_n_5,
      S(0) => add_ln194_3_fu_504_p2_carry_i_4_n_5
    );
\add_ln194_3_fu_504_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln194_3_fu_504_p2_carry_n_5,
      CO(3) => \add_ln194_3_fu_504_p2_carry__0_n_5\,
      CO(2) => \add_ln194_3_fu_504_p2_carry__0_n_6\,
      CO(1) => \add_ln194_3_fu_504_p2_carry__0_n_7\,
      CO(0) => \add_ln194_3_fu_504_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_827(7 downto 4),
      O(3 downto 0) => \NLW_add_ln194_3_fu_504_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln194_3_fu_504_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln194_3_fu_504_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln194_3_fu_504_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln194_3_fu_504_p2_carry__0_i_4_n_5\
    );
\add_ln194_3_fu_504_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(7),
      I1 => trunc_ln194_reg_822(7),
      O => \add_ln194_3_fu_504_p2_carry__0_i_1_n_5\
    );
\add_ln194_3_fu_504_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(6),
      I1 => trunc_ln194_reg_822(6),
      O => \add_ln194_3_fu_504_p2_carry__0_i_2_n_5\
    );
\add_ln194_3_fu_504_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(5),
      I1 => trunc_ln194_reg_822(5),
      O => \add_ln194_3_fu_504_p2_carry__0_i_3_n_5\
    );
\add_ln194_3_fu_504_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(4),
      I1 => trunc_ln194_reg_822(4),
      O => \add_ln194_3_fu_504_p2_carry__0_i_4_n_5\
    );
\add_ln194_3_fu_504_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_3_fu_504_p2_carry__0_n_5\,
      CO(3) => \add_ln194_3_fu_504_p2_carry__1_n_5\,
      CO(2) => \add_ln194_3_fu_504_p2_carry__1_n_6\,
      CO(1) => \add_ln194_3_fu_504_p2_carry__1_n_7\,
      CO(0) => \add_ln194_3_fu_504_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_827(11 downto 8),
      O(3 downto 0) => \NLW_add_ln194_3_fu_504_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln194_3_fu_504_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln194_3_fu_504_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln194_3_fu_504_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln194_3_fu_504_p2_carry__1_i_4_n_5\
    );
\add_ln194_3_fu_504_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(11),
      I1 => trunc_ln194_reg_822(11),
      O => \add_ln194_3_fu_504_p2_carry__1_i_1_n_5\
    );
\add_ln194_3_fu_504_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(10),
      I1 => trunc_ln194_reg_822(10),
      O => \add_ln194_3_fu_504_p2_carry__1_i_2_n_5\
    );
\add_ln194_3_fu_504_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(9),
      I1 => trunc_ln194_reg_822(9),
      O => \add_ln194_3_fu_504_p2_carry__1_i_3_n_5\
    );
\add_ln194_3_fu_504_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(8),
      I1 => trunc_ln194_reg_822(8),
      O => \add_ln194_3_fu_504_p2_carry__1_i_4_n_5\
    );
\add_ln194_3_fu_504_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_3_fu_504_p2_carry__1_n_5\,
      CO(3) => \add_ln194_3_fu_504_p2_carry__2_n_5\,
      CO(2) => \add_ln194_3_fu_504_p2_carry__2_n_6\,
      CO(1) => \add_ln194_3_fu_504_p2_carry__2_n_7\,
      CO(0) => \add_ln194_3_fu_504_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_827(15 downto 12),
      O(3 downto 0) => add_ln194_3_fu_504_p2(15 downto 12),
      S(3) => \add_ln194_3_fu_504_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln194_3_fu_504_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln194_3_fu_504_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln194_3_fu_504_p2_carry__2_i_4_n_5\
    );
\add_ln194_3_fu_504_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(15),
      I1 => trunc_ln194_reg_822(15),
      O => \add_ln194_3_fu_504_p2_carry__2_i_1_n_5\
    );
\add_ln194_3_fu_504_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(14),
      I1 => trunc_ln194_reg_822(14),
      O => \add_ln194_3_fu_504_p2_carry__2_i_2_n_5\
    );
\add_ln194_3_fu_504_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(13),
      I1 => trunc_ln194_reg_822(13),
      O => \add_ln194_3_fu_504_p2_carry__2_i_3_n_5\
    );
\add_ln194_3_fu_504_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(12),
      I1 => trunc_ln194_reg_822(12),
      O => \add_ln194_3_fu_504_p2_carry__2_i_4_n_5\
    );
\add_ln194_3_fu_504_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_3_fu_504_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln194_3_fu_504_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln194_3_fu_504_p2_carry__3_n_6\,
      CO(1) => \add_ln194_3_fu_504_p2_carry__3_n_7\,
      CO(0) => \add_ln194_3_fu_504_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln194_1_reg_827(18 downto 16),
      O(3 downto 0) => add_ln194_3_fu_504_p2(19 downto 16),
      S(3) => \add_ln194_3_fu_504_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln194_3_fu_504_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln194_3_fu_504_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln194_3_fu_504_p2_carry__3_i_4_n_5\
    );
\add_ln194_3_fu_504_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(19),
      I1 => trunc_ln194_reg_822(19),
      O => \add_ln194_3_fu_504_p2_carry__3_i_1_n_5\
    );
\add_ln194_3_fu_504_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(18),
      I1 => trunc_ln194_reg_822(18),
      O => \add_ln194_3_fu_504_p2_carry__3_i_2_n_5\
    );
\add_ln194_3_fu_504_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(17),
      I1 => trunc_ln194_reg_822(17),
      O => \add_ln194_3_fu_504_p2_carry__3_i_3_n_5\
    );
\add_ln194_3_fu_504_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(16),
      I1 => trunc_ln194_reg_822(16),
      O => \add_ln194_3_fu_504_p2_carry__3_i_4_n_5\
    );
add_ln194_3_fu_504_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(3),
      I1 => trunc_ln194_reg_822(3),
      O => add_ln194_3_fu_504_p2_carry_i_1_n_5
    );
add_ln194_3_fu_504_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(2),
      I1 => trunc_ln194_reg_822(2),
      O => add_ln194_3_fu_504_p2_carry_i_2_n_5
    );
add_ln194_3_fu_504_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(1),
      I1 => trunc_ln194_reg_822(1),
      O => add_ln194_3_fu_504_p2_carry_i_3_n_5
    );
add_ln194_3_fu_504_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_827(0),
      I1 => trunc_ln194_reg_822(0),
      O => add_ln194_3_fu_504_p2_carry_i_4_n_5
    );
add_ln194_4_fu_420_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln194_4_fu_420_p2_carry_n_5,
      CO(2) => add_ln194_4_fu_420_p2_carry_n_6,
      CO(1) => add_ln194_4_fu_420_p2_carry_n_7,
      CO(0) => add_ln194_4_fu_420_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => mul_ln194_2_reg_788_reg_n_107,
      DI(2) => mul_ln194_2_reg_788_reg_n_108,
      DI(1) => mul_ln194_2_reg_788_reg_n_109,
      DI(0) => mul_ln194_2_reg_788_reg_n_110,
      O(3 downto 0) => trunc_ln194_1_fu_430_p1(3 downto 0),
      S(3) => add_ln194_4_fu_420_p2_carry_i_1_n_5,
      S(2) => add_ln194_4_fu_420_p2_carry_i_2_n_5,
      S(1) => add_ln194_4_fu_420_p2_carry_i_3_n_5,
      S(0) => add_ln194_4_fu_420_p2_carry_i_4_n_5
    );
\add_ln194_4_fu_420_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln194_4_fu_420_p2_carry_n_5,
      CO(3) => \add_ln194_4_fu_420_p2_carry__0_n_5\,
      CO(2) => \add_ln194_4_fu_420_p2_carry__0_n_6\,
      CO(1) => \add_ln194_4_fu_420_p2_carry__0_n_7\,
      CO(0) => \add_ln194_4_fu_420_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_2_reg_788_reg_n_103,
      DI(2) => mul_ln194_2_reg_788_reg_n_104,
      DI(1) => mul_ln194_2_reg_788_reg_n_105,
      DI(0) => mul_ln194_2_reg_788_reg_n_106,
      O(3 downto 0) => trunc_ln194_1_fu_430_p1(7 downto 4),
      S(3) => \add_ln194_4_fu_420_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln194_4_fu_420_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln194_4_fu_420_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln194_4_fu_420_p2_carry__0_i_4_n_5\
    );
\add_ln194_4_fu_420_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_103,
      I1 => mul_ln194_1_reg_782_reg_n_103,
      O => \add_ln194_4_fu_420_p2_carry__0_i_1_n_5\
    );
\add_ln194_4_fu_420_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_104,
      I1 => mul_ln194_1_reg_782_reg_n_104,
      O => \add_ln194_4_fu_420_p2_carry__0_i_2_n_5\
    );
\add_ln194_4_fu_420_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_105,
      I1 => mul_ln194_1_reg_782_reg_n_105,
      O => \add_ln194_4_fu_420_p2_carry__0_i_3_n_5\
    );
\add_ln194_4_fu_420_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_106,
      I1 => mul_ln194_1_reg_782_reg_n_106,
      O => \add_ln194_4_fu_420_p2_carry__0_i_4_n_5\
    );
\add_ln194_4_fu_420_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_4_fu_420_p2_carry__0_n_5\,
      CO(3) => \add_ln194_4_fu_420_p2_carry__1_n_5\,
      CO(2) => \add_ln194_4_fu_420_p2_carry__1_n_6\,
      CO(1) => \add_ln194_4_fu_420_p2_carry__1_n_7\,
      CO(0) => \add_ln194_4_fu_420_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_2_reg_788_reg_n_99,
      DI(2) => mul_ln194_2_reg_788_reg_n_100,
      DI(1) => mul_ln194_2_reg_788_reg_n_101,
      DI(0) => mul_ln194_2_reg_788_reg_n_102,
      O(3 downto 0) => trunc_ln194_1_fu_430_p1(11 downto 8),
      S(3) => \add_ln194_4_fu_420_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln194_4_fu_420_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln194_4_fu_420_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln194_4_fu_420_p2_carry__1_i_4_n_5\
    );
\add_ln194_4_fu_420_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_99,
      I1 => mul_ln194_1_reg_782_reg_n_99,
      O => \add_ln194_4_fu_420_p2_carry__1_i_1_n_5\
    );
\add_ln194_4_fu_420_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_100,
      I1 => mul_ln194_1_reg_782_reg_n_100,
      O => \add_ln194_4_fu_420_p2_carry__1_i_2_n_5\
    );
\add_ln194_4_fu_420_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_101,
      I1 => mul_ln194_1_reg_782_reg_n_101,
      O => \add_ln194_4_fu_420_p2_carry__1_i_3_n_5\
    );
\add_ln194_4_fu_420_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_102,
      I1 => mul_ln194_1_reg_782_reg_n_102,
      O => \add_ln194_4_fu_420_p2_carry__1_i_4_n_5\
    );
\add_ln194_4_fu_420_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_4_fu_420_p2_carry__1_n_5\,
      CO(3) => \add_ln194_4_fu_420_p2_carry__2_n_5\,
      CO(2) => \add_ln194_4_fu_420_p2_carry__2_n_6\,
      CO(1) => \add_ln194_4_fu_420_p2_carry__2_n_7\,
      CO(0) => \add_ln194_4_fu_420_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_2_reg_788_reg_n_95,
      DI(2) => mul_ln194_2_reg_788_reg_n_96,
      DI(1) => mul_ln194_2_reg_788_reg_n_97,
      DI(0) => mul_ln194_2_reg_788_reg_n_98,
      O(3 downto 0) => trunc_ln194_1_fu_430_p1(15 downto 12),
      S(3) => \add_ln194_4_fu_420_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln194_4_fu_420_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln194_4_fu_420_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln194_4_fu_420_p2_carry__2_i_4_n_5\
    );
\add_ln194_4_fu_420_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_95,
      I1 => mul_ln194_1_reg_782_reg_n_95,
      O => \add_ln194_4_fu_420_p2_carry__2_i_1_n_5\
    );
\add_ln194_4_fu_420_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_96,
      I1 => mul_ln194_1_reg_782_reg_n_96,
      O => \add_ln194_4_fu_420_p2_carry__2_i_2_n_5\
    );
\add_ln194_4_fu_420_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_97,
      I1 => mul_ln194_1_reg_782_reg_n_97,
      O => \add_ln194_4_fu_420_p2_carry__2_i_3_n_5\
    );
\add_ln194_4_fu_420_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_98,
      I1 => mul_ln194_1_reg_782_reg_n_98,
      O => \add_ln194_4_fu_420_p2_carry__2_i_4_n_5\
    );
\add_ln194_4_fu_420_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_4_fu_420_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln194_4_fu_420_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln194_4_fu_420_p2_carry__3_n_6\,
      CO(1) => \add_ln194_4_fu_420_p2_carry__3_n_7\,
      CO(0) => \add_ln194_4_fu_420_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln194_2_reg_788_reg_n_92,
      DI(1) => mul_ln194_2_reg_788_reg_n_93,
      DI(0) => mul_ln194_2_reg_788_reg_n_94,
      O(3 downto 0) => trunc_ln194_1_fu_430_p1(19 downto 16),
      S(3) => \add_ln194_4_fu_420_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln194_4_fu_420_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln194_4_fu_420_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln194_4_fu_420_p2_carry__3_i_4_n_5\
    );
\add_ln194_4_fu_420_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_91,
      I1 => mul_ln194_1_reg_782_reg_n_91,
      O => \add_ln194_4_fu_420_p2_carry__3_i_1_n_5\
    );
\add_ln194_4_fu_420_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_92,
      I1 => mul_ln194_1_reg_782_reg_n_92,
      O => \add_ln194_4_fu_420_p2_carry__3_i_2_n_5\
    );
\add_ln194_4_fu_420_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_93,
      I1 => mul_ln194_1_reg_782_reg_n_93,
      O => \add_ln194_4_fu_420_p2_carry__3_i_3_n_5\
    );
\add_ln194_4_fu_420_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_94,
      I1 => mul_ln194_1_reg_782_reg_n_94,
      O => \add_ln194_4_fu_420_p2_carry__3_i_4_n_5\
    );
add_ln194_4_fu_420_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_107,
      I1 => mul_ln194_1_reg_782_reg_n_107,
      O => add_ln194_4_fu_420_p2_carry_i_1_n_5
    );
add_ln194_4_fu_420_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_108,
      I1 => mul_ln194_1_reg_782_reg_n_108,
      O => add_ln194_4_fu_420_p2_carry_i_2_n_5
    );
add_ln194_4_fu_420_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_109,
      I1 => mul_ln194_1_reg_782_reg_n_109,
      O => add_ln194_4_fu_420_p2_carry_i_3_n_5
    );
add_ln194_4_fu_420_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_2_reg_788_reg_n_110,
      I1 => mul_ln194_1_reg_782_reg_n_110,
      O => add_ln194_4_fu_420_p2_carry_i_4_n_5
    );
\add_ln196_2_fu_484_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln196_2_fu_484_p2__0_carry_n_5\,
      CO(2) => \add_ln196_2_fu_484_p2__0_carry_n_6\,
      CO(1) => \add_ln196_2_fu_484_p2__0_carry_n_7\,
      CO(0) => \add_ln196_2_fu_484_p2__0_carry_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_36,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_37,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_38,
      DI(0) => '0',
      O(3 downto 0) => \NLW_add_ln196_2_fu_484_p2__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_39,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_40,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_41,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_42
    );
\add_ln196_2_fu_484_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_484_p2__0_carry_n_5\,
      CO(3) => \add_ln196_2_fu_484_p2__0_carry__0_n_5\,
      CO(2) => \add_ln196_2_fu_484_p2__0_carry__0_n_6\,
      CO(1) => \add_ln196_2_fu_484_p2__0_carry__0_n_7\,
      CO(0) => \add_ln196_2_fu_484_p2__0_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_43,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_44,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_45,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_46,
      O(3 downto 0) => \NLW_add_ln196_2_fu_484_p2__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_47,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_48,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_49,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_50
    );
\add_ln196_2_fu_484_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_484_p2__0_carry__0_n_5\,
      CO(3) => \add_ln196_2_fu_484_p2__0_carry__1_n_5\,
      CO(2) => \add_ln196_2_fu_484_p2__0_carry__1_n_6\,
      CO(1) => \add_ln196_2_fu_484_p2__0_carry__1_n_7\,
      CO(0) => \add_ln196_2_fu_484_p2__0_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_51,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_52,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_53,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_54,
      O(3 downto 0) => \NLW_add_ln196_2_fu_484_p2__0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_55,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_56,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_57,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_58
    );
\add_ln196_2_fu_484_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_484_p2__0_carry__1_n_5\,
      CO(3) => \add_ln196_2_fu_484_p2__0_carry__2_n_5\,
      CO(2) => \add_ln196_2_fu_484_p2__0_carry__2_n_6\,
      CO(1) => \add_ln196_2_fu_484_p2__0_carry__2_n_7\,
      CO(0) => \add_ln196_2_fu_484_p2__0_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_59,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_60,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_61,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_62,
      O(3 downto 0) => add_ln196_2_fu_484_p2(15 downto 12),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_63,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_64,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_65,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_66
    );
\add_ln196_2_fu_484_p2__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_484_p2__0_carry__2_n_5\,
      CO(3) => \add_ln196_2_fu_484_p2__0_carry__3_n_5\,
      CO(2) => \add_ln196_2_fu_484_p2__0_carry__3_n_6\,
      CO(1) => \add_ln196_2_fu_484_p2__0_carry__3_n_7\,
      CO(0) => \add_ln196_2_fu_484_p2__0_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_67,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_68,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_69,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_70,
      O(3 downto 0) => add_ln196_2_fu_484_p2(19 downto 16),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_71,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_72,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_73,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_74
    );
\add_ln196_2_fu_484_p2__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_484_p2__0_carry__3_n_5\,
      CO(3) => \add_ln196_2_fu_484_p2__0_carry__4_n_5\,
      CO(2) => \add_ln196_2_fu_484_p2__0_carry__4_n_6\,
      CO(1) => \add_ln196_2_fu_484_p2__0_carry__4_n_7\,
      CO(0) => \add_ln196_2_fu_484_p2__0_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_31,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_32,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_33,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_34,
      O(3 downto 0) => add_ln196_2_fu_484_p2(23 downto 20),
      S(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_27,
      S(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_28,
      S(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_29,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_30
    );
\add_ln196_2_fu_484_p2__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_484_p2__0_carry__4_n_5\,
      CO(3 downto 1) => \NLW_add_ln196_2_fu_484_p2__0_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln196_2_fu_484_p2__0_carry__5_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_35,
      O(3 downto 2) => \NLW_add_ln196_2_fu_484_p2__0_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln196_2_fu_484_p2(25 downto 24),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_26
    );
add_ln196_3_fu_508_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln196_3_fu_508_p2_carry_n_5,
      CO(2) => add_ln196_3_fu_508_p2_carry_n_6,
      CO(1) => add_ln196_3_fu_508_p2_carry_n_7,
      CO(0) => add_ln196_3_fu_508_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_843(3 downto 0),
      O(3 downto 0) => NLW_add_ln196_3_fu_508_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln196_3_fu_508_p2_carry_i_1_n_5,
      S(2) => add_ln196_3_fu_508_p2_carry_i_2_n_5,
      S(1) => add_ln196_3_fu_508_p2_carry_i_3_n_5,
      S(0) => add_ln196_3_fu_508_p2_carry_i_4_n_5
    );
\add_ln196_3_fu_508_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln196_3_fu_508_p2_carry_n_5,
      CO(3) => \add_ln196_3_fu_508_p2_carry__0_n_5\,
      CO(2) => \add_ln196_3_fu_508_p2_carry__0_n_6\,
      CO(1) => \add_ln196_3_fu_508_p2_carry__0_n_7\,
      CO(0) => \add_ln196_3_fu_508_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_843(7 downto 4),
      O(3 downto 0) => \NLW_add_ln196_3_fu_508_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln196_3_fu_508_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln196_3_fu_508_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln196_3_fu_508_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln196_3_fu_508_p2_carry__0_i_4_n_5\
    );
\add_ln196_3_fu_508_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(7),
      I1 => trunc_ln196_reg_838(7),
      O => \add_ln196_3_fu_508_p2_carry__0_i_1_n_5\
    );
\add_ln196_3_fu_508_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(6),
      I1 => trunc_ln196_reg_838(6),
      O => \add_ln196_3_fu_508_p2_carry__0_i_2_n_5\
    );
\add_ln196_3_fu_508_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(5),
      I1 => trunc_ln196_reg_838(5),
      O => \add_ln196_3_fu_508_p2_carry__0_i_3_n_5\
    );
\add_ln196_3_fu_508_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(4),
      I1 => trunc_ln196_reg_838(4),
      O => \add_ln196_3_fu_508_p2_carry__0_i_4_n_5\
    );
\add_ln196_3_fu_508_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_3_fu_508_p2_carry__0_n_5\,
      CO(3) => \add_ln196_3_fu_508_p2_carry__1_n_5\,
      CO(2) => \add_ln196_3_fu_508_p2_carry__1_n_6\,
      CO(1) => \add_ln196_3_fu_508_p2_carry__1_n_7\,
      CO(0) => \add_ln196_3_fu_508_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_843(11 downto 8),
      O(3 downto 0) => \NLW_add_ln196_3_fu_508_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln196_3_fu_508_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln196_3_fu_508_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln196_3_fu_508_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln196_3_fu_508_p2_carry__1_i_4_n_5\
    );
\add_ln196_3_fu_508_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(11),
      I1 => trunc_ln196_reg_838(11),
      O => \add_ln196_3_fu_508_p2_carry__1_i_1_n_5\
    );
\add_ln196_3_fu_508_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(10),
      I1 => trunc_ln196_reg_838(10),
      O => \add_ln196_3_fu_508_p2_carry__1_i_2_n_5\
    );
\add_ln196_3_fu_508_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(9),
      I1 => trunc_ln196_reg_838(9),
      O => \add_ln196_3_fu_508_p2_carry__1_i_3_n_5\
    );
\add_ln196_3_fu_508_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(8),
      I1 => trunc_ln196_reg_838(8),
      O => \add_ln196_3_fu_508_p2_carry__1_i_4_n_5\
    );
\add_ln196_3_fu_508_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_3_fu_508_p2_carry__1_n_5\,
      CO(3) => \add_ln196_3_fu_508_p2_carry__2_n_5\,
      CO(2) => \add_ln196_3_fu_508_p2_carry__2_n_6\,
      CO(1) => \add_ln196_3_fu_508_p2_carry__2_n_7\,
      CO(0) => \add_ln196_3_fu_508_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_843(15 downto 12),
      O(3 downto 0) => add_ln196_3_fu_508_p2(15 downto 12),
      S(3) => \add_ln196_3_fu_508_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln196_3_fu_508_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln196_3_fu_508_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln196_3_fu_508_p2_carry__2_i_4_n_5\
    );
\add_ln196_3_fu_508_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(15),
      I1 => trunc_ln196_reg_838(15),
      O => \add_ln196_3_fu_508_p2_carry__2_i_1_n_5\
    );
\add_ln196_3_fu_508_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(14),
      I1 => trunc_ln196_reg_838(14),
      O => \add_ln196_3_fu_508_p2_carry__2_i_2_n_5\
    );
\add_ln196_3_fu_508_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(13),
      I1 => trunc_ln196_reg_838(13),
      O => \add_ln196_3_fu_508_p2_carry__2_i_3_n_5\
    );
\add_ln196_3_fu_508_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(12),
      I1 => trunc_ln196_reg_838(12),
      O => \add_ln196_3_fu_508_p2_carry__2_i_4_n_5\
    );
\add_ln196_3_fu_508_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_3_fu_508_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln196_3_fu_508_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln196_3_fu_508_p2_carry__3_n_6\,
      CO(1) => \add_ln196_3_fu_508_p2_carry__3_n_7\,
      CO(0) => \add_ln196_3_fu_508_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln196_1_reg_843(18 downto 16),
      O(3 downto 0) => add_ln196_3_fu_508_p2(19 downto 16),
      S(3) => \add_ln196_3_fu_508_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln196_3_fu_508_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln196_3_fu_508_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln196_3_fu_508_p2_carry__3_i_4_n_5\
    );
\add_ln196_3_fu_508_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(19),
      I1 => trunc_ln196_reg_838(19),
      O => \add_ln196_3_fu_508_p2_carry__3_i_1_n_5\
    );
\add_ln196_3_fu_508_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(18),
      I1 => trunc_ln196_reg_838(18),
      O => \add_ln196_3_fu_508_p2_carry__3_i_2_n_5\
    );
\add_ln196_3_fu_508_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(17),
      I1 => trunc_ln196_reg_838(17),
      O => \add_ln196_3_fu_508_p2_carry__3_i_3_n_5\
    );
\add_ln196_3_fu_508_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(16),
      I1 => trunc_ln196_reg_838(16),
      O => \add_ln196_3_fu_508_p2_carry__3_i_4_n_5\
    );
add_ln196_3_fu_508_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(3),
      I1 => trunc_ln196_reg_838(3),
      O => add_ln196_3_fu_508_p2_carry_i_1_n_5
    );
add_ln196_3_fu_508_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(2),
      I1 => trunc_ln196_reg_838(2),
      O => add_ln196_3_fu_508_p2_carry_i_2_n_5
    );
add_ln196_3_fu_508_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(1),
      I1 => trunc_ln196_reg_838(1),
      O => add_ln196_3_fu_508_p2_carry_i_3_n_5
    );
add_ln196_3_fu_508_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_843(0),
      I1 => trunc_ln196_reg_838(0),
      O => add_ln196_3_fu_508_p2_carry_i_4_n_5
    );
add_ln196_4_fu_466_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln196_4_fu_466_p2_carry_n_5,
      CO(2) => add_ln196_4_fu_466_p2_carry_n_6,
      CO(1) => add_ln196_4_fu_466_p2_carry_n_7,
      CO(0) => add_ln196_4_fu_466_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => mul_ln196_2_reg_800_reg_n_107,
      DI(2) => mul_ln196_2_reg_800_reg_n_108,
      DI(1) => mul_ln196_2_reg_800_reg_n_109,
      DI(0) => mul_ln196_2_reg_800_reg_n_110,
      O(3 downto 0) => trunc_ln196_1_fu_476_p1(3 downto 0),
      S(3) => add_ln196_4_fu_466_p2_carry_i_1_n_5,
      S(2) => add_ln196_4_fu_466_p2_carry_i_2_n_5,
      S(1) => add_ln196_4_fu_466_p2_carry_i_3_n_5,
      S(0) => add_ln196_4_fu_466_p2_carry_i_4_n_5
    );
\add_ln196_4_fu_466_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln196_4_fu_466_p2_carry_n_5,
      CO(3) => \add_ln196_4_fu_466_p2_carry__0_n_5\,
      CO(2) => \add_ln196_4_fu_466_p2_carry__0_n_6\,
      CO(1) => \add_ln196_4_fu_466_p2_carry__0_n_7\,
      CO(0) => \add_ln196_4_fu_466_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_2_reg_800_reg_n_103,
      DI(2) => mul_ln196_2_reg_800_reg_n_104,
      DI(1) => mul_ln196_2_reg_800_reg_n_105,
      DI(0) => mul_ln196_2_reg_800_reg_n_106,
      O(3 downto 0) => trunc_ln196_1_fu_476_p1(7 downto 4),
      S(3) => \add_ln196_4_fu_466_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln196_4_fu_466_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln196_4_fu_466_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln196_4_fu_466_p2_carry__0_i_4_n_5\
    );
\add_ln196_4_fu_466_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_103,
      I1 => mul_ln196_1_reg_794_reg_n_103,
      O => \add_ln196_4_fu_466_p2_carry__0_i_1_n_5\
    );
\add_ln196_4_fu_466_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_104,
      I1 => mul_ln196_1_reg_794_reg_n_104,
      O => \add_ln196_4_fu_466_p2_carry__0_i_2_n_5\
    );
\add_ln196_4_fu_466_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_105,
      I1 => mul_ln196_1_reg_794_reg_n_105,
      O => \add_ln196_4_fu_466_p2_carry__0_i_3_n_5\
    );
\add_ln196_4_fu_466_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_106,
      I1 => mul_ln196_1_reg_794_reg_n_106,
      O => \add_ln196_4_fu_466_p2_carry__0_i_4_n_5\
    );
\add_ln196_4_fu_466_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_4_fu_466_p2_carry__0_n_5\,
      CO(3) => \add_ln196_4_fu_466_p2_carry__1_n_5\,
      CO(2) => \add_ln196_4_fu_466_p2_carry__1_n_6\,
      CO(1) => \add_ln196_4_fu_466_p2_carry__1_n_7\,
      CO(0) => \add_ln196_4_fu_466_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_2_reg_800_reg_n_99,
      DI(2) => mul_ln196_2_reg_800_reg_n_100,
      DI(1) => mul_ln196_2_reg_800_reg_n_101,
      DI(0) => mul_ln196_2_reg_800_reg_n_102,
      O(3 downto 0) => trunc_ln196_1_fu_476_p1(11 downto 8),
      S(3) => \add_ln196_4_fu_466_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln196_4_fu_466_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln196_4_fu_466_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln196_4_fu_466_p2_carry__1_i_4_n_5\
    );
\add_ln196_4_fu_466_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_99,
      I1 => mul_ln196_1_reg_794_reg_n_99,
      O => \add_ln196_4_fu_466_p2_carry__1_i_1_n_5\
    );
\add_ln196_4_fu_466_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_100,
      I1 => mul_ln196_1_reg_794_reg_n_100,
      O => \add_ln196_4_fu_466_p2_carry__1_i_2_n_5\
    );
\add_ln196_4_fu_466_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_101,
      I1 => mul_ln196_1_reg_794_reg_n_101,
      O => \add_ln196_4_fu_466_p2_carry__1_i_3_n_5\
    );
\add_ln196_4_fu_466_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_102,
      I1 => mul_ln196_1_reg_794_reg_n_102,
      O => \add_ln196_4_fu_466_p2_carry__1_i_4_n_5\
    );
\add_ln196_4_fu_466_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_4_fu_466_p2_carry__1_n_5\,
      CO(3) => \add_ln196_4_fu_466_p2_carry__2_n_5\,
      CO(2) => \add_ln196_4_fu_466_p2_carry__2_n_6\,
      CO(1) => \add_ln196_4_fu_466_p2_carry__2_n_7\,
      CO(0) => \add_ln196_4_fu_466_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_2_reg_800_reg_n_95,
      DI(2) => mul_ln196_2_reg_800_reg_n_96,
      DI(1) => mul_ln196_2_reg_800_reg_n_97,
      DI(0) => mul_ln196_2_reg_800_reg_n_98,
      O(3 downto 0) => trunc_ln196_1_fu_476_p1(15 downto 12),
      S(3) => \add_ln196_4_fu_466_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln196_4_fu_466_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln196_4_fu_466_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln196_4_fu_466_p2_carry__2_i_4_n_5\
    );
\add_ln196_4_fu_466_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_95,
      I1 => mul_ln196_1_reg_794_reg_n_95,
      O => \add_ln196_4_fu_466_p2_carry__2_i_1_n_5\
    );
\add_ln196_4_fu_466_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_96,
      I1 => mul_ln196_1_reg_794_reg_n_96,
      O => \add_ln196_4_fu_466_p2_carry__2_i_2_n_5\
    );
\add_ln196_4_fu_466_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_97,
      I1 => mul_ln196_1_reg_794_reg_n_97,
      O => \add_ln196_4_fu_466_p2_carry__2_i_3_n_5\
    );
\add_ln196_4_fu_466_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_98,
      I1 => mul_ln196_1_reg_794_reg_n_98,
      O => \add_ln196_4_fu_466_p2_carry__2_i_4_n_5\
    );
\add_ln196_4_fu_466_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_4_fu_466_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln196_4_fu_466_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln196_4_fu_466_p2_carry__3_n_6\,
      CO(1) => \add_ln196_4_fu_466_p2_carry__3_n_7\,
      CO(0) => \add_ln196_4_fu_466_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln196_2_reg_800_reg_n_92,
      DI(1) => mul_ln196_2_reg_800_reg_n_93,
      DI(0) => mul_ln196_2_reg_800_reg_n_94,
      O(3 downto 0) => trunc_ln196_1_fu_476_p1(19 downto 16),
      S(3) => \add_ln196_4_fu_466_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln196_4_fu_466_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln196_4_fu_466_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln196_4_fu_466_p2_carry__3_i_4_n_5\
    );
\add_ln196_4_fu_466_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_91,
      I1 => mul_ln196_1_reg_794_reg_n_91,
      O => \add_ln196_4_fu_466_p2_carry__3_i_1_n_5\
    );
\add_ln196_4_fu_466_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_92,
      I1 => mul_ln196_1_reg_794_reg_n_92,
      O => \add_ln196_4_fu_466_p2_carry__3_i_2_n_5\
    );
\add_ln196_4_fu_466_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_93,
      I1 => mul_ln196_1_reg_794_reg_n_93,
      O => \add_ln196_4_fu_466_p2_carry__3_i_3_n_5\
    );
\add_ln196_4_fu_466_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_94,
      I1 => mul_ln196_1_reg_794_reg_n_94,
      O => \add_ln196_4_fu_466_p2_carry__3_i_4_n_5\
    );
add_ln196_4_fu_466_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_107,
      I1 => mul_ln196_1_reg_794_reg_n_107,
      O => add_ln196_4_fu_466_p2_carry_i_1_n_5
    );
add_ln196_4_fu_466_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_108,
      I1 => mul_ln196_1_reg_794_reg_n_108,
      O => add_ln196_4_fu_466_p2_carry_i_2_n_5
    );
add_ln196_4_fu_466_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_109,
      I1 => mul_ln196_1_reg_794_reg_n_109,
      O => add_ln196_4_fu_466_p2_carry_i_3_n_5
    );
add_ln196_4_fu_466_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_2_reg_800_reg_n_110,
      I1 => mul_ln196_1_reg_794_reg_n_110,
      O => add_ln196_4_fu_466_p2_carry_i_4_n_5
    );
\addr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^p_6_in_1\,
      I1 => \addr_reg[3]\,
      I2 => stream_csc_empty_n,
      I3 => \^p_9_in\,
      O => empty_n_reg_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5
    );
ap_loop_exit_ready_pp0_iter5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5,
      Q => ap_loop_exit_ready_pp0_iter5_reg,
      R => '0'
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3B3F3F3F3F3F3"
    )
        port map (
      I0 => empty_n_reg_2,
      I1 => empty_n_reg_1,
      I2 => stream_in_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => \mOutPtr_reg[4]\(2),
      O => empty_n_reg
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln136_fu_281_p2,
      D(1 downto 0) => D(1 downto 0),
      O(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_9,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_10,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\(2 downto 0) => \mOutPtr_reg[4]\(2 downto 0),
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_0\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_loop_exit_ready_pp0_iter5_reg => ap_loop_exit_ready_pp0_iter5_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_ready,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg_1(0) => CO(0),
      icmp_ln136_fu_281_p2_carry_i_1_0(11 downto 0) => icmp_ln136_fu_281_p2_carry_i_1(11 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_empty_n => stream_in_empty_n,
      x_fu_98_reg(11 downto 0) => x_fu_98_reg(11 downto 0),
      \x_fu_98_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \x_fu_98_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \x_fu_98_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \x_fu_98_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \x_fu_98_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      \x_fu_98_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      \x_fu_98_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      \x_fu_98_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_23
    );
icmp_ln136_fu_281_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln136_fu_281_p2,
      CO(2) => icmp_ln136_fu_281_p2_carry_n_6,
      CO(1) => icmp_ln136_fu_281_p2_carry_n_7,
      CO(0) => icmp_ln136_fu_281_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln136_fu_281_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_9,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_10,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_12
    );
icmp_ln198_1_fu_516_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln198_1_fu_516_p2_carry_n_5,
      CO(2) => icmp_ln198_1_fu_516_p2_carry_n_6,
      CO(1) => icmp_ln198_1_fu_516_p2_carry_n_7,
      CO(0) => icmp_ln198_1_fu_516_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln198_1_fu_516_p2_carry_i_1_n_5,
      DI(2) => icmp_ln198_1_fu_516_p2_carry_i_2_n_5,
      DI(1) => icmp_ln198_1_fu_516_p2_carry_i_3_n_5,
      DI(0) => icmp_ln198_1_fu_516_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln198_1_fu_516_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln198_1_fu_516_p2_carry_i_5_n_5,
      S(2) => icmp_ln198_1_fu_516_p2_carry_i_6_n_5,
      S(1) => icmp_ln198_1_fu_516_p2_carry_i_7_n_5,
      S(0) => icmp_ln198_1_fu_516_p2_carry_i_8_n_5
    );
\icmp_ln198_1_fu_516_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln198_1_fu_516_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln198_1_fu_516_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      CO(1) => \icmp_ln198_1_fu_516_p2_carry__0_n_7\,
      CO(0) => \icmp_ln198_1_fu_516_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln198_1_fu_516_p2_carry__0_i_1_n_5\,
      DI(1) => \icmp_ln198_1_fu_516_p2_carry__0_i_2_n_5\,
      DI(0) => \icmp_ln198_1_fu_516_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => \NLW_icmp_ln198_1_fu_516_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln198_1_fu_516_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln198_1_fu_516_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln198_1_fu_516_p2_carry__0_i_6_n_5\
    );
\icmp_ln198_1_fu_516_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Rres_reg_816(12),
      I1 => Rres_reg_816(13),
      O => \icmp_ln198_1_fu_516_p2_carry__0_i_1_n_5\
    );
\icmp_ln198_1_fu_516_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_reg_816(10),
      I1 => Rres_reg_816(11),
      O => \icmp_ln198_1_fu_516_p2_carry__0_i_2_n_5\
    );
\icmp_ln198_1_fu_516_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_reg_816(8),
      I1 => Rres_reg_816(9),
      O => \icmp_ln198_1_fu_516_p2_carry__0_i_3_n_5\
    );
\icmp_ln198_1_fu_516_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_816(12),
      I1 => Rres_reg_816(13),
      O => \icmp_ln198_1_fu_516_p2_carry__0_i_4_n_5\
    );
\icmp_ln198_1_fu_516_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_816(10),
      I1 => Rres_reg_816(11),
      O => \icmp_ln198_1_fu_516_p2_carry__0_i_5_n_5\
    );
\icmp_ln198_1_fu_516_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_816(8),
      I1 => Rres_reg_816(9),
      O => \icmp_ln198_1_fu_516_p2_carry__0_i_6_n_5\
    );
icmp_ln198_1_fu_516_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_816(6),
      I1 => p_read13_cast_cast_reg_661(6),
      I2 => p_read13_cast_cast_reg_661(7),
      I3 => Rres_reg_816(7),
      O => icmp_ln198_1_fu_516_p2_carry_i_1_n_5
    );
icmp_ln198_1_fu_516_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_816(4),
      I1 => p_read13_cast_cast_reg_661(4),
      I2 => p_read13_cast_cast_reg_661(5),
      I3 => Rres_reg_816(5),
      O => icmp_ln198_1_fu_516_p2_carry_i_2_n_5
    );
icmp_ln198_1_fu_516_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_816(2),
      I1 => p_read13_cast_cast_reg_661(2),
      I2 => p_read13_cast_cast_reg_661(3),
      I3 => Rres_reg_816(3),
      O => icmp_ln198_1_fu_516_p2_carry_i_3_n_5
    );
icmp_ln198_1_fu_516_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_816(0),
      I1 => p_read13_cast_cast_reg_661(0),
      I2 => p_read13_cast_cast_reg_661(1),
      I3 => Rres_reg_816(1),
      O => icmp_ln198_1_fu_516_p2_carry_i_4_n_5
    );
icmp_ln198_1_fu_516_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_816(6),
      I1 => p_read13_cast_cast_reg_661(6),
      I2 => Rres_reg_816(7),
      I3 => p_read13_cast_cast_reg_661(7),
      O => icmp_ln198_1_fu_516_p2_carry_i_5_n_5
    );
icmp_ln198_1_fu_516_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_816(4),
      I1 => p_read13_cast_cast_reg_661(4),
      I2 => Rres_reg_816(5),
      I3 => p_read13_cast_cast_reg_661(5),
      O => icmp_ln198_1_fu_516_p2_carry_i_6_n_5
    );
icmp_ln198_1_fu_516_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_816(2),
      I1 => p_read13_cast_cast_reg_661(2),
      I2 => Rres_reg_816(3),
      I3 => p_read13_cast_cast_reg_661(3),
      O => icmp_ln198_1_fu_516_p2_carry_i_7_n_5
    );
icmp_ln198_1_fu_516_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_816(0),
      I1 => p_read13_cast_cast_reg_661(0),
      I2 => Rres_reg_816(1),
      I3 => p_read13_cast_cast_reg_661(1),
      O => icmp_ln198_1_fu_516_p2_carry_i_8_n_5
    );
icmp_ln198_fu_512_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln198_fu_512_p2_carry_n_5,
      CO(2) => icmp_ln198_fu_512_p2_carry_n_6,
      CO(1) => icmp_ln198_fu_512_p2_carry_n_7,
      CO(0) => icmp_ln198_fu_512_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln198_fu_512_p2_carry_i_1_n_5,
      DI(2) => icmp_ln198_fu_512_p2_carry_i_2_n_5,
      DI(1) => icmp_ln198_fu_512_p2_carry_i_3_n_5,
      DI(0) => icmp_ln198_fu_512_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln198_fu_512_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln198_fu_512_p2_carry_i_5_n_5,
      S(2) => icmp_ln198_fu_512_p2_carry_i_6_n_5,
      S(1) => icmp_ln198_fu_512_p2_carry_i_7_n_5,
      S(0) => icmp_ln198_fu_512_p2_carry_i_8_n_5
    );
\icmp_ln198_fu_512_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln198_fu_512_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln198_fu_512_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      CO(1) => \icmp_ln198_fu_512_p2_carry__0_n_7\,
      CO(0) => \icmp_ln198_fu_512_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Rres_reg_816(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln198_fu_512_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln198_fu_512_p2_carry__0_i_1_n_5\,
      S(1) => \icmp_ln198_fu_512_p2_carry__0_i_2_n_5\,
      S(0) => \icmp_ln198_fu_512_p2_carry__0_i_3_n_5\
    );
\icmp_ln198_fu_512_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_816(12),
      I1 => Rres_reg_816(13),
      O => \icmp_ln198_fu_512_p2_carry__0_i_1_n_5\
    );
\icmp_ln198_fu_512_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_816(10),
      I1 => Rres_reg_816(11),
      O => \icmp_ln198_fu_512_p2_carry__0_i_2_n_5\
    );
\icmp_ln198_fu_512_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_816(8),
      I1 => Rres_reg_816(9),
      O => \icmp_ln198_fu_512_p2_carry__0_i_3_n_5\
    );
icmp_ln198_fu_512_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(6),
      I1 => Rres_reg_816(6),
      I2 => Rres_reg_816(7),
      I3 => p_read12_cast_cast_reg_668_reg(7),
      O => icmp_ln198_fu_512_p2_carry_i_1_n_5
    );
icmp_ln198_fu_512_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(4),
      I1 => Rres_reg_816(4),
      I2 => Rres_reg_816(5),
      I3 => p_read12_cast_cast_reg_668_reg(5),
      O => icmp_ln198_fu_512_p2_carry_i_2_n_5
    );
icmp_ln198_fu_512_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(2),
      I1 => Rres_reg_816(2),
      I2 => Rres_reg_816(3),
      I3 => p_read12_cast_cast_reg_668_reg(3),
      O => icmp_ln198_fu_512_p2_carry_i_3_n_5
    );
icmp_ln198_fu_512_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(0),
      I1 => Rres_reg_816(0),
      I2 => Rres_reg_816(1),
      I3 => p_read12_cast_cast_reg_668_reg(1),
      O => icmp_ln198_fu_512_p2_carry_i_4_n_5
    );
icmp_ln198_fu_512_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(6),
      I1 => Rres_reg_816(6),
      I2 => p_read12_cast_cast_reg_668_reg(7),
      I3 => Rres_reg_816(7),
      O => icmp_ln198_fu_512_p2_carry_i_5_n_5
    );
icmp_ln198_fu_512_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(4),
      I1 => Rres_reg_816(4),
      I2 => p_read12_cast_cast_reg_668_reg(5),
      I3 => Rres_reg_816(5),
      O => icmp_ln198_fu_512_p2_carry_i_6_n_5
    );
icmp_ln198_fu_512_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(2),
      I1 => Rres_reg_816(2),
      I2 => p_read12_cast_cast_reg_668_reg(3),
      I3 => Rres_reg_816(3),
      O => icmp_ln198_fu_512_p2_carry_i_7_n_5
    );
icmp_ln198_fu_512_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(0),
      I1 => Rres_reg_816(0),
      I2 => p_read12_cast_cast_reg_668_reg(1),
      I3 => Rres_reg_816(1),
      O => icmp_ln198_fu_512_p2_carry_i_8_n_5
    );
icmp_ln199_1_fu_548_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln199_1_fu_548_p2_carry_n_5,
      CO(2) => icmp_ln199_1_fu_548_p2_carry_n_6,
      CO(1) => icmp_ln199_1_fu_548_p2_carry_n_7,
      CO(0) => icmp_ln199_1_fu_548_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln199_1_fu_548_p2_carry_i_1_n_5,
      DI(2) => icmp_ln199_1_fu_548_p2_carry_i_2_n_5,
      DI(1) => icmp_ln199_1_fu_548_p2_carry_i_3_n_5,
      DI(0) => icmp_ln199_1_fu_548_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln199_1_fu_548_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln199_1_fu_548_p2_carry_i_5_n_5,
      S(2) => icmp_ln199_1_fu_548_p2_carry_i_6_n_5,
      S(1) => icmp_ln199_1_fu_548_p2_carry_i_7_n_5,
      S(0) => icmp_ln199_1_fu_548_p2_carry_i_8_n_5
    );
\icmp_ln199_1_fu_548_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln199_1_fu_548_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln199_1_fu_548_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      CO(1) => \icmp_ln199_1_fu_548_p2_carry__0_n_7\,
      CO(0) => \icmp_ln199_1_fu_548_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln199_1_fu_548_p2_carry__0_i_1_n_5\,
      DI(1) => \icmp_ln199_1_fu_548_p2_carry__0_i_2_n_5\,
      DI(0) => \icmp_ln199_1_fu_548_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => \NLW_icmp_ln199_1_fu_548_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln199_1_fu_548_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln199_1_fu_548_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln199_1_fu_548_p2_carry__0_i_6_n_5\
    );
\icmp_ln199_1_fu_548_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Gres_reg_832(12),
      I1 => Gres_reg_832(13),
      O => \icmp_ln199_1_fu_548_p2_carry__0_i_1_n_5\
    );
\icmp_ln199_1_fu_548_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_reg_832(10),
      I1 => Gres_reg_832(11),
      O => \icmp_ln199_1_fu_548_p2_carry__0_i_2_n_5\
    );
\icmp_ln199_1_fu_548_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_reg_832(8),
      I1 => Gres_reg_832(9),
      O => \icmp_ln199_1_fu_548_p2_carry__0_i_3_n_5\
    );
\icmp_ln199_1_fu_548_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_832(12),
      I1 => Gres_reg_832(13),
      O => \icmp_ln199_1_fu_548_p2_carry__0_i_4_n_5\
    );
\icmp_ln199_1_fu_548_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_832(10),
      I1 => Gres_reg_832(11),
      O => \icmp_ln199_1_fu_548_p2_carry__0_i_5_n_5\
    );
\icmp_ln199_1_fu_548_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_832(8),
      I1 => Gres_reg_832(9),
      O => \icmp_ln199_1_fu_548_p2_carry__0_i_6_n_5\
    );
icmp_ln199_1_fu_548_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_832(6),
      I1 => p_read13_cast_cast_reg_661(6),
      I2 => p_read13_cast_cast_reg_661(7),
      I3 => Gres_reg_832(7),
      O => icmp_ln199_1_fu_548_p2_carry_i_1_n_5
    );
icmp_ln199_1_fu_548_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_832(4),
      I1 => p_read13_cast_cast_reg_661(4),
      I2 => p_read13_cast_cast_reg_661(5),
      I3 => Gres_reg_832(5),
      O => icmp_ln199_1_fu_548_p2_carry_i_2_n_5
    );
icmp_ln199_1_fu_548_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_832(2),
      I1 => p_read13_cast_cast_reg_661(2),
      I2 => p_read13_cast_cast_reg_661(3),
      I3 => Gres_reg_832(3),
      O => icmp_ln199_1_fu_548_p2_carry_i_3_n_5
    );
icmp_ln199_1_fu_548_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_832(0),
      I1 => p_read13_cast_cast_reg_661(0),
      I2 => p_read13_cast_cast_reg_661(1),
      I3 => Gres_reg_832(1),
      O => icmp_ln199_1_fu_548_p2_carry_i_4_n_5
    );
icmp_ln199_1_fu_548_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_832(6),
      I1 => p_read13_cast_cast_reg_661(6),
      I2 => Gres_reg_832(7),
      I3 => p_read13_cast_cast_reg_661(7),
      O => icmp_ln199_1_fu_548_p2_carry_i_5_n_5
    );
icmp_ln199_1_fu_548_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_832(4),
      I1 => p_read13_cast_cast_reg_661(4),
      I2 => Gres_reg_832(5),
      I3 => p_read13_cast_cast_reg_661(5),
      O => icmp_ln199_1_fu_548_p2_carry_i_6_n_5
    );
icmp_ln199_1_fu_548_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_832(2),
      I1 => p_read13_cast_cast_reg_661(2),
      I2 => Gres_reg_832(3),
      I3 => p_read13_cast_cast_reg_661(3),
      O => icmp_ln199_1_fu_548_p2_carry_i_7_n_5
    );
icmp_ln199_1_fu_548_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_832(0),
      I1 => p_read13_cast_cast_reg_661(0),
      I2 => Gres_reg_832(1),
      I3 => p_read13_cast_cast_reg_661(1),
      O => icmp_ln199_1_fu_548_p2_carry_i_8_n_5
    );
icmp_ln199_fu_544_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln199_fu_544_p2_carry_n_5,
      CO(2) => icmp_ln199_fu_544_p2_carry_n_6,
      CO(1) => icmp_ln199_fu_544_p2_carry_n_7,
      CO(0) => icmp_ln199_fu_544_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln199_fu_544_p2_carry_i_1_n_5,
      DI(2) => icmp_ln199_fu_544_p2_carry_i_2_n_5,
      DI(1) => icmp_ln199_fu_544_p2_carry_i_3_n_5,
      DI(0) => icmp_ln199_fu_544_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln199_fu_544_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln199_fu_544_p2_carry_i_5_n_5,
      S(2) => icmp_ln199_fu_544_p2_carry_i_6_n_5,
      S(1) => icmp_ln199_fu_544_p2_carry_i_7_n_5,
      S(0) => icmp_ln199_fu_544_p2_carry_i_8_n_5
    );
\icmp_ln199_fu_544_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln199_fu_544_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln199_fu_544_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      CO(1) => \icmp_ln199_fu_544_p2_carry__0_n_7\,
      CO(0) => \icmp_ln199_fu_544_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Gres_reg_832(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln199_fu_544_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln199_fu_544_p2_carry__0_i_1_n_5\,
      S(1) => \icmp_ln199_fu_544_p2_carry__0_i_2_n_5\,
      S(0) => \icmp_ln199_fu_544_p2_carry__0_i_3_n_5\
    );
\icmp_ln199_fu_544_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_832(12),
      I1 => Gres_reg_832(13),
      O => \icmp_ln199_fu_544_p2_carry__0_i_1_n_5\
    );
\icmp_ln199_fu_544_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_832(10),
      I1 => Gres_reg_832(11),
      O => \icmp_ln199_fu_544_p2_carry__0_i_2_n_5\
    );
\icmp_ln199_fu_544_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_832(8),
      I1 => Gres_reg_832(9),
      O => \icmp_ln199_fu_544_p2_carry__0_i_3_n_5\
    );
icmp_ln199_fu_544_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(6),
      I1 => Gres_reg_832(6),
      I2 => Gres_reg_832(7),
      I3 => p_read12_cast_cast_reg_668_reg(7),
      O => icmp_ln199_fu_544_p2_carry_i_1_n_5
    );
icmp_ln199_fu_544_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(4),
      I1 => Gres_reg_832(4),
      I2 => Gres_reg_832(5),
      I3 => p_read12_cast_cast_reg_668_reg(5),
      O => icmp_ln199_fu_544_p2_carry_i_2_n_5
    );
icmp_ln199_fu_544_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(2),
      I1 => Gres_reg_832(2),
      I2 => Gres_reg_832(3),
      I3 => p_read12_cast_cast_reg_668_reg(3),
      O => icmp_ln199_fu_544_p2_carry_i_3_n_5
    );
icmp_ln199_fu_544_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(0),
      I1 => Gres_reg_832(0),
      I2 => Gres_reg_832(1),
      I3 => p_read12_cast_cast_reg_668_reg(1),
      O => icmp_ln199_fu_544_p2_carry_i_4_n_5
    );
icmp_ln199_fu_544_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(6),
      I1 => Gres_reg_832(6),
      I2 => p_read12_cast_cast_reg_668_reg(7),
      I3 => Gres_reg_832(7),
      O => icmp_ln199_fu_544_p2_carry_i_5_n_5
    );
icmp_ln199_fu_544_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(4),
      I1 => Gres_reg_832(4),
      I2 => p_read12_cast_cast_reg_668_reg(5),
      I3 => Gres_reg_832(5),
      O => icmp_ln199_fu_544_p2_carry_i_6_n_5
    );
icmp_ln199_fu_544_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(2),
      I1 => Gres_reg_832(2),
      I2 => p_read12_cast_cast_reg_668_reg(3),
      I3 => Gres_reg_832(3),
      O => icmp_ln199_fu_544_p2_carry_i_7_n_5
    );
icmp_ln199_fu_544_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(0),
      I1 => Gres_reg_832(0),
      I2 => p_read12_cast_cast_reg_668_reg(1),
      I3 => Gres_reg_832(1),
      O => icmp_ln199_fu_544_p2_carry_i_8_n_5
    );
icmp_ln200_1_fu_566_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln200_1_fu_566_p2_carry_n_5,
      CO(2) => icmp_ln200_1_fu_566_p2_carry_n_6,
      CO(1) => icmp_ln200_1_fu_566_p2_carry_n_7,
      CO(0) => icmp_ln200_1_fu_566_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln200_1_fu_566_p2_carry_i_1_n_5,
      DI(2) => icmp_ln200_1_fu_566_p2_carry_i_2_n_5,
      DI(1) => icmp_ln200_1_fu_566_p2_carry_i_3_n_5,
      DI(0) => icmp_ln200_1_fu_566_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln200_1_fu_566_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln200_1_fu_566_p2_carry_i_5_n_5,
      S(2) => icmp_ln200_1_fu_566_p2_carry_i_6_n_5,
      S(1) => icmp_ln200_1_fu_566_p2_carry_i_7_n_5,
      S(0) => icmp_ln200_1_fu_566_p2_carry_i_8_n_5
    );
\icmp_ln200_1_fu_566_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln200_1_fu_566_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln200_1_fu_566_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      CO(1) => \icmp_ln200_1_fu_566_p2_carry__0_n_7\,
      CO(0) => \icmp_ln200_1_fu_566_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln200_1_fu_566_p2_carry__0_i_1_n_5\,
      DI(1) => \icmp_ln200_1_fu_566_p2_carry__0_i_2_n_5\,
      DI(0) => \icmp_ln200_1_fu_566_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => \NLW_icmp_ln200_1_fu_566_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln200_1_fu_566_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln200_1_fu_566_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln200_1_fu_566_p2_carry__0_i_6_n_5\
    );
\icmp_ln200_1_fu_566_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bres_reg_848(12),
      I1 => Bres_reg_848(13),
      O => \icmp_ln200_1_fu_566_p2_carry__0_i_1_n_5\
    );
\icmp_ln200_1_fu_566_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_reg_848(10),
      I1 => Bres_reg_848(11),
      O => \icmp_ln200_1_fu_566_p2_carry__0_i_2_n_5\
    );
\icmp_ln200_1_fu_566_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_reg_848(8),
      I1 => Bres_reg_848(9),
      O => \icmp_ln200_1_fu_566_p2_carry__0_i_3_n_5\
    );
\icmp_ln200_1_fu_566_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_848(12),
      I1 => Bres_reg_848(13),
      O => \icmp_ln200_1_fu_566_p2_carry__0_i_4_n_5\
    );
\icmp_ln200_1_fu_566_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_848(10),
      I1 => Bres_reg_848(11),
      O => \icmp_ln200_1_fu_566_p2_carry__0_i_5_n_5\
    );
\icmp_ln200_1_fu_566_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_848(8),
      I1 => Bres_reg_848(9),
      O => \icmp_ln200_1_fu_566_p2_carry__0_i_6_n_5\
    );
icmp_ln200_1_fu_566_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_848(6),
      I1 => p_read13_cast_cast_reg_661(6),
      I2 => p_read13_cast_cast_reg_661(7),
      I3 => Bres_reg_848(7),
      O => icmp_ln200_1_fu_566_p2_carry_i_1_n_5
    );
icmp_ln200_1_fu_566_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_848(4),
      I1 => p_read13_cast_cast_reg_661(4),
      I2 => p_read13_cast_cast_reg_661(5),
      I3 => Bres_reg_848(5),
      O => icmp_ln200_1_fu_566_p2_carry_i_2_n_5
    );
icmp_ln200_1_fu_566_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_848(2),
      I1 => p_read13_cast_cast_reg_661(2),
      I2 => p_read13_cast_cast_reg_661(3),
      I3 => Bres_reg_848(3),
      O => icmp_ln200_1_fu_566_p2_carry_i_3_n_5
    );
icmp_ln200_1_fu_566_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_848(0),
      I1 => p_read13_cast_cast_reg_661(0),
      I2 => p_read13_cast_cast_reg_661(1),
      I3 => Bres_reg_848(1),
      O => icmp_ln200_1_fu_566_p2_carry_i_4_n_5
    );
icmp_ln200_1_fu_566_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_848(6),
      I1 => p_read13_cast_cast_reg_661(6),
      I2 => Bres_reg_848(7),
      I3 => p_read13_cast_cast_reg_661(7),
      O => icmp_ln200_1_fu_566_p2_carry_i_5_n_5
    );
icmp_ln200_1_fu_566_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_848(4),
      I1 => p_read13_cast_cast_reg_661(4),
      I2 => Bres_reg_848(5),
      I3 => p_read13_cast_cast_reg_661(5),
      O => icmp_ln200_1_fu_566_p2_carry_i_6_n_5
    );
icmp_ln200_1_fu_566_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_848(2),
      I1 => p_read13_cast_cast_reg_661(2),
      I2 => Bres_reg_848(3),
      I3 => p_read13_cast_cast_reg_661(3),
      O => icmp_ln200_1_fu_566_p2_carry_i_7_n_5
    );
icmp_ln200_1_fu_566_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_848(0),
      I1 => p_read13_cast_cast_reg_661(0),
      I2 => Bres_reg_848(1),
      I3 => p_read13_cast_cast_reg_661(1),
      O => icmp_ln200_1_fu_566_p2_carry_i_8_n_5
    );
icmp_ln200_fu_562_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln200_fu_562_p2_carry_n_5,
      CO(2) => icmp_ln200_fu_562_p2_carry_n_6,
      CO(1) => icmp_ln200_fu_562_p2_carry_n_7,
      CO(0) => icmp_ln200_fu_562_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln200_fu_562_p2_carry_i_1_n_5,
      DI(2) => icmp_ln200_fu_562_p2_carry_i_2_n_5,
      DI(1) => icmp_ln200_fu_562_p2_carry_i_3_n_5,
      DI(0) => icmp_ln200_fu_562_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln200_fu_562_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln200_fu_562_p2_carry_i_5_n_5,
      S(2) => icmp_ln200_fu_562_p2_carry_i_6_n_5,
      S(1) => icmp_ln200_fu_562_p2_carry_i_7_n_5,
      S(0) => icmp_ln200_fu_562_p2_carry_i_8_n_5
    );
\icmp_ln200_fu_562_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln200_fu_562_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln200_fu_562_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      CO(1) => \icmp_ln200_fu_562_p2_carry__0_n_7\,
      CO(0) => \icmp_ln200_fu_562_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Bres_reg_848(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln200_fu_562_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln200_fu_562_p2_carry__0_i_1_n_5\,
      S(1) => \icmp_ln200_fu_562_p2_carry__0_i_2_n_5\,
      S(0) => \icmp_ln200_fu_562_p2_carry__0_i_3_n_5\
    );
\icmp_ln200_fu_562_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_848(12),
      I1 => Bres_reg_848(13),
      O => \icmp_ln200_fu_562_p2_carry__0_i_1_n_5\
    );
\icmp_ln200_fu_562_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_848(10),
      I1 => Bres_reg_848(11),
      O => \icmp_ln200_fu_562_p2_carry__0_i_2_n_5\
    );
\icmp_ln200_fu_562_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_848(8),
      I1 => Bres_reg_848(9),
      O => \icmp_ln200_fu_562_p2_carry__0_i_3_n_5\
    );
icmp_ln200_fu_562_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(6),
      I1 => Bres_reg_848(6),
      I2 => Bres_reg_848(7),
      I3 => p_read12_cast_cast_reg_668_reg(7),
      O => icmp_ln200_fu_562_p2_carry_i_1_n_5
    );
icmp_ln200_fu_562_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(4),
      I1 => Bres_reg_848(4),
      I2 => Bres_reg_848(5),
      I3 => p_read12_cast_cast_reg_668_reg(5),
      O => icmp_ln200_fu_562_p2_carry_i_2_n_5
    );
icmp_ln200_fu_562_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(2),
      I1 => Bres_reg_848(2),
      I2 => Bres_reg_848(3),
      I3 => p_read12_cast_cast_reg_668_reg(3),
      O => icmp_ln200_fu_562_p2_carry_i_3_n_5
    );
icmp_ln200_fu_562_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(0),
      I1 => Bres_reg_848(0),
      I2 => Bres_reg_848(1),
      I3 => p_read12_cast_cast_reg_668_reg(1),
      O => icmp_ln200_fu_562_p2_carry_i_4_n_5
    );
icmp_ln200_fu_562_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(6),
      I1 => Bres_reg_848(6),
      I2 => p_read12_cast_cast_reg_668_reg(7),
      I3 => Bres_reg_848(7),
      O => icmp_ln200_fu_562_p2_carry_i_5_n_5
    );
icmp_ln200_fu_562_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(4),
      I1 => Bres_reg_848(4),
      I2 => p_read12_cast_cast_reg_668_reg(5),
      I3 => Bres_reg_848(5),
      O => icmp_ln200_fu_562_p2_carry_i_6_n_5
    );
icmp_ln200_fu_562_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(2),
      I1 => Bres_reg_848(2),
      I2 => p_read12_cast_cast_reg_668_reg(3),
      I3 => Bres_reg_848(3),
      O => icmp_ln200_fu_562_p2_carry_i_7_n_5
    );
icmp_ln200_fu_562_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read12_cast_cast_reg_668_reg(0),
      I1 => Bres_reg_848(0),
      I2 => p_read12_cast_cast_reg_668_reg(1),
      I3 => Bres_reg_848(1),
      O => icmp_ln200_fu_562_p2_carry_i_8_n_5
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808000077F7FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_empty_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => stream_csc_full_n,
      I4 => \mOutPtr_reg[4]\(2),
      I5 => empty_n_reg_1,
      O => E(0)
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in\,
      I1 => \^p_6_in_1\,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => \mOutPtr_reg[4]_0\,
      I1 => \mOutPtr_reg[4]\(2),
      I2 => stream_csc_full_n,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => stream_in_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => \^p_9_in\
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF7F7F"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(2),
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => stream_in_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \mOutPtr_reg[4]_0\,
      O => \^p_6_in_1\
    );
\mOutPtr[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F7FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_empty_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => stream_csc_full_n,
      I4 => \mOutPtr_reg[4]\(2),
      O => ap_enable_reg_pp0_iter1_reg_0
    );
mac_muladd_16s_8ns_22s_25_4_1_U80: entity work.bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
     port map (
      D(19) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_5,
      D(18) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_6,
      D(17) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_7,
      D(16) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_8,
      D(15) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_9,
      D(14) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_10,
      D(13) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_11,
      D(12) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_12,
      D(11) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_13,
      D(10) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_14,
      D(9) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_15,
      D(8) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_16,
      D(7) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_17,
      D(6) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_18,
      D(5) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_19,
      D(4) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_20,
      D(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_21,
      D(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_22,
      D(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_23,
      D(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_24,
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_30,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_31,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_32,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_33,
      K12_read(15 downto 0) => K12_read(15 downto 0),
      P(23) => mul_ln192_2_reg_776_reg_n_87,
      P(22) => mul_ln192_2_reg_776_reg_n_88,
      P(21) => mul_ln192_2_reg_776_reg_n_89,
      P(20) => mul_ln192_2_reg_776_reg_n_90,
      P(19) => mul_ln192_2_reg_776_reg_n_91,
      P(18) => mul_ln192_2_reg_776_reg_n_92,
      P(17) => mul_ln192_2_reg_776_reg_n_93,
      P(16) => mul_ln192_2_reg_776_reg_n_94,
      P(15) => mul_ln192_2_reg_776_reg_n_95,
      P(14) => mul_ln192_2_reg_776_reg_n_96,
      P(13) => mul_ln192_2_reg_776_reg_n_97,
      P(12) => mul_ln192_2_reg_776_reg_n_98,
      P(11) => mul_ln192_2_reg_776_reg_n_99,
      P(10) => mul_ln192_2_reg_776_reg_n_100,
      P(9) => mul_ln192_2_reg_776_reg_n_101,
      P(8) => mul_ln192_2_reg_776_reg_n_102,
      P(7) => mul_ln192_2_reg_776_reg_n_103,
      P(6) => mul_ln192_2_reg_776_reg_n_104,
      P(5) => mul_ln192_2_reg_776_reg_n_105,
      P(4) => mul_ln192_2_reg_776_reg_n_106,
      P(3) => mul_ln192_2_reg_776_reg_n_107,
      P(2) => mul_ln192_2_reg_776_reg_n_108,
      P(1) => mul_ln192_2_reg_776_reg_n_109,
      P(0) => mul_ln192_2_reg_776_reg_n_110,
      Q(9 downto 0) => Q(9 downto 0),
      \Rres_reg_816_reg[13]\(23) => mul_ln192_1_reg_770_reg_n_87,
      \Rres_reg_816_reg[13]\(22) => mul_ln192_1_reg_770_reg_n_88,
      \Rres_reg_816_reg[13]\(21) => mul_ln192_1_reg_770_reg_n_89,
      \Rres_reg_816_reg[13]\(20) => mul_ln192_1_reg_770_reg_n_90,
      \Rres_reg_816_reg[13]\(19) => mul_ln192_1_reg_770_reg_n_91,
      \Rres_reg_816_reg[13]\(18) => mul_ln192_1_reg_770_reg_n_92,
      \Rres_reg_816_reg[13]\(17) => mul_ln192_1_reg_770_reg_n_93,
      \Rres_reg_816_reg[13]\(16) => mul_ln192_1_reg_770_reg_n_94,
      \Rres_reg_816_reg[13]\(15) => mul_ln192_1_reg_770_reg_n_95,
      \Rres_reg_816_reg[13]\(14) => mul_ln192_1_reg_770_reg_n_96,
      \Rres_reg_816_reg[13]\(13) => mul_ln192_1_reg_770_reg_n_97,
      \Rres_reg_816_reg[13]\(12) => mul_ln192_1_reg_770_reg_n_98,
      \Rres_reg_816_reg[13]\(11) => mul_ln192_1_reg_770_reg_n_99,
      \Rres_reg_816_reg[13]\(10) => mul_ln192_1_reg_770_reg_n_100,
      \Rres_reg_816_reg[13]\(9) => mul_ln192_1_reg_770_reg_n_101,
      \Rres_reg_816_reg[13]\(8) => mul_ln192_1_reg_770_reg_n_102,
      \Rres_reg_816_reg[13]\(7) => mul_ln192_1_reg_770_reg_n_103,
      \Rres_reg_816_reg[13]\(6) => mul_ln192_1_reg_770_reg_n_104,
      \Rres_reg_816_reg[13]\(5) => mul_ln192_1_reg_770_reg_n_105,
      \Rres_reg_816_reg[13]\(4) => mul_ln192_1_reg_770_reg_n_106,
      \Rres_reg_816_reg[13]\(3) => mul_ln192_1_reg_770_reg_n_107,
      \Rres_reg_816_reg[13]\(2) => mul_ln192_1_reg_770_reg_n_108,
      \Rres_reg_816_reg[13]\(1) => mul_ln192_1_reg_770_reg_n_109,
      \Rres_reg_816_reg[13]\(0) => mul_ln192_1_reg_770_reg_n_110,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_25,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      mul_ln192_1_reg_770_reg(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_34,
      mul_ln192_1_reg_770_reg_0(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_35,
      mul_ln192_1_reg_770_reg_0(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_36,
      mul_ln192_1_reg_770_reg_0(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_37,
      mul_ln192_1_reg_770_reg_1(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_38,
      mul_ln192_1_reg_770_reg_1(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_39,
      mul_ln192_1_reg_770_reg_1(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_40,
      mul_ln192_1_reg_770_reg_1(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_41,
      mul_ln192_1_reg_770_reg_2(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_42,
      mul_ln192_1_reg_770_reg_2(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_43,
      mul_ln192_1_reg_770_reg_2(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_44,
      mul_ln192_1_reg_770_reg_2(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_45,
      mul_ln192_1_reg_770_reg_3(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_46,
      mul_ln192_1_reg_770_reg_3(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_47,
      mul_ln192_1_reg_770_reg_3(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_48,
      mul_ln192_1_reg_770_reg_3(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_49,
      mul_ln192_1_reg_770_reg_4(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_50,
      mul_ln192_1_reg_770_reg_4(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_51,
      mul_ln192_1_reg_770_reg_4(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_52,
      mul_ln192_1_reg_770_reg_4(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_53,
      mul_ln192_1_reg_770_reg_5(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_54,
      mul_ln192_1_reg_770_reg_5(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_55,
      mul_ln192_1_reg_770_reg_5(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_56,
      mul_ln192_1_reg_770_reg_5(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_57,
      mul_ln192_1_reg_770_reg_6(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_58,
      mul_ln192_1_reg_770_reg_6(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_59,
      mul_ln192_1_reg_770_reg_6(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_60,
      mul_ln192_1_reg_770_reg_6(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_61,
      mul_ln192_1_reg_770_reg_7(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_62,
      mul_ln192_1_reg_770_reg_7(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_63,
      mul_ln192_1_reg_770_reg_7(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_64,
      mul_ln192_1_reg_770_reg_7(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_65,
      mul_ln192_1_reg_770_reg_8(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_66,
      mul_ln192_1_reg_770_reg_8(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_67,
      mul_ln192_1_reg_770_reg_8(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_68,
      mul_ln192_1_reg_770_reg_8(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_69,
      mul_ln192_1_reg_770_reg_9(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_70,
      mul_ln192_1_reg_770_reg_9(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_71,
      mul_ln192_1_reg_770_reg_9(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_72,
      mul_ln192_1_reg_770_reg_9(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_73,
      p_reg_reg(3) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_26,
      p_reg_reg(2) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_27,
      p_reg_reg(1) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_28,
      p_reg_reg(0) => mac_muladd_16s_8ns_22s_25_4_1_U80_n_29,
      stream_in_dout(7 downto 0) => stream_in_dout(15 downto 8)
    );
mac_muladd_16s_8ns_22s_25_4_1_U81: entity work.bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_17
     port map (
      D(19) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_5,
      D(18) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_6,
      D(17) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_7,
      D(16) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_8,
      D(15) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_9,
      D(14) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_10,
      D(13) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_11,
      D(12) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_12,
      D(11) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_13,
      D(10) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_14,
      D(9) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_15,
      D(8) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_16,
      D(7) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_17,
      D(6) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_18,
      D(5) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_19,
      D(4) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_20,
      D(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_21,
      D(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_22,
      D(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_23,
      D(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_24,
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_30,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_31,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_32,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_33,
      \Gres_reg_832_reg[13]\(23) => mul_ln194_1_reg_782_reg_n_87,
      \Gres_reg_832_reg[13]\(22) => mul_ln194_1_reg_782_reg_n_88,
      \Gres_reg_832_reg[13]\(21) => mul_ln194_1_reg_782_reg_n_89,
      \Gres_reg_832_reg[13]\(20) => mul_ln194_1_reg_782_reg_n_90,
      \Gres_reg_832_reg[13]\(19) => mul_ln194_1_reg_782_reg_n_91,
      \Gres_reg_832_reg[13]\(18) => mul_ln194_1_reg_782_reg_n_92,
      \Gres_reg_832_reg[13]\(17) => mul_ln194_1_reg_782_reg_n_93,
      \Gres_reg_832_reg[13]\(16) => mul_ln194_1_reg_782_reg_n_94,
      \Gres_reg_832_reg[13]\(15) => mul_ln194_1_reg_782_reg_n_95,
      \Gres_reg_832_reg[13]\(14) => mul_ln194_1_reg_782_reg_n_96,
      \Gres_reg_832_reg[13]\(13) => mul_ln194_1_reg_782_reg_n_97,
      \Gres_reg_832_reg[13]\(12) => mul_ln194_1_reg_782_reg_n_98,
      \Gres_reg_832_reg[13]\(11) => mul_ln194_1_reg_782_reg_n_99,
      \Gres_reg_832_reg[13]\(10) => mul_ln194_1_reg_782_reg_n_100,
      \Gres_reg_832_reg[13]\(9) => mul_ln194_1_reg_782_reg_n_101,
      \Gres_reg_832_reg[13]\(8) => mul_ln194_1_reg_782_reg_n_102,
      \Gres_reg_832_reg[13]\(7) => mul_ln194_1_reg_782_reg_n_103,
      \Gres_reg_832_reg[13]\(6) => mul_ln194_1_reg_782_reg_n_104,
      \Gres_reg_832_reg[13]\(5) => mul_ln194_1_reg_782_reg_n_105,
      \Gres_reg_832_reg[13]\(4) => mul_ln194_1_reg_782_reg_n_106,
      \Gres_reg_832_reg[13]\(3) => mul_ln194_1_reg_782_reg_n_107,
      \Gres_reg_832_reg[13]\(2) => mul_ln194_1_reg_782_reg_n_108,
      \Gres_reg_832_reg[13]\(1) => mul_ln194_1_reg_782_reg_n_109,
      \Gres_reg_832_reg[13]\(0) => mul_ln194_1_reg_782_reg_n_110,
      K22_read(15 downto 0) => K22_read(15 downto 0),
      P(23) => mul_ln194_2_reg_788_reg_n_87,
      P(22) => mul_ln194_2_reg_788_reg_n_88,
      P(21) => mul_ln194_2_reg_788_reg_n_89,
      P(20) => mul_ln194_2_reg_788_reg_n_90,
      P(19) => mul_ln194_2_reg_788_reg_n_91,
      P(18) => mul_ln194_2_reg_788_reg_n_92,
      P(17) => mul_ln194_2_reg_788_reg_n_93,
      P(16) => mul_ln194_2_reg_788_reg_n_94,
      P(15) => mul_ln194_2_reg_788_reg_n_95,
      P(14) => mul_ln194_2_reg_788_reg_n_96,
      P(13) => mul_ln194_2_reg_788_reg_n_97,
      P(12) => mul_ln194_2_reg_788_reg_n_98,
      P(11) => mul_ln194_2_reg_788_reg_n_99,
      P(10) => mul_ln194_2_reg_788_reg_n_100,
      P(9) => mul_ln194_2_reg_788_reg_n_101,
      P(8) => mul_ln194_2_reg_788_reg_n_102,
      P(7) => mul_ln194_2_reg_788_reg_n_103,
      P(6) => mul_ln194_2_reg_788_reg_n_104,
      P(5) => mul_ln194_2_reg_788_reg_n_105,
      P(4) => mul_ln194_2_reg_788_reg_n_106,
      P(3) => mul_ln194_2_reg_788_reg_n_107,
      P(2) => mul_ln194_2_reg_788_reg_n_108,
      P(1) => mul_ln194_2_reg_788_reg_n_109,
      P(0) => mul_ln194_2_reg_788_reg_n_110,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_25,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      mul_ln194_1_reg_782_reg(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_34,
      mul_ln194_1_reg_782_reg_0(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_35,
      mul_ln194_1_reg_782_reg_0(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_36,
      mul_ln194_1_reg_782_reg_0(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_37,
      mul_ln194_1_reg_782_reg_1(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_38,
      mul_ln194_1_reg_782_reg_1(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_39,
      mul_ln194_1_reg_782_reg_1(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_40,
      mul_ln194_1_reg_782_reg_1(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_41,
      mul_ln194_1_reg_782_reg_2(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_42,
      mul_ln194_1_reg_782_reg_2(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_43,
      mul_ln194_1_reg_782_reg_2(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_44,
      mul_ln194_1_reg_782_reg_2(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_45,
      mul_ln194_1_reg_782_reg_3(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_46,
      mul_ln194_1_reg_782_reg_3(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_47,
      mul_ln194_1_reg_782_reg_3(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_48,
      mul_ln194_1_reg_782_reg_3(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_49,
      mul_ln194_1_reg_782_reg_4(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_50,
      mul_ln194_1_reg_782_reg_4(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_51,
      mul_ln194_1_reg_782_reg_4(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_52,
      mul_ln194_1_reg_782_reg_4(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_53,
      mul_ln194_1_reg_782_reg_5(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_54,
      mul_ln194_1_reg_782_reg_5(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_55,
      mul_ln194_1_reg_782_reg_5(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_56,
      mul_ln194_1_reg_782_reg_5(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_57,
      mul_ln194_1_reg_782_reg_6(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_58,
      mul_ln194_1_reg_782_reg_6(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_59,
      mul_ln194_1_reg_782_reg_6(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_60,
      mul_ln194_1_reg_782_reg_6(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_61,
      mul_ln194_1_reg_782_reg_7(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_62,
      mul_ln194_1_reg_782_reg_7(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_63,
      mul_ln194_1_reg_782_reg_7(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_64,
      mul_ln194_1_reg_782_reg_7(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_65,
      mul_ln194_1_reg_782_reg_8(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_66,
      mul_ln194_1_reg_782_reg_8(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_67,
      mul_ln194_1_reg_782_reg_8(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_68,
      mul_ln194_1_reg_782_reg_8(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_69,
      mul_ln194_1_reg_782_reg_9(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_70,
      mul_ln194_1_reg_782_reg_9(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_71,
      mul_ln194_1_reg_782_reg_9(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_72,
      mul_ln194_1_reg_782_reg_9(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_73,
      p_reg_reg(3) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_26,
      p_reg_reg(2) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_27,
      p_reg_reg(1) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_28,
      p_reg_reg(0) => mac_muladd_16s_8ns_22s_25_4_1_U81_n_29,
      p_reg_reg_0(9 downto 0) => p_reg_reg(9 downto 0),
      stream_in_dout(7 downto 0) => stream_in_dout(15 downto 8)
    );
mac_muladd_16s_8ns_22s_25_4_1_U82: entity work.bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1_18
     port map (
      \Bres_reg_848_reg[13]\(23) => mul_ln196_1_reg_794_reg_n_87,
      \Bres_reg_848_reg[13]\(22) => mul_ln196_1_reg_794_reg_n_88,
      \Bres_reg_848_reg[13]\(21) => mul_ln196_1_reg_794_reg_n_89,
      \Bres_reg_848_reg[13]\(20) => mul_ln196_1_reg_794_reg_n_90,
      \Bres_reg_848_reg[13]\(19) => mul_ln196_1_reg_794_reg_n_91,
      \Bres_reg_848_reg[13]\(18) => mul_ln196_1_reg_794_reg_n_92,
      \Bres_reg_848_reg[13]\(17) => mul_ln196_1_reg_794_reg_n_93,
      \Bres_reg_848_reg[13]\(16) => mul_ln196_1_reg_794_reg_n_94,
      \Bres_reg_848_reg[13]\(15) => mul_ln196_1_reg_794_reg_n_95,
      \Bres_reg_848_reg[13]\(14) => mul_ln196_1_reg_794_reg_n_96,
      \Bres_reg_848_reg[13]\(13) => mul_ln196_1_reg_794_reg_n_97,
      \Bres_reg_848_reg[13]\(12) => mul_ln196_1_reg_794_reg_n_98,
      \Bres_reg_848_reg[13]\(11) => mul_ln196_1_reg_794_reg_n_99,
      \Bres_reg_848_reg[13]\(10) => mul_ln196_1_reg_794_reg_n_100,
      \Bres_reg_848_reg[13]\(9) => mul_ln196_1_reg_794_reg_n_101,
      \Bres_reg_848_reg[13]\(8) => mul_ln196_1_reg_794_reg_n_102,
      \Bres_reg_848_reg[13]\(7) => mul_ln196_1_reg_794_reg_n_103,
      \Bres_reg_848_reg[13]\(6) => mul_ln196_1_reg_794_reg_n_104,
      \Bres_reg_848_reg[13]\(5) => mul_ln196_1_reg_794_reg_n_105,
      \Bres_reg_848_reg[13]\(4) => mul_ln196_1_reg_794_reg_n_106,
      \Bres_reg_848_reg[13]\(3) => mul_ln196_1_reg_794_reg_n_107,
      \Bres_reg_848_reg[13]\(2) => mul_ln196_1_reg_794_reg_n_108,
      \Bres_reg_848_reg[13]\(1) => mul_ln196_1_reg_794_reg_n_109,
      \Bres_reg_848_reg[13]\(0) => mul_ln196_1_reg_794_reg_n_110,
      D(19) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_5,
      D(18) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_6,
      D(17) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_7,
      D(16) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_8,
      D(15) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_9,
      D(14) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_10,
      D(13) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_11,
      D(12) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_12,
      D(11) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_13,
      D(10) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_14,
      D(9) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_15,
      D(8) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_16,
      D(7) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_17,
      D(6) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_18,
      D(5) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_19,
      D(4) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_20,
      D(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_21,
      D(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_22,
      D(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_23,
      D(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_24,
      DI(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_31,
      DI(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_32,
      DI(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_33,
      DI(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_34,
      K32_read(15 downto 0) => K32_read(15 downto 0),
      P(23) => mul_ln196_2_reg_800_reg_n_87,
      P(22) => mul_ln196_2_reg_800_reg_n_88,
      P(21) => mul_ln196_2_reg_800_reg_n_89,
      P(20) => mul_ln196_2_reg_800_reg_n_90,
      P(19) => mul_ln196_2_reg_800_reg_n_91,
      P(18) => mul_ln196_2_reg_800_reg_n_92,
      P(17) => mul_ln196_2_reg_800_reg_n_93,
      P(16) => mul_ln196_2_reg_800_reg_n_94,
      P(15) => mul_ln196_2_reg_800_reg_n_95,
      P(14) => mul_ln196_2_reg_800_reg_n_96,
      P(13) => mul_ln196_2_reg_800_reg_n_97,
      P(12) => mul_ln196_2_reg_800_reg_n_98,
      P(11) => mul_ln196_2_reg_800_reg_n_99,
      P(10) => mul_ln196_2_reg_800_reg_n_100,
      P(9) => mul_ln196_2_reg_800_reg_n_101,
      P(8) => mul_ln196_2_reg_800_reg_n_102,
      P(7) => mul_ln196_2_reg_800_reg_n_103,
      P(6) => mul_ln196_2_reg_800_reg_n_104,
      P(5) => mul_ln196_2_reg_800_reg_n_105,
      P(4) => mul_ln196_2_reg_800_reg_n_106,
      P(3) => mul_ln196_2_reg_800_reg_n_107,
      P(2) => mul_ln196_2_reg_800_reg_n_108,
      P(1) => mul_ln196_2_reg_800_reg_n_109,
      P(0) => mul_ln196_2_reg_800_reg_n_110,
      S(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_26,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      mul_ln196_1_reg_794_reg(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_35,
      mul_ln196_1_reg_794_reg_0(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_36,
      mul_ln196_1_reg_794_reg_0(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_37,
      mul_ln196_1_reg_794_reg_0(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_38,
      mul_ln196_1_reg_794_reg_1(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_39,
      mul_ln196_1_reg_794_reg_1(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_40,
      mul_ln196_1_reg_794_reg_1(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_41,
      mul_ln196_1_reg_794_reg_1(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_42,
      mul_ln196_1_reg_794_reg_2(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_43,
      mul_ln196_1_reg_794_reg_2(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_44,
      mul_ln196_1_reg_794_reg_2(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_45,
      mul_ln196_1_reg_794_reg_2(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_46,
      mul_ln196_1_reg_794_reg_3(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_47,
      mul_ln196_1_reg_794_reg_3(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_48,
      mul_ln196_1_reg_794_reg_3(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_49,
      mul_ln196_1_reg_794_reg_3(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_50,
      mul_ln196_1_reg_794_reg_4(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_51,
      mul_ln196_1_reg_794_reg_4(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_52,
      mul_ln196_1_reg_794_reg_4(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_53,
      mul_ln196_1_reg_794_reg_4(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_54,
      mul_ln196_1_reg_794_reg_5(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_55,
      mul_ln196_1_reg_794_reg_5(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_56,
      mul_ln196_1_reg_794_reg_5(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_57,
      mul_ln196_1_reg_794_reg_5(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_58,
      mul_ln196_1_reg_794_reg_6(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_59,
      mul_ln196_1_reg_794_reg_6(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_60,
      mul_ln196_1_reg_794_reg_6(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_61,
      mul_ln196_1_reg_794_reg_6(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_62,
      mul_ln196_1_reg_794_reg_7(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_63,
      mul_ln196_1_reg_794_reg_7(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_64,
      mul_ln196_1_reg_794_reg_7(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_65,
      mul_ln196_1_reg_794_reg_7(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_66,
      mul_ln196_1_reg_794_reg_8(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_67,
      mul_ln196_1_reg_794_reg_8(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_68,
      mul_ln196_1_reg_794_reg_8(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_69,
      mul_ln196_1_reg_794_reg_8(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_70,
      mul_ln196_1_reg_794_reg_9(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_71,
      mul_ln196_1_reg_794_reg_9(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_72,
      mul_ln196_1_reg_794_reg_9(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_73,
      mul_ln196_1_reg_794_reg_9(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_74,
      p_reg_reg(3) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_27,
      p_reg_reg(2) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_28,
      p_reg_reg(1) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_29,
      p_reg_reg(0) => mac_muladd_16s_8ns_22s_25_4_1_U82_n_30,
      p_reg_reg_0(9 downto 0) => p_reg_reg_0(9 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_dout(7 downto 0) => stream_in_dout(15 downto 8),
      stream_in_empty_n => stream_in_empty_n
    );
mul_ln192_1_reg_770_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \out\(15),
      A(28) => \out\(15),
      A(27) => \out\(15),
      A(26) => \out\(15),
      A(25) => \out\(15),
      A(24) => \out\(15),
      A(23) => \out\(15),
      A(22) => \out\(15),
      A(21) => \out\(15),
      A(20) => \out\(15),
      A(19) => \out\(15),
      A(18) => \out\(15),
      A(17) => \out\(15),
      A(16) => \out\(15),
      A(15 downto 0) => \out\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln192_1_reg_770_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_dout(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln192_1_reg_770_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln192_1_reg_770_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln192_1_reg_770_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln192_1_reg_770_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln192_1_reg_770_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_mul_ln192_1_reg_770_reg_P_UNCONNECTED(47 downto 24),
      P(23) => mul_ln192_1_reg_770_reg_n_87,
      P(22) => mul_ln192_1_reg_770_reg_n_88,
      P(21) => mul_ln192_1_reg_770_reg_n_89,
      P(20) => mul_ln192_1_reg_770_reg_n_90,
      P(19) => mul_ln192_1_reg_770_reg_n_91,
      P(18) => mul_ln192_1_reg_770_reg_n_92,
      P(17) => mul_ln192_1_reg_770_reg_n_93,
      P(16) => mul_ln192_1_reg_770_reg_n_94,
      P(15) => mul_ln192_1_reg_770_reg_n_95,
      P(14) => mul_ln192_1_reg_770_reg_n_96,
      P(13) => mul_ln192_1_reg_770_reg_n_97,
      P(12) => mul_ln192_1_reg_770_reg_n_98,
      P(11) => mul_ln192_1_reg_770_reg_n_99,
      P(10) => mul_ln192_1_reg_770_reg_n_100,
      P(9) => mul_ln192_1_reg_770_reg_n_101,
      P(8) => mul_ln192_1_reg_770_reg_n_102,
      P(7) => mul_ln192_1_reg_770_reg_n_103,
      P(6) => mul_ln192_1_reg_770_reg_n_104,
      P(5) => mul_ln192_1_reg_770_reg_n_105,
      P(4) => mul_ln192_1_reg_770_reg_n_106,
      P(3) => mul_ln192_1_reg_770_reg_n_107,
      P(2) => mul_ln192_1_reg_770_reg_n_108,
      P(1) => mul_ln192_1_reg_770_reg_n_109,
      P(0) => mul_ln192_1_reg_770_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln192_1_reg_770_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln192_1_reg_770_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln192_1_reg_770_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln192_1_reg_770_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln192_2_reg_776_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln192_2_reg_776_reg_0(15),
      A(28) => mul_ln192_2_reg_776_reg_0(15),
      A(27) => mul_ln192_2_reg_776_reg_0(15),
      A(26) => mul_ln192_2_reg_776_reg_0(15),
      A(25) => mul_ln192_2_reg_776_reg_0(15),
      A(24) => mul_ln192_2_reg_776_reg_0(15),
      A(23) => mul_ln192_2_reg_776_reg_0(15),
      A(22) => mul_ln192_2_reg_776_reg_0(15),
      A(21) => mul_ln192_2_reg_776_reg_0(15),
      A(20) => mul_ln192_2_reg_776_reg_0(15),
      A(19) => mul_ln192_2_reg_776_reg_0(15),
      A(18) => mul_ln192_2_reg_776_reg_0(15),
      A(17) => mul_ln192_2_reg_776_reg_0(15),
      A(16) => mul_ln192_2_reg_776_reg_0(15),
      A(15 downto 0) => mul_ln192_2_reg_776_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln192_2_reg_776_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln192_2_reg_776_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln192_2_reg_776_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln192_2_reg_776_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln192_2_reg_776_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln192_2_reg_776_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_mul_ln192_2_reg_776_reg_P_UNCONNECTED(47 downto 24),
      P(23) => mul_ln192_2_reg_776_reg_n_87,
      P(22) => mul_ln192_2_reg_776_reg_n_88,
      P(21) => mul_ln192_2_reg_776_reg_n_89,
      P(20) => mul_ln192_2_reg_776_reg_n_90,
      P(19) => mul_ln192_2_reg_776_reg_n_91,
      P(18) => mul_ln192_2_reg_776_reg_n_92,
      P(17) => mul_ln192_2_reg_776_reg_n_93,
      P(16) => mul_ln192_2_reg_776_reg_n_94,
      P(15) => mul_ln192_2_reg_776_reg_n_95,
      P(14) => mul_ln192_2_reg_776_reg_n_96,
      P(13) => mul_ln192_2_reg_776_reg_n_97,
      P(12) => mul_ln192_2_reg_776_reg_n_98,
      P(11) => mul_ln192_2_reg_776_reg_n_99,
      P(10) => mul_ln192_2_reg_776_reg_n_100,
      P(9) => mul_ln192_2_reg_776_reg_n_101,
      P(8) => mul_ln192_2_reg_776_reg_n_102,
      P(7) => mul_ln192_2_reg_776_reg_n_103,
      P(6) => mul_ln192_2_reg_776_reg_n_104,
      P(5) => mul_ln192_2_reg_776_reg_n_105,
      P(4) => mul_ln192_2_reg_776_reg_n_106,
      P(3) => mul_ln192_2_reg_776_reg_n_107,
      P(2) => mul_ln192_2_reg_776_reg_n_108,
      P(1) => mul_ln192_2_reg_776_reg_n_109,
      P(0) => mul_ln192_2_reg_776_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln192_2_reg_776_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln192_2_reg_776_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln192_2_reg_776_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln192_2_reg_776_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln194_1_reg_782_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln194_1_reg_782_reg_0(15),
      A(28) => mul_ln194_1_reg_782_reg_0(15),
      A(27) => mul_ln194_1_reg_782_reg_0(15),
      A(26) => mul_ln194_1_reg_782_reg_0(15),
      A(25) => mul_ln194_1_reg_782_reg_0(15),
      A(24) => mul_ln194_1_reg_782_reg_0(15),
      A(23) => mul_ln194_1_reg_782_reg_0(15),
      A(22) => mul_ln194_1_reg_782_reg_0(15),
      A(21) => mul_ln194_1_reg_782_reg_0(15),
      A(20) => mul_ln194_1_reg_782_reg_0(15),
      A(19) => mul_ln194_1_reg_782_reg_0(15),
      A(18) => mul_ln194_1_reg_782_reg_0(15),
      A(17) => mul_ln194_1_reg_782_reg_0(15),
      A(16) => mul_ln194_1_reg_782_reg_0(15),
      A(15 downto 0) => mul_ln194_1_reg_782_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln194_1_reg_782_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_dout(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln194_1_reg_782_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln194_1_reg_782_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln194_1_reg_782_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln194_1_reg_782_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln194_1_reg_782_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_mul_ln194_1_reg_782_reg_P_UNCONNECTED(47 downto 24),
      P(23) => mul_ln194_1_reg_782_reg_n_87,
      P(22) => mul_ln194_1_reg_782_reg_n_88,
      P(21) => mul_ln194_1_reg_782_reg_n_89,
      P(20) => mul_ln194_1_reg_782_reg_n_90,
      P(19) => mul_ln194_1_reg_782_reg_n_91,
      P(18) => mul_ln194_1_reg_782_reg_n_92,
      P(17) => mul_ln194_1_reg_782_reg_n_93,
      P(16) => mul_ln194_1_reg_782_reg_n_94,
      P(15) => mul_ln194_1_reg_782_reg_n_95,
      P(14) => mul_ln194_1_reg_782_reg_n_96,
      P(13) => mul_ln194_1_reg_782_reg_n_97,
      P(12) => mul_ln194_1_reg_782_reg_n_98,
      P(11) => mul_ln194_1_reg_782_reg_n_99,
      P(10) => mul_ln194_1_reg_782_reg_n_100,
      P(9) => mul_ln194_1_reg_782_reg_n_101,
      P(8) => mul_ln194_1_reg_782_reg_n_102,
      P(7) => mul_ln194_1_reg_782_reg_n_103,
      P(6) => mul_ln194_1_reg_782_reg_n_104,
      P(5) => mul_ln194_1_reg_782_reg_n_105,
      P(4) => mul_ln194_1_reg_782_reg_n_106,
      P(3) => mul_ln194_1_reg_782_reg_n_107,
      P(2) => mul_ln194_1_reg_782_reg_n_108,
      P(1) => mul_ln194_1_reg_782_reg_n_109,
      P(0) => mul_ln194_1_reg_782_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln194_1_reg_782_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln194_1_reg_782_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln194_1_reg_782_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln194_1_reg_782_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln194_2_reg_788_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln194_2_reg_788_reg_0(15),
      A(28) => mul_ln194_2_reg_788_reg_0(15),
      A(27) => mul_ln194_2_reg_788_reg_0(15),
      A(26) => mul_ln194_2_reg_788_reg_0(15),
      A(25) => mul_ln194_2_reg_788_reg_0(15),
      A(24) => mul_ln194_2_reg_788_reg_0(15),
      A(23) => mul_ln194_2_reg_788_reg_0(15),
      A(22) => mul_ln194_2_reg_788_reg_0(15),
      A(21) => mul_ln194_2_reg_788_reg_0(15),
      A(20) => mul_ln194_2_reg_788_reg_0(15),
      A(19) => mul_ln194_2_reg_788_reg_0(15),
      A(18) => mul_ln194_2_reg_788_reg_0(15),
      A(17) => mul_ln194_2_reg_788_reg_0(15),
      A(16) => mul_ln194_2_reg_788_reg_0(15),
      A(15 downto 0) => mul_ln194_2_reg_788_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln194_2_reg_788_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln194_2_reg_788_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln194_2_reg_788_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln194_2_reg_788_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln194_2_reg_788_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln194_2_reg_788_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_mul_ln194_2_reg_788_reg_P_UNCONNECTED(47 downto 24),
      P(23) => mul_ln194_2_reg_788_reg_n_87,
      P(22) => mul_ln194_2_reg_788_reg_n_88,
      P(21) => mul_ln194_2_reg_788_reg_n_89,
      P(20) => mul_ln194_2_reg_788_reg_n_90,
      P(19) => mul_ln194_2_reg_788_reg_n_91,
      P(18) => mul_ln194_2_reg_788_reg_n_92,
      P(17) => mul_ln194_2_reg_788_reg_n_93,
      P(16) => mul_ln194_2_reg_788_reg_n_94,
      P(15) => mul_ln194_2_reg_788_reg_n_95,
      P(14) => mul_ln194_2_reg_788_reg_n_96,
      P(13) => mul_ln194_2_reg_788_reg_n_97,
      P(12) => mul_ln194_2_reg_788_reg_n_98,
      P(11) => mul_ln194_2_reg_788_reg_n_99,
      P(10) => mul_ln194_2_reg_788_reg_n_100,
      P(9) => mul_ln194_2_reg_788_reg_n_101,
      P(8) => mul_ln194_2_reg_788_reg_n_102,
      P(7) => mul_ln194_2_reg_788_reg_n_103,
      P(6) => mul_ln194_2_reg_788_reg_n_104,
      P(5) => mul_ln194_2_reg_788_reg_n_105,
      P(4) => mul_ln194_2_reg_788_reg_n_106,
      P(3) => mul_ln194_2_reg_788_reg_n_107,
      P(2) => mul_ln194_2_reg_788_reg_n_108,
      P(1) => mul_ln194_2_reg_788_reg_n_109,
      P(0) => mul_ln194_2_reg_788_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln194_2_reg_788_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln194_2_reg_788_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln194_2_reg_788_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln194_2_reg_788_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln196_1_reg_794_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln196_1_reg_794_reg_0(15),
      A(28) => mul_ln196_1_reg_794_reg_0(15),
      A(27) => mul_ln196_1_reg_794_reg_0(15),
      A(26) => mul_ln196_1_reg_794_reg_0(15),
      A(25) => mul_ln196_1_reg_794_reg_0(15),
      A(24) => mul_ln196_1_reg_794_reg_0(15),
      A(23) => mul_ln196_1_reg_794_reg_0(15),
      A(22) => mul_ln196_1_reg_794_reg_0(15),
      A(21) => mul_ln196_1_reg_794_reg_0(15),
      A(20) => mul_ln196_1_reg_794_reg_0(15),
      A(19) => mul_ln196_1_reg_794_reg_0(15),
      A(18) => mul_ln196_1_reg_794_reg_0(15),
      A(17) => mul_ln196_1_reg_794_reg_0(15),
      A(16) => mul_ln196_1_reg_794_reg_0(15),
      A(15 downto 0) => mul_ln196_1_reg_794_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln196_1_reg_794_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_dout(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln196_1_reg_794_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln196_1_reg_794_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln196_1_reg_794_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln196_1_reg_794_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln196_1_reg_794_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_mul_ln196_1_reg_794_reg_P_UNCONNECTED(47 downto 24),
      P(23) => mul_ln196_1_reg_794_reg_n_87,
      P(22) => mul_ln196_1_reg_794_reg_n_88,
      P(21) => mul_ln196_1_reg_794_reg_n_89,
      P(20) => mul_ln196_1_reg_794_reg_n_90,
      P(19) => mul_ln196_1_reg_794_reg_n_91,
      P(18) => mul_ln196_1_reg_794_reg_n_92,
      P(17) => mul_ln196_1_reg_794_reg_n_93,
      P(16) => mul_ln196_1_reg_794_reg_n_94,
      P(15) => mul_ln196_1_reg_794_reg_n_95,
      P(14) => mul_ln196_1_reg_794_reg_n_96,
      P(13) => mul_ln196_1_reg_794_reg_n_97,
      P(12) => mul_ln196_1_reg_794_reg_n_98,
      P(11) => mul_ln196_1_reg_794_reg_n_99,
      P(10) => mul_ln196_1_reg_794_reg_n_100,
      P(9) => mul_ln196_1_reg_794_reg_n_101,
      P(8) => mul_ln196_1_reg_794_reg_n_102,
      P(7) => mul_ln196_1_reg_794_reg_n_103,
      P(6) => mul_ln196_1_reg_794_reg_n_104,
      P(5) => mul_ln196_1_reg_794_reg_n_105,
      P(4) => mul_ln196_1_reg_794_reg_n_106,
      P(3) => mul_ln196_1_reg_794_reg_n_107,
      P(2) => mul_ln196_1_reg_794_reg_n_108,
      P(1) => mul_ln196_1_reg_794_reg_n_109,
      P(0) => mul_ln196_1_reg_794_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln196_1_reg_794_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln196_1_reg_794_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln196_1_reg_794_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln196_1_reg_794_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln196_2_reg_800_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln196_2_reg_800_reg_0(15),
      A(28) => mul_ln196_2_reg_800_reg_0(15),
      A(27) => mul_ln196_2_reg_800_reg_0(15),
      A(26) => mul_ln196_2_reg_800_reg_0(15),
      A(25) => mul_ln196_2_reg_800_reg_0(15),
      A(24) => mul_ln196_2_reg_800_reg_0(15),
      A(23) => mul_ln196_2_reg_800_reg_0(15),
      A(22) => mul_ln196_2_reg_800_reg_0(15),
      A(21) => mul_ln196_2_reg_800_reg_0(15),
      A(20) => mul_ln196_2_reg_800_reg_0(15),
      A(19) => mul_ln196_2_reg_800_reg_0(15),
      A(18) => mul_ln196_2_reg_800_reg_0(15),
      A(17) => mul_ln196_2_reg_800_reg_0(15),
      A(16) => mul_ln196_2_reg_800_reg_0(15),
      A(15 downto 0) => mul_ln196_2_reg_800_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln196_2_reg_800_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln196_2_reg_800_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln196_2_reg_800_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln196_2_reg_800_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln196_2_reg_800_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln196_2_reg_800_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_mul_ln196_2_reg_800_reg_P_UNCONNECTED(47 downto 24),
      P(23) => mul_ln196_2_reg_800_reg_n_87,
      P(22) => mul_ln196_2_reg_800_reg_n_88,
      P(21) => mul_ln196_2_reg_800_reg_n_89,
      P(20) => mul_ln196_2_reg_800_reg_n_90,
      P(19) => mul_ln196_2_reg_800_reg_n_91,
      P(18) => mul_ln196_2_reg_800_reg_n_92,
      P(17) => mul_ln196_2_reg_800_reg_n_93,
      P(16) => mul_ln196_2_reg_800_reg_n_94,
      P(15) => mul_ln196_2_reg_800_reg_n_95,
      P(14) => mul_ln196_2_reg_800_reg_n_96,
      P(13) => mul_ln196_2_reg_800_reg_n_97,
      P(12) => mul_ln196_2_reg_800_reg_n_98,
      P(11) => mul_ln196_2_reg_800_reg_n_99,
      P(10) => mul_ln196_2_reg_800_reg_n_100,
      P(9) => mul_ln196_2_reg_800_reg_n_101,
      P(8) => mul_ln196_2_reg_800_reg_n_102,
      P(7) => mul_ln196_2_reg_800_reg_n_103,
      P(6) => mul_ln196_2_reg_800_reg_n_104,
      P(5) => mul_ln196_2_reg_800_reg_n_105,
      P(4) => mul_ln196_2_reg_800_reg_n_106,
      P(3) => mul_ln196_2_reg_800_reg_n_107,
      P(2) => mul_ln196_2_reg_800_reg_n_108,
      P(1) => mul_ln196_2_reg_800_reg_n_109,
      P(0) => mul_ln196_2_reg_800_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln196_2_reg_800_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln196_2_reg_800_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln196_2_reg_800_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln196_2_reg_800_reg_UNDERFLOW_UNCONNECTED
    );
\p_read12_cast_cast_reg_668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(0),
      Q => p_read12_cast_cast_reg_668_reg(0),
      R => '0'
    );
\p_read12_cast_cast_reg_668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(1),
      Q => p_read12_cast_cast_reg_668_reg(1),
      R => '0'
    );
\p_read12_cast_cast_reg_668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(2),
      Q => p_read12_cast_cast_reg_668_reg(2),
      R => '0'
    );
\p_read12_cast_cast_reg_668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(3),
      Q => p_read12_cast_cast_reg_668_reg(3),
      R => '0'
    );
\p_read12_cast_cast_reg_668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(4),
      Q => p_read12_cast_cast_reg_668_reg(4),
      R => '0'
    );
\p_read12_cast_cast_reg_668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(5),
      Q => p_read12_cast_cast_reg_668_reg(5),
      R => '0'
    );
\p_read12_cast_cast_reg_668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(6),
      Q => p_read12_cast_cast_reg_668_reg(6),
      R => '0'
    );
\p_read12_cast_cast_reg_668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read12_cast_cast_reg_668_reg[7]_0\(7),
      Q => p_read12_cast_cast_reg_668_reg(7),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(0),
      Q => p_read13_cast_cast_reg_661(0),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(1),
      Q => p_read13_cast_cast_reg_661(1),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(2),
      Q => p_read13_cast_cast_reg_661(2),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(3),
      Q => p_read13_cast_cast_reg_661(3),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(4),
      Q => p_read13_cast_cast_reg_661(4),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(5),
      Q => p_read13_cast_cast_reg_661(5),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(6),
      Q => p_read13_cast_cast_reg_661(6),
      R => '0'
    );
\p_read13_cast_cast_reg_661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_read13_cast_cast_reg_661_reg[7]_0\(7),
      Q => p_read13_cast_cast_reg_661(7),
      R => '0'
    );
\select_ln198_1_reg_854[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(0),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(0),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(12),
      O => select_ln198_1_fu_537_p3(0)
    );
\select_ln198_1_reg_854[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(1),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(1),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(13),
      O => select_ln198_1_fu_537_p3(1)
    );
\select_ln198_1_reg_854[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(2),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(2),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(14),
      O => select_ln198_1_fu_537_p3(2)
    );
\select_ln198_1_reg_854[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(3),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(3),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(15),
      O => select_ln198_1_fu_537_p3(3)
    );
\select_ln198_1_reg_854[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(4),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(4),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(16),
      O => select_ln198_1_fu_537_p3(4)
    );
\select_ln198_1_reg_854[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(5),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(5),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(17),
      O => select_ln198_1_fu_537_p3(5)
    );
\select_ln198_1_reg_854[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(6),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(6),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(18),
      O => select_ln198_1_fu_537_p3(6)
    );
\select_ln198_1_reg_854[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(7),
      I1 => \icmp_ln198_fu_512_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(7),
      I3 => \icmp_ln198_1_fu_516_p2_carry__0_n_6\,
      I4 => add_ln192_3_fu_500_p2(19),
      O => select_ln198_1_fu_537_p3(7)
    );
\select_ln198_1_reg_854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(0),
      Q => stream_csc_din(0),
      R => '0'
    );
\select_ln198_1_reg_854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(1),
      Q => stream_csc_din(1),
      R => '0'
    );
\select_ln198_1_reg_854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(2),
      Q => stream_csc_din(2),
      R => '0'
    );
\select_ln198_1_reg_854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(3),
      Q => stream_csc_din(3),
      R => '0'
    );
\select_ln198_1_reg_854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(4),
      Q => stream_csc_din(4),
      R => '0'
    );
\select_ln198_1_reg_854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(5),
      Q => stream_csc_din(5),
      R => '0'
    );
\select_ln198_1_reg_854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(6),
      Q => stream_csc_din(6),
      R => '0'
    );
\select_ln198_1_reg_854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln198_1_fu_537_p3(7),
      Q => stream_csc_din(7),
      R => '0'
    );
\select_ln199_1_reg_864[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(0),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(0),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(12),
      O => select_ln199_1_fu_601_p3(0)
    );
\select_ln199_1_reg_864[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(1),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(1),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(13),
      O => select_ln199_1_fu_601_p3(1)
    );
\select_ln199_1_reg_864[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(2),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(2),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(14),
      O => select_ln199_1_fu_601_p3(2)
    );
\select_ln199_1_reg_864[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(3),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(3),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(15),
      O => select_ln199_1_fu_601_p3(3)
    );
\select_ln199_1_reg_864[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(4),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(4),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(16),
      O => select_ln199_1_fu_601_p3(4)
    );
\select_ln199_1_reg_864[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(5),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(5),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(17),
      O => select_ln199_1_fu_601_p3(5)
    );
\select_ln199_1_reg_864[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(6),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(6),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(18),
      O => select_ln199_1_fu_601_p3(6)
    );
\select_ln199_1_reg_864[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(7),
      I1 => \icmp_ln199_fu_544_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(7),
      I3 => \icmp_ln199_1_fu_548_p2_carry__0_n_6\,
      I4 => add_ln194_3_fu_504_p2(19),
      O => select_ln199_1_fu_601_p3(7)
    );
\select_ln199_1_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(0),
      Q => stream_csc_din(8),
      R => '0'
    );
\select_ln199_1_reg_864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(1),
      Q => stream_csc_din(9),
      R => '0'
    );
\select_ln199_1_reg_864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(2),
      Q => stream_csc_din(10),
      R => '0'
    );
\select_ln199_1_reg_864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(3),
      Q => stream_csc_din(11),
      R => '0'
    );
\select_ln199_1_reg_864_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(4),
      Q => stream_csc_din(12),
      R => '0'
    );
\select_ln199_1_reg_864_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(5),
      Q => stream_csc_din(13),
      R => '0'
    );
\select_ln199_1_reg_864_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(6),
      Q => stream_csc_din(14),
      R => '0'
    );
\select_ln199_1_reg_864_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln199_1_fu_601_p3(7),
      Q => stream_csc_din(15),
      R => '0'
    );
\select_ln200_1_reg_859[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(0),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(0),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(12),
      O => select_ln200_1_fu_587_p3(0)
    );
\select_ln200_1_reg_859[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(1),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(1),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(13),
      O => select_ln200_1_fu_587_p3(1)
    );
\select_ln200_1_reg_859[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(2),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(2),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(14),
      O => select_ln200_1_fu_587_p3(2)
    );
\select_ln200_1_reg_859[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(3),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(3),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(15),
      O => select_ln200_1_fu_587_p3(3)
    );
\select_ln200_1_reg_859[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(4),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(4),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(16),
      O => select_ln200_1_fu_587_p3(4)
    );
\select_ln200_1_reg_859[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(5),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(5),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(17),
      O => select_ln200_1_fu_587_p3(5)
    );
\select_ln200_1_reg_859[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(6),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(6),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(18),
      O => select_ln200_1_fu_587_p3(6)
    );
\select_ln200_1_reg_859[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_read12_cast_cast_reg_668_reg[7]_0\(7),
      I1 => \icmp_ln200_fu_562_p2_carry__0_n_6\,
      I2 => \p_read13_cast_cast_reg_661_reg[7]_0\(7),
      I3 => \icmp_ln200_1_fu_566_p2_carry__0_n_6\,
      I4 => add_ln196_3_fu_508_p2(19),
      O => select_ln200_1_fu_587_p3(7)
    );
\select_ln200_1_reg_859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(0),
      Q => stream_csc_din(16),
      R => '0'
    );
\select_ln200_1_reg_859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(1),
      Q => stream_csc_din(17),
      R => '0'
    );
\select_ln200_1_reg_859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(2),
      Q => stream_csc_din(18),
      R => '0'
    );
\select_ln200_1_reg_859_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(3),
      Q => stream_csc_din(19),
      R => '0'
    );
\select_ln200_1_reg_859_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(4),
      Q => stream_csc_din(20),
      R => '0'
    );
\select_ln200_1_reg_859_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(5),
      Q => stream_csc_din(21),
      R => '0'
    );
\select_ln200_1_reg_859_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(6),
      Q => stream_csc_din(22),
      R => '0'
    );
\select_ln200_1_reg_859_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln200_1_fu_587_p3(7),
      Q => stream_csc_din(23),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(0),
      Q => trunc_ln192_1_reg_811(0),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(10),
      Q => trunc_ln192_1_reg_811(10),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(11),
      Q => trunc_ln192_1_reg_811(11),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(12),
      Q => trunc_ln192_1_reg_811(12),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(13),
      Q => trunc_ln192_1_reg_811(13),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(14),
      Q => trunc_ln192_1_reg_811(14),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(15),
      Q => trunc_ln192_1_reg_811(15),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(16),
      Q => trunc_ln192_1_reg_811(16),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(17),
      Q => trunc_ln192_1_reg_811(17),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(18),
      Q => trunc_ln192_1_reg_811(18),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(19),
      Q => trunc_ln192_1_reg_811(19),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(1),
      Q => trunc_ln192_1_reg_811(1),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(2),
      Q => trunc_ln192_1_reg_811(2),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(3),
      Q => trunc_ln192_1_reg_811(3),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(4),
      Q => trunc_ln192_1_reg_811(4),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(5),
      Q => trunc_ln192_1_reg_811(5),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(6),
      Q => trunc_ln192_1_reg_811(6),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(7),
      Q => trunc_ln192_1_reg_811(7),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(8),
      Q => trunc_ln192_1_reg_811(8),
      R => '0'
    );
\trunc_ln192_1_reg_811_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln192_1_fu_384_p1(9),
      Q => trunc_ln192_1_reg_811(9),
      R => '0'
    );
\trunc_ln192_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_24,
      Q => trunc_ln192_reg_806(0),
      R => '0'
    );
\trunc_ln192_reg_806_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_14,
      Q => trunc_ln192_reg_806(10),
      R => '0'
    );
\trunc_ln192_reg_806_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_13,
      Q => trunc_ln192_reg_806(11),
      R => '0'
    );
\trunc_ln192_reg_806_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_12,
      Q => trunc_ln192_reg_806(12),
      R => '0'
    );
\trunc_ln192_reg_806_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_11,
      Q => trunc_ln192_reg_806(13),
      R => '0'
    );
\trunc_ln192_reg_806_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_10,
      Q => trunc_ln192_reg_806(14),
      R => '0'
    );
\trunc_ln192_reg_806_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_9,
      Q => trunc_ln192_reg_806(15),
      R => '0'
    );
\trunc_ln192_reg_806_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_8,
      Q => trunc_ln192_reg_806(16),
      R => '0'
    );
\trunc_ln192_reg_806_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_7,
      Q => trunc_ln192_reg_806(17),
      R => '0'
    );
\trunc_ln192_reg_806_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_6,
      Q => trunc_ln192_reg_806(18),
      R => '0'
    );
\trunc_ln192_reg_806_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_5,
      Q => trunc_ln192_reg_806(19),
      R => '0'
    );
\trunc_ln192_reg_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_23,
      Q => trunc_ln192_reg_806(1),
      R => '0'
    );
\trunc_ln192_reg_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_22,
      Q => trunc_ln192_reg_806(2),
      R => '0'
    );
\trunc_ln192_reg_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_21,
      Q => trunc_ln192_reg_806(3),
      R => '0'
    );
\trunc_ln192_reg_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_20,
      Q => trunc_ln192_reg_806(4),
      R => '0'
    );
\trunc_ln192_reg_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_19,
      Q => trunc_ln192_reg_806(5),
      R => '0'
    );
\trunc_ln192_reg_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_18,
      Q => trunc_ln192_reg_806(6),
      R => '0'
    );
\trunc_ln192_reg_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_17,
      Q => trunc_ln192_reg_806(7),
      R => '0'
    );
\trunc_ln192_reg_806_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_16,
      Q => trunc_ln192_reg_806(8),
      R => '0'
    );
\trunc_ln192_reg_806_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U80_n_15,
      Q => trunc_ln192_reg_806(9),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(0),
      Q => trunc_ln194_1_reg_827(0),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(10),
      Q => trunc_ln194_1_reg_827(10),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(11),
      Q => trunc_ln194_1_reg_827(11),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(12),
      Q => trunc_ln194_1_reg_827(12),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(13),
      Q => trunc_ln194_1_reg_827(13),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(14),
      Q => trunc_ln194_1_reg_827(14),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(15),
      Q => trunc_ln194_1_reg_827(15),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(16),
      Q => trunc_ln194_1_reg_827(16),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(17),
      Q => trunc_ln194_1_reg_827(17),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(18),
      Q => trunc_ln194_1_reg_827(18),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(19),
      Q => trunc_ln194_1_reg_827(19),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(1),
      Q => trunc_ln194_1_reg_827(1),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(2),
      Q => trunc_ln194_1_reg_827(2),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(3),
      Q => trunc_ln194_1_reg_827(3),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(4),
      Q => trunc_ln194_1_reg_827(4),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(5),
      Q => trunc_ln194_1_reg_827(5),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(6),
      Q => trunc_ln194_1_reg_827(6),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(7),
      Q => trunc_ln194_1_reg_827(7),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(8),
      Q => trunc_ln194_1_reg_827(8),
      R => '0'
    );
\trunc_ln194_1_reg_827_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln194_1_fu_430_p1(9),
      Q => trunc_ln194_1_reg_827(9),
      R => '0'
    );
\trunc_ln194_reg_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_24,
      Q => trunc_ln194_reg_822(0),
      R => '0'
    );
\trunc_ln194_reg_822_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_14,
      Q => trunc_ln194_reg_822(10),
      R => '0'
    );
\trunc_ln194_reg_822_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_13,
      Q => trunc_ln194_reg_822(11),
      R => '0'
    );
\trunc_ln194_reg_822_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_12,
      Q => trunc_ln194_reg_822(12),
      R => '0'
    );
\trunc_ln194_reg_822_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_11,
      Q => trunc_ln194_reg_822(13),
      R => '0'
    );
\trunc_ln194_reg_822_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_10,
      Q => trunc_ln194_reg_822(14),
      R => '0'
    );
\trunc_ln194_reg_822_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_9,
      Q => trunc_ln194_reg_822(15),
      R => '0'
    );
\trunc_ln194_reg_822_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_8,
      Q => trunc_ln194_reg_822(16),
      R => '0'
    );
\trunc_ln194_reg_822_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_7,
      Q => trunc_ln194_reg_822(17),
      R => '0'
    );
\trunc_ln194_reg_822_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_6,
      Q => trunc_ln194_reg_822(18),
      R => '0'
    );
\trunc_ln194_reg_822_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_5,
      Q => trunc_ln194_reg_822(19),
      R => '0'
    );
\trunc_ln194_reg_822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_23,
      Q => trunc_ln194_reg_822(1),
      R => '0'
    );
\trunc_ln194_reg_822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_22,
      Q => trunc_ln194_reg_822(2),
      R => '0'
    );
\trunc_ln194_reg_822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_21,
      Q => trunc_ln194_reg_822(3),
      R => '0'
    );
\trunc_ln194_reg_822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_20,
      Q => trunc_ln194_reg_822(4),
      R => '0'
    );
\trunc_ln194_reg_822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_19,
      Q => trunc_ln194_reg_822(5),
      R => '0'
    );
\trunc_ln194_reg_822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_18,
      Q => trunc_ln194_reg_822(6),
      R => '0'
    );
\trunc_ln194_reg_822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_17,
      Q => trunc_ln194_reg_822(7),
      R => '0'
    );
\trunc_ln194_reg_822_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_16,
      Q => trunc_ln194_reg_822(8),
      R => '0'
    );
\trunc_ln194_reg_822_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U81_n_15,
      Q => trunc_ln194_reg_822(9),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(0),
      Q => trunc_ln196_1_reg_843(0),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(10),
      Q => trunc_ln196_1_reg_843(10),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(11),
      Q => trunc_ln196_1_reg_843(11),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(12),
      Q => trunc_ln196_1_reg_843(12),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(13),
      Q => trunc_ln196_1_reg_843(13),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(14),
      Q => trunc_ln196_1_reg_843(14),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(15),
      Q => trunc_ln196_1_reg_843(15),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(16),
      Q => trunc_ln196_1_reg_843(16),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(17),
      Q => trunc_ln196_1_reg_843(17),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(18),
      Q => trunc_ln196_1_reg_843(18),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(19),
      Q => trunc_ln196_1_reg_843(19),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(1),
      Q => trunc_ln196_1_reg_843(1),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(2),
      Q => trunc_ln196_1_reg_843(2),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(3),
      Q => trunc_ln196_1_reg_843(3),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(4),
      Q => trunc_ln196_1_reg_843(4),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(5),
      Q => trunc_ln196_1_reg_843(5),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(6),
      Q => trunc_ln196_1_reg_843(6),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(7),
      Q => trunc_ln196_1_reg_843(7),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(8),
      Q => trunc_ln196_1_reg_843(8),
      R => '0'
    );
\trunc_ln196_1_reg_843_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln196_1_fu_476_p1(9),
      Q => trunc_ln196_1_reg_843(9),
      R => '0'
    );
\trunc_ln196_reg_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_24,
      Q => trunc_ln196_reg_838(0),
      R => '0'
    );
\trunc_ln196_reg_838_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_14,
      Q => trunc_ln196_reg_838(10),
      R => '0'
    );
\trunc_ln196_reg_838_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_13,
      Q => trunc_ln196_reg_838(11),
      R => '0'
    );
\trunc_ln196_reg_838_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_12,
      Q => trunc_ln196_reg_838(12),
      R => '0'
    );
\trunc_ln196_reg_838_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_11,
      Q => trunc_ln196_reg_838(13),
      R => '0'
    );
\trunc_ln196_reg_838_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_10,
      Q => trunc_ln196_reg_838(14),
      R => '0'
    );
\trunc_ln196_reg_838_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_9,
      Q => trunc_ln196_reg_838(15),
      R => '0'
    );
\trunc_ln196_reg_838_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_8,
      Q => trunc_ln196_reg_838(16),
      R => '0'
    );
\trunc_ln196_reg_838_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_7,
      Q => trunc_ln196_reg_838(17),
      R => '0'
    );
\trunc_ln196_reg_838_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_6,
      Q => trunc_ln196_reg_838(18),
      R => '0'
    );
\trunc_ln196_reg_838_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_5,
      Q => trunc_ln196_reg_838(19),
      R => '0'
    );
\trunc_ln196_reg_838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_23,
      Q => trunc_ln196_reg_838(1),
      R => '0'
    );
\trunc_ln196_reg_838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_22,
      Q => trunc_ln196_reg_838(2),
      R => '0'
    );
\trunc_ln196_reg_838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_21,
      Q => trunc_ln196_reg_838(3),
      R => '0'
    );
\trunc_ln196_reg_838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_20,
      Q => trunc_ln196_reg_838(4),
      R => '0'
    );
\trunc_ln196_reg_838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_19,
      Q => trunc_ln196_reg_838(5),
      R => '0'
    );
\trunc_ln196_reg_838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_18,
      Q => trunc_ln196_reg_838(6),
      R => '0'
    );
\trunc_ln196_reg_838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_17,
      Q => trunc_ln196_reg_838(7),
      R => '0'
    );
\trunc_ln196_reg_838_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_16,
      Q => trunc_ln196_reg_838(8),
      R => '0'
    );
\trunc_ln196_reg_838_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_16s_8ns_22s_25_4_1_U82_n_15,
      Q => trunc_ln196_reg_838(9),
      R => '0'
    );
\x_fu_98_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => x_fu_98_reg(0),
      S => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => x_fu_98_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => x_fu_98_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => x_fu_98_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => x_fu_98_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => x_fu_98_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => x_fu_98_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => x_fu_98_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => x_fu_98_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => x_fu_98_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => x_fu_98_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_98_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_7,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => x_fu_98_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_v_csc_core is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    p_9_in_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in_3 : out STD_LOGIC;
    p_9_in_4 : out STD_LOGIC;
    p_6_in_5 : out STD_LOGIC;
    p_9_in_6 : out STD_LOGIC;
    p_6_in_7 : out STD_LOGIC;
    p_9_in_8 : out STD_LOGIC;
    p_6_in_9 : out STD_LOGIC;
    p_9_in_10 : out STD_LOGIC;
    p_6_in_11 : out STD_LOGIC;
    p_9_in_12 : out STD_LOGIC;
    p_6_in_13 : out STD_LOGIC;
    p_9_in_14 : out STD_LOGIC;
    p_6_in_15 : out STD_LOGIC;
    p_9_in_16 : out STD_LOGIC;
    p_6_in_17 : out STD_LOGIC;
    p_9_in_18 : out STD_LOGIC;
    p_6_in_19 : out STD_LOGIC;
    p_9_in_20 : out STD_LOGIC;
    p_6_in_21 : out STD_LOGIC;
    p_9_in_22 : out STD_LOGIC;
    p_6_in_23 : out STD_LOGIC;
    p_9_in_24 : out STD_LOGIC;
    p_6_in_25 : out STD_LOGIC;
    p_9_in_26 : out STD_LOGIC;
    p_6_in_27 : out STD_LOGIC;
    p_9_in_28 : out STD_LOGIC;
    p_6_in_29 : out STD_LOGIC;
    stream_csc_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    v_csc_core_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    HwReg_width_c3_empty_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c5_empty_n : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    Block_entry_split_proc_U0_ap_done : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    HwReg_K13_channel_full_n : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    HwReg_K22_channel_full_n : in STD_LOGIC;
    HwReg_K23_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    HwReg_K31_channel_full_n : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    HwReg_K33_channel_full_n : in STD_LOGIC;
    HwReg_ROffset_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    HwReg_ROffset_channel_full_n : in STD_LOGIC;
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    HwReg_GOffset_channel_full_n : in STD_LOGIC;
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    HwReg_ClampMin_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    HwReg_ClampMin_channel_full_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    HwReg_ClipMax_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    \add_ln134_reg_380_reg[0]_0\ : in STD_LOGIC;
    \add_ln134_reg_380_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln134_reg_380_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln134_reg_380_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ROffset_read : in STD_LOGIC_VECTOR ( 9 downto 0 );
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln192_2_reg_776_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_read13_cast_cast_reg_661_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_read12_cast_cast_reg_668_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    GOffset_read : in STD_LOGIC_VECTOR ( 9 downto 0 );
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln194_1_reg_782_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln194_2_reg_788_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BOffset_read : in STD_LOGIC_VECTOR ( 9 downto 0 );
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln196_1_reg_794_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln196_2_reg_800_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln134_1_reg_385_reg[0]_0\ : in STD_LOGIC;
    \add_ln134_1_reg_385_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln134_1_reg_385_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln134_1_reg_385_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end bd_19ea_csc_0_v_csc_core;

architecture STRUCTURE of bd_19ea_csc_0_v_csc_core is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln134_1_fu_271_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln134_1_reg_385 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln134_1_reg_385[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_385[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_385[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_385[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_385[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_385[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_385[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln134_fu_261_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln134_reg_380 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln134_reg_380[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_380[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_380[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_380[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_380[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_380[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_380[8]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_n_15 : STD_LOGIC;
  signal thr_add131_cast : STD_LOGIC_VECTOR ( 21 downto 12 );
  signal thr_add1_reg_370_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal thr_add3_reg_375_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \y_fu_92[0]_i_3_n_5\ : STD_LOGIC;
  signal y_fu_92_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_92_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln134_1_reg_385[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln134_1_reg_385[3]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln134_reg_380[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \add_ln134_reg_380[3]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair254";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \full_n_i_3__3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair254";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_92_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_92_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_92_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
\add_ln134_1_reg_385[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[0]_0\,
      I1 => \add_ln134_1_reg_385_reg[11]_0\(0),
      I2 => \add_ln134_1_reg_385_reg[11]_1\(0),
      O => add_ln134_1_fu_271_p2(0)
    );
\add_ln134_1_reg_385[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F77FF80808800"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[10]_0\(1),
      I1 => \add_ln134_1_reg_385[11]_i_2_n_5\,
      I2 => \add_ln134_1_reg_385_reg[11]_1\(9),
      I3 => \add_ln134_1_reg_385_reg[11]_0\(9),
      I4 => \add_ln134_1_reg_385_reg[0]_0\,
      I5 => \add_ln134_1_reg_385_reg[10]_0\(3),
      O => add_ln134_1_fu_271_p2(10)
    );
\add_ln134_1_reg_385[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[0]_0\,
      I1 => \add_ln134_1_reg_385_reg[11]_0\(10),
      I2 => \add_ln134_1_reg_385_reg[11]_1\(10),
      I3 => \add_ln134_1_reg_385_reg[10]_0\(1),
      I4 => \add_ln134_1_reg_385[11]_i_2_n_5\,
      I5 => \add_ln134_1_reg_385_reg[10]_0\(2),
      O => add_ln134_1_fu_271_p2(11)
    );
\add_ln134_1_reg_385[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(7),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(7),
      I2 => \add_ln134_1_reg_385[7]_i_2_n_5\,
      I3 => \add_ln134_1_reg_385_reg[11]_1\(6),
      I4 => \add_ln134_1_reg_385_reg[11]_0\(6),
      I5 => \add_ln134_1_reg_385_reg[0]_0\,
      O => \add_ln134_1_reg_385[11]_i_2_n_5\
    );
\add_ln134_1_reg_385[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(0),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(0),
      I2 => \add_ln134_1_reg_385_reg[0]_0\,
      I3 => \add_ln134_1_reg_385_reg[11]_0\(1),
      I4 => \add_ln134_1_reg_385_reg[11]_1\(1),
      O => add_ln134_1_fu_271_p2(1)
    );
\add_ln134_1_reg_385[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[10]_0\(0),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(1),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(1),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(2),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(2),
      O => add_ln134_1_fu_271_p2(2)
    );
\add_ln134_1_reg_385[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385[3]_i_2_n_5\,
      I1 => \add_ln134_1_reg_385_reg[11]_1\(2),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(2),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(3),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(3),
      O => add_ln134_1_fu_271_p2(3)
    );
\add_ln134_1_reg_385[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(1),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(1),
      I2 => \add_ln134_1_reg_385_reg[0]_0\,
      I3 => \add_ln134_1_reg_385_reg[11]_0\(0),
      I4 => \add_ln134_1_reg_385_reg[11]_1\(0),
      O => \add_ln134_1_reg_385[3]_i_2_n_5\
    );
\add_ln134_1_reg_385[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385[4]_i_2_n_5\,
      I1 => \add_ln134_1_reg_385_reg[11]_1\(3),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(3),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(4),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(4),
      O => add_ln134_1_fu_271_p2(4)
    );
\add_ln134_1_reg_385[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(2),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(2),
      I2 => \add_ln134_1_reg_385_reg[10]_0\(0),
      I3 => \add_ln134_1_reg_385_reg[11]_1\(1),
      I4 => \add_ln134_1_reg_385_reg[11]_0\(1),
      I5 => \add_ln134_1_reg_385_reg[0]_0\,
      O => \add_ln134_1_reg_385[4]_i_2_n_5\
    );
\add_ln134_1_reg_385[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385[5]_i_2_n_5\,
      I1 => \add_ln134_1_reg_385_reg[11]_1\(4),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(4),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(5),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(5),
      O => add_ln134_1_fu_271_p2(5)
    );
\add_ln134_1_reg_385[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(3),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(3),
      I2 => \add_ln134_1_reg_385[3]_i_2_n_5\,
      I3 => \add_ln134_1_reg_385_reg[11]_1\(2),
      I4 => \add_ln134_1_reg_385_reg[11]_0\(2),
      I5 => \add_ln134_1_reg_385_reg[0]_0\,
      O => \add_ln134_1_reg_385[5]_i_2_n_5\
    );
\add_ln134_1_reg_385[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385[6]_i_2_n_5\,
      I1 => \add_ln134_1_reg_385_reg[11]_1\(5),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(5),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(6),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(6),
      O => add_ln134_1_fu_271_p2(6)
    );
\add_ln134_1_reg_385[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(4),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(4),
      I2 => \add_ln134_1_reg_385[4]_i_2_n_5\,
      I3 => \add_ln134_1_reg_385_reg[11]_1\(3),
      I4 => \add_ln134_1_reg_385_reg[11]_0\(3),
      I5 => \add_ln134_1_reg_385_reg[0]_0\,
      O => \add_ln134_1_reg_385[6]_i_2_n_5\
    );
\add_ln134_1_reg_385[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385[7]_i_2_n_5\,
      I1 => \add_ln134_1_reg_385_reg[11]_1\(6),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(6),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(7),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(7),
      O => add_ln134_1_fu_271_p2(7)
    );
\add_ln134_1_reg_385[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(5),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(5),
      I2 => \add_ln134_1_reg_385[5]_i_2_n_5\,
      I3 => \add_ln134_1_reg_385_reg[11]_1\(4),
      I4 => \add_ln134_1_reg_385_reg[11]_0\(4),
      I5 => \add_ln134_1_reg_385_reg[0]_0\,
      O => \add_ln134_1_reg_385[7]_i_2_n_5\
    );
\add_ln134_1_reg_385[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385[8]_i_2_n_5\,
      I1 => \add_ln134_1_reg_385_reg[11]_1\(7),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(7),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(8),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(8),
      O => add_ln134_1_fu_271_p2(8)
    );
\add_ln134_1_reg_385[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_1_reg_385_reg[11]_0\(6),
      I1 => \add_ln134_1_reg_385_reg[11]_1\(6),
      I2 => \add_ln134_1_reg_385[6]_i_2_n_5\,
      I3 => \add_ln134_1_reg_385_reg[11]_1\(5),
      I4 => \add_ln134_1_reg_385_reg[11]_0\(5),
      I5 => \add_ln134_1_reg_385_reg[0]_0\,
      O => \add_ln134_1_reg_385[8]_i_2_n_5\
    );
\add_ln134_1_reg_385[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_1_reg_385[11]_i_2_n_5\,
      I1 => \add_ln134_1_reg_385_reg[11]_1\(8),
      I2 => \add_ln134_1_reg_385_reg[11]_0\(8),
      I3 => \add_ln134_1_reg_385_reg[0]_0\,
      I4 => \add_ln134_1_reg_385_reg[11]_0\(9),
      I5 => \add_ln134_1_reg_385_reg[11]_1\(9),
      O => add_ln134_1_fu_271_p2(9)
    );
\add_ln134_1_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(0),
      Q => add_ln134_1_reg_385(0),
      R => '0'
    );
\add_ln134_1_reg_385_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(10),
      Q => add_ln134_1_reg_385(10),
      R => '0'
    );
\add_ln134_1_reg_385_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(11),
      Q => add_ln134_1_reg_385(11),
      R => '0'
    );
\add_ln134_1_reg_385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(1),
      Q => add_ln134_1_reg_385(1),
      R => '0'
    );
\add_ln134_1_reg_385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(2),
      Q => add_ln134_1_reg_385(2),
      R => '0'
    );
\add_ln134_1_reg_385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(3),
      Q => add_ln134_1_reg_385(3),
      R => '0'
    );
\add_ln134_1_reg_385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(4),
      Q => add_ln134_1_reg_385(4),
      R => '0'
    );
\add_ln134_1_reg_385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(5),
      Q => add_ln134_1_reg_385(5),
      R => '0'
    );
\add_ln134_1_reg_385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(6),
      Q => add_ln134_1_reg_385(6),
      R => '0'
    );
\add_ln134_1_reg_385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(7),
      Q => add_ln134_1_reg_385(7),
      R => '0'
    );
\add_ln134_1_reg_385_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(8),
      Q => add_ln134_1_reg_385(8),
      R => '0'
    );
\add_ln134_1_reg_385_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_271_p2(9),
      Q => add_ln134_1_reg_385(9),
      R => '0'
    );
\add_ln134_reg_380[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[0]_0\,
      I1 => \add_ln134_reg_380_reg[11]_0\(0),
      I2 => \add_ln134_reg_380_reg[11]_1\(0),
      O => add_ln134_fu_261_p2(0)
    );
\add_ln134_reg_380[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F77FF80808800"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[10]_0\(1),
      I1 => \add_ln134_reg_380[11]_i_4_n_5\,
      I2 => \add_ln134_reg_380_reg[11]_1\(9),
      I3 => \add_ln134_reg_380_reg[11]_0\(9),
      I4 => \add_ln134_reg_380_reg[0]_0\,
      I5 => \add_ln134_reg_380_reg[10]_0\(3),
      O => add_ln134_fu_261_p2(10)
    );
\add_ln134_reg_380[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_csc_core_U0_ap_start,
      I2 => HwReg_height_c_full_n,
      I3 => HwReg_width_c_full_n,
      I4 => HwReg_width_c3_empty_n,
      I5 => HwReg_height_c5_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\add_ln134_reg_380[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[0]_0\,
      I1 => \add_ln134_reg_380_reg[11]_0\(10),
      I2 => \add_ln134_reg_380_reg[11]_1\(10),
      I3 => \add_ln134_reg_380_reg[10]_0\(1),
      I4 => \add_ln134_reg_380[11]_i_4_n_5\,
      I5 => \add_ln134_reg_380_reg[10]_0\(2),
      O => add_ln134_fu_261_p2(11)
    );
\add_ln134_reg_380[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(7),
      I1 => \add_ln134_reg_380_reg[11]_1\(7),
      I2 => \add_ln134_reg_380[7]_i_2_n_5\,
      I3 => \add_ln134_reg_380_reg[11]_1\(6),
      I4 => \add_ln134_reg_380_reg[11]_0\(6),
      I5 => \add_ln134_reg_380_reg[0]_0\,
      O => \add_ln134_reg_380[11]_i_4_n_5\
    );
\add_ln134_reg_380[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(0),
      I1 => \add_ln134_reg_380_reg[11]_1\(0),
      I2 => \add_ln134_reg_380_reg[0]_0\,
      I3 => \add_ln134_reg_380_reg[11]_0\(1),
      I4 => \add_ln134_reg_380_reg[11]_1\(1),
      O => add_ln134_fu_261_p2(1)
    );
\add_ln134_reg_380[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[10]_0\(0),
      I1 => \add_ln134_reg_380_reg[11]_1\(1),
      I2 => \add_ln134_reg_380_reg[11]_0\(1),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(2),
      I5 => \add_ln134_reg_380_reg[11]_1\(2),
      O => add_ln134_fu_261_p2(2)
    );
\add_ln134_reg_380[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380[3]_i_2_n_5\,
      I1 => \add_ln134_reg_380_reg[11]_1\(2),
      I2 => \add_ln134_reg_380_reg[11]_0\(2),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(3),
      I5 => \add_ln134_reg_380_reg[11]_1\(3),
      O => add_ln134_fu_261_p2(3)
    );
\add_ln134_reg_380[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(1),
      I1 => \add_ln134_reg_380_reg[11]_1\(1),
      I2 => \add_ln134_reg_380_reg[0]_0\,
      I3 => \add_ln134_reg_380_reg[11]_0\(0),
      I4 => \add_ln134_reg_380_reg[11]_1\(0),
      O => \add_ln134_reg_380[3]_i_2_n_5\
    );
\add_ln134_reg_380[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380[4]_i_2_n_5\,
      I1 => \add_ln134_reg_380_reg[11]_1\(3),
      I2 => \add_ln134_reg_380_reg[11]_0\(3),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(4),
      I5 => \add_ln134_reg_380_reg[11]_1\(4),
      O => add_ln134_fu_261_p2(4)
    );
\add_ln134_reg_380[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(2),
      I1 => \add_ln134_reg_380_reg[11]_1\(2),
      I2 => \add_ln134_reg_380_reg[10]_0\(0),
      I3 => \add_ln134_reg_380_reg[11]_1\(1),
      I4 => \add_ln134_reg_380_reg[11]_0\(1),
      I5 => \add_ln134_reg_380_reg[0]_0\,
      O => \add_ln134_reg_380[4]_i_2_n_5\
    );
\add_ln134_reg_380[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380[5]_i_2_n_5\,
      I1 => \add_ln134_reg_380_reg[11]_1\(4),
      I2 => \add_ln134_reg_380_reg[11]_0\(4),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(5),
      I5 => \add_ln134_reg_380_reg[11]_1\(5),
      O => add_ln134_fu_261_p2(5)
    );
\add_ln134_reg_380[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(3),
      I1 => \add_ln134_reg_380_reg[11]_1\(3),
      I2 => \add_ln134_reg_380[3]_i_2_n_5\,
      I3 => \add_ln134_reg_380_reg[11]_1\(2),
      I4 => \add_ln134_reg_380_reg[11]_0\(2),
      I5 => \add_ln134_reg_380_reg[0]_0\,
      O => \add_ln134_reg_380[5]_i_2_n_5\
    );
\add_ln134_reg_380[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380[6]_i_2_n_5\,
      I1 => \add_ln134_reg_380_reg[11]_1\(5),
      I2 => \add_ln134_reg_380_reg[11]_0\(5),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(6),
      I5 => \add_ln134_reg_380_reg[11]_1\(6),
      O => add_ln134_fu_261_p2(6)
    );
\add_ln134_reg_380[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(4),
      I1 => \add_ln134_reg_380_reg[11]_1\(4),
      I2 => \add_ln134_reg_380[4]_i_2_n_5\,
      I3 => \add_ln134_reg_380_reg[11]_1\(3),
      I4 => \add_ln134_reg_380_reg[11]_0\(3),
      I5 => \add_ln134_reg_380_reg[0]_0\,
      O => \add_ln134_reg_380[6]_i_2_n_5\
    );
\add_ln134_reg_380[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380[7]_i_2_n_5\,
      I1 => \add_ln134_reg_380_reg[11]_1\(6),
      I2 => \add_ln134_reg_380_reg[11]_0\(6),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(7),
      I5 => \add_ln134_reg_380_reg[11]_1\(7),
      O => add_ln134_fu_261_p2(7)
    );
\add_ln134_reg_380[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(5),
      I1 => \add_ln134_reg_380_reg[11]_1\(5),
      I2 => \add_ln134_reg_380[5]_i_2_n_5\,
      I3 => \add_ln134_reg_380_reg[11]_1\(4),
      I4 => \add_ln134_reg_380_reg[11]_0\(4),
      I5 => \add_ln134_reg_380_reg[0]_0\,
      O => \add_ln134_reg_380[7]_i_2_n_5\
    );
\add_ln134_reg_380[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380[8]_i_2_n_5\,
      I1 => \add_ln134_reg_380_reg[11]_1\(7),
      I2 => \add_ln134_reg_380_reg[11]_0\(7),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(8),
      I5 => \add_ln134_reg_380_reg[11]_1\(8),
      O => add_ln134_fu_261_p2(8)
    );
\add_ln134_reg_380[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln134_reg_380_reg[11]_0\(6),
      I1 => \add_ln134_reg_380_reg[11]_1\(6),
      I2 => \add_ln134_reg_380[6]_i_2_n_5\,
      I3 => \add_ln134_reg_380_reg[11]_1\(5),
      I4 => \add_ln134_reg_380_reg[11]_0\(5),
      I5 => \add_ln134_reg_380_reg[0]_0\,
      O => \add_ln134_reg_380[8]_i_2_n_5\
    );
\add_ln134_reg_380[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln134_reg_380[11]_i_4_n_5\,
      I1 => \add_ln134_reg_380_reg[11]_1\(8),
      I2 => \add_ln134_reg_380_reg[11]_0\(8),
      I3 => \add_ln134_reg_380_reg[0]_0\,
      I4 => \add_ln134_reg_380_reg[11]_0\(9),
      I5 => \add_ln134_reg_380_reg[11]_1\(9),
      O => add_ln134_fu_261_p2(9)
    );
\add_ln134_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(0),
      Q => add_ln134_reg_380(0),
      R => '0'
    );
\add_ln134_reg_380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(10),
      Q => add_ln134_reg_380(10),
      R => '0'
    );
\add_ln134_reg_380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(11),
      Q => add_ln134_reg_380(11),
      R => '0'
    );
\add_ln134_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(1),
      Q => add_ln134_reg_380(1),
      R => '0'
    );
\add_ln134_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(2),
      Q => add_ln134_reg_380(2),
      R => '0'
    );
\add_ln134_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(3),
      Q => add_ln134_reg_380(3),
      R => '0'
    );
\add_ln134_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(4),
      Q => add_ln134_reg_380(4),
      R => '0'
    );
\add_ln134_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(5),
      Q => add_ln134_reg_380(5),
      R => '0'
    );
\add_ln134_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(6),
      Q => add_ln134_reg_380(6),
      R => '0'
    );
\add_ln134_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(7),
      Q => add_ln134_reg_380(7),
      R => '0'
    );
\add_ln134_reg_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(8),
      Q => add_ln134_reg_380(8),
      R => '0'
    );
\add_ln134_reg_380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_261_p2(9),
      Q => add_ln134_reg_380(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^co\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(9),
      I1 => add_ln134_1_reg_385(9),
      I2 => add_ln134_1_reg_385(11),
      I3 => y_fu_92_reg(11),
      I4 => add_ln134_1_reg_385(10),
      I5 => y_fu_92_reg(10),
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(6),
      I1 => add_ln134_1_reg_385(6),
      I2 => add_ln134_1_reg_385(8),
      I3 => y_fu_92_reg(8),
      I4 => add_ln134_1_reg_385(7),
      I5 => y_fu_92_reg(7),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(3),
      I1 => add_ln134_1_reg_385(3),
      I2 => add_ln134_1_reg_385(5),
      I3 => y_fu_92_reg(5),
      I4 => add_ln134_1_reg_385(4),
      I5 => y_fu_92_reg(4),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(0),
      I1 => add_ln134_1_reg_385(0),
      I2 => add_ln134_1_reg_385(2),
      I3 => y_fu_92_reg(2),
      I4 => add_ln134_1_reg_385(1),
      I5 => y_fu_92_reg(1),
      O => \ap_CS_fsm[2]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_3_n_6\,
      CO(1) => \ap_CS_fsm_reg[2]_i_3_n_7\,
      CO(0) => \ap_CS_fsm_reg[2]_i_3_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4_n_5\,
      S(2) => \ap_CS_fsm[2]_i_5_n_5\,
      S(1) => \ap_CS_fsm[2]_i_6_n_5\,
      S(0) => \ap_CS_fsm[2]_i_7_n_5\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K13_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K13_channel_full_n,
      O => p_6_in_7
    );
\full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K21_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K21_channel_full_n,
      O => p_6_in_9
    );
\full_n_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K22_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K22_channel_full_n,
      O => p_6_in_11
    );
\full_n_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K23_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K23_channel_full_n,
      O => p_6_in_13
    );
\full_n_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K31_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K31_channel_full_n,
      O => p_6_in_15
    );
\full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K32_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K32_channel_full_n,
      O => p_6_in_17
    );
\full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K33_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K33_channel_full_n,
      O => p_6_in_19
    );
\full_n_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_ROffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_ROffset_channel_full_n,
      O => p_6_in_21
    );
\full_n_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_GOffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_GOffset_channel_full_n,
      O => p_6_in_23
    );
\full_n_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_BOffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_BOffset_channel_full_n,
      O => p_6_in_25
    );
\full_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_ClampMin_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_ClampMin_channel_full_n,
      O => p_6_in_27
    );
\full_n_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_ClipMax_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_ClipMax_channel_full_n,
      O => p_6_in_29
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K11_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K11_channel_full_n,
      O => p_6_in_3
    );
\full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K12_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K12_channel_full_n,
      O => p_6_in_5
    );
\full_n_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K22_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K22_channel_full_n,
      O => p_9_in_10
    );
\full_n_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K23_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K23_channel_full_n,
      O => p_9_in_12
    );
\full_n_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K31_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K31_channel_full_n,
      O => p_9_in_14
    );
\full_n_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K32_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K32_channel_full_n,
      O => p_9_in_16
    );
\full_n_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K33_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K33_channel_full_n,
      O => p_9_in_18
    );
\full_n_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_ROffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_ROffset_channel_full_n,
      O => p_9_in_20
    );
\full_n_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_GOffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_GOffset_channel_full_n,
      O => p_9_in_22
    );
\full_n_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_BOffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_BOffset_channel_full_n,
      O => p_9_in_24
    );
\full_n_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_ClampMin_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_ClampMin_channel_full_n,
      O => p_9_in_26
    );
\full_n_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_ClipMax_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_ClipMax_channel_full_n,
      O => p_9_in_28
    );
\full_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => HwReg_width_c3_empty_n,
      I2 => full_n_reg(0),
      O => p_6_in
    );
\full_n_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => HwReg_height_c5_empty_n,
      I2 => full_n_reg(0),
      O => p_6_in_0
    );
\full_n_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K11_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K11_channel_full_n,
      O => p_9_in_2
    );
\full_n_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K12_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K12_channel_full_n,
      O => p_9_in_4
    );
\full_n_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K13_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K13_channel_full_n,
      O => p_9_in_6
    );
\full_n_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_K21_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I4 => Block_entry_split_proc_U0_ap_done,
      I5 => HwReg_K21_channel_full_n,
      O => p_9_in_8
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208: entity work.bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      E(0) => E(0),
      K12_read(15 downto 0) => K12_read(15 downto 0),
      K22_read(15 downto 0) => K22_read(15 downto 0),
      K32_read(15 downto 0) => K32_read(15 downto 0),
      Q(9 downto 0) => thr_add131_cast(21 downto 12),
      \addr_reg[3]\ => \addr_reg[3]\,
      \ap_CS_fsm_reg[1]\ => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_n_15,
      \ap_CS_fsm_reg[1]_0\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]_0\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      empty_n_reg_1 => empty_n_reg_1,
      empty_n_reg_2 => empty_n_reg_2,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      icmp_ln136_fu_281_p2_carry_i_1(11 downto 0) => add_ln134_reg_380(11 downto 0),
      \mOutPtr_reg[4]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[4]\(1 downto 0) => \^q\(1 downto 0),
      \mOutPtr_reg[4]_0\ => \mOutPtr_reg[4]\,
      mul_ln192_2_reg_776_reg_0(15 downto 0) => mul_ln192_2_reg_776_reg(15 downto 0),
      mul_ln194_1_reg_782_reg_0(15 downto 0) => mul_ln194_1_reg_782_reg(15 downto 0),
      mul_ln194_2_reg_788_reg_0(15 downto 0) => mul_ln194_2_reg_788_reg(15 downto 0),
      mul_ln196_1_reg_794_reg_0(15 downto 0) => mul_ln196_1_reg_794_reg(15 downto 0),
      mul_ln196_2_reg_800_reg_0(15 downto 0) => mul_ln196_2_reg_800_reg(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      p_6_in_1 => p_6_in_1,
      p_9_in => p_9_in,
      \p_read12_cast_cast_reg_668_reg[7]_0\(7 downto 0) => \p_read12_cast_cast_reg_668_reg[7]\(7 downto 0),
      \p_read13_cast_cast_reg_661_reg[7]_0\(7 downto 0) => \p_read13_cast_cast_reg_661_reg[7]\(7 downto 0),
      p_reg_reg(9 downto 0) => thr_add1_reg_370_reg(9 downto 0),
      p_reg_reg_0(9 downto 0) => thr_add3_reg_375_reg(9 downto 0),
      push => push,
      stream_csc_din(23 downto 0) => stream_csc_din(23 downto 0),
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_dout(23 downto 0) => stream_in_dout(23 downto 0),
      stream_in_empty_n => stream_in_empty_n
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_n_15,
      Q => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg,
      R => ap_rst_n_inv
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => v_csc_core_U0_ap_ready
    );
\thr_add1_reg_370_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(0),
      Q => thr_add1_reg_370_reg(0),
      R => '0'
    );
\thr_add1_reg_370_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(1),
      Q => thr_add1_reg_370_reg(1),
      R => '0'
    );
\thr_add1_reg_370_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(2),
      Q => thr_add1_reg_370_reg(2),
      R => '0'
    );
\thr_add1_reg_370_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(3),
      Q => thr_add1_reg_370_reg(3),
      R => '0'
    );
\thr_add1_reg_370_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(4),
      Q => thr_add1_reg_370_reg(4),
      R => '0'
    );
\thr_add1_reg_370_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(5),
      Q => thr_add1_reg_370_reg(5),
      R => '0'
    );
\thr_add1_reg_370_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(6),
      Q => thr_add1_reg_370_reg(6),
      R => '0'
    );
\thr_add1_reg_370_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(7),
      Q => thr_add1_reg_370_reg(7),
      R => '0'
    );
\thr_add1_reg_370_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(8),
      Q => thr_add1_reg_370_reg(8),
      R => '0'
    );
\thr_add1_reg_370_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(9),
      Q => thr_add1_reg_370_reg(9),
      R => '0'
    );
\thr_add3_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(0),
      Q => thr_add3_reg_375_reg(0),
      R => '0'
    );
\thr_add3_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(1),
      Q => thr_add3_reg_375_reg(1),
      R => '0'
    );
\thr_add3_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(2),
      Q => thr_add3_reg_375_reg(2),
      R => '0'
    );
\thr_add3_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(3),
      Q => thr_add3_reg_375_reg(3),
      R => '0'
    );
\thr_add3_reg_375_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(4),
      Q => thr_add3_reg_375_reg(4),
      R => '0'
    );
\thr_add3_reg_375_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(5),
      Q => thr_add3_reg_375_reg(5),
      R => '0'
    );
\thr_add3_reg_375_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(6),
      Q => thr_add3_reg_375_reg(6),
      R => '0'
    );
\thr_add3_reg_375_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(7),
      Q => thr_add3_reg_375_reg(7),
      R => '0'
    );
\thr_add3_reg_375_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(8),
      Q => thr_add3_reg_375_reg(8),
      R => '0'
    );
\thr_add3_reg_375_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(9),
      Q => thr_add3_reg_375_reg(9),
      R => '0'
    );
\thr_add_reg_365_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(0),
      Q => thr_add131_cast(12),
      R => '0'
    );
\thr_add_reg_365_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(1),
      Q => thr_add131_cast(13),
      R => '0'
    );
\thr_add_reg_365_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(2),
      Q => thr_add131_cast(14),
      R => '0'
    );
\thr_add_reg_365_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(3),
      Q => thr_add131_cast(15),
      R => '0'
    );
\thr_add_reg_365_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(4),
      Q => thr_add131_cast(16),
      R => '0'
    );
\thr_add_reg_365_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(5),
      Q => thr_add131_cast(17),
      R => '0'
    );
\thr_add_reg_365_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(6),
      Q => thr_add131_cast(18),
      R => '0'
    );
\thr_add_reg_365_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(7),
      Q => thr_add131_cast(19),
      R => '0'
    );
\thr_add_reg_365_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(8),
      Q => thr_add131_cast(20),
      R => '0'
    );
\thr_add_reg_365_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(9),
      Q => thr_add131_cast(21),
      R => '0'
    );
\y_fu_92[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0
    );
\y_fu_92[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_92_reg(0),
      O => \y_fu_92[0]_i_3_n_5\
    );
\y_fu_92_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_12\,
      Q => y_fu_92_reg(0),
      S => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_92_reg[0]_i_2_n_5\,
      CO(2) => \y_fu_92_reg[0]_i_2_n_6\,
      CO(1) => \y_fu_92_reg[0]_i_2_n_7\,
      CO(0) => \y_fu_92_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_92_reg[0]_i_2_n_9\,
      O(2) => \y_fu_92_reg[0]_i_2_n_10\,
      O(1) => \y_fu_92_reg[0]_i_2_n_11\,
      O(0) => \y_fu_92_reg[0]_i_2_n_12\,
      S(3 downto 1) => y_fu_92_reg(3 downto 1),
      S(0) => \y_fu_92[0]_i_3_n_5\
    );
\y_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_10\,
      Q => y_fu_92_reg(10),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_9\,
      Q => y_fu_92_reg(11),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_11\,
      Q => y_fu_92_reg(1),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_10\,
      Q => y_fu_92_reg(2),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_9\,
      Q => y_fu_92_reg(3),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_12\,
      Q => y_fu_92_reg(4),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_92_reg[0]_i_2_n_5\,
      CO(3) => \y_fu_92_reg[4]_i_1_n_5\,
      CO(2) => \y_fu_92_reg[4]_i_1_n_6\,
      CO(1) => \y_fu_92_reg[4]_i_1_n_7\,
      CO(0) => \y_fu_92_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_92_reg[4]_i_1_n_9\,
      O(2) => \y_fu_92_reg[4]_i_1_n_10\,
      O(1) => \y_fu_92_reg[4]_i_1_n_11\,
      O(0) => \y_fu_92_reg[4]_i_1_n_12\,
      S(3 downto 0) => y_fu_92_reg(7 downto 4)
    );
\y_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_11\,
      Q => y_fu_92_reg(5),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_10\,
      Q => y_fu_92_reg(6),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_9\,
      Q => y_fu_92_reg(7),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_12\,
      Q => y_fu_92_reg(8),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_92_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_92_reg[4]_i_1_n_5\,
      CO(3) => \NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_92_reg[8]_i_1_n_6\,
      CO(1) => \y_fu_92_reg[8]_i_1_n_7\,
      CO(0) => \y_fu_92_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_92_reg[8]_i_1_n_9\,
      O(2) => \y_fu_92_reg[8]_i_1_n_10\,
      O(1) => \y_fu_92_reg[8]_i_1_n_11\,
      O(0) => \y_fu_92_reg[8]_i_1_n_12\,
      S(3 downto 0) => y_fu_92_reg(11 downto 8)
    );
\y_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_11\,
      Q => y_fu_92_reg(9),
      R => \^ap_cs_fsm_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0_v_csc is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of bd_19ea_csc_0_v_csc : entity is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of bd_19ea_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of bd_19ea_csc_0_v_csc : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_19ea_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_19ea_csc_0_v_csc : entity is 4;
  attribute hls_module : string;
  attribute hls_module of bd_19ea_csc_0_v_csc : entity is "yes";
end bd_19ea_csc_0_v_csc;

architecture STRUCTURE of bd_19ea_csc_0_v_csc is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_10 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_12 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_42 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_45 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_46 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_5 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_stream_in_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2MultiPixStream_U0_stream_in_write : STD_LOGIC;
  signal Block_entry_split_proc_U0_ap_done : STD_LOGIC;
  signal Block_entry_split_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_11 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_12 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_13 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_16 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_17 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_return_9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry_split_proc_U0_ap_start : STD_LOGIC;
  signal Block_entry_split_proc_U0_n_6 : STD_LOGIC;
  signal Block_entry_split_proc_U0_n_7 : STD_LOGIC;
  signal Block_entry_split_proc_U0_n_8 : STD_LOGIC;
  signal CTRL_s_axi_U_n_107 : STD_LOGIC;
  signal CTRL_s_axi_U_n_126 : STD_LOGIC;
  signal CTRL_s_axi_U_n_127 : STD_LOGIC;
  signal CTRL_s_axi_U_n_128 : STD_LOGIC;
  signal CTRL_s_axi_U_n_154 : STD_LOGIC;
  signal CTRL_s_axi_U_n_21 : STD_LOGIC;
  signal CTRL_s_axi_U_n_58 : STD_LOGIC;
  signal HwReg_BOffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_BOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_BOffset_channel_full_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClampMin_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_full_n : STD_LOGIC;
  signal HwReg_ClipMax_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClipMax_channel_empty_n : STD_LOGIC;
  signal HwReg_ClipMax_channel_full_n : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_GOffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_GOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_channel_full_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_7 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_empty_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_K11_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K11_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_channel_full_n : STD_LOGIC;
  signal HwReg_K12_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K12_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_channel_full_n : STD_LOGIC;
  signal HwReg_K13_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K13_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K13_channel_empty_n : STD_LOGIC;
  signal HwReg_K13_channel_full_n : STD_LOGIC;
  signal HwReg_K21_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K21_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K21_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_channel_full_n : STD_LOGIC;
  signal HwReg_K22_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K22_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K22_channel_empty_n : STD_LOGIC;
  signal HwReg_K22_channel_full_n : STD_LOGIC;
  signal HwReg_K23_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K23_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K23_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_channel_full_n : STD_LOGIC;
  signal HwReg_K31_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K31_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K31_channel_empty_n : STD_LOGIC;
  signal HwReg_K31_channel_full_n : STD_LOGIC;
  signal HwReg_K32_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K32_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_channel_full_n : STD_LOGIC;
  signal HwReg_K33_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K33_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K33_channel_empty_n : STD_LOGIC;
  signal HwReg_K33_channel_full_n : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_U_n_7 : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_ROffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_ROffset_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_channel_full_n : STD_LOGIC;
  signal HwReg_height_c5_U_n_7 : STD_LOGIC;
  signal HwReg_height_c5_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c5_empty_n : STD_LOGIC;
  signal HwReg_height_c5_full_n : STD_LOGIC;
  signal HwReg_height_c6_channel_U_n_7 : STD_LOGIC;
  signal HwReg_height_c6_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c6_channel_empty_n : STD_LOGIC;
  signal HwReg_height_c6_channel_full_n : STD_LOGIC;
  signal HwReg_height_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c_empty_n : STD_LOGIC;
  signal HwReg_height_c_full_n : STD_LOGIC;
  signal HwReg_width_c3_U_n_7 : STD_LOGIC;
  signal HwReg_width_c3_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c3_empty_n : STD_LOGIC;
  signal HwReg_width_c3_full_n : STD_LOGIC;
  signal HwReg_width_c4_channel_U_n_7 : STD_LOGIC;
  signal HwReg_width_c4_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c4_channel_empty_n : STD_LOGIC;
  signal HwReg_width_c4_channel_full_n : STD_LOGIC;
  signal HwReg_width_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c_empty_n : STD_LOGIC;
  signal HwReg_width_c_full_n : STD_LOGIC;
  signal InVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal K11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal MultiPixStream2AXIvideo_U0_Height_read : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_14 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_5 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_9 : STD_LOGIC;
  signal OutVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[0]_10\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_9\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_10_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_11_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_12_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_13_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_14_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_15_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_16_preg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_return_17_preg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_return_8_preg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_return_9_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_height_c6_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_width_c4_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_height_c6_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_width_c4_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_n_5 : STD_LOGIC;
  signal \grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal icmp_ln134_fu_285_p2 : STD_LOGIC;
  signal icmp_ln541_fu_273_p2 : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in_11 : STD_LOGIC;
  signal p_6_in_13 : STD_LOGIC;
  signal p_6_in_15 : STD_LOGIC;
  signal p_6_in_17 : STD_LOGIC;
  signal p_6_in_19 : STD_LOGIC;
  signal p_6_in_2 : STD_LOGIC;
  signal p_6_in_21 : STD_LOGIC;
  signal p_6_in_23 : STD_LOGIC;
  signal p_6_in_25 : STD_LOGIC;
  signal p_6_in_27 : STD_LOGIC;
  signal p_6_in_29 : STD_LOGIC;
  signal p_6_in_3 : STD_LOGIC;
  signal p_6_in_31 : STD_LOGIC;
  signal p_6_in_33 : STD_LOGIC;
  signal p_6_in_35 : STD_LOGIC;
  signal p_6_in_37 : STD_LOGIC;
  signal p_6_in_39 : STD_LOGIC;
  signal p_6_in_4 : STD_LOGIC;
  signal p_6_in_43 : STD_LOGIC;
  signal p_6_in_44 : STD_LOGIC;
  signal p_6_in_45 : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in_12 : STD_LOGIC;
  signal p_9_in_14 : STD_LOGIC;
  signal p_9_in_16 : STD_LOGIC;
  signal p_9_in_18 : STD_LOGIC;
  signal p_9_in_20 : STD_LOGIC;
  signal p_9_in_22 : STD_LOGIC;
  signal p_9_in_24 : STD_LOGIC;
  signal p_9_in_26 : STD_LOGIC;
  signal p_9_in_28 : STD_LOGIC;
  signal p_9_in_30 : STD_LOGIC;
  signal p_9_in_32 : STD_LOGIC;
  signal p_9_in_34 : STD_LOGIC;
  signal p_9_in_36 : STD_LOGIC;
  signal p_9_in_38 : STD_LOGIC;
  signal p_9_in_40 : STD_LOGIC;
  signal p_9_in_42 : STD_LOGIC;
  signal p_9_in_6 : STD_LOGIC;
  signal p_9_in_8 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_41 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal push_7 : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stream_csc_U_n_10 : STD_LOGIC;
  signal stream_csc_U_n_11 : STD_LOGIC;
  signal stream_csc_U_n_12 : STD_LOGIC;
  signal stream_csc_U_n_13 : STD_LOGIC;
  signal stream_csc_U_n_14 : STD_LOGIC;
  signal stream_csc_U_n_39 : STD_LOGIC;
  signal stream_csc_U_n_7 : STD_LOGIC;
  signal stream_csc_U_n_8 : STD_LOGIC;
  signal stream_csc_U_n_9 : STD_LOGIC;
  signal stream_csc_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_csc_empty_n : STD_LOGIC;
  signal stream_csc_full_n : STD_LOGIC;
  signal stream_in_U_n_7 : STD_LOGIC;
  signal stream_in_U_n_8 : STD_LOGIC;
  signal stream_in_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_empty_n : STD_LOGIC;
  signal stream_in_full_n : STD_LOGIC;
  signal v_csc_core_U0_ap_ready : STD_LOGIC;
  signal v_csc_core_U0_ap_start : STD_LOGIC;
  signal v_csc_core_U0_n_11 : STD_LOGIC;
  signal v_csc_core_U0_n_14 : STD_LOGIC;
  signal v_csc_core_U0_n_18 : STD_LOGIC;
  signal v_csc_core_U0_n_5 : STD_LOGIC;
  signal v_csc_core_U0_n_6 : STD_LOGIC;
  signal v_csc_core_U0_n_7 : STD_LOGIC;
  signal v_csc_core_U0_n_9 : STD_LOGIC;
  signal v_csc_core_U0_stream_csc_din : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.bd_19ea_csc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      AXIvideo2MultiPixStream_U0_stream_in_write => AXIvideo2MultiPixStream_U0_stream_in_write,
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      CO(0) => icmp_ln541_fu_273_p2,
      D(10 downto 0) => HwReg_width_c4_channel_dout(10 downto 0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_height_c5_full_n => HwReg_height_c5_full_n,
      HwReg_height_c6_channel_empty_n => HwReg_height_c6_channel_empty_n,
      HwReg_height_c6_channel_full_n => HwReg_height_c6_channel_full_n,
      HwReg_width_c3_full_n => HwReg_width_c3_full_n,
      HwReg_width_c4_channel_empty_n => HwReg_width_c4_channel_empty_n,
      HwReg_width_c4_channel_full_n => HwReg_width_c4_channel_full_n,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => AXIvideo2MultiPixStream_U0_n_12,
      ack_in_t_reg => s_axis_video_TREADY,
      \ap_CS_fsm_reg[0]_0\ => HwReg_height_c6_channel_U_n_7,
      \ap_CS_fsm_reg[6]_0\ => AXIvideo2MultiPixStream_U0_n_10,
      \ap_block_pp0_stage0_11001__0\ => \grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_height_c6_channel => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      \cond_reg_342_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_5,
      \cond_reg_342_reg[0]_1\ => HwReg_InVideoFormat_channel_U_n_7,
      \d_read_reg_22_reg[10]\(10 downto 0) => HwReg_height_c6_channel_dout(10 downto 0),
      full_n_reg => AXIvideo2MultiPixStream_U0_n_42,
      full_n_reg_0 => AXIvideo2MultiPixStream_U0_n_45,
      full_n_reg_1 => AXIvideo2MultiPixStream_U0_n_46,
      full_n_reg_2 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_n_5,
      full_n_reg_3 => v_csc_core_U0_n_6,
      full_n_reg_4 => stream_in_U_n_8,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      p_6_in => p_6_in_4,
      p_6_in_0 => p_6_in_3,
      p_6_in_1 => p_6_in_2,
      p_6_in_2 => p_6_in,
      p_9_in => p_9_in,
      push => push,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n
    );
Block_entry_split_proc_U0: entity work.bd_19ea_csc_0_Block_entry_split_proc
     port map (
      Block_entry_split_proc_U0_ap_start => Block_entry_split_proc_U0_ap_start,
      D(7 downto 0) => Block_entry_split_proc_U0_ap_return_0(7 downto 0),
      Q(7 downto 0) => InVideoFormat(7 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => CTRL_s_axi_U_n_107,
      ap_done_reg_reg_rep_0 => Block_entry_split_proc_U0_n_6,
      ap_done_reg_reg_rep_1 => CTRL_s_axi_U_n_126,
      \ap_done_reg_reg_rep__0_0\ => Block_entry_split_proc_U0_n_7,
      \ap_done_reg_reg_rep__0_1\(15 downto 0) => Block_entry_split_proc_U0_ap_return_3(15 downto 0),
      \ap_done_reg_reg_rep__0_2\(15 downto 0) => Block_entry_split_proc_U0_ap_return_4(15 downto 0),
      \ap_done_reg_reg_rep__0_3\(15 downto 0) => Block_entry_split_proc_U0_ap_return_5(15 downto 0),
      \ap_done_reg_reg_rep__0_4\(15 downto 0) => Block_entry_split_proc_U0_ap_return_6(15 downto 0),
      \ap_done_reg_reg_rep__0_5\ => CTRL_s_axi_U_n_127,
      \ap_done_reg_reg_rep__1_0\ => Block_entry_split_proc_U0_n_8,
      \ap_done_reg_reg_rep__1_1\(15 downto 0) => Block_entry_split_proc_U0_ap_return_7(15 downto 0),
      \ap_done_reg_reg_rep__1_2\(0) => Block_entry_split_proc_U0_ap_return_8(15),
      \ap_done_reg_reg_rep__1_3\ => CTRL_s_axi_U_n_128,
      \ap_return_0_preg_reg[0]_0\ => CTRL_s_axi_U_n_58,
      \ap_return_10_preg_reg[15]_0\(15 downto 0) => ap_return_10_preg(15 downto 0),
      \ap_return_10_preg_reg[15]_1\(15 downto 0) => Block_entry_split_proc_U0_ap_return_10(15 downto 0),
      \ap_return_11_preg_reg[9]_0\(9 downto 0) => ap_return_11_preg(9 downto 0),
      \ap_return_11_preg_reg[9]_1\(9 downto 0) => Block_entry_split_proc_U0_ap_return_11(9 downto 0),
      \ap_return_12_preg_reg[9]_0\(9 downto 0) => ap_return_12_preg(9 downto 0),
      \ap_return_12_preg_reg[9]_1\(9 downto 0) => Block_entry_split_proc_U0_ap_return_12(9 downto 0),
      \ap_return_13_preg_reg[9]_0\(9 downto 0) => ap_return_13_preg(9 downto 0),
      \ap_return_13_preg_reg[9]_1\(9 downto 0) => Block_entry_split_proc_U0_ap_return_13(9 downto 0),
      \ap_return_14_preg_reg[7]_0\(7 downto 0) => ap_return_14_preg(7 downto 0),
      \ap_return_14_preg_reg[7]_1\(7 downto 0) => Block_entry_split_proc_U0_ap_return_14(7 downto 0),
      \ap_return_15_preg_reg[7]_0\(7 downto 0) => ap_return_15_preg(7 downto 0),
      \ap_return_15_preg_reg[7]_1\(7 downto 0) => Block_entry_split_proc_U0_ap_return_15(7 downto 0),
      \ap_return_16_preg_reg[10]_0\(10 downto 0) => ap_return_16_preg(10 downto 0),
      \ap_return_16_preg_reg[10]_1\(10 downto 0) => Block_entry_split_proc_U0_ap_return_16(10 downto 0),
      \ap_return_17_preg_reg[10]_0\(10 downto 0) => ap_return_17_preg(10 downto 0),
      \ap_return_17_preg_reg[10]_1\(10 downto 0) => Block_entry_split_proc_U0_ap_return_17(10 downto 0),
      \ap_return_1_preg_reg[0]_0\ => CTRL_s_axi_U_n_21,
      \ap_return_1_preg_reg[7]_0\(7 downto 0) => OutVideoFormat(7 downto 0),
      \ap_return_2_preg_reg[15]_0\(15 downto 0) => K11(15 downto 0),
      \ap_return_3_preg_reg[15]_0\(15 downto 0) => K12(15 downto 0),
      \ap_return_4_preg_reg[15]_0\(15 downto 0) => K13(15 downto 0),
      \ap_return_5_preg_reg[15]_0\(15 downto 0) => K21(15 downto 0),
      \ap_return_6_preg_reg[15]_0\(15 downto 0) => K22(15 downto 0),
      \ap_return_7_preg_reg[15]_0\(15 downto 0) => K23(15 downto 0),
      \ap_return_7_preg_reg[9]_0\ => CTRL_s_axi_U_n_154,
      \ap_return_8_preg_reg[14]_0\(14 downto 0) => ap_return_8_preg(14 downto 0),
      \ap_return_8_preg_reg[14]_1\(14 downto 0) => Block_entry_split_proc_U0_ap_return_8(14 downto 0),
      \ap_return_8_preg_reg[15]_0\(0) => K31(15),
      \ap_return_9_preg_reg[15]_0\(15 downto 0) => ap_return_9_preg(15 downto 0),
      \ap_return_9_preg_reg[15]_1\(15 downto 0) => Block_entry_split_proc_U0_ap_return_9(15 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(7 downto 0) => Block_entry_split_proc_U0_ap_return_1(7 downto 0),
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_2(15 downto 0)
    );
CTRL_s_axi_U: entity work.bd_19ea_csc_0_CTRL_s_axi
     port map (
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      Block_entry_split_proc_U0_ap_start => Block_entry_split_proc_U0_ap_start,
      D(10 downto 0) => Block_entry_split_proc_U0_ap_return_16(10 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      HwReg_height_c6_channel_full_n => HwReg_height_c6_channel_full_n,
      HwReg_width_c4_channel_full_n => HwReg_width_c4_channel_full_n,
      InVideoFormat(7 downto 0) => InVideoFormat(7 downto 0),
      K11(15 downto 0) => K11(15 downto 0),
      K12(15 downto 0) => K12(15 downto 0),
      K13(15 downto 0) => K13(15 downto 0),
      K21(15 downto 0) => K21(15 downto 0),
      K22(15 downto 0) => K22(15 downto 0),
      K23(15 downto 0) => K23(15 downto 0),
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      OutVideoFormat(7 downto 0) => OutVideoFormat(7 downto 0),
      \SRL_SIG_reg[0][10]\(10 downto 0) => ap_return_16_preg(10 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => ap_return_17_preg(10 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2_0 => HwReg_GOffset_channel_U_n_7,
      ap_done_reg_i_2_1 => HwReg_K33_channel_U_n_7,
      ap_done_reg_i_2_2 => HwReg_K13_channel_U_n_7,
      \ap_done_reg_reg_rep__1\ => HwReg_K31_channel_U_n_7,
      \ap_done_reg_reg_rep__1_0\ => HwReg_K22_channel_U_n_7,
      \ap_done_reg_reg_rep__1_1\ => HwReg_width_c4_channel_U_n_7,
      ap_idle => ap_idle,
      \ap_return_10_preg_reg[15]\(15 downto 0) => ap_return_10_preg(15 downto 0),
      \ap_return_11_preg_reg[9]\(9 downto 0) => ap_return_11_preg(9 downto 0),
      \ap_return_12_preg_reg[9]\(9 downto 0) => ap_return_12_preg(9 downto 0),
      \ap_return_13_preg_reg[9]\(9 downto 0) => ap_return_13_preg(9 downto 0),
      \ap_return_14_preg_reg[7]\(7 downto 0) => ap_return_14_preg(7 downto 0),
      \ap_return_15_preg_reg[7]\(7 downto 0) => ap_return_15_preg(7 downto 0),
      \ap_return_8_preg_reg[0]\ => Block_entry_split_proc_U0_n_8,
      \ap_return_8_preg_reg[14]\(14 downto 0) => ap_return_8_preg(14 downto 0),
      \ap_return_9_preg_reg[15]\(15 downto 0) => ap_return_9_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => CTRL_s_axi_U_n_107,
      ap_rst_n_1 => CTRL_s_axi_U_n_126,
      ap_rst_n_2 => CTRL_s_axi_U_n_127,
      ap_rst_n_3 => CTRL_s_axi_U_n_128,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_BOffset_channel => ap_sync_channel_write_HwReg_BOffset_channel,
      ap_sync_channel_write_HwReg_ClampMin_channel => ap_sync_channel_write_HwReg_ClampMin_channel,
      ap_sync_channel_write_HwReg_ClipMax_channel => ap_sync_channel_write_HwReg_ClipMax_channel,
      ap_sync_channel_write_HwReg_GOffset_channel => ap_sync_channel_write_HwReg_GOffset_channel,
      ap_sync_channel_write_HwReg_InVideoFormat_channel => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_channel_write_HwReg_K11_channel => ap_sync_channel_write_HwReg_K11_channel,
      ap_sync_channel_write_HwReg_K12_channel => ap_sync_channel_write_HwReg_K12_channel,
      ap_sync_channel_write_HwReg_K13_channel => ap_sync_channel_write_HwReg_K13_channel,
      ap_sync_channel_write_HwReg_K21_channel => ap_sync_channel_write_HwReg_K21_channel,
      ap_sync_channel_write_HwReg_K22_channel => ap_sync_channel_write_HwReg_K22_channel,
      ap_sync_channel_write_HwReg_K23_channel => ap_sync_channel_write_HwReg_K23_channel,
      ap_sync_channel_write_HwReg_K31_channel => ap_sync_channel_write_HwReg_K31_channel,
      ap_sync_channel_write_HwReg_K32_channel => ap_sync_channel_write_HwReg_K32_channel,
      ap_sync_channel_write_HwReg_K33_channel => ap_sync_channel_write_HwReg_K33_channel,
      ap_sync_channel_write_HwReg_OutVideoFormat_channel => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_channel_write_HwReg_ROffset_channel => ap_sync_channel_write_HwReg_ROffset_channel,
      ap_sync_channel_write_HwReg_height_c6_channel => ap_sync_channel_write_HwReg_height_c6_channel,
      ap_sync_channel_write_HwReg_width_c4_channel => ap_sync_channel_write_HwReg_width_c4_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_height_c6_channel => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      ap_sync_reg_channel_write_HwReg_width_c4_channel => ap_sync_reg_channel_write_HwReg_width_c4_channel,
      ap_sync_reg_channel_write_HwReg_width_c4_channel_reg => Block_entry_split_proc_U0_n_6,
      ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_0 => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_n_5,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_9(15 downto 0),
      \int_BOffset_reg[9]_0\(9 downto 0) => Block_entry_split_proc_U0_ap_return_13(9 downto 0),
      \int_ClampMin_reg[7]_0\(7 downto 0) => Block_entry_split_proc_U0_ap_return_14(7 downto 0),
      \int_ClipMax_reg[7]_0\(7 downto 0) => Block_entry_split_proc_U0_ap_return_15(7 downto 0),
      \int_GOffset_reg[9]_0\(9 downto 0) => Block_entry_split_proc_U0_ap_return_12(9 downto 0),
      \int_K31_reg[14]_0\(14 downto 0) => Block_entry_split_proc_U0_ap_return_8(14 downto 0),
      \int_K31_reg[15]_0\(0) => K31(15),
      \int_K33_reg[15]_0\(15 downto 0) => Block_entry_split_proc_U0_ap_return_10(15 downto 0),
      \int_ROffset_reg[9]_0\(9 downto 0) => Block_entry_split_proc_U0_ap_return_11(9 downto 0),
      int_ap_start_reg_rep_0 => CTRL_s_axi_U_n_58,
      \int_ap_start_reg_rep__0_0\ => CTRL_s_axi_U_n_21,
      \int_ap_start_reg_rep__1_0\ => CTRL_s_axi_U_n_154,
      \int_height_reg[10]_0\(10 downto 0) => Block_entry_split_proc_U0_ap_return_17(10 downto 0),
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 0) => s_axi_CTRL_AWADDR(7 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_BOffset_channel_U: entity work.bd_19ea_csc_0_fifo_w10_d3_S
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      \in\(9 downto 0) => Block_entry_split_proc_U0_ap_return_13(9 downto 0),
      \out\(9 downto 0) => HwReg_BOffset_channel_dout(9 downto 0),
      p_6_in => p_6_in_17,
      p_9_in => p_9_in_18,
      \thr_add3_reg_375_reg[21]\ => CTRL_s_axi_U_n_58,
      \thr_add3_reg_375_reg[21]_0\ => Block_entry_split_proc_U0_n_6,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClampMin_channel_U: entity work.bd_19ea_csc_0_fifo_w8_d3_S
     port map (
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      \in\(7 downto 0) => Block_entry_split_proc_U0_ap_return_14(7 downto 0),
      \out\(7 downto 0) => HwReg_ClampMin_channel_dout(7 downto 0),
      p_6_in => p_6_in_15,
      p_9_in => p_9_in_16,
      \p_read12_cast_cast_reg_668_reg[7]\ => CTRL_s_axi_U_n_58,
      \p_read12_cast_cast_reg_668_reg[7]_0\ => Block_entry_split_proc_U0_n_6,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClipMax_channel_U: entity work.bd_19ea_csc_0_fifo_w8_d3_S_0
     port map (
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      \in\(7 downto 0) => Block_entry_split_proc_U0_ap_return_15(7 downto 0),
      \out\(7 downto 0) => HwReg_ClipMax_channel_dout(7 downto 0),
      p_6_in => p_6_in_13,
      p_9_in => p_9_in_14,
      \p_read13_cast_cast_reg_661_reg[7]\ => CTRL_s_axi_U_n_58,
      \p_read13_cast_cast_reg_661_reg[7]_0\ => Block_entry_split_proc_U0_n_6,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_GOffset_channel_U: entity work.bd_19ea_csc_0_fifo_w10_d3_S_1
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_channel_reg => HwReg_GOffset_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      \in\(9 downto 0) => Block_entry_split_proc_U0_ap_return_12(9 downto 0),
      \out\(9 downto 0) => HwReg_GOffset_channel_dout(9 downto 0),
      p_6_in => p_6_in_19,
      p_9_in => p_9_in_20,
      \thr_add1_reg_370_reg[21]\ => CTRL_s_axi_U_n_58,
      \thr_add1_reg_370_reg[21]_0\ => Block_entry_split_proc_U0_n_6,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_InVideoFormat_channel_U: entity work.bd_19ea_csc_0_fifo_w8_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      CO(0) => icmp_ln541_fu_273_p2,
      D(7 downto 0) => Block_entry_split_proc_U0_ap_return_0(7 downto 0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => AXIvideo2MultiPixStream_U0_n_12,
      \SRL_SIG_reg[0][7]\ => CTRL_s_axi_U_n_58,
      \SRL_SIG_reg[0][7]_0\ => Block_entry_split_proc_U0_n_6,
      \ap_CS_fsm_reg[0]\ => HwReg_InVideoFormat_channel_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      \cond_reg_342_reg[0]\ => HwReg_height_c6_channel_U_n_7,
      \cond_reg_342_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_5,
      p_6_in => p_6_in_4
    );
HwReg_K11_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_2(15 downto 0),
      mul_ln192_2_reg_776_reg => CTRL_s_axi_U_n_154,
      mul_ln192_2_reg_776_reg_0 => Block_entry_split_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K11_channel_dout(15 downto 0),
      p_6_in => p_6_in_39,
      p_9_in => p_9_in_40,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K12_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_2
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_3(15 downto 0),
      \out\(15 downto 0) => HwReg_K12_channel_dout(15 downto 0),
      p_6_in => p_6_in_37,
      p_9_in => p_9_in_38,
      p_reg_reg => CTRL_s_axi_U_n_154,
      p_reg_reg_0 => Block_entry_split_proc_U0_n_7,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K13_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_3
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_reg_i_6 => Block_entry_split_proc_U0_n_6,
      ap_done_reg_i_6_0 => CTRL_s_axi_U_n_58,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel_reg => HwReg_K13_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_4(15 downto 0),
      mul_ln192_1_reg_770_reg => CTRL_s_axi_U_n_154,
      mul_ln192_1_reg_770_reg_0 => Block_entry_split_proc_U0_n_7,
      \out\(15 downto 0) => HwReg_K13_channel_dout(15 downto 0),
      p_6_in => p_6_in_35,
      p_9_in => p_9_in_36,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K21_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_4
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      empty_n_reg_0 => HwReg_K21_channel_U_n_7,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_5(15 downto 0),
      int_ap_idle_i_2 => HwReg_K22_channel_U_n_8,
      mul_ln194_2_reg_788_reg => CTRL_s_axi_U_n_154,
      mul_ln194_2_reg_788_reg_0 => Block_entry_split_proc_U0_n_7,
      \out\(15 downto 0) => HwReg_K21_channel_dout(15 downto 0),
      p_6_in => p_6_in_33,
      p_9_in => p_9_in_34,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K22_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_5
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_reg_i_2 => Block_entry_split_proc_U0_n_6,
      ap_done_reg_i_2_0 => CTRL_s_axi_U_n_58,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel_reg => HwReg_K22_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      empty_n_reg_0 => HwReg_K22_channel_U_n_8,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_6(15 downto 0),
      \out\(15 downto 0) => HwReg_K22_channel_dout(15 downto 0),
      p_6_in => p_6_in_31,
      p_9_in => p_9_in_32,
      p_reg_reg => CTRL_s_axi_U_n_154,
      p_reg_reg_0 => Block_entry_split_proc_U0_n_7,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K23_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_6
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      empty_n_reg_0 => HwReg_K23_channel_U_n_7,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_7(15 downto 0),
      mul_ln194_1_reg_782_reg => CTRL_s_axi_U_n_21,
      mul_ln194_1_reg_782_reg_0 => Block_entry_split_proc_U0_n_7,
      \out\(15 downto 0) => HwReg_K23_channel_dout(15 downto 0),
      p_6_in => p_6_in_29,
      p_9_in => p_9_in_30,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K31_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_7
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_height_c6_channel_empty_n => HwReg_height_c6_channel_empty_n,
      HwReg_width_c4_channel_empty_n => HwReg_width_c4_channel_empty_n,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => v_csc_core_U0_n_18,
      \ap_CS_fsm_reg[0]\ => HwReg_K31_channel_U_n_8,
      ap_clk => ap_clk,
      ap_done_reg_i_2 => Block_entry_split_proc_U0_n_6,
      ap_done_reg_i_2_0 => CTRL_s_axi_U_n_58,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel_reg => HwReg_K31_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_8(15 downto 0),
      int_ap_idle_reg(0) => AXIvideo2MultiPixStream_U0_n_12,
      mul_ln196_2_reg_800_reg => CTRL_s_axi_U_n_21,
      mul_ln196_2_reg_800_reg_0 => Block_entry_split_proc_U0_n_8,
      \out\(15 downto 0) => HwReg_K31_channel_dout(15 downto 0),
      p_6_in => p_6_in_27,
      p_9_in => p_9_in_28,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      \y_fu_92_reg[11]\ => HwReg_K23_channel_U_n_7
    );
HwReg_K32_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_8
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_9(15 downto 0),
      \out\(15 downto 0) => HwReg_K32_channel_dout(15 downto 0),
      p_6_in => p_6_in_25,
      p_9_in => p_9_in_26,
      p_reg_reg => CTRL_s_axi_U_n_21,
      p_reg_reg_0 => Block_entry_split_proc_U0_n_8,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K33_channel_U: entity work.bd_19ea_csc_0_fifo_w16_d3_S_9
     port map (
      Block_entry_split_proc_U0_ap_start => Block_entry_split_proc_U0_ap_start,
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_height_c6_channel_empty_n => HwReg_height_c6_channel_empty_n,
      HwReg_width_c4_channel_empty_n => HwReg_width_c4_channel_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_9,
      ap_clk => ap_clk,
      ap_done_reg_i_3 => Block_entry_split_proc_U0_n_6,
      ap_done_reg_i_3_0 => CTRL_s_axi_U_n_58,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel_reg => HwReg_K33_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      \in\(15 downto 0) => Block_entry_split_proc_U0_ap_return_10(15 downto 0),
      int_ap_idle_reg => HwReg_K31_channel_U_n_8,
      int_ap_idle_reg_0 => HwReg_K21_channel_U_n_7,
      \mOutPtr_reg[0]_0\(0) => ap_CS_fsm_state2,
      mul_ln196_1_reg_794_reg => CTRL_s_axi_U_n_21,
      mul_ln196_1_reg_794_reg_0 => Block_entry_split_proc_U0_n_8,
      \out\(15 downto 0) => HwReg_K33_channel_dout(15 downto 0),
      p_6_in => p_6_in_23,
      p_9_in => p_9_in_24,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_OutVideoFormat_channel_U: entity work.bd_19ea_csc_0_fifo_w8_d4_S
     port map (
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      \addr_reg[0]_0\ => HwReg_OutVideoFormat_channel_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      \in\(7 downto 0) => Block_entry_split_proc_U0_ap_return_1(7 downto 0),
      \mOutPtr[2]_i_2__1\ => CTRL_s_axi_U_n_21,
      \mOutPtr[2]_i_2__1_0\ => Block_entry_split_proc_U0_n_8,
      p_6_in => p_6_in_11,
      p_9_in => p_9_in_12,
      push => push_5
    );
HwReg_ROffset_channel_U: entity work.bd_19ea_csc_0_fifo_w10_d3_S_10
     port map (
      CO(0) => icmp_ln134_fu_285_p2,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      \in\(9 downto 0) => Block_entry_split_proc_U0_ap_return_11(9 downto 0),
      \out\(9 downto 0) => HwReg_ROffset_channel_dout(9 downto 0),
      p_6_in => p_6_in_21,
      p_9_in => p_9_in_22,
      \thr_add_reg_365_reg[21]\ => CTRL_s_axi_U_n_21,
      \thr_add_reg_365_reg[21]_0\ => Block_entry_split_proc_U0_n_8,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_height_c5_U: entity work.bd_19ea_csc_0_fifo_w11_d2_S
     port map (
      D(10 downto 0) => HwReg_height_c6_channel_dout(10 downto 0),
      E(0) => push_7,
      HwReg_height_c5_empty_n => HwReg_height_c5_empty_n,
      HwReg_height_c5_full_n => HwReg_height_c5_full_n,
      Q(10 downto 0) => \SRL_SIG_reg[0]_1\(10 downto 0),
      \SRL_SIG_reg[1][10]\(10 downto 0) => \SRL_SIG_reg[1]_0\(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => HwReg_height_c5_dout(10 downto 0),
      \addr_reg[0]_0\ => HwReg_height_c5_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[2]_0\ => v_csc_core_U0_n_9,
      p_6_in => p_6_in_44,
      p_9_in => p_9_in_6
    );
HwReg_height_c6_channel_U: entity work.bd_19ea_csc_0_fifo_w11_d2_S_11
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      CO(0) => icmp_ln541_fu_273_p2,
      D(10 downto 0) => Block_entry_split_proc_U0_ap_return_17(10 downto 0),
      E(0) => push_7,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c5_empty_n => HwReg_height_c5_empty_n,
      HwReg_height_c5_full_n => HwReg_height_c5_full_n,
      HwReg_height_c6_channel_empty_n => HwReg_height_c6_channel_empty_n,
      HwReg_height_c6_channel_full_n => HwReg_height_c6_channel_full_n,
      HwReg_width_c3_empty_n => HwReg_width_c3_empty_n,
      HwReg_width_c3_full_n => HwReg_width_c3_full_n,
      HwReg_width_c4_channel_empty_n => HwReg_width_c4_channel_empty_n,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => AXIvideo2MultiPixStream_U0_n_12,
      \SRL_SIG_reg[0][10]\ => CTRL_s_axi_U_n_21,
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_height_c6_channel_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_height_c6_channel => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      empty_n_reg_0 => HwReg_height_c6_channel_U_n_7,
      full_n_reg_0 => v_csc_core_U0_n_9,
      p_6_in => p_6_in_2,
      p_9_in => p_9_in_8,
      p_9_in_0 => p_9_in_6
    );
HwReg_height_c_U: entity work.bd_19ea_csc_0_fifo_w11_d2_S_12
     port map (
      D(10 downto 0) => HwReg_height_c_dout(10 downto 0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_Height_read => MultiPixStream2AXIvideo_U0_Height_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_9,
      \SRL_SIG_reg[0][10]\ => v_csc_core_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(10 downto 0) => HwReg_height_c5_dout(10 downto 0)
    );
HwReg_width_c3_U: entity work.bd_19ea_csc_0_fifo_w11_d2_S_13
     port map (
      D(10 downto 0) => HwReg_width_c4_channel_dout(10 downto 0),
      E(0) => push_7,
      HwReg_width_c3_empty_n => HwReg_width_c3_empty_n,
      HwReg_width_c3_full_n => HwReg_width_c3_full_n,
      Q(10 downto 0) => \SRL_SIG_reg[0]_10\(10 downto 0),
      \SRL_SIG_reg[1][10]\(10 downto 0) => \SRL_SIG_reg[1]_9\(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => HwReg_width_c3_dout(10 downto 0),
      \addr_reg[0]_0\ => HwReg_width_c3_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[2]_0\ => v_csc_core_U0_n_9,
      p_6_in => p_6_in_45,
      p_9_in => p_9_in_8
    );
HwReg_width_c4_channel_U: entity work.bd_19ea_csc_0_fifo_w11_d2_S_14
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      CO(0) => icmp_ln541_fu_273_p2,
      D(10 downto 0) => Block_entry_split_proc_U0_ap_return_16(10 downto 0),
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_width_c4_channel_empty_n => HwReg_width_c4_channel_empty_n,
      HwReg_width_c4_channel_full_n => HwReg_width_c4_channel_full_n,
      Q(0) => ap_CS_fsm_state5,
      \SRL_SIG_reg[0][10]\ => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_n_5,
      \SRL_SIG_reg[0][10]_0\ => CTRL_s_axi_U_n_58,
      \SRL_SIG_reg[0][10]_1\ => Block_entry_split_proc_U0_n_6,
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_width_c4_channel_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_width_c4_channel_reg => HwReg_width_c4_channel_U_n_7,
      p_6_in => p_6_in_3
    );
HwReg_width_c_U: entity work.bd_19ea_csc_0_fifo_w11_d2_S_15
     port map (
      D(10 downto 0) => HwReg_width_c_dout(10 downto 0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      MultiPixStream2AXIvideo_U0_Height_read => MultiPixStream2AXIvideo_U0_Height_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_9,
      \SRL_SIG_reg[0][10]\ => v_csc_core_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(10 downto 0) => HwReg_width_c3_dout(10 downto 0)
    );
MultiPixStream2AXIvideo_U0: entity work.bd_19ea_csc_0_MultiPixStream2AXIvideo
     port map (
      D(10 downto 0) => HwReg_width_c_dout(10 downto 0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_9,
      SR(0) => MultiPixStream2AXIvideo_U0_Height_read,
      ack_in_t_reg => MultiPixStream2AXIvideo_U0_n_14,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(7) => stream_csc_U_n_7,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(6) => stream_csc_U_n_8,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(5) => stream_csc_U_n_9,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(4) => stream_csc_U_n_10,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(3) => stream_csc_U_n_11,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(2) => stream_csc_U_n_12,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(1) => stream_csc_U_n_13,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\(0) => stream_csc_U_n_14,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \d_read_reg_22_reg[10]\(10 downto 0) => HwReg_height_c_dout(10 downto 0),
      \data_p1_reg[23]\ => HwReg_OutVideoFormat_channel_U_n_7,
      \icmp_ln664_reg_380_reg[0]\ => MultiPixStream2AXIvideo_U0_n_5,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      \out\(23 downto 0) => stream_csc_dout(23 downto 0),
      p_6_in => p_6_in_11,
      p_9_in => p_9_in_12,
      push => push_5,
      stream_csc_empty_n => stream_csc_empty_n
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K11_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K12_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K13_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K21_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K22_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K23_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K31_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K32_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_K33_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_height_c6_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_height_c6_channel,
      Q => ap_sync_reg_channel_write_HwReg_height_c6_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
ap_sync_reg_channel_write_HwReg_width_c4_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_width_c4_channel,
      Q => ap_sync_reg_channel_write_HwReg_width_c4_channel_reg_n_5,
      R => ap_sync_reg_channel_write_HwReg_width_c4_channel
    );
stream_csc_U: entity work.bd_19ea_csc_0_fifo_w24_d16_S
     port map (
      E(0) => v_csc_core_U0_n_14,
      \addr_reg[3]_0\ => v_csc_core_U0_n_11,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\ => HwReg_OutVideoFormat_channel_U_n_7,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]_0\ => MultiPixStream2AXIvideo_U0_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln664_reg_380_reg[0]\(7) => stream_csc_U_n_7,
      \icmp_ln664_reg_380_reg[0]\(6) => stream_csc_U_n_8,
      \icmp_ln664_reg_380_reg[0]\(5) => stream_csc_U_n_9,
      \icmp_ln664_reg_380_reg[0]\(4) => stream_csc_U_n_10,
      \icmp_ln664_reg_380_reg[0]\(3) => stream_csc_U_n_11,
      \icmp_ln664_reg_380_reg[0]\(2) => stream_csc_U_n_12,
      \icmp_ln664_reg_380_reg[0]\(1) => stream_csc_U_n_13,
      \icmp_ln664_reg_380_reg[0]\(0) => stream_csc_U_n_14,
      \in\(23 downto 0) => v_csc_core_U0_stream_csc_din(23 downto 0),
      \mOutPtr_reg[2]_0\ => stream_csc_U_n_39,
      \out\(23 downto 0) => stream_csc_dout(23 downto 0),
      p_6_in => p_6_in_43,
      p_9_in => p_9_in_42,
      push => push_41,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n
    );
stream_in_U: entity work.bd_19ea_csc_0_fifo_w24_d16_S_16
     port map (
      AXIvideo2MultiPixStream_U0_stream_in_write => AXIvideo2MultiPixStream_U0_stream_in_write,
      E(0) => v_csc_core_U0_n_5,
      \addr_reg[2]_0\ => AXIvideo2MultiPixStream_U0_n_42,
      \addr_reg[2]_1\ => v_csc_core_U0_n_6,
      \addr_reg[2]_2\ => AXIvideo2MultiPixStream_U0_n_10,
      \ap_block_pp0_stage0_11001__0\ => \grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196/ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => v_csc_core_U0_n_7,
      full_n_reg_0 => AXIvideo2MultiPixStream_U0_n_46,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      \mOutPtr_reg[1]_0\ => stream_in_U_n_8,
      \mOutPtr_reg[2]_0\ => stream_in_U_n_7,
      \out\(23 downto 0) => stream_in_dout(23 downto 0),
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n
    );
v_csc_core_U0: entity work.bd_19ea_csc_0_v_csc_core
     port map (
      BOffset_read(9 downto 0) => HwReg_BOffset_channel_dout(9 downto 0),
      Block_entry_split_proc_U0_ap_done => Block_entry_split_proc_U0_ap_done,
      CO(0) => icmp_ln134_fu_285_p2,
      E(0) => v_csc_core_U0_n_5,
      GOffset_read(9 downto 0) => HwReg_GOffset_channel_dout(9 downto 0),
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      HwReg_height_c5_empty_n => HwReg_height_c5_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c3_empty_n => HwReg_width_c3_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      K12_read(15 downto 0) => HwReg_K12_channel_dout(15 downto 0),
      K22_read(15 downto 0) => HwReg_K22_channel_dout(15 downto 0),
      K32_read(15 downto 0) => HwReg_K32_channel_dout(15 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => v_csc_core_U0_n_18,
      ROffset_read(9 downto 0) => HwReg_ROffset_channel_dout(9 downto 0),
      \add_ln134_1_reg_385_reg[0]_0\ => HwReg_height_c5_U_n_7,
      \add_ln134_1_reg_385_reg[10]_0\(3 downto 1) => HwReg_height_c5_dout(10 downto 8),
      \add_ln134_1_reg_385_reg[10]_0\(0) => HwReg_height_c5_dout(0),
      \add_ln134_1_reg_385_reg[11]_0\(10 downto 0) => \SRL_SIG_reg[0]_1\(10 downto 0),
      \add_ln134_1_reg_385_reg[11]_1\(10 downto 0) => \SRL_SIG_reg[1]_0\(10 downto 0),
      \add_ln134_reg_380_reg[0]_0\ => HwReg_width_c3_U_n_7,
      \add_ln134_reg_380_reg[10]_0\(3 downto 1) => HwReg_width_c3_dout(10 downto 8),
      \add_ln134_reg_380_reg[10]_0\(0) => HwReg_width_c3_dout(0),
      \add_ln134_reg_380_reg[11]_0\(10 downto 0) => \SRL_SIG_reg[0]_10\(10 downto 0),
      \add_ln134_reg_380_reg[11]_1\(10 downto 0) => \SRL_SIG_reg[1]_9\(10 downto 0),
      \addr_reg[3]\ => stream_csc_U_n_39,
      \ap_CS_fsm_reg[0]_0\ => v_csc_core_U0_n_9,
      \ap_CS_fsm_reg[2]_0\(0) => v_csc_core_U0_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => v_csc_core_U0_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      empty_n_reg => v_csc_core_U0_n_7,
      empty_n_reg_0 => v_csc_core_U0_n_11,
      empty_n_reg_1 => AXIvideo2MultiPixStream_U0_n_45,
      empty_n_reg_2 => stream_in_U_n_7,
      full_n_reg(0) => push_7,
      \mOutPtr_reg[4]\ => MultiPixStream2AXIvideo_U0_n_14,
      mul_ln192_2_reg_776_reg(15 downto 0) => HwReg_K11_channel_dout(15 downto 0),
      mul_ln194_1_reg_782_reg(15 downto 0) => HwReg_K23_channel_dout(15 downto 0),
      mul_ln194_2_reg_788_reg(15 downto 0) => HwReg_K21_channel_dout(15 downto 0),
      mul_ln196_1_reg_794_reg(15 downto 0) => HwReg_K33_channel_dout(15 downto 0),
      mul_ln196_2_reg_800_reg(15 downto 0) => HwReg_K31_channel_dout(15 downto 0),
      \out\(15 downto 0) => HwReg_K13_channel_dout(15 downto 0),
      p_6_in => p_6_in_45,
      p_6_in_0 => p_6_in_44,
      p_6_in_1 => p_6_in_43,
      p_6_in_11 => p_6_in_31,
      p_6_in_13 => p_6_in_29,
      p_6_in_15 => p_6_in_27,
      p_6_in_17 => p_6_in_25,
      p_6_in_19 => p_6_in_23,
      p_6_in_21 => p_6_in_21,
      p_6_in_23 => p_6_in_19,
      p_6_in_25 => p_6_in_17,
      p_6_in_27 => p_6_in_15,
      p_6_in_29 => p_6_in_13,
      p_6_in_3 => p_6_in_39,
      p_6_in_5 => p_6_in_37,
      p_6_in_7 => p_6_in_35,
      p_6_in_9 => p_6_in_33,
      p_9_in => p_9_in_42,
      p_9_in_10 => p_9_in_32,
      p_9_in_12 => p_9_in_30,
      p_9_in_14 => p_9_in_28,
      p_9_in_16 => p_9_in_26,
      p_9_in_18 => p_9_in_24,
      p_9_in_2 => p_9_in_40,
      p_9_in_20 => p_9_in_22,
      p_9_in_22 => p_9_in_20,
      p_9_in_24 => p_9_in_18,
      p_9_in_26 => p_9_in_16,
      p_9_in_28 => p_9_in_14,
      p_9_in_4 => p_9_in_38,
      p_9_in_6 => p_9_in_36,
      p_9_in_8 => p_9_in_34,
      \p_read12_cast_cast_reg_668_reg[7]\(7 downto 0) => HwReg_ClampMin_channel_dout(7 downto 0),
      \p_read13_cast_cast_reg_661_reg[7]\(7 downto 0) => HwReg_ClipMax_channel_dout(7 downto 0),
      push => push_41,
      stream_csc_din(23 downto 0) => v_csc_core_U0_stream_csc_din(23 downto 0),
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_dout(23 downto 0) => stream_in_dout(23 downto 0),
      stream_in_empty_n => stream_in_empty_n,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_19ea_csc_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_19ea_csc_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_19ea_csc_0 : entity is "bd_19ea_csc_0,bd_19ea_csc_0_v_csc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_19ea_csc_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_19ea_csc_0 : entity is "bd_19ea_csc_0_v_csc,Vivado 2024.1";
  attribute hls_module : string;
  attribute hls_module of bd_19ea_csc_0 : entity is "yes";
end bd_19ea_csc_0;

architecture STRUCTURE of bd_19ea_csc_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148500000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_19ea_csc_0_v_csc
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 2) => s_axi_CTRL_AWADDR(7 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(2 downto 0) => B"000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => B"000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
