// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
// Date        : Wed Mar 16 11:25:30 2022
// Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ video_cp_colorthresholding_accel_0_sim_netlist.v
// Design      : video_cp_colorthresholding_accel_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_out_TVALID,
    stream_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]stream_in_TDATA;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_out_TDATA;
  output [2:0]stream_out_TKEEP;
  output [2:0]stream_out_TSTRB;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [0:0]stream_out_TID;
  output [0:0]stream_out_TDEST;
  input stream_in_TVALID;
  output stream_in_TREADY;
  output stream_out_TVALID;
  input stream_out_TREADY;

  wire \<const0> ;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [23:0]AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_418_din;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_33;
  wire [7:7]\SRL_SIG_reg[0]_3 ;
  wire [0:0]\SRL_SIG_reg[1]_2 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_5;
  wire ap_CS_fsm_state4;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_11;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_12;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_17;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_18;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_19;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_20;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_21;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_4;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_5;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_6;
  wire colorthresholding_9_0_3_1080_1920_1_U0_n_8;
  wire [3:2]colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0;
  wire colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0;
  wire [31:0]cols;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_100;
  wire control_s_axi_U_n_101;
  wire control_s_axi_U_n_102;
  wire control_s_axi_U_n_103;
  wire control_s_axi_U_n_104;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_107;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_110;
  wire control_s_axi_U_n_111;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_113;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_115;
  wire control_s_axi_U_n_116;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_129;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_130;
  wire control_s_axi_U_n_134;
  wire control_s_axi_U_n_135;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire control_s_axi_U_n_18;
  wire control_s_axi_U_n_19;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_201;
  wire control_s_axi_U_n_205;
  wire control_s_axi_U_n_207;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_210;
  wire control_s_axi_U_n_22;
  wire control_s_axi_U_n_23;
  wire control_s_axi_U_n_24;
  wire control_s_axi_U_n_25;
  wire control_s_axi_U_n_26;
  wire control_s_axi_U_n_27;
  wire control_s_axi_U_n_28;
  wire control_s_axi_U_n_29;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_30;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_32;
  wire control_s_axi_U_n_33;
  wire control_s_axi_U_n_34;
  wire control_s_axi_U_n_35;
  wire control_s_axi_U_n_36;
  wire control_s_axi_U_n_37;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_39;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_40;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_44;
  wire control_s_axi_U_n_45;
  wire control_s_axi_U_n_46;
  wire control_s_axi_U_n_47;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_49;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_50;
  wire control_s_axi_U_n_51;
  wire control_s_axi_U_n_52;
  wire control_s_axi_U_n_53;
  wire control_s_axi_U_n_54;
  wire control_s_axi_U_n_55;
  wire control_s_axi_U_n_56;
  wire control_s_axi_U_n_57;
  wire control_s_axi_U_n_58;
  wire control_s_axi_U_n_59;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_60;
  wire control_s_axi_U_n_61;
  wire control_s_axi_U_n_62;
  wire control_s_axi_U_n_63;
  wire control_s_axi_U_n_64;
  wire control_s_axi_U_n_65;
  wire control_s_axi_U_n_66;
  wire control_s_axi_U_n_67;
  wire control_s_axi_U_n_68;
  wire control_s_axi_U_n_69;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_70;
  wire control_s_axi_U_n_71;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire control_s_axi_U_n_77;
  wire control_s_axi_U_n_78;
  wire control_s_axi_U_n_79;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_80;
  wire control_s_axi_U_n_81;
  wire control_s_axi_U_n_82;
  wire control_s_axi_U_n_83;
  wire control_s_axi_U_n_84;
  wire control_s_axi_U_n_85;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_88;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_9;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_93;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire control_s_axi_U_n_97;
  wire control_s_axi_U_n_98;
  wire control_s_axi_U_n_99;
  wire [1:1]data0;
  wire [7:0]high_th_0_0_dout;
  wire [7:0]high_th_0_1_dout;
  wire [7:0]high_th_0_2_dout;
  wire [7:0]high_th_1_0_dout;
  wire [7:0]high_th_1_1_dout;
  wire [7:0]high_th_1_2_dout;
  wire \high_th_2_0_1_fu_94_reg[0]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[0]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[0]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[0]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_7_n_3 ;
  wire [7:0]high_th_2_0_dout;
  wire [7:0]high_th_2_1_dout;
  wire [7:0]high_th_2_2_dout;
  wire i_1_reg_2600;
  wire icmp_ln128_fu_409_p2;
  wire icmp_ln195_fu_197_p2;
  wire [15:0]img_in_cols_c10_dout;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_U_n_5;
  wire [31:0]img_in_cols_c_dout;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_data_U_n_10;
  wire img_in_data_U_n_100;
  wire img_in_data_U_n_101;
  wire img_in_data_U_n_102;
  wire img_in_data_U_n_103;
  wire img_in_data_U_n_104;
  wire img_in_data_U_n_105;
  wire img_in_data_U_n_106;
  wire img_in_data_U_n_107;
  wire img_in_data_U_n_108;
  wire img_in_data_U_n_109;
  wire img_in_data_U_n_11;
  wire img_in_data_U_n_110;
  wire img_in_data_U_n_111;
  wire img_in_data_U_n_112;
  wire img_in_data_U_n_113;
  wire img_in_data_U_n_114;
  wire img_in_data_U_n_115;
  wire img_in_data_U_n_116;
  wire img_in_data_U_n_117;
  wire img_in_data_U_n_118;
  wire img_in_data_U_n_119;
  wire img_in_data_U_n_12;
  wire img_in_data_U_n_120;
  wire img_in_data_U_n_121;
  wire img_in_data_U_n_122;
  wire img_in_data_U_n_123;
  wire img_in_data_U_n_124;
  wire img_in_data_U_n_125;
  wire img_in_data_U_n_126;
  wire img_in_data_U_n_127;
  wire img_in_data_U_n_128;
  wire img_in_data_U_n_129;
  wire img_in_data_U_n_13;
  wire img_in_data_U_n_130;
  wire img_in_data_U_n_131;
  wire img_in_data_U_n_132;
  wire img_in_data_U_n_133;
  wire img_in_data_U_n_134;
  wire img_in_data_U_n_135;
  wire img_in_data_U_n_136;
  wire img_in_data_U_n_137;
  wire img_in_data_U_n_138;
  wire img_in_data_U_n_139;
  wire img_in_data_U_n_14;
  wire img_in_data_U_n_140;
  wire img_in_data_U_n_141;
  wire img_in_data_U_n_142;
  wire img_in_data_U_n_143;
  wire img_in_data_U_n_144;
  wire img_in_data_U_n_145;
  wire img_in_data_U_n_146;
  wire img_in_data_U_n_147;
  wire img_in_data_U_n_148;
  wire img_in_data_U_n_149;
  wire img_in_data_U_n_15;
  wire img_in_data_U_n_16;
  wire img_in_data_U_n_17;
  wire img_in_data_U_n_18;
  wire img_in_data_U_n_19;
  wire img_in_data_U_n_20;
  wire img_in_data_U_n_21;
  wire img_in_data_U_n_22;
  wire img_in_data_U_n_23;
  wire img_in_data_U_n_24;
  wire img_in_data_U_n_25;
  wire img_in_data_U_n_26;
  wire img_in_data_U_n_27;
  wire img_in_data_U_n_28;
  wire img_in_data_U_n_29;
  wire img_in_data_U_n_3;
  wire img_in_data_U_n_30;
  wire img_in_data_U_n_31;
  wire img_in_data_U_n_32;
  wire img_in_data_U_n_33;
  wire img_in_data_U_n_34;
  wire img_in_data_U_n_35;
  wire img_in_data_U_n_36;
  wire img_in_data_U_n_37;
  wire img_in_data_U_n_38;
  wire img_in_data_U_n_39;
  wire img_in_data_U_n_40;
  wire img_in_data_U_n_41;
  wire img_in_data_U_n_42;
  wire img_in_data_U_n_43;
  wire img_in_data_U_n_44;
  wire img_in_data_U_n_45;
  wire img_in_data_U_n_46;
  wire img_in_data_U_n_47;
  wire img_in_data_U_n_48;
  wire img_in_data_U_n_49;
  wire img_in_data_U_n_50;
  wire img_in_data_U_n_51;
  wire img_in_data_U_n_52;
  wire img_in_data_U_n_53;
  wire img_in_data_U_n_54;
  wire img_in_data_U_n_55;
  wire img_in_data_U_n_56;
  wire img_in_data_U_n_57;
  wire img_in_data_U_n_58;
  wire img_in_data_U_n_59;
  wire img_in_data_U_n_6;
  wire img_in_data_U_n_60;
  wire img_in_data_U_n_61;
  wire img_in_data_U_n_62;
  wire img_in_data_U_n_63;
  wire img_in_data_U_n_64;
  wire img_in_data_U_n_65;
  wire img_in_data_U_n_66;
  wire img_in_data_U_n_67;
  wire img_in_data_U_n_68;
  wire img_in_data_U_n_69;
  wire img_in_data_U_n_7;
  wire img_in_data_U_n_70;
  wire img_in_data_U_n_71;
  wire img_in_data_U_n_72;
  wire img_in_data_U_n_73;
  wire img_in_data_U_n_74;
  wire img_in_data_U_n_75;
  wire img_in_data_U_n_76;
  wire img_in_data_U_n_77;
  wire img_in_data_U_n_78;
  wire img_in_data_U_n_79;
  wire img_in_data_U_n_8;
  wire img_in_data_U_n_80;
  wire img_in_data_U_n_81;
  wire img_in_data_U_n_82;
  wire img_in_data_U_n_83;
  wire img_in_data_U_n_84;
  wire img_in_data_U_n_85;
  wire img_in_data_U_n_86;
  wire img_in_data_U_n_87;
  wire img_in_data_U_n_88;
  wire img_in_data_U_n_89;
  wire img_in_data_U_n_9;
  wire img_in_data_U_n_90;
  wire img_in_data_U_n_91;
  wire img_in_data_U_n_92;
  wire img_in_data_U_n_93;
  wire img_in_data_U_n_94;
  wire img_in_data_U_n_95;
  wire img_in_data_U_n_96;
  wire img_in_data_U_n_97;
  wire img_in_data_U_n_98;
  wire img_in_data_U_n_99;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [15:0]img_in_rows_c9_dout;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire [31:0]img_in_rows_c_dout;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_U_n_5;
  wire img_out_cols_c_U_n_6;
  wire [31:0]img_out_cols_c_dout;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_data_U_n_3;
  wire img_out_data_U_n_4;
  wire [7:7]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire [31:0]img_out_rows_c_dout;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire interrupt;
  wire [7:0]low_th_0_0_dout;
  wire [7:0]low_th_0_1_dout;
  wire [7:0]low_th_0_2_dout;
  wire [7:0]low_th_1_0_dout;
  wire [7:0]low_th_1_1_dout;
  wire [7:0]low_th_1_2_dout;
  wire [7:0]low_th_2_0_dout;
  wire \low_th_2_0_fu_58_reg[0]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[0]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[0]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[0]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_8_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_9_n_3 ;
  wire [7:0]low_th_2_1_dout;
  wire [7:0]low_th_2_2_dout;
  wire [7:0]lower_threshold_q0;
  wire [4:3]lower_threshold_q00;
  wire \p_src_mat_rows_c_i_U/shiftReg_ce ;
  wire \rdata_reg[0]_i_5_n_3 ;
  wire \rdata_reg[0]_i_6_n_3 ;
  wire \rdata_reg[10]_i_5_n_3 ;
  wire \rdata_reg[10]_i_6_n_3 ;
  wire \rdata_reg[11]_i_5_n_3 ;
  wire \rdata_reg[11]_i_6_n_3 ;
  wire \rdata_reg[12]_i_5_n_3 ;
  wire \rdata_reg[12]_i_6_n_3 ;
  wire \rdata_reg[13]_i_5_n_3 ;
  wire \rdata_reg[13]_i_6_n_3 ;
  wire \rdata_reg[14]_i_5_n_3 ;
  wire \rdata_reg[14]_i_6_n_3 ;
  wire \rdata_reg[15]_i_5_n_3 ;
  wire \rdata_reg[15]_i_6_n_3 ;
  wire \rdata_reg[16]_i_5_n_3 ;
  wire \rdata_reg[16]_i_6_n_3 ;
  wire \rdata_reg[17]_i_5_n_3 ;
  wire \rdata_reg[17]_i_6_n_3 ;
  wire \rdata_reg[18]_i_5_n_3 ;
  wire \rdata_reg[18]_i_6_n_3 ;
  wire \rdata_reg[19]_i_5_n_3 ;
  wire \rdata_reg[19]_i_6_n_3 ;
  wire \rdata_reg[1]_i_6_n_3 ;
  wire \rdata_reg[1]_i_7_n_3 ;
  wire \rdata_reg[20]_i_5_n_3 ;
  wire \rdata_reg[20]_i_6_n_3 ;
  wire \rdata_reg[21]_i_5_n_3 ;
  wire \rdata_reg[21]_i_6_n_3 ;
  wire \rdata_reg[22]_i_5_n_3 ;
  wire \rdata_reg[22]_i_6_n_3 ;
  wire \rdata_reg[23]_i_5_n_3 ;
  wire \rdata_reg[23]_i_6_n_3 ;
  wire \rdata_reg[24]_i_5_n_3 ;
  wire \rdata_reg[24]_i_6_n_3 ;
  wire \rdata_reg[25]_i_5_n_3 ;
  wire \rdata_reg[25]_i_6_n_3 ;
  wire \rdata_reg[26]_i_5_n_3 ;
  wire \rdata_reg[26]_i_6_n_3 ;
  wire \rdata_reg[27]_i_5_n_3 ;
  wire \rdata_reg[27]_i_6_n_3 ;
  wire \rdata_reg[28]_i_5_n_3 ;
  wire \rdata_reg[28]_i_6_n_3 ;
  wire \rdata_reg[29]_i_5_n_3 ;
  wire \rdata_reg[29]_i_6_n_3 ;
  wire \rdata_reg[2]_i_6_n_3 ;
  wire \rdata_reg[2]_i_7_n_3 ;
  wire \rdata_reg[30]_i_5_n_3 ;
  wire \rdata_reg[30]_i_6_n_3 ;
  wire \rdata_reg[31]_i_10_n_3 ;
  wire \rdata_reg[31]_i_11_n_3 ;
  wire \rdata_reg[31]_i_8_n_3 ;
  wire \rdata_reg[31]_i_9_n_3 ;
  wire \rdata_reg[3]_i_6_n_3 ;
  wire \rdata_reg[3]_i_7_n_3 ;
  wire \rdata_reg[4]_i_5_n_3 ;
  wire \rdata_reg[4]_i_6_n_3 ;
  wire \rdata_reg[5]_i_5_n_3 ;
  wire \rdata_reg[5]_i_6_n_3 ;
  wire \rdata_reg[6]_i_5_n_3 ;
  wire \rdata_reg[6]_i_6_n_3 ;
  wire \rdata_reg[7]_i_6_n_3 ;
  wire \rdata_reg[7]_i_7_n_3 ;
  wire \rdata_reg[8]_i_5_n_3 ;
  wire \rdata_reg[8]_i_6_n_3 ;
  wire \rdata_reg[9]_i_5_n_3 ;
  wire \rdata_reg[9]_i_6_n_3 ;
  wire \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire [31:0]rows;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_4;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [7:7]\^stream_out_TDATA ;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [7:0]upper_threshold_q0;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_n_10;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDATA[23] = \<const0> ;
  assign stream_out_TDATA[22] = \<const0> ;
  assign stream_out_TDATA[21] = \<const0> ;
  assign stream_out_TDATA[20] = \<const0> ;
  assign stream_out_TDATA[19] = \<const0> ;
  assign stream_out_TDATA[18] = \<const0> ;
  assign stream_out_TDATA[17] = \<const0> ;
  assign stream_out_TDATA[16] = \<const0> ;
  assign stream_out_TDATA[15] = \<const0> ;
  assign stream_out_TDATA[14] = \<const0> ;
  assign stream_out_TDATA[13] = \<const0> ;
  assign stream_out_TDATA[12] = \<const0> ;
  assign stream_out_TDATA[11] = \<const0> ;
  assign stream_out_TDATA[10] = \<const0> ;
  assign stream_out_TDATA[9] = \<const0> ;
  assign stream_out_TDATA[8] = \<const0> ;
  assign stream_out_TDATA[7] = \^stream_out_TDATA [7];
  assign stream_out_TDATA[6] = \^stream_out_TDATA [7];
  assign stream_out_TDATA[5] = \^stream_out_TDATA [7];
  assign stream_out_TDATA[4] = \^stream_out_TDATA [7];
  assign stream_out_TDATA[3] = \^stream_out_TDATA [7];
  assign stream_out_TDATA[2] = \^stream_out_TDATA [7];
  assign stream_out_TDATA[1] = \^stream_out_TDATA [7];
  assign stream_out_TDATA[0] = \^stream_out_TDATA [7];
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const0> ;
  assign stream_out_TKEEP[1] = \<const0> ;
  assign stream_out_TKEEP[0] = \<const0> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s AXIvideo2xfMat_24_9_1080_1920_1_U0
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .\B_V_data_1_state_reg[1] (stream_in_TREADY),
        .CO(icmp_ln128_fu_409_p2),
        .D(img_in_cols_c_dout),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[0]_0 (img_in_cols_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .internal_empty_n_reg(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_33),
        .\p_Val2_s_reg_282_reg[23]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_418_din),
        .\rows_reg_440_reg[31]_0 (img_in_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(img_out_cols_c_U_n_6));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9),
        .Q(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_210),
        .Q(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s colorthresholding_9_0_3_1080_1920_1_U0
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .B_V_data_1_sel_wr01_out(\regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .D(lower_threshold_q0),
        .DI({img_in_data_U_n_146,img_in_data_U_n_147,img_in_data_U_n_148,img_in_data_U_n_149}),
        .E(colorthresholding_9_0_3_1080_1920_1_U0_n_12),
        .Q(ap_CS_fsm_state1),
        .S({img_in_data_U_n_142,img_in_data_U_n_143,img_in_data_U_n_144,img_in_data_U_n_145}),
        .\SRL_SIG_reg[0][15] (img_in_rows_c9_dout),
        .\SRL_SIG_reg[0][15]_0 (img_in_cols_c10_dout),
        .\SRL_SIG_reg[0][7] (colorthresholding_9_0_3_1080_1920_1_U0_n_18),
        .\SRL_SIG_reg[0][7]_0 (colorthresholding_9_0_3_1080_1920_1_U0_n_21),
        .\SRL_SIG_reg[0]_4 (\SRL_SIG_reg[0]_3 ),
        .\SRL_SIG_reg[1]_5 (\SRL_SIG_reg[1]_2 ),
        .address0(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0),
        .\ap_CS_fsm_reg[0] (ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3),
        .\ap_CS_fsm_reg[1] (colorthresholding_9_0_3_1080_1920_1_U0_n_20),
        .\ap_CS_fsm_reg[4] (colorthresholding_9_0_3_1080_1920_1_U0_n_17),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0(control_s_axi_U_n_207),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg(colorthresholding_9_0_3_1080_1920_1_U0_n_11),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0(colorthresholding_9_0_3_1080_1920_1_U0_n_8),
        .colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0),
        .\high_th_2_0_1_fu_94_reg[7] (high_th_0_0_dout),
        .\high_th_2_0_2_fu_98_reg[7] (high_th_1_0_dout),
        .\high_th_2_0_fu_62_reg[7] (high_th_2_0_dout),
        .\high_th_2_1_1_fu_90_reg[7] (high_th_1_1_dout),
        .\high_th_2_1_2_fu_106_reg[7] (high_th_0_1_dout),
        .\high_th_2_1_fu_54_reg[7] (high_th_2_1_dout),
        .\high_th_2_2_1_fu_86_reg[7] (high_th_1_2_dout),
        .\high_th_2_2_2_fu_118_reg[7] (high_th_0_2_dout),
        .\high_th_2_2_fu_50_reg[7] (high_th_2_2_dout),
        .\high_th_2_2_fu_50_reg[7]_0 (upper_threshold_q0),
        .\icmp_ln56_10_reg_769_reg[0] ({img_in_data_U_n_114,img_in_data_U_n_115,img_in_data_U_n_116,img_in_data_U_n_117}),
        .\icmp_ln56_10_reg_769_reg[0]_0 ({img_in_data_U_n_110,img_in_data_U_n_111,img_in_data_U_n_112,img_in_data_U_n_113}),
        .\icmp_ln56_11_reg_779_reg[0] ({img_in_data_U_n_18,img_in_data_U_n_19,img_in_data_U_n_20,img_in_data_U_n_21}),
        .\icmp_ln56_11_reg_779_reg[0]_0 ({img_in_data_U_n_14,img_in_data_U_n_15,img_in_data_U_n_16,img_in_data_U_n_17}),
        .\icmp_ln56_1_reg_699_reg[0] ({img_in_data_U_n_90,img_in_data_U_n_91,img_in_data_U_n_92,img_in_data_U_n_93}),
        .\icmp_ln56_1_reg_699_reg[0]_0 ({img_in_data_U_n_86,img_in_data_U_n_87,img_in_data_U_n_88,img_in_data_U_n_89}),
        .\icmp_ln56_3_reg_719_reg[0] ({img_in_data_U_n_50,img_in_data_U_n_51,img_in_data_U_n_52,img_in_data_U_n_53}),
        .\icmp_ln56_3_reg_719_reg[0]_0 ({img_in_data_U_n_46,img_in_data_U_n_47,img_in_data_U_n_48,img_in_data_U_n_49}),
        .\icmp_ln56_4_reg_724_reg[0] ({img_in_data_U_n_82,img_in_data_U_n_83,img_in_data_U_n_84,img_in_data_U_n_85}),
        .\icmp_ln56_4_reg_724_reg[0]_0 ({img_in_data_U_n_78,img_in_data_U_n_79,img_in_data_U_n_80,img_in_data_U_n_81}),
        .\icmp_ln56_5_reg_729_reg[0] ({img_in_data_U_n_74,img_in_data_U_n_75,img_in_data_U_n_76,img_in_data_U_n_77}),
        .\icmp_ln56_5_reg_729_reg[0]_0 ({img_in_data_U_n_70,img_in_data_U_n_71,img_in_data_U_n_72,img_in_data_U_n_73}),
        .\icmp_ln56_6_reg_739_reg[0] ({img_in_data_U_n_130,img_in_data_U_n_131,img_in_data_U_n_132,img_in_data_U_n_133}),
        .\icmp_ln56_6_reg_739_reg[0]_0 ({img_in_data_U_n_126,img_in_data_U_n_127,img_in_data_U_n_128,img_in_data_U_n_129}),
        .\icmp_ln56_7_reg_749_reg[0] ({img_in_data_U_n_34,img_in_data_U_n_35,img_in_data_U_n_36,img_in_data_U_n_37}),
        .\icmp_ln56_7_reg_749_reg[0]_0 ({img_in_data_U_n_30,img_in_data_U_n_31,img_in_data_U_n_32,img_in_data_U_n_33}),
        .\icmp_ln56_8_reg_754_reg[0] ({img_in_data_U_n_66,img_in_data_U_n_67,img_in_data_U_n_68,img_in_data_U_n_69}),
        .\icmp_ln56_8_reg_754_reg[0]_0 ({img_in_data_U_n_62,img_in_data_U_n_63,img_in_data_U_n_64,img_in_data_U_n_65}),
        .\icmp_ln56_9_reg_759_reg[0] ({img_in_data_U_n_58,img_in_data_U_n_59,img_in_data_U_n_60,img_in_data_U_n_61}),
        .\icmp_ln56_9_reg_759_reg[0]_0 ({img_in_data_U_n_54,img_in_data_U_n_55,img_in_data_U_n_56,img_in_data_U_n_57}),
        .\icmp_ln56_reg_694_reg[0] ({img_in_data_U_n_98,img_in_data_U_n_99,img_in_data_U_n_100,img_in_data_U_n_101}),
        .\icmp_ln56_reg_694_reg[0]_0 ({img_in_data_U_n_94,img_in_data_U_n_95,img_in_data_U_n_96,img_in_data_U_n_97}),
        .\icmp_ln890_1_reg_714_reg[0] ({img_in_data_U_n_42,img_in_data_U_n_43,img_in_data_U_n_44,img_in_data_U_n_45}),
        .\icmp_ln890_1_reg_714_reg[0]_0 ({img_in_data_U_n_38,img_in_data_U_n_39,img_in_data_U_n_40,img_in_data_U_n_41}),
        .\icmp_ln890_2_reg_734_reg[0] ({img_in_data_U_n_122,img_in_data_U_n_123,img_in_data_U_n_124,img_in_data_U_n_125}),
        .\icmp_ln890_2_reg_734_reg[0]_0 ({img_in_data_U_n_118,img_in_data_U_n_119,img_in_data_U_n_120,img_in_data_U_n_121}),
        .\icmp_ln890_3_reg_744_reg[0] ({img_in_data_U_n_26,img_in_data_U_n_27,img_in_data_U_n_28,img_in_data_U_n_29}),
        .\icmp_ln890_3_reg_744_reg[0]_0 ({img_in_data_U_n_22,img_in_data_U_n_23,img_in_data_U_n_24,img_in_data_U_n_25}),
        .\icmp_ln890_4_reg_764_reg[0] ({img_in_data_U_n_106,img_in_data_U_n_107,img_in_data_U_n_108,img_in_data_U_n_109}),
        .\icmp_ln890_4_reg_764_reg[0]_0 ({img_in_data_U_n_102,img_in_data_U_n_103,img_in_data_U_n_104,img_in_data_U_n_105}),
        .\icmp_ln890_5_reg_774_reg[0] ({img_in_data_U_n_10,img_in_data_U_n_11,img_in_data_U_n_12,img_in_data_U_n_13}),
        .\icmp_ln890_5_reg_774_reg[0]_0 ({img_in_data_U_n_6,img_in_data_U_n_7,img_in_data_U_n_8,img_in_data_U_n_9}),
        .\icmp_ln890_reg_704_reg[0] ({img_in_data_U_n_138,img_in_data_U_n_139,img_in_data_U_n_140,img_in_data_U_n_141}),
        .\icmp_ln890_reg_704_reg[0]_0 ({img_in_data_U_n_134,img_in_data_U_n_135,img_in_data_U_n_136,img_in_data_U_n_137}),
        .\icmp_ln92_reg_690_pp0_iter1_reg_reg[0] (colorthresholding_9_0_3_1080_1920_1_U0_n_6),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .int_ap_idle_i_3(ap_CS_fsm_state1_5),
        .int_ap_idle_reg(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8),
        .internal_empty_n_reg(colorthresholding_9_0_3_1080_1920_1_U0_n_4),
        .\low_th_2_0_1_fu_78_reg[7] (low_th_2_0_dout),
        .\low_th_2_0_2_fu_114_reg[7] (low_th_1_0_dout),
        .\low_th_2_1_1_fu_74_reg[7] (low_th_2_1_dout),
        .\low_th_2_1_2_fu_110_reg[7] (low_th_1_1_dout),
        .\low_th_2_1_fu_70_reg[7] (low_th_0_1_dout),
        .\low_th_2_2_1_fu_82_reg[7] (low_th_0_2_dout),
        .\low_th_2_2_2_fu_102_reg[7] (low_th_1_2_dout),
        .\low_th_2_2_fu_66_reg[7] (low_th_2_2_dout),
        .lower_threshold_q00(lower_threshold_q00),
        .\mOutPtr_reg[0] (colorthresholding_9_0_3_1080_1920_1_U0_n_5),
        .\mOutPtr_reg[0]_0 (img_in_data_U_n_3),
        .\mOutPtr_reg[0]_1 (img_out_data_U_n_4),
        .\mOutPtr_reg[1] (img_out_data_U_n_3),
        .out(low_th_0_0_dout),
        .shiftReg_ce(\p_src_mat_rows_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce),
        .shiftReg_ce_2(shiftReg_ce_4),
        .shiftReg_ce_3(shiftReg_ce_0),
        .\trunc_ln144_reg_638_reg[1] (colorthresholding_9_0_3_1080_1920_1_U0_n_19),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_control_s_axi control_s_axi_U
       (.CO(icmp_ln195_fu_197_p2),
        .D(lower_threshold_q0),
        .DOADO({control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7,control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15,control_s_axi_U_n_16,control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24,control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32,control_s_axi_U_n_33,control_s_axi_U_n_34}),
        .DOBDO({control_s_axi_U_n_35,control_s_axi_U_n_36,control_s_axi_U_n_37,control_s_axi_U_n_38,control_s_axi_U_n_39,control_s_axi_U_n_40,control_s_axi_U_n_41,control_s_axi_U_n_42,control_s_axi_U_n_43,control_s_axi_U_n_44,control_s_axi_U_n_45,control_s_axi_U_n_46,control_s_axi_U_n_47,control_s_axi_U_n_48,control_s_axi_U_n_49,control_s_axi_U_n_50,control_s_axi_U_n_51,control_s_axi_U_n_52,control_s_axi_U_n_53,control_s_axi_U_n_54,control_s_axi_U_n_55,control_s_axi_U_n_56,control_s_axi_U_n_57,control_s_axi_U_n_58,control_s_axi_U_n_59,control_s_axi_U_n_60,control_s_axi_U_n_61,control_s_axi_U_n_62,control_s_axi_U_n_63,control_s_axi_U_n_64,control_s_axi_U_n_65,control_s_axi_U_n_66}),
        .Q(cols),
        .address0(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_210),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg(control_s_axi_U_n_205),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg(control_s_axi_U_n_207),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0(colorthresholding_9_0_3_1080_1920_1_U0_n_11),
        .\gen_write[1].mem_reg ({control_s_axi_U_n_67,control_s_axi_U_n_68,control_s_axi_U_n_69,control_s_axi_U_n_70,control_s_axi_U_n_71,control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79,control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,control_s_axi_U_n_93,control_s_axi_U_n_94,control_s_axi_U_n_95,control_s_axi_U_n_96,control_s_axi_U_n_97,control_s_axi_U_n_98}),
        .\gen_write[1].mem_reg_0 ({control_s_axi_U_n_99,control_s_axi_U_n_100,control_s_axi_U_n_101,control_s_axi_U_n_102,control_s_axi_U_n_103,control_s_axi_U_n_104,control_s_axi_U_n_105,control_s_axi_U_n_106,control_s_axi_U_n_107,control_s_axi_U_n_108,control_s_axi_U_n_109,control_s_axi_U_n_110,control_s_axi_U_n_111,control_s_axi_U_n_112,control_s_axi_U_n_113,control_s_axi_U_n_114,control_s_axi_U_n_115,control_s_axi_U_n_116,control_s_axi_U_n_117,control_s_axi_U_n_118,control_s_axi_U_n_119,control_s_axi_U_n_120,control_s_axi_U_n_121,control_s_axi_U_n_122,control_s_axi_U_n_123,control_s_axi_U_n_124,control_s_axi_U_n_125,control_s_axi_U_n_126,control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129,control_s_axi_U_n_130}),
        .\high_th_2_2_fu_50_reg[0] (\high_th_2_0_1_fu_94_reg[0]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[0]_0 (\high_th_2_0_1_fu_94_reg[0]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[0]_1 (\high_th_2_0_1_fu_94_reg[0]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[0]_2 (\high_th_2_0_1_fu_94_reg[0]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[1] (\high_th_2_0_1_fu_94_reg[1]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[1]_0 (\high_th_2_0_1_fu_94_reg[1]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[1]_1 (\high_th_2_0_1_fu_94_reg[1]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[1]_2 (\high_th_2_0_1_fu_94_reg[1]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[2] (\high_th_2_0_1_fu_94_reg[2]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[2]_0 (\high_th_2_0_1_fu_94_reg[2]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[2]_1 (\high_th_2_0_1_fu_94_reg[2]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[2]_2 (\high_th_2_0_1_fu_94_reg[2]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[3] (\high_th_2_0_1_fu_94_reg[3]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[3]_0 (\high_th_2_0_1_fu_94_reg[3]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[3]_1 (\high_th_2_0_1_fu_94_reg[3]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[3]_2 (\high_th_2_0_1_fu_94_reg[3]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[4] (\high_th_2_0_1_fu_94_reg[4]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[4]_0 (\high_th_2_0_1_fu_94_reg[4]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[4]_1 (\high_th_2_0_1_fu_94_reg[4]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[4]_2 (\high_th_2_0_1_fu_94_reg[4]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[5] (\high_th_2_0_1_fu_94_reg[5]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[5]_0 (\high_th_2_0_1_fu_94_reg[5]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[5]_1 (\high_th_2_0_1_fu_94_reg[5]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[5]_2 (\high_th_2_0_1_fu_94_reg[5]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[6] (\high_th_2_0_1_fu_94_reg[6]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[6]_0 (\high_th_2_0_1_fu_94_reg[6]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[6]_1 (\high_th_2_0_1_fu_94_reg[6]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[6]_2 (\high_th_2_0_1_fu_94_reg[6]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[7] (\high_th_2_0_1_fu_94_reg[7]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[7]_0 (\high_th_2_0_1_fu_94_reg[7]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[7]_1 (\high_th_2_0_1_fu_94_reg[7]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[7]_2 (\high_th_2_0_1_fu_94_reg[7]_i_7_n_3 ),
        .i_1_reg_2600(i_1_reg_2600),
        .int_ap_done_reg_0(data0),
        .int_ap_done_reg_1(xfMat2AXIvideo_24_0_1080_1920_1_U0_n_10),
        .int_ap_start_reg_0(colorthresholding_9_0_3_1080_1920_1_U0_n_8),
        .\int_lower_threshold_shift_reg[0]_0 (upper_threshold_q0),
        .\int_lower_threshold_shift_reg[0]_1 (colorthresholding_9_0_3_1080_1920_1_U0_n_20),
        .\int_lower_threshold_shift_reg[1]_0 (colorthresholding_9_0_3_1080_1920_1_U0_n_19),
        .int_lower_threshold_write_reg_0(control_s_axi_U_n_134),
        .\int_rows_reg[31]_0 (rows),
        .int_upper_threshold_write_reg_0(control_s_axi_U_n_135),
        .interrupt(interrupt),
        .\low_th_2_2_fu_66_reg[0] (\low_th_2_0_fu_58_reg[0]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[0]_0 (\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[0]_1 (\low_th_2_0_fu_58_reg[0]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[0]_2 (\low_th_2_0_fu_58_reg[0]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[0]_3 (\low_th_2_0_fu_58_reg[0]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[1] (\low_th_2_0_fu_58_reg[1]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[1]_0 (\low_th_2_0_fu_58_reg[1]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[1]_1 (\low_th_2_0_fu_58_reg[1]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[1]_2 (\low_th_2_0_fu_58_reg[1]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[2] (\low_th_2_0_fu_58_reg[2]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[2]_0 (\low_th_2_0_fu_58_reg[2]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[2]_1 (\low_th_2_0_fu_58_reg[2]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[2]_2 (\low_th_2_0_fu_58_reg[2]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[3] (\low_th_2_0_fu_58_reg[3]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[3]_0 (\low_th_2_0_fu_58_reg[3]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[3]_1 (\low_th_2_0_fu_58_reg[3]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[3]_2 (\low_th_2_0_fu_58_reg[3]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[4] (\low_th_2_0_fu_58_reg[4]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[4]_0 (\low_th_2_0_fu_58_reg[4]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[4]_1 (\low_th_2_0_fu_58_reg[4]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[4]_2 (\low_th_2_0_fu_58_reg[4]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[5] (\low_th_2_0_fu_58_reg[5]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[5]_0 (\low_th_2_0_fu_58_reg[5]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[5]_1 (\low_th_2_0_fu_58_reg[5]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[5]_2 (\low_th_2_0_fu_58_reg[5]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[6] (\low_th_2_0_fu_58_reg[6]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[6]_0 (\low_th_2_0_fu_58_reg[6]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[6]_1 (\low_th_2_0_fu_58_reg[6]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[6]_2 (\low_th_2_0_fu_58_reg[6]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[7] (\low_th_2_0_fu_58_reg[7]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[7]_0 (\low_th_2_0_fu_58_reg[7]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[7]_1 (\low_th_2_0_fu_58_reg[7]_i_8_n_3 ),
        .\low_th_2_2_fu_66_reg[7]_2 (\low_th_2_0_fu_58_reg[7]_i_9_n_3 ),
        .lower_threshold_q00(lower_threshold_q00),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_5_n_3 ),
        .\rdata_reg[0]_1 (\rdata_reg[0]_i_6_n_3 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_5_n_3 ),
        .\rdata_reg[10]_1 (\rdata_reg[10]_i_6_n_3 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_5_n_3 ),
        .\rdata_reg[11]_1 (\rdata_reg[11]_i_6_n_3 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_5_n_3 ),
        .\rdata_reg[12]_1 (\rdata_reg[12]_i_6_n_3 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_5_n_3 ),
        .\rdata_reg[13]_1 (\rdata_reg[13]_i_6_n_3 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_5_n_3 ),
        .\rdata_reg[14]_1 (\rdata_reg[14]_i_6_n_3 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_5_n_3 ),
        .\rdata_reg[15]_1 (\rdata_reg[15]_i_6_n_3 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_5_n_3 ),
        .\rdata_reg[16]_1 (\rdata_reg[16]_i_6_n_3 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_5_n_3 ),
        .\rdata_reg[17]_1 (\rdata_reg[17]_i_6_n_3 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_5_n_3 ),
        .\rdata_reg[18]_1 (\rdata_reg[18]_i_6_n_3 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_5_n_3 ),
        .\rdata_reg[19]_1 (\rdata_reg[19]_i_6_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_6_n_3 ),
        .\rdata_reg[1]_1 (\rdata_reg[1]_i_7_n_3 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_5_n_3 ),
        .\rdata_reg[20]_1 (\rdata_reg[20]_i_6_n_3 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_5_n_3 ),
        .\rdata_reg[21]_1 (\rdata_reg[21]_i_6_n_3 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_5_n_3 ),
        .\rdata_reg[22]_1 (\rdata_reg[22]_i_6_n_3 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_5_n_3 ),
        .\rdata_reg[23]_1 (\rdata_reg[23]_i_6_n_3 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_5_n_3 ),
        .\rdata_reg[24]_1 (\rdata_reg[24]_i_6_n_3 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_5_n_3 ),
        .\rdata_reg[25]_1 (\rdata_reg[25]_i_6_n_3 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_5_n_3 ),
        .\rdata_reg[26]_1 (\rdata_reg[26]_i_6_n_3 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_5_n_3 ),
        .\rdata_reg[27]_1 (\rdata_reg[27]_i_6_n_3 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_5_n_3 ),
        .\rdata_reg[28]_1 (\rdata_reg[28]_i_6_n_3 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_5_n_3 ),
        .\rdata_reg[29]_1 (\rdata_reg[29]_i_6_n_3 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_7_n_3 ),
        .\rdata_reg[2]_1 (\rdata_reg[2]_i_6_n_3 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_5_n_3 ),
        .\rdata_reg[30]_1 (\rdata_reg[30]_i_6_n_3 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_8_n_3 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_9_n_3 ),
        .\rdata_reg[31]_2 (\rdata_reg[31]_i_10_n_3 ),
        .\rdata_reg[31]_3 (\rdata_reg[31]_i_11_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_7_n_3 ),
        .\rdata_reg[3]_1 (\rdata_reg[3]_i_6_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_5_n_3 ),
        .\rdata_reg[4]_1 (\rdata_reg[4]_i_6_n_3 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_5_n_3 ),
        .\rdata_reg[5]_1 (\rdata_reg[5]_i_6_n_3 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_5_n_3 ),
        .\rdata_reg[6]_1 (\rdata_reg[6]_i_6_n_3 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_7_n_3 ),
        .\rdata_reg[7]_1 (\rdata_reg[7]_i_6_n_3 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_5_n_3 ),
        .\rdata_reg[8]_1 (\rdata_reg[8]_i_6_n_3 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_5_n_3 ),
        .\rdata_reg[9]_1 (\rdata_reg[9]_i_6_n_3 ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARADDR_2_sp_1(control_s_axi_U_n_201),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_4),
        .start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_114),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_130),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_106),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_122),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_113),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_129),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_105),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_121),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_112),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_128),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_104),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_120),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_111),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_127),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_103),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_119),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_110),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_126),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_102),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_118),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_109),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_125),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_101),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_117),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_108),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_124),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_100),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_116),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_107),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_123),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_99),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_115),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_7_n_3 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S img_in_cols_c10_U
       (.D(img_in_cols_c_dout[15:0]),
        .E(colorthresholding_9_0_3_1080_1920_1_U0_n_12),
        .\SRL_SIG_reg[0][15] (img_in_cols_c10_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .shiftReg_ce(\p_src_mat_rows_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_0 img_in_cols_c_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .D(img_in_cols_c_dout),
        .E(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .in(cols),
        .internal_empty_n_reg_0(img_in_cols_c_U_n_5),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w24_d2_S img_in_data_U
       (.D(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_418_din),
        .DI({img_in_data_U_n_146,img_in_data_U_n_147,img_in_data_U_n_148,img_in_data_U_n_149}),
        .S({img_in_data_U_n_142,img_in_data_U_n_143,img_in_data_U_n_144,img_in_data_U_n_145}),
        .\SRL_SIG_reg[0][15] ({img_in_data_U_n_102,img_in_data_U_n_103,img_in_data_U_n_104,img_in_data_U_n_105}),
        .\SRL_SIG_reg[0][15]_0 ({img_in_data_U_n_110,img_in_data_U_n_111,img_in_data_U_n_112,img_in_data_U_n_113}),
        .\SRL_SIG_reg[0][15]_1 ({img_in_data_U_n_118,img_in_data_U_n_119,img_in_data_U_n_120,img_in_data_U_n_121}),
        .\SRL_SIG_reg[0][15]_2 ({img_in_data_U_n_126,img_in_data_U_n_127,img_in_data_U_n_128,img_in_data_U_n_129}),
        .\SRL_SIG_reg[0][15]_3 ({img_in_data_U_n_134,img_in_data_U_n_135,img_in_data_U_n_136,img_in_data_U_n_137}),
        .\SRL_SIG_reg[0][23] ({img_in_data_U_n_6,img_in_data_U_n_7,img_in_data_U_n_8,img_in_data_U_n_9}),
        .\SRL_SIG_reg[0][23]_0 ({img_in_data_U_n_14,img_in_data_U_n_15,img_in_data_U_n_16,img_in_data_U_n_17}),
        .\SRL_SIG_reg[0][23]_1 ({img_in_data_U_n_22,img_in_data_U_n_23,img_in_data_U_n_24,img_in_data_U_n_25}),
        .\SRL_SIG_reg[0][23]_2 ({img_in_data_U_n_30,img_in_data_U_n_31,img_in_data_U_n_32,img_in_data_U_n_33}),
        .\SRL_SIG_reg[0][23]_3 ({img_in_data_U_n_38,img_in_data_U_n_39,img_in_data_U_n_40,img_in_data_U_n_41}),
        .\SRL_SIG_reg[0][23]_4 ({img_in_data_U_n_46,img_in_data_U_n_47,img_in_data_U_n_48,img_in_data_U_n_49}),
        .\SRL_SIG_reg[0][7] ({img_in_data_U_n_54,img_in_data_U_n_55,img_in_data_U_n_56,img_in_data_U_n_57}),
        .\SRL_SIG_reg[0][7]_0 ({img_in_data_U_n_62,img_in_data_U_n_63,img_in_data_U_n_64,img_in_data_U_n_65}),
        .\SRL_SIG_reg[0][7]_1 ({img_in_data_U_n_70,img_in_data_U_n_71,img_in_data_U_n_72,img_in_data_U_n_73}),
        .\SRL_SIG_reg[0][7]_2 ({img_in_data_U_n_78,img_in_data_U_n_79,img_in_data_U_n_80,img_in_data_U_n_81}),
        .\SRL_SIG_reg[0][7]_3 ({img_in_data_U_n_86,img_in_data_U_n_87,img_in_data_U_n_88,img_in_data_U_n_89}),
        .\SRL_SIG_reg[0][7]_4 ({img_in_data_U_n_94,img_in_data_U_n_95,img_in_data_U_n_96,img_in_data_U_n_97}),
        .\SRL_SIG_reg[1][14] ({img_in_data_U_n_106,img_in_data_U_n_107,img_in_data_U_n_108,img_in_data_U_n_109}),
        .\SRL_SIG_reg[1][14]_0 ({img_in_data_U_n_114,img_in_data_U_n_115,img_in_data_U_n_116,img_in_data_U_n_117}),
        .\SRL_SIG_reg[1][14]_1 ({img_in_data_U_n_122,img_in_data_U_n_123,img_in_data_U_n_124,img_in_data_U_n_125}),
        .\SRL_SIG_reg[1][14]_2 ({img_in_data_U_n_130,img_in_data_U_n_131,img_in_data_U_n_132,img_in_data_U_n_133}),
        .\SRL_SIG_reg[1][14]_3 ({img_in_data_U_n_138,img_in_data_U_n_139,img_in_data_U_n_140,img_in_data_U_n_141}),
        .\SRL_SIG_reg[1][22] ({img_in_data_U_n_10,img_in_data_U_n_11,img_in_data_U_n_12,img_in_data_U_n_13}),
        .\SRL_SIG_reg[1][22]_0 ({img_in_data_U_n_18,img_in_data_U_n_19,img_in_data_U_n_20,img_in_data_U_n_21}),
        .\SRL_SIG_reg[1][22]_1 ({img_in_data_U_n_26,img_in_data_U_n_27,img_in_data_U_n_28,img_in_data_U_n_29}),
        .\SRL_SIG_reg[1][22]_2 ({img_in_data_U_n_34,img_in_data_U_n_35,img_in_data_U_n_36,img_in_data_U_n_37}),
        .\SRL_SIG_reg[1][22]_3 ({img_in_data_U_n_42,img_in_data_U_n_43,img_in_data_U_n_44,img_in_data_U_n_45}),
        .\SRL_SIG_reg[1][22]_4 ({img_in_data_U_n_50,img_in_data_U_n_51,img_in_data_U_n_52,img_in_data_U_n_53}),
        .\SRL_SIG_reg[1][6] ({img_in_data_U_n_58,img_in_data_U_n_59,img_in_data_U_n_60,img_in_data_U_n_61}),
        .\SRL_SIG_reg[1][6]_0 ({img_in_data_U_n_66,img_in_data_U_n_67,img_in_data_U_n_68,img_in_data_U_n_69}),
        .\SRL_SIG_reg[1][6]_1 ({img_in_data_U_n_74,img_in_data_U_n_75,img_in_data_U_n_76,img_in_data_U_n_77}),
        .\SRL_SIG_reg[1][6]_2 ({img_in_data_U_n_82,img_in_data_U_n_83,img_in_data_U_n_84,img_in_data_U_n_85}),
        .\SRL_SIG_reg[1][6]_3 ({img_in_data_U_n_90,img_in_data_U_n_91,img_in_data_U_n_92,img_in_data_U_n_93}),
        .\SRL_SIG_reg[1][6]_4 ({img_in_data_U_n_98,img_in_data_U_n_99,img_in_data_U_n_100,img_in_data_U_n_101}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\icmp_ln56_10_reg_769_reg[0] (low_th_2_1_dout),
        .\icmp_ln56_11_reg_779_reg[0] (low_th_2_2_dout),
        .\icmp_ln56_1_reg_699_reg[0] (high_th_0_0_dout),
        .\icmp_ln56_2_reg_709_reg[0] (low_th_0_1_dout),
        .\icmp_ln56_3_reg_719_reg[0] (low_th_0_2_dout),
        .\icmp_ln56_4_reg_724_reg[0] (low_th_1_0_dout),
        .\icmp_ln56_5_reg_729_reg[0] (high_th_1_0_dout),
        .\icmp_ln56_6_reg_739_reg[0] (low_th_1_1_dout),
        .\icmp_ln56_7_reg_749_reg[0] (low_th_1_2_dout),
        .\icmp_ln56_8_reg_754_reg[0] (low_th_2_0_dout),
        .\icmp_ln56_9_reg_759_reg[0] (high_th_2_0_dout),
        .\icmp_ln890_1_reg_714_reg[0] (high_th_0_2_dout),
        .\icmp_ln890_2_reg_734_reg[0] (high_th_1_1_dout),
        .\icmp_ln890_3_reg_744_reg[0] (high_th_1_2_dout),
        .\icmp_ln890_4_reg_764_reg[0] (high_th_2_1_dout),
        .\icmp_ln890_5_reg_774_reg[0] (high_th_2_2_dout),
        .\icmp_ln890_reg_704_reg[0] (high_th_0_1_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .\mOutPtr_reg[0]_0 (img_in_data_U_n_3),
        .\mOutPtr_reg[0]_1 (colorthresholding_9_0_3_1080_1920_1_U0_n_4),
        .\mOutPtr_reg[1]_0 (colorthresholding_9_0_3_1080_1920_1_U0_n_17),
        .out(low_th_0_0_dout),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_1 img_in_rows_c9_U
       (.D(img_in_rows_c_dout[15:0]),
        .E(colorthresholding_9_0_3_1080_1920_1_U0_n_12),
        .\SRL_SIG_reg[0][15] (img_in_rows_c9_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .shiftReg_ce(\p_src_mat_rows_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_2 img_in_rows_c_U
       (.E(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5),
        .\SRL_SIG_reg[0][31] (img_in_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .in(rows),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S img_out_cols_c_U
       (.E(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7),
        .Q(ap_CS_fsm_state1_5),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .in(cols),
        .internal_empty_n_reg_0(img_out_cols_c_U_n_5),
        .internal_full_n_reg_0(img_out_cols_c_U_n_6),
        .out(img_out_cols_c_dout),
        .shiftReg_ce(shiftReg_ce_4),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d2_S img_out_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\SRL_SIG_reg[0][7] (colorthresholding_9_0_3_1080_1920_1_U0_n_18),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_3 ),
        .\SRL_SIG_reg[1][0] (colorthresholding_9_0_3_1080_1920_1_U0_n_21),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_dout(img_out_data_dout),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .\mOutPtr_reg[0]_0 (img_out_data_U_n_4),
        .\mOutPtr_reg[0]_1 (colorthresholding_9_0_3_1080_1920_1_U0_n_6),
        .\mOutPtr_reg[1]_0 (img_out_data_U_n_3),
        .\mOutPtr_reg[1]_1 (colorthresholding_9_0_3_1080_1920_1_U0_n_5),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S_3 img_out_rows_c_U
       (.E(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .in(rows),
        .internal_empty_n_reg_0(img_out_cols_c_U_n_5),
        .out(img_out_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_4));
  FDRE \low_th_2_0_fu_58_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_50),
        .Q(\low_th_2_0_fu_58_reg[0]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_66),
        .Q(\low_th_2_0_fu_58_reg[0]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_42),
        .Q(\low_th_2_0_fu_58_reg[0]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_58),
        .Q(\low_th_2_0_fu_58_reg[0]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_49),
        .Q(\low_th_2_0_fu_58_reg[1]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_65),
        .Q(\low_th_2_0_fu_58_reg[1]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_41),
        .Q(\low_th_2_0_fu_58_reg[1]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_57),
        .Q(\low_th_2_0_fu_58_reg[1]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_48),
        .Q(\low_th_2_0_fu_58_reg[2]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_64),
        .Q(\low_th_2_0_fu_58_reg[2]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_40),
        .Q(\low_th_2_0_fu_58_reg[2]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_56),
        .Q(\low_th_2_0_fu_58_reg[2]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_47),
        .Q(\low_th_2_0_fu_58_reg[3]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_63),
        .Q(\low_th_2_0_fu_58_reg[3]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_39),
        .Q(\low_th_2_0_fu_58_reg[3]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_55),
        .Q(\low_th_2_0_fu_58_reg[3]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_46),
        .Q(\low_th_2_0_fu_58_reg[4]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_62),
        .Q(\low_th_2_0_fu_58_reg[4]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_38),
        .Q(\low_th_2_0_fu_58_reg[4]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_54),
        .Q(\low_th_2_0_fu_58_reg[4]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_45),
        .Q(\low_th_2_0_fu_58_reg[5]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_61),
        .Q(\low_th_2_0_fu_58_reg[5]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_37),
        .Q(\low_th_2_0_fu_58_reg[5]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_53),
        .Q(\low_th_2_0_fu_58_reg[5]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_44),
        .Q(\low_th_2_0_fu_58_reg[6]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_60),
        .Q(\low_th_2_0_fu_58_reg[6]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_36),
        .Q(\low_th_2_0_fu_58_reg[6]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_52),
        .Q(\low_th_2_0_fu_58_reg[6]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_43),
        .Q(\low_th_2_0_fu_58_reg[7]_i_5_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \low_th_2_0_fu_58_reg[7]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0),
        .Q(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_59),
        .Q(\low_th_2_0_fu_58_reg[7]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_8 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_35),
        .Q(\low_th_2_0_fu_58_reg[7]_i_8_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_9 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_51),
        .Q(\low_th_2_0_fu_58_reg[7]_i_9_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_34),
        .Q(\rdata_reg[0]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_98),
        .Q(\rdata_reg[0]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_24),
        .Q(\rdata_reg[10]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_88),
        .Q(\rdata_reg[10]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_23),
        .Q(\rdata_reg[11]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_87),
        .Q(\rdata_reg[11]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_22),
        .Q(\rdata_reg[12]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_86),
        .Q(\rdata_reg[12]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_21),
        .Q(\rdata_reg[13]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_85),
        .Q(\rdata_reg[13]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_20),
        .Q(\rdata_reg[14]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_84),
        .Q(\rdata_reg[14]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_19),
        .Q(\rdata_reg[15]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_83),
        .Q(\rdata_reg[15]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_18),
        .Q(\rdata_reg[16]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_82),
        .Q(\rdata_reg[16]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_17),
        .Q(\rdata_reg[17]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_81),
        .Q(\rdata_reg[17]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_16),
        .Q(\rdata_reg[18]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_80),
        .Q(\rdata_reg[18]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_15),
        .Q(\rdata_reg[19]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_79),
        .Q(\rdata_reg[19]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_33),
        .Q(\rdata_reg[1]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_97),
        .Q(\rdata_reg[1]_i_7_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_14),
        .Q(\rdata_reg[20]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_78),
        .Q(\rdata_reg[20]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_13),
        .Q(\rdata_reg[21]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_77),
        .Q(\rdata_reg[21]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_12),
        .Q(\rdata_reg[22]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_76),
        .Q(\rdata_reg[22]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_11),
        .Q(\rdata_reg[23]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_75),
        .Q(\rdata_reg[23]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_10),
        .Q(\rdata_reg[24]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_74),
        .Q(\rdata_reg[24]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_9),
        .Q(\rdata_reg[25]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_73),
        .Q(\rdata_reg[25]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_8),
        .Q(\rdata_reg[26]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_72),
        .Q(\rdata_reg[26]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_7),
        .Q(\rdata_reg[27]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_71),
        .Q(\rdata_reg[27]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_6),
        .Q(\rdata_reg[28]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_70),
        .Q(\rdata_reg[28]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_5),
        .Q(\rdata_reg[29]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_69),
        .Q(\rdata_reg[29]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_96),
        .Q(\rdata_reg[2]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_32),
        .Q(\rdata_reg[2]_i_7_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_4),
        .Q(\rdata_reg[30]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_68),
        .Q(\rdata_reg[30]_i_6_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_10 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_135),
        .Q(\rdata_reg[31]_i_10_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_67),
        .Q(\rdata_reg[31]_i_11_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_8 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_134),
        .Q(\rdata_reg[31]_i_8_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_3),
        .Q(\rdata_reg[31]_i_9_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_95),
        .Q(\rdata_reg[3]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_31),
        .Q(\rdata_reg[3]_i_7_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_30),
        .Q(\rdata_reg[4]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_94),
        .Q(\rdata_reg[4]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_29),
        .Q(\rdata_reg[5]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_93),
        .Q(\rdata_reg[5]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_28),
        .Q(\rdata_reg[6]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_92),
        .Q(\rdata_reg[6]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_91),
        .Q(\rdata_reg[7]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_27),
        .Q(\rdata_reg[7]_i_7_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_26),
        .Q(\rdata_reg[8]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_90),
        .Q(\rdata_reg[8]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_8_n_3 ),
        .D(control_s_axi_U_n_25),
        .Q(\rdata_reg[9]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_10_n_3 ),
        .D(control_s_axi_U_n_89),
        .Q(\rdata_reg[9]_i_6_n_3 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .CO(icmp_ln128_fu_409_p2),
        .E(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0(colorthresholding_9_0_3_1080_1920_1_U0_n_8),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .internal_empty_n_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7),
        .internal_empty_n_reg_1(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_33),
        .internal_full_n_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_205),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state4),
        .shiftReg_ce(shiftReg_ce_4),
        .shiftReg_ce_0(shiftReg_ce_0),
        .start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0 start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_U
       (.CO(icmp_ln195_fu_197_p2),
        .Q(ap_CS_fsm_state1_5),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_1_reg_2600(i_1_reg_2600),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_205),
        .start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s xfMat2AXIvideo_24_0_1080_1920_1_U0
       (.B_V_data_1_sel_wr01_out(\regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (stream_out_TVALID),
        .CO(icmp_ln195_fu_197_p2),
        .D(img_out_cols_c_dout),
        .Q(ap_CS_fsm_state1_5),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_1_reg_2600(i_1_reg_2600),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_dout(img_out_data_dout),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .int_ap_done_reg(xfMat2AXIvideo_24_0_1080_1920_1_U0_n_10),
        .int_ap_done_reg_0(control_s_axi_U_n_201),
        .int_ap_done_reg_1(data0),
        .\rows_reg_239_reg[31]_0 (img_out_rows_c_dout),
        .stream_out_TDATA(\^stream_out_TDATA ),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s
   (\B_V_data_1_state_reg[1] ,
    CO,
    shiftReg_ce,
    Q,
    shiftReg_ce_0,
    \p_Val2_s_reg_282_reg[23]_0 ,
    internal_empty_n_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    stream_in_TVALID,
    img_in_data_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    img_in_rows_c_empty_n,
    img_in_cols_c10_full_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    stream_in_TUSER,
    stream_in_TLAST,
    D,
    \rows_reg_440_reg[31]_0 ,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [0:0]CO;
  output shiftReg_ce;
  output [1:0]Q;
  output shiftReg_ce_0;
  output [23:0]\p_Val2_s_reg_282_reg[23]_0 ;
  output internal_empty_n_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input stream_in_TVALID;
  input img_in_data_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input img_in_rows_c_empty_n;
  input img_in_cols_c10_full_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [31:0]D;
  input [31:0]\rows_reg_440_reg[31]_0 ;
  input [23:0]stream_in_TDATA;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm[5]_i_2_n_3 ;
  wire \ap_CS_fsm[5]_i_4_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm116_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]axi_data_V_2_reg_193;
  wire \axi_data_V_2_reg_193[0]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[10]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[11]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[12]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[13]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[14]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[15]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[16]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[17]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[18]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[19]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[1]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[20]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[21]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[22]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[23]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[2]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[3]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[4]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[5]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[6]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[7]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[8]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[9]_i_1_n_3 ;
  wire [23:0]axi_data_V_3_reg_248;
  wire \axi_data_V_3_reg_248[0]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[10]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[11]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[12]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[13]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[14]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[15]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[16]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[17]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[18]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[19]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[1]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[20]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[21]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[22]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[23]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[23]_i_2_n_3 ;
  wire \axi_data_V_3_reg_248[2]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[3]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[4]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[5]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[6]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[7]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[8]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[9]_i_1_n_3 ;
  wire [23:0]axi_data_V_5_ph_reg_307;
  wire \axi_data_V_5_ph_reg_307[23]_i_1_n_3 ;
  wire [23:0]axi_data_V_5_reg_344;
  wire [23:0]axi_data_V_reg_159;
  wire axi_last_V_2_reg_204;
  wire \axi_last_V_2_reg_204[0]_i_1_n_3 ;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259[0]_i_1_n_3 ;
  wire axi_last_V_5_ph_reg_295;
  wire \axi_last_V_5_ph_reg_295[0]_i_1_n_3 ;
  wire axi_last_V_5_reg_332;
  wire axi_last_V_8_reg_2697_out;
  wire \axi_last_V_8_reg_269_reg_n_3_[0] ;
  wire axi_last_V_reg_147;
  wire cmp743_i_fu_386_p2;
  wire cmp743_i_fu_386_p2_carry__0_i_1_n_3;
  wire cmp743_i_fu_386_p2_carry__0_i_2_n_3;
  wire cmp743_i_fu_386_p2_carry__0_i_3_n_3;
  wire cmp743_i_fu_386_p2_carry__0_i_4_n_3;
  wire cmp743_i_fu_386_p2_carry__0_i_5_n_3;
  wire cmp743_i_fu_386_p2_carry__0_i_6_n_3;
  wire cmp743_i_fu_386_p2_carry__0_i_7_n_3;
  wire cmp743_i_fu_386_p2_carry__0_i_8_n_3;
  wire cmp743_i_fu_386_p2_carry__0_n_3;
  wire cmp743_i_fu_386_p2_carry__0_n_4;
  wire cmp743_i_fu_386_p2_carry__0_n_5;
  wire cmp743_i_fu_386_p2_carry__0_n_6;
  wire cmp743_i_fu_386_p2_carry__1_i_1_n_3;
  wire cmp743_i_fu_386_p2_carry__1_i_2_n_3;
  wire cmp743_i_fu_386_p2_carry__1_i_3_n_3;
  wire cmp743_i_fu_386_p2_carry__1_i_4_n_3;
  wire cmp743_i_fu_386_p2_carry__1_i_5_n_3;
  wire cmp743_i_fu_386_p2_carry__1_i_6_n_3;
  wire cmp743_i_fu_386_p2_carry__1_i_7_n_3;
  wire cmp743_i_fu_386_p2_carry__1_i_8_n_3;
  wire cmp743_i_fu_386_p2_carry__1_n_3;
  wire cmp743_i_fu_386_p2_carry__1_n_4;
  wire cmp743_i_fu_386_p2_carry__1_n_5;
  wire cmp743_i_fu_386_p2_carry__1_n_6;
  wire cmp743_i_fu_386_p2_carry__2_i_1_n_3;
  wire cmp743_i_fu_386_p2_carry__2_i_2_n_3;
  wire cmp743_i_fu_386_p2_carry__2_i_3_n_3;
  wire cmp743_i_fu_386_p2_carry__2_i_4_n_3;
  wire cmp743_i_fu_386_p2_carry__2_i_5_n_3;
  wire cmp743_i_fu_386_p2_carry__2_i_6_n_3;
  wire cmp743_i_fu_386_p2_carry__2_i_7_n_3;
  wire cmp743_i_fu_386_p2_carry__2_i_8_n_3;
  wire cmp743_i_fu_386_p2_carry__2_n_4;
  wire cmp743_i_fu_386_p2_carry__2_n_5;
  wire cmp743_i_fu_386_p2_carry__2_n_6;
  wire cmp743_i_fu_386_p2_carry_i_1_n_3;
  wire cmp743_i_fu_386_p2_carry_i_2_n_3;
  wire cmp743_i_fu_386_p2_carry_i_3_n_3;
  wire cmp743_i_fu_386_p2_carry_i_4_n_3;
  wire cmp743_i_fu_386_p2_carry_i_5_n_3;
  wire cmp743_i_fu_386_p2_carry_i_6_n_3;
  wire cmp743_i_fu_386_p2_carry_i_7_n_3;
  wire cmp743_i_fu_386_p2_carry_i_8_n_3;
  wire cmp743_i_fu_386_p2_carry_n_3;
  wire cmp743_i_fu_386_p2_carry_n_4;
  wire cmp743_i_fu_386_p2_carry_n_5;
  wire cmp743_i_fu_386_p2_carry_n_6;
  wire cmp743_i_reg_468;
  wire \cmp743_i_reg_468[0]_i_1_n_3 ;
  wire [31:0]cols_reg_445;
  wire [10:0]i_2_fu_396_p2;
  wire [10:0]i_2_reg_472;
  wire \i_2_reg_472[10]_i_2_n_3 ;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2_n_3;
  wire i__carry__0_i_3_n_3;
  wire i__carry__0_i_4_n_3;
  wire i__carry__1_i_1_n_3;
  wire i__carry__1_i_2_n_3;
  wire i__carry__1_i_3_n_3;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2_n_3;
  wire i__carry_i_3_n_3;
  wire i__carry_i_4_n_3;
  wire i_reg_182;
  wire \i_reg_182_reg_n_3_[0] ;
  wire \i_reg_182_reg_n_3_[10] ;
  wire \i_reg_182_reg_n_3_[1] ;
  wire \i_reg_182_reg_n_3_[2] ;
  wire \i_reg_182_reg_n_3_[3] ;
  wire \i_reg_182_reg_n_3_[4] ;
  wire \i_reg_182_reg_n_3_[5] ;
  wire \i_reg_182_reg_n_3_[6] ;
  wire \i_reg_182_reg_n_3_[7] ;
  wire \i_reg_182_reg_n_3_[8] ;
  wire \i_reg_182_reg_n_3_[9] ;
  wire icmp_ln128_fu_409_p2_carry__0_i_1_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_i_2_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_i_3_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_i_4_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_i_5_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_i_6_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_i_7_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_i_8_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_n_3;
  wire icmp_ln128_fu_409_p2_carry__0_n_4;
  wire icmp_ln128_fu_409_p2_carry__0_n_5;
  wire icmp_ln128_fu_409_p2_carry__0_n_6;
  wire icmp_ln128_fu_409_p2_carry__1_i_1_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_i_2_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_i_3_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_i_4_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_i_5_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_i_6_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_i_7_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_i_8_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_n_3;
  wire icmp_ln128_fu_409_p2_carry__1_n_4;
  wire icmp_ln128_fu_409_p2_carry__1_n_5;
  wire icmp_ln128_fu_409_p2_carry__1_n_6;
  wire icmp_ln128_fu_409_p2_carry__2_i_1_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_i_2_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_i_3_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_i_4_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_i_5_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_i_6_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_i_7_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_i_8_n_3;
  wire icmp_ln128_fu_409_p2_carry__2_n_4;
  wire icmp_ln128_fu_409_p2_carry__2_n_5;
  wire icmp_ln128_fu_409_p2_carry__2_n_6;
  wire icmp_ln128_fu_409_p2_carry_i_1_n_3;
  wire icmp_ln128_fu_409_p2_carry_i_2_n_3;
  wire icmp_ln128_fu_409_p2_carry_i_3_n_3;
  wire icmp_ln128_fu_409_p2_carry_i_4_n_3;
  wire icmp_ln128_fu_409_p2_carry_i_5_n_3;
  wire icmp_ln128_fu_409_p2_carry_i_6_n_3;
  wire icmp_ln128_fu_409_p2_carry_i_7_n_3;
  wire icmp_ln128_fu_409_p2_carry_i_8_n_3;
  wire icmp_ln128_fu_409_p2_carry_n_3;
  wire icmp_ln128_fu_409_p2_carry_n_4;
  wire icmp_ln128_fu_409_p2_carry_n_5;
  wire icmp_ln128_fu_409_p2_carry_n_6;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_3 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_4 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_5 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_6 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_5 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_6 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln132_reg_491_reg_n_3_[0] ;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_data_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire internal_empty_n_reg;
  wire [10:0]j_2_fu_414_p2;
  wire \j_reg_215[10]_i_2_n_3 ;
  wire \j_reg_215[10]_i_4_n_3 ;
  wire [10:0]j_reg_215_reg;
  wire \last_1_ph_reg_319[0]_i_1_n_3 ;
  wire \last_1_ph_reg_319_reg_n_3_[0] ;
  wire last_1_reg_356;
  wire \last_1_reg_356_reg_n_3_[0] ;
  wire last_reg_226;
  wire \last_reg_226[0]_i_1_n_3 ;
  wire [23:0]p_1_in;
  wire \p_Val2_s_reg_282[23]_i_3_n_3 ;
  wire [23:0]\p_Val2_s_reg_282_reg[23]_0 ;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_21;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_23;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_24;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_25;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_26;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_27;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_28;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_29;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_30;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_31;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_32;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_33;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_34;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_35;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_36;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_37;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_38;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_40;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_41;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_42;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_43;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_44;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_45;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_46;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_47;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_48;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_49;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_50;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_51;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_52;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_53;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_54;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_55;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_56;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_57;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_58;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_59;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_60;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_61;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_62;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_63;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_88;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_89;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_90;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_91;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_9;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_6;
  wire [31:0]rows_reg_440;
  wire [31:0]\rows_reg_440_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_1_fu_90;
  wire \start_1_fu_90[0]_i_1_n_3 ;
  wire start_3_reg_238;
  wire \start_3_reg_238[0]_i_1_n_3 ;
  wire start_reg_171;
  wire [23:0]stream_in_TDATA;
  wire [23:0]stream_in_TDATA_int_regslice;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [3:0]NLW_cmp743_i_fu_386_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp743_i_fu_386_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp743_i_fu_386_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp743_i_fu_386_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_409_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_409_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_409_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_409_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(Q[0]),
        .I1(img_in_rows_c_empty_n),
        .I2(img_in_cols_c10_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I4(img_in_rows_c9_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .I5(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(start_reg_171),
        .I1(ap_CS_fsm_state2),
        .I2(shiftReg_ce),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(start_reg_171),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_NS_fsm116_out),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .I3(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(cmp743_i_reg_468),
        .I1(CO),
        .I2(Q[1]),
        .O(\ap_CS_fsm[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(\icmp_ln132_reg_491_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\ap_CS_fsm[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\last_1_reg_356_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\last_1_reg_356_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm116_out),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[0]_i_1 
       (.I0(axi_data_V_5_reg_344[0]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[0]),
        .O(\axi_data_V_2_reg_193[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[10]_i_1 
       (.I0(axi_data_V_5_reg_344[10]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[10]),
        .O(\axi_data_V_2_reg_193[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[11]_i_1 
       (.I0(axi_data_V_5_reg_344[11]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[11]),
        .O(\axi_data_V_2_reg_193[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[12]_i_1 
       (.I0(axi_data_V_5_reg_344[12]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[12]),
        .O(\axi_data_V_2_reg_193[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[13]_i_1 
       (.I0(axi_data_V_5_reg_344[13]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[13]),
        .O(\axi_data_V_2_reg_193[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[14]_i_1 
       (.I0(axi_data_V_5_reg_344[14]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[14]),
        .O(\axi_data_V_2_reg_193[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[15]_i_1 
       (.I0(axi_data_V_5_reg_344[15]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[15]),
        .O(\axi_data_V_2_reg_193[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[16]_i_1 
       (.I0(axi_data_V_5_reg_344[16]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[16]),
        .O(\axi_data_V_2_reg_193[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[17]_i_1 
       (.I0(axi_data_V_5_reg_344[17]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[17]),
        .O(\axi_data_V_2_reg_193[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[18]_i_1 
       (.I0(axi_data_V_5_reg_344[18]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[18]),
        .O(\axi_data_V_2_reg_193[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[19]_i_1 
       (.I0(axi_data_V_5_reg_344[19]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[19]),
        .O(\axi_data_V_2_reg_193[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[1]_i_1 
       (.I0(axi_data_V_5_reg_344[1]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[1]),
        .O(\axi_data_V_2_reg_193[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[20]_i_1 
       (.I0(axi_data_V_5_reg_344[20]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[20]),
        .O(\axi_data_V_2_reg_193[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[21]_i_1 
       (.I0(axi_data_V_5_reg_344[21]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[21]),
        .O(\axi_data_V_2_reg_193[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[22]_i_1 
       (.I0(axi_data_V_5_reg_344[22]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[22]),
        .O(\axi_data_V_2_reg_193[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[23]_i_1 
       (.I0(axi_data_V_5_reg_344[23]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[23]),
        .O(\axi_data_V_2_reg_193[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[2]_i_1 
       (.I0(axi_data_V_5_reg_344[2]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[2]),
        .O(\axi_data_V_2_reg_193[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[3]_i_1 
       (.I0(axi_data_V_5_reg_344[3]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[3]),
        .O(\axi_data_V_2_reg_193[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[4]_i_1 
       (.I0(axi_data_V_5_reg_344[4]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[4]),
        .O(\axi_data_V_2_reg_193[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[5]_i_1 
       (.I0(axi_data_V_5_reg_344[5]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[5]),
        .O(\axi_data_V_2_reg_193[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[6]_i_1 
       (.I0(axi_data_V_5_reg_344[6]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[6]),
        .O(\axi_data_V_2_reg_193[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[7]_i_1 
       (.I0(axi_data_V_5_reg_344[7]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[7]),
        .O(\axi_data_V_2_reg_193[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[8]_i_1 
       (.I0(axi_data_V_5_reg_344[8]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[8]),
        .O(\axi_data_V_2_reg_193[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[9]_i_1 
       (.I0(axi_data_V_5_reg_344[9]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[9]),
        .O(\axi_data_V_2_reg_193[9]_i_1_n_3 ));
  FDRE \axi_data_V_2_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[0]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[10]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[11]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[12]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[13]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[14]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[15]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[16]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[17]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[18]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[19]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[1]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[20]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[21]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[22]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[2]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[3]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[4]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[5]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[6]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[7]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[8]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[9]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[0]_i_1 
       (.I0(axi_data_V_2_reg_193[0]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [0]),
        .O(\axi_data_V_3_reg_248[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[10]_i_1 
       (.I0(axi_data_V_2_reg_193[10]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [10]),
        .O(\axi_data_V_3_reg_248[10]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[11]_i_1 
       (.I0(axi_data_V_2_reg_193[11]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [11]),
        .O(\axi_data_V_3_reg_248[11]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[12]_i_1 
       (.I0(axi_data_V_2_reg_193[12]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [12]),
        .O(\axi_data_V_3_reg_248[12]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[13]_i_1 
       (.I0(axi_data_V_2_reg_193[13]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [13]),
        .O(\axi_data_V_3_reg_248[13]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[14]_i_1 
       (.I0(axi_data_V_2_reg_193[14]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [14]),
        .O(\axi_data_V_3_reg_248[14]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[15]_i_1 
       (.I0(axi_data_V_2_reg_193[15]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [15]),
        .O(\axi_data_V_3_reg_248[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[16]_i_1 
       (.I0(axi_data_V_2_reg_193[16]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [16]),
        .O(\axi_data_V_3_reg_248[16]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[17]_i_1 
       (.I0(axi_data_V_2_reg_193[17]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [17]),
        .O(\axi_data_V_3_reg_248[17]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[18]_i_1 
       (.I0(axi_data_V_2_reg_193[18]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [18]),
        .O(\axi_data_V_3_reg_248[18]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[19]_i_1 
       (.I0(axi_data_V_2_reg_193[19]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [19]),
        .O(\axi_data_V_3_reg_248[19]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[1]_i_1 
       (.I0(axi_data_V_2_reg_193[1]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [1]),
        .O(\axi_data_V_3_reg_248[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[20]_i_1 
       (.I0(axi_data_V_2_reg_193[20]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [20]),
        .O(\axi_data_V_3_reg_248[20]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[21]_i_1 
       (.I0(axi_data_V_2_reg_193[21]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [21]),
        .O(\axi_data_V_3_reg_248[21]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[22]_i_1 
       (.I0(axi_data_V_2_reg_193[22]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [22]),
        .O(\axi_data_V_3_reg_248[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \axi_data_V_3_reg_248[23]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(cmp743_i_reg_468),
        .I3(shiftReg_ce_0),
        .O(\axi_data_V_3_reg_248[23]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[23]_i_2 
       (.I0(axi_data_V_2_reg_193[23]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [23]),
        .O(\axi_data_V_3_reg_248[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[2]_i_1 
       (.I0(axi_data_V_2_reg_193[2]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [2]),
        .O(\axi_data_V_3_reg_248[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[3]_i_1 
       (.I0(axi_data_V_2_reg_193[3]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [3]),
        .O(\axi_data_V_3_reg_248[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[4]_i_1 
       (.I0(axi_data_V_2_reg_193[4]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [4]),
        .O(\axi_data_V_3_reg_248[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[5]_i_1 
       (.I0(axi_data_V_2_reg_193[5]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [5]),
        .O(\axi_data_V_3_reg_248[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[6]_i_1 
       (.I0(axi_data_V_2_reg_193[6]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [6]),
        .O(\axi_data_V_3_reg_248[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[7]_i_1 
       (.I0(axi_data_V_2_reg_193[7]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [7]),
        .O(\axi_data_V_3_reg_248[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[8]_i_1 
       (.I0(axi_data_V_2_reg_193[8]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [8]),
        .O(\axi_data_V_3_reg_248[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[9]_i_1 
       (.I0(axi_data_V_2_reg_193[9]),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [9]),
        .O(\axi_data_V_3_reg_248[9]_i_1_n_3 ));
  FDRE \axi_data_V_3_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[0]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[10]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[11]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[12]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[13]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[14]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[15]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[16]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[17]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[18]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[19]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[1]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[20]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[21]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[22]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[23]_i_2_n_3 ),
        .Q(axi_data_V_3_reg_248[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[2]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[3]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[4]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[5]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[6]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[8]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[9]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[0]_i_1 
       (.I0(axi_data_V_3_reg_248[0]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[10]_i_1 
       (.I0(axi_data_V_3_reg_248[10]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[11]_i_1 
       (.I0(axi_data_V_3_reg_248[11]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[11]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[12]_i_1 
       (.I0(axi_data_V_3_reg_248[12]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[12]),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[13]_i_1 
       (.I0(axi_data_V_3_reg_248[13]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[13]),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[14]_i_1 
       (.I0(axi_data_V_3_reg_248[14]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[14]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[15]_i_1 
       (.I0(axi_data_V_3_reg_248[15]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[15]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[16]_i_1 
       (.I0(axi_data_V_3_reg_248[16]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[16]),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[17]_i_1 
       (.I0(axi_data_V_3_reg_248[17]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[17]),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[18]_i_1 
       (.I0(axi_data_V_3_reg_248[18]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[18]),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[19]_i_1 
       (.I0(axi_data_V_3_reg_248[19]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[19]),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[1]_i_1 
       (.I0(axi_data_V_3_reg_248[1]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[20]_i_1 
       (.I0(axi_data_V_3_reg_248[20]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[20]),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[21]_i_1 
       (.I0(axi_data_V_3_reg_248[21]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[21]),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[22]_i_1 
       (.I0(axi_data_V_3_reg_248[22]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[22]),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \axi_data_V_5_ph_reg_307[23]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(Q[1]),
        .I2(CO),
        .I3(cmp743_i_reg_468),
        .O(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[23]_i_2 
       (.I0(axi_data_V_3_reg_248[23]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[23]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[2]_i_1 
       (.I0(axi_data_V_3_reg_248[2]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[3]_i_1 
       (.I0(axi_data_V_3_reg_248[3]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[4]_i_1 
       (.I0(axi_data_V_3_reg_248[4]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[5]_i_1 
       (.I0(axi_data_V_3_reg_248[5]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[6]_i_1 
       (.I0(axi_data_V_3_reg_248[6]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[7]_i_1 
       (.I0(axi_data_V_3_reg_248[7]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[8]_i_1 
       (.I0(axi_data_V_3_reg_248[8]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[9]_i_1 
       (.I0(axi_data_V_3_reg_248[9]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[9]),
        .O(p_1_in[9]));
  FDRE \axi_data_V_5_ph_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_5_ph_reg_307[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[10]),
        .Q(axi_data_V_5_ph_reg_307[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[11]),
        .Q(axi_data_V_5_ph_reg_307[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[12]),
        .Q(axi_data_V_5_ph_reg_307[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[13]),
        .Q(axi_data_V_5_ph_reg_307[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[14]),
        .Q(axi_data_V_5_ph_reg_307[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[15]),
        .Q(axi_data_V_5_ph_reg_307[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[16]),
        .Q(axi_data_V_5_ph_reg_307[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[17]),
        .Q(axi_data_V_5_ph_reg_307[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[18]),
        .Q(axi_data_V_5_ph_reg_307[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[19]),
        .Q(axi_data_V_5_ph_reg_307[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_5_ph_reg_307[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[20]),
        .Q(axi_data_V_5_ph_reg_307[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[21]),
        .Q(axi_data_V_5_ph_reg_307[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[22]),
        .Q(axi_data_V_5_ph_reg_307[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[23]),
        .Q(axi_data_V_5_ph_reg_307[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_5_ph_reg_307[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_5_ph_reg_307[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_5_ph_reg_307[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_5_ph_reg_307[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_5_ph_reg_307[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_5_ph_reg_307[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[8]),
        .Q(axi_data_V_5_ph_reg_307[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[9]),
        .Q(axi_data_V_5_ph_reg_307[9]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_63),
        .Q(axi_data_V_5_reg_344[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_53),
        .Q(axi_data_V_5_reg_344[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_52),
        .Q(axi_data_V_5_reg_344[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_51),
        .Q(axi_data_V_5_reg_344[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[13] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .Q(axi_data_V_5_reg_344[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[14] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_49),
        .Q(axi_data_V_5_reg_344[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[15] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_48),
        .Q(axi_data_V_5_reg_344[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[16] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_47),
        .Q(axi_data_V_5_reg_344[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[17] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_46),
        .Q(axi_data_V_5_reg_344[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[18] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_45),
        .Q(axi_data_V_5_reg_344[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[19] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_44),
        .Q(axi_data_V_5_reg_344[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_62),
        .Q(axi_data_V_5_reg_344[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[20] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_43),
        .Q(axi_data_V_5_reg_344[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[21] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_42),
        .Q(axi_data_V_5_reg_344[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[22] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_41),
        .Q(axi_data_V_5_reg_344[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[23] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_40),
        .Q(axi_data_V_5_reg_344[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_61),
        .Q(axi_data_V_5_reg_344[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_60),
        .Q(axi_data_V_5_reg_344[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_59),
        .Q(axi_data_V_5_reg_344[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_58),
        .Q(axi_data_V_5_reg_344[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_57),
        .Q(axi_data_V_5_reg_344[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_56),
        .Q(axi_data_V_5_reg_344[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_55),
        .Q(axi_data_V_5_reg_344[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_54),
        .Q(axi_data_V_5_reg_344[9]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[0]),
        .Q(axi_data_V_reg_159[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[10]),
        .Q(axi_data_V_reg_159[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[11]),
        .Q(axi_data_V_reg_159[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[12]),
        .Q(axi_data_V_reg_159[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[13]),
        .Q(axi_data_V_reg_159[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[14]),
        .Q(axi_data_V_reg_159[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[15]),
        .Q(axi_data_V_reg_159[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[16]),
        .Q(axi_data_V_reg_159[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[17]),
        .Q(axi_data_V_reg_159[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[18]),
        .Q(axi_data_V_reg_159[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[19]),
        .Q(axi_data_V_reg_159[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[1]),
        .Q(axi_data_V_reg_159[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[20]),
        .Q(axi_data_V_reg_159[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[21]),
        .Q(axi_data_V_reg_159[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[22]),
        .Q(axi_data_V_reg_159[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[23]),
        .Q(axi_data_V_reg_159[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[2]),
        .Q(axi_data_V_reg_159[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[3]),
        .Q(axi_data_V_reg_159[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[4]),
        .Q(axi_data_V_reg_159[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[5]),
        .Q(axi_data_V_reg_159[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[6]),
        .Q(axi_data_V_reg_159[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[7]),
        .Q(axi_data_V_reg_159[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[8]),
        .Q(axi_data_V_reg_159[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TDATA_int_regslice[9]),
        .Q(axi_data_V_reg_159[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_2_reg_204[0]_i_1 
       (.I0(axi_last_V_5_reg_332),
        .I1(ap_CS_fsm_state9),
        .I2(axi_last_V_reg_147),
        .O(\axi_last_V_2_reg_204[0]_i_1_n_3 ));
  FDRE \axi_last_V_2_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V_2_reg_204[0]_i_1_n_3 ),
        .Q(axi_last_V_2_reg_204),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_last_V_3_reg_259[0]_i_1 
       (.I0(axi_last_V_2_reg_204),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .I4(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .O(\axi_last_V_3_reg_259[0]_i_1_n_3 ));
  FDRE \axi_last_V_3_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[23]_i_1_n_3 ),
        .D(\axi_last_V_3_reg_259[0]_i_1_n_3 ),
        .Q(axi_last_V_3_reg_259),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_last_V_5_ph_reg_295[0]_i_1 
       (.I0(last_reg_226),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_last_V_2_reg_204),
        .O(\axi_last_V_5_ph_reg_295[0]_i_1_n_3 ));
  FDRE \axi_last_V_5_ph_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(\axi_last_V_5_ph_reg_295[0]_i_1_n_3 ),
        .Q(axi_last_V_5_ph_reg_295),
        .R(1'b0));
  FDRE \axi_last_V_5_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_9),
        .Q(axi_last_V_5_reg_332),
        .R(1'b0));
  FDRE \axi_last_V_8_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .Q(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .D(stream_in_TLAST_int_regslice),
        .Q(axi_last_V_reg_147),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_386_p2_carry
       (.CI(1'b0),
        .CO({cmp743_i_fu_386_p2_carry_n_3,cmp743_i_fu_386_p2_carry_n_4,cmp743_i_fu_386_p2_carry_n_5,cmp743_i_fu_386_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_386_p2_carry_i_1_n_3,cmp743_i_fu_386_p2_carry_i_2_n_3,cmp743_i_fu_386_p2_carry_i_3_n_3,cmp743_i_fu_386_p2_carry_i_4_n_3}),
        .O(NLW_cmp743_i_fu_386_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_386_p2_carry_i_5_n_3,cmp743_i_fu_386_p2_carry_i_6_n_3,cmp743_i_fu_386_p2_carry_i_7_n_3,cmp743_i_fu_386_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_386_p2_carry__0
       (.CI(cmp743_i_fu_386_p2_carry_n_3),
        .CO({cmp743_i_fu_386_p2_carry__0_n_3,cmp743_i_fu_386_p2_carry__0_n_4,cmp743_i_fu_386_p2_carry__0_n_5,cmp743_i_fu_386_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_386_p2_carry__0_i_1_n_3,cmp743_i_fu_386_p2_carry__0_i_2_n_3,cmp743_i_fu_386_p2_carry__0_i_3_n_3,cmp743_i_fu_386_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp743_i_fu_386_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_386_p2_carry__0_i_5_n_3,cmp743_i_fu_386_p2_carry__0_i_6_n_3,cmp743_i_fu_386_p2_carry__0_i_7_n_3,cmp743_i_fu_386_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__0_i_1
       (.I0(cols_reg_445[15]),
        .I1(cols_reg_445[14]),
        .O(cmp743_i_fu_386_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__0_i_2
       (.I0(cols_reg_445[13]),
        .I1(cols_reg_445[12]),
        .O(cmp743_i_fu_386_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__0_i_3
       (.I0(cols_reg_445[11]),
        .I1(cols_reg_445[10]),
        .O(cmp743_i_fu_386_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__0_i_4
       (.I0(cols_reg_445[9]),
        .I1(cols_reg_445[8]),
        .O(cmp743_i_fu_386_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__0_i_5
       (.I0(cols_reg_445[14]),
        .I1(cols_reg_445[15]),
        .O(cmp743_i_fu_386_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__0_i_6
       (.I0(cols_reg_445[12]),
        .I1(cols_reg_445[13]),
        .O(cmp743_i_fu_386_p2_carry__0_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__0_i_7
       (.I0(cols_reg_445[10]),
        .I1(cols_reg_445[11]),
        .O(cmp743_i_fu_386_p2_carry__0_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__0_i_8
       (.I0(cols_reg_445[8]),
        .I1(cols_reg_445[9]),
        .O(cmp743_i_fu_386_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_386_p2_carry__1
       (.CI(cmp743_i_fu_386_p2_carry__0_n_3),
        .CO({cmp743_i_fu_386_p2_carry__1_n_3,cmp743_i_fu_386_p2_carry__1_n_4,cmp743_i_fu_386_p2_carry__1_n_5,cmp743_i_fu_386_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_386_p2_carry__1_i_1_n_3,cmp743_i_fu_386_p2_carry__1_i_2_n_3,cmp743_i_fu_386_p2_carry__1_i_3_n_3,cmp743_i_fu_386_p2_carry__1_i_4_n_3}),
        .O(NLW_cmp743_i_fu_386_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_386_p2_carry__1_i_5_n_3,cmp743_i_fu_386_p2_carry__1_i_6_n_3,cmp743_i_fu_386_p2_carry__1_i_7_n_3,cmp743_i_fu_386_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__1_i_1
       (.I0(cols_reg_445[23]),
        .I1(cols_reg_445[22]),
        .O(cmp743_i_fu_386_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__1_i_2
       (.I0(cols_reg_445[21]),
        .I1(cols_reg_445[20]),
        .O(cmp743_i_fu_386_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__1_i_3
       (.I0(cols_reg_445[19]),
        .I1(cols_reg_445[18]),
        .O(cmp743_i_fu_386_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__1_i_4
       (.I0(cols_reg_445[17]),
        .I1(cols_reg_445[16]),
        .O(cmp743_i_fu_386_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__1_i_5
       (.I0(cols_reg_445[22]),
        .I1(cols_reg_445[23]),
        .O(cmp743_i_fu_386_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__1_i_6
       (.I0(cols_reg_445[20]),
        .I1(cols_reg_445[21]),
        .O(cmp743_i_fu_386_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__1_i_7
       (.I0(cols_reg_445[18]),
        .I1(cols_reg_445[19]),
        .O(cmp743_i_fu_386_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__1_i_8
       (.I0(cols_reg_445[16]),
        .I1(cols_reg_445[17]),
        .O(cmp743_i_fu_386_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_386_p2_carry__2
       (.CI(cmp743_i_fu_386_p2_carry__1_n_3),
        .CO({cmp743_i_fu_386_p2,cmp743_i_fu_386_p2_carry__2_n_4,cmp743_i_fu_386_p2_carry__2_n_5,cmp743_i_fu_386_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_386_p2_carry__2_i_1_n_3,cmp743_i_fu_386_p2_carry__2_i_2_n_3,cmp743_i_fu_386_p2_carry__2_i_3_n_3,cmp743_i_fu_386_p2_carry__2_i_4_n_3}),
        .O(NLW_cmp743_i_fu_386_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_386_p2_carry__2_i_5_n_3,cmp743_i_fu_386_p2_carry__2_i_6_n_3,cmp743_i_fu_386_p2_carry__2_i_7_n_3,cmp743_i_fu_386_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp743_i_fu_386_p2_carry__2_i_1
       (.I0(cols_reg_445[30]),
        .I1(cols_reg_445[31]),
        .O(cmp743_i_fu_386_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__2_i_2
       (.I0(cols_reg_445[29]),
        .I1(cols_reg_445[28]),
        .O(cmp743_i_fu_386_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__2_i_3
       (.I0(cols_reg_445[27]),
        .I1(cols_reg_445[26]),
        .O(cmp743_i_fu_386_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry__2_i_4
       (.I0(cols_reg_445[25]),
        .I1(cols_reg_445[24]),
        .O(cmp743_i_fu_386_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__2_i_5
       (.I0(cols_reg_445[30]),
        .I1(cols_reg_445[31]),
        .O(cmp743_i_fu_386_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__2_i_6
       (.I0(cols_reg_445[28]),
        .I1(cols_reg_445[29]),
        .O(cmp743_i_fu_386_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__2_i_7
       (.I0(cols_reg_445[26]),
        .I1(cols_reg_445[27]),
        .O(cmp743_i_fu_386_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry__2_i_8
       (.I0(cols_reg_445[24]),
        .I1(cols_reg_445[25]),
        .O(cmp743_i_fu_386_p2_carry__2_i_8_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry_i_1
       (.I0(cols_reg_445[7]),
        .I1(cols_reg_445[6]),
        .O(cmp743_i_fu_386_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry_i_2
       (.I0(cols_reg_445[5]),
        .I1(cols_reg_445[4]),
        .O(cmp743_i_fu_386_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry_i_3
       (.I0(cols_reg_445[3]),
        .I1(cols_reg_445[2]),
        .O(cmp743_i_fu_386_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_386_p2_carry_i_4
       (.I0(cols_reg_445[1]),
        .I1(cols_reg_445[0]),
        .O(cmp743_i_fu_386_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry_i_5
       (.I0(cols_reg_445[6]),
        .I1(cols_reg_445[7]),
        .O(cmp743_i_fu_386_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry_i_6
       (.I0(cols_reg_445[4]),
        .I1(cols_reg_445[5]),
        .O(cmp743_i_fu_386_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry_i_7
       (.I0(cols_reg_445[2]),
        .I1(cols_reg_445[3]),
        .O(cmp743_i_fu_386_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_386_p2_carry_i_8
       (.I0(cols_reg_445[0]),
        .I1(cols_reg_445[1]),
        .O(cmp743_i_fu_386_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp743_i_reg_468[0]_i_1 
       (.I0(cmp743_i_fu_386_p2),
        .I1(ap_CS_fsm_state3),
        .I2(cmp743_i_reg_468),
        .O(\cmp743_i_reg_468[0]_i_1_n_3 ));
  FDRE \cmp743_i_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp743_i_reg_468[0]_i_1_n_3 ),
        .Q(cmp743_i_reg_468),
        .R(1'b0));
  FDRE \cols_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(cols_reg_445[0]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(cols_reg_445[10]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(cols_reg_445[11]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(cols_reg_445[12]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(cols_reg_445[13]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(cols_reg_445[14]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(cols_reg_445[15]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[16]),
        .Q(cols_reg_445[16]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[17]),
        .Q(cols_reg_445[17]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[18]),
        .Q(cols_reg_445[18]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[19]),
        .Q(cols_reg_445[19]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(cols_reg_445[1]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[20]),
        .Q(cols_reg_445[20]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[21]),
        .Q(cols_reg_445[21]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[22]),
        .Q(cols_reg_445[22]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[23]),
        .Q(cols_reg_445[23]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[24]),
        .Q(cols_reg_445[24]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[25]),
        .Q(cols_reg_445[25]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[26]),
        .Q(cols_reg_445[26]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[27]),
        .Q(cols_reg_445[27]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[28]),
        .Q(cols_reg_445[28]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[29]),
        .Q(cols_reg_445[29]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(cols_reg_445[2]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[30]),
        .Q(cols_reg_445[30]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[31]),
        .Q(cols_reg_445[31]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(cols_reg_445[3]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(cols_reg_445[4]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(cols_reg_445[5]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(cols_reg_445[6]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(cols_reg_445[7]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(cols_reg_445[8]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(cols_reg_445[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_472[0]_i_1 
       (.I0(\i_reg_182_reg_n_3_[0] ),
        .O(i_2_fu_396_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_2_reg_472[10]_i_1 
       (.I0(\i_reg_182_reg_n_3_[10] ),
        .I1(\i_reg_182_reg_n_3_[7] ),
        .I2(\i_2_reg_472[10]_i_2_n_3 ),
        .I3(\i_reg_182_reg_n_3_[6] ),
        .I4(\i_reg_182_reg_n_3_[8] ),
        .I5(\i_reg_182_reg_n_3_[9] ),
        .O(i_2_fu_396_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_2_reg_472[10]_i_2 
       (.I0(\i_reg_182_reg_n_3_[4] ),
        .I1(\i_reg_182_reg_n_3_[2] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[1] ),
        .I4(\i_reg_182_reg_n_3_[3] ),
        .I5(\i_reg_182_reg_n_3_[5] ),
        .O(\i_2_reg_472[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_472[1]_i_1 
       (.I0(\i_reg_182_reg_n_3_[0] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .O(i_2_fu_396_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_472[2]_i_1 
       (.I0(\i_reg_182_reg_n_3_[2] ),
        .I1(\i_reg_182_reg_n_3_[0] ),
        .I2(\i_reg_182_reg_n_3_[1] ),
        .O(i_2_fu_396_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_472[3]_i_1 
       (.I0(\i_reg_182_reg_n_3_[3] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[2] ),
        .O(i_2_fu_396_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_472[4]_i_1 
       (.I0(\i_reg_182_reg_n_3_[4] ),
        .I1(\i_reg_182_reg_n_3_[2] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[1] ),
        .I4(\i_reg_182_reg_n_3_[3] ),
        .O(i_2_fu_396_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_472[5]_i_1 
       (.I0(\i_reg_182_reg_n_3_[5] ),
        .I1(\i_reg_182_reg_n_3_[3] ),
        .I2(\i_reg_182_reg_n_3_[1] ),
        .I3(\i_reg_182_reg_n_3_[0] ),
        .I4(\i_reg_182_reg_n_3_[2] ),
        .I5(\i_reg_182_reg_n_3_[4] ),
        .O(i_2_fu_396_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_2_reg_472[6]_i_1 
       (.I0(\i_reg_182_reg_n_3_[6] ),
        .I1(\i_2_reg_472[10]_i_2_n_3 ),
        .O(i_2_fu_396_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_2_reg_472[7]_i_1 
       (.I0(\i_reg_182_reg_n_3_[7] ),
        .I1(\i_2_reg_472[10]_i_2_n_3 ),
        .I2(\i_reg_182_reg_n_3_[6] ),
        .O(i_2_fu_396_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_2_reg_472[8]_i_1 
       (.I0(\i_reg_182_reg_n_3_[8] ),
        .I1(\i_reg_182_reg_n_3_[6] ),
        .I2(\i_2_reg_472[10]_i_2_n_3 ),
        .I3(\i_reg_182_reg_n_3_[7] ),
        .O(i_2_fu_396_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_2_reg_472[9]_i_1 
       (.I0(\i_reg_182_reg_n_3_[7] ),
        .I1(\i_2_reg_472[10]_i_2_n_3 ),
        .I2(\i_reg_182_reg_n_3_[6] ),
        .I3(\i_reg_182_reg_n_3_[8] ),
        .I4(\i_reg_182_reg_n_3_[9] ),
        .O(i_2_fu_396_p2[9]));
  FDRE \i_2_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[0]),
        .Q(i_2_reg_472[0]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[10]),
        .Q(i_2_reg_472[10]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[1]),
        .Q(i_2_reg_472[1]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[2]),
        .Q(i_2_reg_472[2]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[3]),
        .Q(i_2_reg_472[3]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[4]),
        .Q(i_2_reg_472[4]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[5]),
        .Q(i_2_reg_472[5]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[6]),
        .Q(i_2_reg_472[6]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[7]),
        .Q(i_2_reg_472[7]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[8]),
        .Q(i_2_reg_472[8]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[9]),
        .Q(i_2_reg_472[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1
       (.I0(cols_reg_445[23]),
        .I1(cols_reg_445[22]),
        .I2(cols_reg_445[21]),
        .O(i__carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(cols_reg_445[19]),
        .I1(cols_reg_445[18]),
        .I2(cols_reg_445[20]),
        .O(i__carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(cols_reg_445[17]),
        .I1(cols_reg_445[16]),
        .I2(cols_reg_445[15]),
        .O(i__carry__0_i_3_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(cols_reg_445[13]),
        .I1(cols_reg_445[12]),
        .I2(cols_reg_445[14]),
        .O(i__carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_1
       (.I0(cols_reg_445[30]),
        .I1(cols_reg_445[31]),
        .O(i__carry__1_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(cols_reg_445[29]),
        .I1(cols_reg_445[28]),
        .I2(cols_reg_445[27]),
        .O(i__carry__1_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(cols_reg_445[25]),
        .I1(cols_reg_445[24]),
        .I2(cols_reg_445[26]),
        .O(i__carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h09000009)) 
    i__carry_i_1
       (.I0(cols_reg_445[10]),
        .I1(j_reg_215_reg[10]),
        .I2(cols_reg_445[11]),
        .I3(j_reg_215_reg[9]),
        .I4(cols_reg_445[9]),
        .O(i__carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(cols_reg_445[8]),
        .I1(j_reg_215_reg[8]),
        .I2(cols_reg_445[6]),
        .I3(j_reg_215_reg[6]),
        .I4(j_reg_215_reg[7]),
        .I5(cols_reg_445[7]),
        .O(i__carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(cols_reg_445[5]),
        .I1(j_reg_215_reg[5]),
        .I2(cols_reg_445[3]),
        .I3(j_reg_215_reg[3]),
        .I4(j_reg_215_reg[4]),
        .I5(cols_reg_445[4]),
        .O(i__carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(cols_reg_445[2]),
        .I1(j_reg_215_reg[2]),
        .I2(cols_reg_445[0]),
        .I3(j_reg_215_reg[0]),
        .I4(j_reg_215_reg[1]),
        .I5(cols_reg_445[1]),
        .O(i__carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_182[10]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(i_reg_182));
  FDRE \i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[0]),
        .Q(\i_reg_182_reg_n_3_[0] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[10]),
        .Q(\i_reg_182_reg_n_3_[10] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[1]),
        .Q(\i_reg_182_reg_n_3_[1] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[2]),
        .Q(\i_reg_182_reg_n_3_[2] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[3]),
        .Q(\i_reg_182_reg_n_3_[3] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[4]),
        .Q(\i_reg_182_reg_n_3_[4] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[5]),
        .Q(\i_reg_182_reg_n_3_[5] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[6]),
        .Q(\i_reg_182_reg_n_3_[6] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[7]),
        .Q(\i_reg_182_reg_n_3_[7] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[8]),
        .Q(\i_reg_182_reg_n_3_[8] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[9]),
        .Q(\i_reg_182_reg_n_3_[9] ),
        .R(i_reg_182));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_409_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln128_fu_409_p2_carry_n_3,icmp_ln128_fu_409_p2_carry_n_4,icmp_ln128_fu_409_p2_carry_n_5,icmp_ln128_fu_409_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_409_p2_carry_i_1_n_3,icmp_ln128_fu_409_p2_carry_i_2_n_3,icmp_ln128_fu_409_p2_carry_i_3_n_3,icmp_ln128_fu_409_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_409_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_409_p2_carry_i_5_n_3,icmp_ln128_fu_409_p2_carry_i_6_n_3,icmp_ln128_fu_409_p2_carry_i_7_n_3,icmp_ln128_fu_409_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_409_p2_carry__0
       (.CI(icmp_ln128_fu_409_p2_carry_n_3),
        .CO({icmp_ln128_fu_409_p2_carry__0_n_3,icmp_ln128_fu_409_p2_carry__0_n_4,icmp_ln128_fu_409_p2_carry__0_n_5,icmp_ln128_fu_409_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_409_p2_carry__0_i_1_n_3,icmp_ln128_fu_409_p2_carry__0_i_2_n_3,icmp_ln128_fu_409_p2_carry__0_i_3_n_3,icmp_ln128_fu_409_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_409_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_409_p2_carry__0_i_5_n_3,icmp_ln128_fu_409_p2_carry__0_i_6_n_3,icmp_ln128_fu_409_p2_carry__0_i_7_n_3,icmp_ln128_fu_409_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__0_i_1
       (.I0(rows_reg_440[15]),
        .I1(rows_reg_440[14]),
        .O(icmp_ln128_fu_409_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__0_i_2
       (.I0(rows_reg_440[13]),
        .I1(rows_reg_440[12]),
        .O(icmp_ln128_fu_409_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln128_fu_409_p2_carry__0_i_3
       (.I0(rows_reg_440[11]),
        .I1(\i_reg_182_reg_n_3_[10] ),
        .I2(rows_reg_440[10]),
        .O(icmp_ln128_fu_409_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_409_p2_carry__0_i_4
       (.I0(rows_reg_440[9]),
        .I1(\i_reg_182_reg_n_3_[9] ),
        .I2(rows_reg_440[8]),
        .I3(\i_reg_182_reg_n_3_[8] ),
        .O(icmp_ln128_fu_409_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__0_i_5
       (.I0(rows_reg_440[14]),
        .I1(rows_reg_440[15]),
        .O(icmp_ln128_fu_409_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__0_i_6
       (.I0(rows_reg_440[12]),
        .I1(rows_reg_440[13]),
        .O(icmp_ln128_fu_409_p2_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln128_fu_409_p2_carry__0_i_7
       (.I0(rows_reg_440[11]),
        .I1(\i_reg_182_reg_n_3_[10] ),
        .I2(rows_reg_440[10]),
        .O(icmp_ln128_fu_409_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_409_p2_carry__0_i_8
       (.I0(\i_reg_182_reg_n_3_[9] ),
        .I1(rows_reg_440[9]),
        .I2(\i_reg_182_reg_n_3_[8] ),
        .I3(rows_reg_440[8]),
        .O(icmp_ln128_fu_409_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_409_p2_carry__1
       (.CI(icmp_ln128_fu_409_p2_carry__0_n_3),
        .CO({icmp_ln128_fu_409_p2_carry__1_n_3,icmp_ln128_fu_409_p2_carry__1_n_4,icmp_ln128_fu_409_p2_carry__1_n_5,icmp_ln128_fu_409_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_409_p2_carry__1_i_1_n_3,icmp_ln128_fu_409_p2_carry__1_i_2_n_3,icmp_ln128_fu_409_p2_carry__1_i_3_n_3,icmp_ln128_fu_409_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_409_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_409_p2_carry__1_i_5_n_3,icmp_ln128_fu_409_p2_carry__1_i_6_n_3,icmp_ln128_fu_409_p2_carry__1_i_7_n_3,icmp_ln128_fu_409_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__1_i_1
       (.I0(rows_reg_440[23]),
        .I1(rows_reg_440[22]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__1_i_2
       (.I0(rows_reg_440[21]),
        .I1(rows_reg_440[20]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__1_i_3
       (.I0(rows_reg_440[19]),
        .I1(rows_reg_440[18]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__1_i_4
       (.I0(rows_reg_440[17]),
        .I1(rows_reg_440[16]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__1_i_5
       (.I0(rows_reg_440[22]),
        .I1(rows_reg_440[23]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__1_i_6
       (.I0(rows_reg_440[20]),
        .I1(rows_reg_440[21]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__1_i_7
       (.I0(rows_reg_440[18]),
        .I1(rows_reg_440[19]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__1_i_8
       (.I0(rows_reg_440[16]),
        .I1(rows_reg_440[17]),
        .O(icmp_ln128_fu_409_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_409_p2_carry__2
       (.CI(icmp_ln128_fu_409_p2_carry__1_n_3),
        .CO({CO,icmp_ln128_fu_409_p2_carry__2_n_4,icmp_ln128_fu_409_p2_carry__2_n_5,icmp_ln128_fu_409_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_409_p2_carry__2_i_1_n_3,icmp_ln128_fu_409_p2_carry__2_i_2_n_3,icmp_ln128_fu_409_p2_carry__2_i_3_n_3,icmp_ln128_fu_409_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_409_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_409_p2_carry__2_i_5_n_3,icmp_ln128_fu_409_p2_carry__2_i_6_n_3,icmp_ln128_fu_409_p2_carry__2_i_7_n_3,icmp_ln128_fu_409_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln128_fu_409_p2_carry__2_i_1
       (.I0(rows_reg_440[30]),
        .I1(rows_reg_440[31]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__2_i_2
       (.I0(rows_reg_440[29]),
        .I1(rows_reg_440[28]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__2_i_3
       (.I0(rows_reg_440[27]),
        .I1(rows_reg_440[26]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_409_p2_carry__2_i_4
       (.I0(rows_reg_440[25]),
        .I1(rows_reg_440[24]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__2_i_5
       (.I0(rows_reg_440[30]),
        .I1(rows_reg_440[31]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__2_i_6
       (.I0(rows_reg_440[28]),
        .I1(rows_reg_440[29]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__2_i_7
       (.I0(rows_reg_440[26]),
        .I1(rows_reg_440[27]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_409_p2_carry__2_i_8
       (.I0(rows_reg_440[24]),
        .I1(rows_reg_440[25]),
        .O(icmp_ln128_fu_409_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_409_p2_carry_i_1
       (.I0(rows_reg_440[7]),
        .I1(\i_reg_182_reg_n_3_[7] ),
        .I2(rows_reg_440[6]),
        .I3(\i_reg_182_reg_n_3_[6] ),
        .O(icmp_ln128_fu_409_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_409_p2_carry_i_2
       (.I0(rows_reg_440[5]),
        .I1(\i_reg_182_reg_n_3_[5] ),
        .I2(rows_reg_440[4]),
        .I3(\i_reg_182_reg_n_3_[4] ),
        .O(icmp_ln128_fu_409_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_409_p2_carry_i_3
       (.I0(rows_reg_440[3]),
        .I1(\i_reg_182_reg_n_3_[3] ),
        .I2(rows_reg_440[2]),
        .I3(\i_reg_182_reg_n_3_[2] ),
        .O(icmp_ln128_fu_409_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_409_p2_carry_i_4
       (.I0(rows_reg_440[1]),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(rows_reg_440[0]),
        .I3(\i_reg_182_reg_n_3_[0] ),
        .O(icmp_ln128_fu_409_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_409_p2_carry_i_5
       (.I0(\i_reg_182_reg_n_3_[7] ),
        .I1(rows_reg_440[7]),
        .I2(\i_reg_182_reg_n_3_[6] ),
        .I3(rows_reg_440[6]),
        .O(icmp_ln128_fu_409_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_409_p2_carry_i_6
       (.I0(\i_reg_182_reg_n_3_[5] ),
        .I1(rows_reg_440[5]),
        .I2(\i_reg_182_reg_n_3_[4] ),
        .I3(rows_reg_440[4]),
        .O(icmp_ln128_fu_409_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_409_p2_carry_i_7
       (.I0(\i_reg_182_reg_n_3_[3] ),
        .I1(rows_reg_440[3]),
        .I2(\i_reg_182_reg_n_3_[2] ),
        .I3(rows_reg_440[2]),
        .O(icmp_ln128_fu_409_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_409_p2_carry_i_8
       (.I0(\i_reg_182_reg_n_3_[1] ),
        .I1(rows_reg_440[1]),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(rows_reg_440[0]),
        .O(icmp_ln128_fu_409_p2_carry_i_8_n_3));
  CARRY4 \icmp_ln132_fu_424_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln132_fu_424_p2_inferred__0/i__carry_n_3 ,\icmp_ln132_fu_424_p2_inferred__0/i__carry_n_4 ,\icmp_ln132_fu_424_p2_inferred__0/i__carry_n_5 ,\icmp_ln132_fu_424_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_3,i__carry_i_2_n_3,i__carry_i_3_n_3,i__carry_i_4_n_3}));
  CARRY4 \icmp_ln132_fu_424_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln132_fu_424_p2_inferred__0/i__carry_n_3 ),
        .CO({\icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_3 ,\icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_4 ,\icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_5 ,\icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_3,i__carry__0_i_2_n_3,i__carry__0_i_3_n_3,i__carry__0_i_4_n_3}));
  CARRY4 \icmp_ln132_fu_424_p2_inferred__0/i__carry__1 
       (.CI(\icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_3 ),
        .CO({\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],ap_condition_pp1_exit_iter0_state5,\icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_5 ,\icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_3,i__carry__1_i_2_n_3,i__carry__1_i_3_n_3}));
  FDRE \icmp_ln132_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_88),
        .Q(\icmp_ln132_reg_491_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__21
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(internal_empty_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_215[0]_i_1 
       (.I0(j_reg_215_reg[0]),
        .O(j_2_fu_414_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_reg_215[10]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(CO),
        .I2(Q[1]),
        .O(ap_NS_fsm116_out));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_215[10]_i_2 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\j_reg_215[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \j_reg_215[10]_i_3 
       (.I0(j_reg_215_reg[10]),
        .I1(j_reg_215_reg[7]),
        .I2(\j_reg_215[10]_i_4_n_3 ),
        .I3(j_reg_215_reg[6]),
        .I4(j_reg_215_reg[8]),
        .I5(j_reg_215_reg[9]),
        .O(j_2_fu_414_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_215[10]_i_4 
       (.I0(j_reg_215_reg[4]),
        .I1(j_reg_215_reg[2]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[1]),
        .I4(j_reg_215_reg[3]),
        .I5(j_reg_215_reg[5]),
        .O(\j_reg_215[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_215[1]_i_1 
       (.I0(j_reg_215_reg[0]),
        .I1(j_reg_215_reg[1]),
        .O(j_2_fu_414_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_215[2]_i_1 
       (.I0(j_reg_215_reg[2]),
        .I1(j_reg_215_reg[0]),
        .I2(j_reg_215_reg[1]),
        .O(j_2_fu_414_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_215[3]_i_1 
       (.I0(j_reg_215_reg[3]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[2]),
        .O(j_2_fu_414_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_215[4]_i_1 
       (.I0(j_reg_215_reg[4]),
        .I1(j_reg_215_reg[2]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[1]),
        .I4(j_reg_215_reg[3]),
        .O(j_2_fu_414_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_215[5]_i_1 
       (.I0(j_reg_215_reg[5]),
        .I1(j_reg_215_reg[3]),
        .I2(j_reg_215_reg[1]),
        .I3(j_reg_215_reg[0]),
        .I4(j_reg_215_reg[2]),
        .I5(j_reg_215_reg[4]),
        .O(j_2_fu_414_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_215[6]_i_1 
       (.I0(j_reg_215_reg[6]),
        .I1(\j_reg_215[10]_i_4_n_3 ),
        .O(j_2_fu_414_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_215[7]_i_1 
       (.I0(j_reg_215_reg[7]),
        .I1(\j_reg_215[10]_i_4_n_3 ),
        .I2(j_reg_215_reg[6]),
        .O(j_2_fu_414_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_215[8]_i_1 
       (.I0(j_reg_215_reg[8]),
        .I1(j_reg_215_reg[6]),
        .I2(\j_reg_215[10]_i_4_n_3 ),
        .I3(j_reg_215_reg[7]),
        .O(j_2_fu_414_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \j_reg_215[9]_i_1 
       (.I0(j_reg_215_reg[7]),
        .I1(\j_reg_215[10]_i_4_n_3 ),
        .I2(j_reg_215_reg[6]),
        .I3(j_reg_215_reg[8]),
        .I4(j_reg_215_reg[9]),
        .O(j_2_fu_414_p2[9]));
  FDRE \j_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[0]),
        .Q(j_reg_215_reg[0]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[10]),
        .Q(j_reg_215_reg[10]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[1]),
        .Q(j_reg_215_reg[1]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[2]),
        .Q(j_reg_215_reg[2]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[3]),
        .Q(j_reg_215_reg[3]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[4]),
        .Q(j_reg_215_reg[4]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[5]),
        .Q(j_reg_215_reg[5]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[6]),
        .Q(j_reg_215_reg[6]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[7]),
        .Q(j_reg_215_reg[7]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[8]),
        .Q(j_reg_215_reg[8]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_414_p2[9]),
        .Q(j_reg_215_reg[9]),
        .R(ap_NS_fsm116_out));
  LUT6 #(
    .INIT(64'hE2E2E2E200AAAAAA)) 
    \last_1_ph_reg_319[0]_i_1 
       (.I0(\last_1_ph_reg_319_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(last_reg_226),
        .I3(Q[1]),
        .I4(CO),
        .I5(cmp743_i_reg_468),
        .O(\last_1_ph_reg_319[0]_i_1_n_3 ));
  FDRE \last_1_ph_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_1_ph_reg_319[0]_i_1_n_3 ),
        .Q(\last_1_ph_reg_319_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \last_1_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_11),
        .Q(\last_1_reg_356_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E2E2E2E2E2E2E2)) 
    \last_reg_226[0]_i_1 
       (.I0(last_reg_226),
        .I1(shiftReg_ce_0),
        .I2(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .I3(Q[1]),
        .I4(CO),
        .I5(cmp743_i_reg_468),
        .O(\last_reg_226[0]_i_1_n_3 ));
  FDRE \last_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_reg_226[0]_i_1_n_3 ),
        .Q(last_reg_226),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FE0E)) 
    \p_Val2_s_reg_282[23]_i_3 
       (.I0(start_3_reg_238),
        .I1(last_reg_226),
        .I2(regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .I3(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .O(\p_Val2_s_reg_282[23]_i_3_n_3 ));
  FDRE \p_Val2_s_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_38),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_28),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_27),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_26),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_25),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_24),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_34),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_33),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_32),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_31),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_30),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_29),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both_50 regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (stream_in_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_0(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .B_V_data_1_sel_rd_reg_1(regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .B_V_data_1_sel_rd_reg_2(regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .B_V_data_1_sel_rd_reg_3(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_91),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_4 (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .D(ap_NS_fsm[5]),
        .E(axi_last_V_8_reg_2697_out),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .\ap_CS_fsm_reg[5] (last_1_reg_356),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm[5]_i_2_n_3 ),
        .\ap_CS_fsm_reg[6] (regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .ap_NS_fsm116_out(ap_NS_fsm116_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .ap_rst_n_2(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_3_reg_248_reg[23] ({regslice_both_AXI_video_strm_V_data_V_U_n_15,regslice_both_AXI_video_strm_V_data_V_U_n_16,regslice_both_AXI_video_strm_V_data_V_U_n_17,regslice_both_AXI_video_strm_V_data_V_U_n_18,regslice_both_AXI_video_strm_V_data_V_U_n_19,regslice_both_AXI_video_strm_V_data_V_U_n_20,regslice_both_AXI_video_strm_V_data_V_U_n_21,regslice_both_AXI_video_strm_V_data_V_U_n_22,regslice_both_AXI_video_strm_V_data_V_U_n_23,regslice_both_AXI_video_strm_V_data_V_U_n_24,regslice_both_AXI_video_strm_V_data_V_U_n_25,regslice_both_AXI_video_strm_V_data_V_U_n_26,regslice_both_AXI_video_strm_V_data_V_U_n_27,regslice_both_AXI_video_strm_V_data_V_U_n_28,regslice_both_AXI_video_strm_V_data_V_U_n_29,regslice_both_AXI_video_strm_V_data_V_U_n_30,regslice_both_AXI_video_strm_V_data_V_U_n_31,regslice_both_AXI_video_strm_V_data_V_U_n_32,regslice_both_AXI_video_strm_V_data_V_U_n_33,regslice_both_AXI_video_strm_V_data_V_U_n_34,regslice_both_AXI_video_strm_V_data_V_U_n_35,regslice_both_AXI_video_strm_V_data_V_U_n_36,regslice_both_AXI_video_strm_V_data_V_U_n_37,regslice_both_AXI_video_strm_V_data_V_U_n_38}),
        .\axi_data_V_3_reg_248_reg[23]_0 ({regslice_both_AXI_video_strm_V_data_V_U_n_40,regslice_both_AXI_video_strm_V_data_V_U_n_41,regslice_both_AXI_video_strm_V_data_V_U_n_42,regslice_both_AXI_video_strm_V_data_V_U_n_43,regslice_both_AXI_video_strm_V_data_V_U_n_44,regslice_both_AXI_video_strm_V_data_V_U_n_45,regslice_both_AXI_video_strm_V_data_V_U_n_46,regslice_both_AXI_video_strm_V_data_V_U_n_47,regslice_both_AXI_video_strm_V_data_V_U_n_48,regslice_both_AXI_video_strm_V_data_V_U_n_49,regslice_both_AXI_video_strm_V_data_V_U_n_50,regslice_both_AXI_video_strm_V_data_V_U_n_51,regslice_both_AXI_video_strm_V_data_V_U_n_52,regslice_both_AXI_video_strm_V_data_V_U_n_53,regslice_both_AXI_video_strm_V_data_V_U_n_54,regslice_both_AXI_video_strm_V_data_V_U_n_55,regslice_both_AXI_video_strm_V_data_V_U_n_56,regslice_both_AXI_video_strm_V_data_V_U_n_57,regslice_both_AXI_video_strm_V_data_V_U_n_58,regslice_both_AXI_video_strm_V_data_V_U_n_59,regslice_both_AXI_video_strm_V_data_V_U_n_60,regslice_both_AXI_video_strm_V_data_V_U_n_61,regslice_both_AXI_video_strm_V_data_V_U_n_62,regslice_both_AXI_video_strm_V_data_V_U_n_63}),
        .\axi_data_V_5_reg_344_reg[0] (\last_1_reg_356_reg_n_3_[0] ),
        .\axi_data_V_5_reg_344_reg[23] (axi_data_V_5_ph_reg_307),
        .\axi_last_V_8_reg_269_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .\axi_last_V_8_reg_269_reg[0]_0 (\p_Val2_s_reg_282[23]_i_3_n_3 ),
        .cmp743_i_reg_468(cmp743_i_reg_468),
        .\icmp_ln132_reg_491_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_88),
        .\icmp_ln132_reg_491_reg[0]_0 (\icmp_ln132_reg_491_reg_n_3_[0] ),
        .\icmp_ln132_reg_491_reg[0]_1 (\ap_CS_fsm[5]_i_4_n_3 ),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_full_n_reg(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .internal_full_n_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .last_reg_226(last_reg_226),
        .\p_Val2_s_reg_282_reg[23] (axi_data_V_3_reg_248),
        .start_3_reg_238(start_3_reg_238),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TVALID(stream_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1_51 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_91),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .\B_V_data_1_state_reg[1]_3 (\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0}),
        .\SRL_SIG_reg[1][0] (ap_enable_reg_pp1_iter1_reg_n_3),
        .\SRL_SIG_reg[1][0]_0 (\icmp_ln132_reg_491_reg_n_3_[0] ),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_3_reg_259(axi_last_V_3_reg_259),
        .\axi_last_V_3_reg_259_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .axi_last_V_5_ph_reg_295(axi_last_V_5_ph_reg_295),
        .\axi_last_V_8_reg_269_reg[0] (\p_Val2_s_reg_282[23]_i_3_n_3 ),
        .cmp743_i_reg_468(cmp743_i_reg_468),
        .\last_1_ph_reg_319_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_11),
        .\last_1_reg_356_reg[0] (\last_1_ph_reg_319_reg_n_3_[0] ),
        .last_reg_226(last_reg_226),
        .\last_reg_226_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_9),
        .start_3_reg_238(start_3_reg_238),
        .\start_3_reg_238_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID(stream_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1_52 regslice_both_AXI_video_strm_V_user_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .\B_V_data_1_state_reg[1]_3 (regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_6),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  FDRE \rows_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [0]),
        .Q(rows_reg_440[0]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [10]),
        .Q(rows_reg_440[10]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [11]),
        .Q(rows_reg_440[11]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [12]),
        .Q(rows_reg_440[12]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [13]),
        .Q(rows_reg_440[13]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [14]),
        .Q(rows_reg_440[14]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [15]),
        .Q(rows_reg_440[15]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [16]),
        .Q(rows_reg_440[16]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [17]),
        .Q(rows_reg_440[17]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [18]),
        .Q(rows_reg_440[18]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [19]),
        .Q(rows_reg_440[19]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [1]),
        .Q(rows_reg_440[1]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [20]),
        .Q(rows_reg_440[20]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [21]),
        .Q(rows_reg_440[21]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [22]),
        .Q(rows_reg_440[22]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [23]),
        .Q(rows_reg_440[23]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [24]),
        .Q(rows_reg_440[24]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [25]),
        .Q(rows_reg_440[25]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [26]),
        .Q(rows_reg_440[26]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [27]),
        .Q(rows_reg_440[27]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [28]),
        .Q(rows_reg_440[28]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [29]),
        .Q(rows_reg_440[29]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [2]),
        .Q(rows_reg_440[2]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [30]),
        .Q(rows_reg_440[30]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [31]),
        .Q(rows_reg_440[31]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [3]),
        .Q(rows_reg_440[3]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [4]),
        .Q(rows_reg_440[4]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [5]),
        .Q(rows_reg_440[5]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [6]),
        .Q(rows_reg_440[6]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [7]),
        .Q(rows_reg_440[7]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [8]),
        .Q(rows_reg_440[8]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [9]),
        .Q(rows_reg_440[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \start_1_fu_90[0]_i_1 
       (.I0(start_1_fu_90),
        .I1(ap_CS_fsm_state7),
        .I2(cmp743_i_reg_468),
        .I3(ap_CS_fsm_state3),
        .O(\start_1_fu_90[0]_i_1_n_3 ));
  FDRE \start_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_1_fu_90[0]_i_1_n_3 ),
        .Q(start_1_fu_90),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \start_3_reg_238[0]_i_1 
       (.I0(start_3_reg_238),
        .I1(start_1_fu_90),
        .I2(cmp743_i_reg_468),
        .I3(CO),
        .I4(Q[1]),
        .I5(shiftReg_ce_0),
        .O(\start_3_reg_238[0]_i_1_n_3 ));
  FDRE \start_3_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_3_reg_238[0]_i_1_n_3 ),
        .Q(start_3_reg_238),
        .R(1'b0));
  FDRE \start_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_6),
        .Q(start_reg_171),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc
   (ap_done_reg,
    SS,
    ap_done_reg_reg_0,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_done_reg_reg_1,
    ap_clk,
    ap_rst_n,
    p_src_mat_cols_c_i_empty_n,
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    p_src_mat_rows_c_i_empty_n,
    \ap_return_0_preg_reg[15]_0 ,
    \ap_return_0_preg_reg[14]_0 ,
    \ap_return_0_preg_reg[13]_0 ,
    \ap_return_0_preg_reg[12]_0 ,
    \ap_return_0_preg_reg[11]_0 ,
    \ap_return_0_preg_reg[10]_0 ,
    \ap_return_0_preg_reg[9]_0 ,
    \ap_return_0_preg_reg[8]_0 ,
    \ap_return_0_preg_reg[7]_0 ,
    \ap_return_0_preg_reg[6]_0 ,
    \ap_return_0_preg_reg[5]_0 ,
    \ap_return_0_preg_reg[4]_0 ,
    \ap_return_0_preg_reg[3]_0 ,
    \ap_return_0_preg_reg[2]_0 ,
    \ap_return_0_preg_reg[1]_0 ,
    \ap_return_0_preg_reg[0]_0 ,
    \ap_return_1_preg_reg[15]_0 ,
    \ap_return_1_preg_reg[14]_0 ,
    \ap_return_1_preg_reg[13]_0 ,
    \ap_return_1_preg_reg[12]_0 ,
    \ap_return_1_preg_reg[11]_0 ,
    \ap_return_1_preg_reg[10]_0 ,
    \ap_return_1_preg_reg[9]_0 ,
    \ap_return_1_preg_reg[8]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    \ap_return_1_preg_reg[6]_0 ,
    \ap_return_1_preg_reg[5]_0 ,
    \ap_return_1_preg_reg[4]_0 ,
    \ap_return_1_preg_reg[3]_0 ,
    \ap_return_1_preg_reg[2]_0 ,
    \ap_return_1_preg_reg[1]_0 ,
    \ap_return_1_preg_reg[0]_0 );
  output ap_done_reg;
  output [0:0]SS;
  output ap_done_reg_reg_0;
  output [15:0]ap_return_0_preg;
  output [15:0]ap_return_1_preg;
  input ap_done_reg_reg_1;
  input ap_clk;
  input ap_rst_n;
  input p_src_mat_cols_c_i_empty_n;
  input colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  input p_src_mat_rows_c_i_empty_n;
  input \ap_return_0_preg_reg[15]_0 ;
  input \ap_return_0_preg_reg[14]_0 ;
  input \ap_return_0_preg_reg[13]_0 ;
  input \ap_return_0_preg_reg[12]_0 ;
  input \ap_return_0_preg_reg[11]_0 ;
  input \ap_return_0_preg_reg[10]_0 ;
  input \ap_return_0_preg_reg[9]_0 ;
  input \ap_return_0_preg_reg[8]_0 ;
  input \ap_return_0_preg_reg[7]_0 ;
  input \ap_return_0_preg_reg[6]_0 ;
  input \ap_return_0_preg_reg[5]_0 ;
  input \ap_return_0_preg_reg[4]_0 ;
  input \ap_return_0_preg_reg[3]_0 ;
  input \ap_return_0_preg_reg[2]_0 ;
  input \ap_return_0_preg_reg[1]_0 ;
  input \ap_return_0_preg_reg[0]_0 ;
  input \ap_return_1_preg_reg[15]_0 ;
  input \ap_return_1_preg_reg[14]_0 ;
  input \ap_return_1_preg_reg[13]_0 ;
  input \ap_return_1_preg_reg[12]_0 ;
  input \ap_return_1_preg_reg[11]_0 ;
  input \ap_return_1_preg_reg[10]_0 ;
  input \ap_return_1_preg_reg[9]_0 ;
  input \ap_return_1_preg_reg[8]_0 ;
  input \ap_return_1_preg_reg[7]_0 ;
  input \ap_return_1_preg_reg[6]_0 ;
  input \ap_return_1_preg_reg[5]_0 ;
  input \ap_return_1_preg_reg[4]_0 ;
  input \ap_return_1_preg_reg[3]_0 ;
  input \ap_return_1_preg_reg[2]_0 ;
  input \ap_return_1_preg_reg[1]_0 ;
  input \ap_return_1_preg_reg[0]_0 ;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [15:0]ap_return_0_preg;
  wire \ap_return_0_preg_reg[0]_0 ;
  wire \ap_return_0_preg_reg[10]_0 ;
  wire \ap_return_0_preg_reg[11]_0 ;
  wire \ap_return_0_preg_reg[12]_0 ;
  wire \ap_return_0_preg_reg[13]_0 ;
  wire \ap_return_0_preg_reg[14]_0 ;
  wire \ap_return_0_preg_reg[15]_0 ;
  wire \ap_return_0_preg_reg[1]_0 ;
  wire \ap_return_0_preg_reg[2]_0 ;
  wire \ap_return_0_preg_reg[3]_0 ;
  wire \ap_return_0_preg_reg[4]_0 ;
  wire \ap_return_0_preg_reg[5]_0 ;
  wire \ap_return_0_preg_reg[6]_0 ;
  wire \ap_return_0_preg_reg[7]_0 ;
  wire \ap_return_0_preg_reg[8]_0 ;
  wire \ap_return_0_preg_reg[9]_0 ;
  wire [15:0]ap_return_1_preg;
  wire \ap_return_1_preg_reg[0]_0 ;
  wire \ap_return_1_preg_reg[10]_0 ;
  wire \ap_return_1_preg_reg[11]_0 ;
  wire \ap_return_1_preg_reg[12]_0 ;
  wire \ap_return_1_preg_reg[13]_0 ;
  wire \ap_return_1_preg_reg[14]_0 ;
  wire \ap_return_1_preg_reg[15]_0 ;
  wire \ap_return_1_preg_reg[1]_0 ;
  wire \ap_return_1_preg_reg[2]_0 ;
  wire \ap_return_1_preg_reg[3]_0 ;
  wire \ap_return_1_preg_reg[4]_0 ;
  wire \ap_return_1_preg_reg[5]_0 ;
  wire \ap_return_1_preg_reg[6]_0 ;
  wire \ap_return_1_preg_reg[7]_0 ;
  wire \ap_return_1_preg_reg[8]_0 ;
  wire \ap_return_1_preg_reg[9]_0 ;
  wire ap_rst_n;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(p_src_mat_cols_c_i_empty_n),
        .I2(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .I3(p_src_mat_rows_c_i_empty_n),
        .O(ap_done_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[0]_0 ),
        .Q(ap_return_0_preg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[10]_0 ),
        .Q(ap_return_0_preg[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[11]_0 ),
        .Q(ap_return_0_preg[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[12]_0 ),
        .Q(ap_return_0_preg[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[13]_0 ),
        .Q(ap_return_0_preg[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[14]_0 ),
        .Q(ap_return_0_preg[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[15]_0 ),
        .Q(ap_return_0_preg[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[1]_0 ),
        .Q(ap_return_0_preg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[2]_0 ),
        .Q(ap_return_0_preg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[3]_0 ),
        .Q(ap_return_0_preg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[4]_0 ),
        .Q(ap_return_0_preg[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[5]_0 ),
        .Q(ap_return_0_preg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[6]_0 ),
        .Q(ap_return_0_preg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[7]_0 ),
        .Q(ap_return_0_preg[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[8]_0 ),
        .Q(ap_return_0_preg[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[9]_0 ),
        .Q(ap_return_0_preg[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[0]_0 ),
        .Q(ap_return_1_preg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[10]_0 ),
        .Q(ap_return_1_preg[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[11]_0 ),
        .Q(ap_return_1_preg[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[12]_0 ),
        .Q(ap_return_1_preg[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[13]_0 ),
        .Q(ap_return_1_preg[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[14]_0 ),
        .Q(ap_return_1_preg[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[15]_0 ),
        .Q(ap_return_1_preg[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[1]_0 ),
        .Q(ap_return_1_preg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[2]_0 ),
        .Q(ap_return_1_preg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[3]_0 ),
        .Q(ap_return_1_preg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[4]_0 ),
        .Q(ap_return_1_preg[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[5]_0 ),
        .Q(ap_return_1_preg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[6]_0 ),
        .Q(ap_return_1_preg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[7]_0 ),
        .Q(ap_return_1_preg[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[8]_0 ),
        .Q(ap_return_1_preg[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[9]_0 ),
        .Q(ap_return_1_preg[9]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc
   (ap_sync_ready,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg,
    Q,
    address0,
    colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0,
    ap_sync_reg_channel_write_low_th_2_2,
    ap_sync_channel_write_high_th_2_2,
    ap_done_reg_reg_0,
    shiftReg_ce,
    ap_sync_channel_write_high_th_2_1,
    shiftReg_ce_0,
    ap_sync_channel_write_high_th_2_0,
    shiftReg_ce_1,
    ap_sync_channel_write_low_th_2_2,
    shiftReg_ce_3,
    ap_sync_channel_write_low_th_2_1,
    shiftReg_ce_4,
    ap_sync_channel_write_low_th_2_0,
    shiftReg_ce_5,
    ap_sync_channel_write_high_th_1_2,
    shiftReg_ce_6,
    ap_sync_channel_write_high_th_1_1,
    shiftReg_ce_7,
    ap_sync_channel_write_high_th_1_0,
    shiftReg_ce_8,
    ap_sync_channel_write_low_th_1_2,
    shiftReg_ce_9,
    ap_sync_channel_write_low_th_1_1,
    shiftReg_ce_10,
    ap_sync_channel_write_low_th_1_0,
    shiftReg_ce_11,
    ap_sync_channel_write_high_th_0_2,
    shiftReg_ce_12,
    ap_sync_channel_write_high_th_0_1,
    shiftReg_ce_13,
    ap_sync_channel_write_high_th_0_0,
    shiftReg_ce_14,
    ap_sync_channel_write_low_th_0_2,
    shiftReg_ce_15,
    ap_sync_channel_write_low_th_0_1,
    shiftReg_ce_16,
    ap_sync_channel_write_low_th_0_0,
    shiftReg_ce_17,
    \trunc_ln144_reg_638_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \low_th_2_0_fu_58_reg[7]_0 ,
    \low_th_2_1_fu_70_reg[7]_0 ,
    \low_th_2_2_1_fu_82_reg[7]_0 ,
    \high_th_2_0_1_fu_94_reg[7]_0 ,
    \high_th_2_1_2_fu_106_reg[7]_0 ,
    \high_th_2_2_2_fu_118_reg[7]_0 ,
    \low_th_2_0_2_fu_114_reg[7]_0 ,
    \low_th_2_1_2_fu_110_reg[7]_0 ,
    \low_th_2_2_2_fu_102_reg[7]_0 ,
    \high_th_2_0_2_fu_98_reg[7]_0 ,
    \high_th_2_1_1_fu_90_reg[7]_0 ,
    \high_th_2_2_1_fu_86_reg[7]_0 ,
    \low_th_2_0_1_fu_78_reg[7]_0 ,
    \low_th_2_1_1_fu_74_reg[7]_0 ,
    \low_th_2_2_fu_66_reg[7]_0 ,
    \high_th_2_0_fu_62_reg[7]_0 ,
    \high_th_2_1_fu_54_reg[7]_0 ,
    \high_th_2_2_fu_50_reg[7]_0 ,
    ap_clk,
    ap_rst_n,
    E,
    int_ap_ready_reg,
    \ap_CS_fsm_reg[0]_0 ,
    shiftReg_ce_2,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    ap_start,
    ap_sync_reg_channel_write_high_th_2_2,
    high_th_2_2_full_n,
    low_th_1_0_full_n,
    ap_sync_reg_channel_write_low_th_1_0,
    ap_sync_reg_channel_write_high_th_2_1,
    high_th_2_1_full_n,
    low_th_0_0_full_n,
    ap_sync_reg_channel_write_low_th_0_0,
    high_th_2_0_full_n,
    ap_sync_reg_channel_write_high_th_2_0,
    ap_sync_reg_channel_write_low_th_2_1,
    low_th_2_1_full_n,
    ap_sync_reg_channel_write_low_th_2_2_reg,
    low_th_2_2_full_n,
    low_th_2_0_full_n,
    ap_sync_reg_channel_write_low_th_2_0,
    ap_sync_reg_channel_write_high_th_1_2,
    high_th_1_2_full_n,
    ap_sync_reg_channel_write_high_th_0_2,
    high_th_0_2_full_n,
    ap_sync_reg_channel_write_high_th_1_1,
    high_th_1_1_full_n,
    low_th_0_1_full_n,
    ap_sync_reg_channel_write_low_th_0_1,
    ap_sync_reg_channel_write_high_th_1_0,
    high_th_1_0_full_n,
    ap_sync_reg_channel_write_high_th_0_1,
    high_th_0_1_full_n,
    ap_sync_reg_channel_write_low_th_1_2,
    low_th_1_2_full_n,
    ap_sync_reg_channel_write_high_th_0_0,
    high_th_0_0_full_n,
    ap_sync_reg_channel_write_low_th_1_1,
    low_th_1_1_full_n,
    ap_sync_reg_channel_write_low_th_0_2,
    low_th_0_2_full_n,
    lower_threshold_q00,
    SS,
    D,
    \high_th_2_2_fu_50_reg[7]_1 );
  output ap_sync_ready;
  output ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg;
  output [1:0]Q;
  output [1:0]address0;
  output colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0;
  output ap_sync_reg_channel_write_low_th_2_2;
  output ap_sync_channel_write_high_th_2_2;
  output ap_done_reg_reg_0;
  output shiftReg_ce;
  output ap_sync_channel_write_high_th_2_1;
  output shiftReg_ce_0;
  output ap_sync_channel_write_high_th_2_0;
  output shiftReg_ce_1;
  output ap_sync_channel_write_low_th_2_2;
  output shiftReg_ce_3;
  output ap_sync_channel_write_low_th_2_1;
  output shiftReg_ce_4;
  output ap_sync_channel_write_low_th_2_0;
  output shiftReg_ce_5;
  output ap_sync_channel_write_high_th_1_2;
  output shiftReg_ce_6;
  output ap_sync_channel_write_high_th_1_1;
  output shiftReg_ce_7;
  output ap_sync_channel_write_high_th_1_0;
  output shiftReg_ce_8;
  output ap_sync_channel_write_low_th_1_2;
  output shiftReg_ce_9;
  output ap_sync_channel_write_low_th_1_1;
  output shiftReg_ce_10;
  output ap_sync_channel_write_low_th_1_0;
  output shiftReg_ce_11;
  output ap_sync_channel_write_high_th_0_2;
  output shiftReg_ce_12;
  output ap_sync_channel_write_high_th_0_1;
  output shiftReg_ce_13;
  output ap_sync_channel_write_high_th_0_0;
  output shiftReg_ce_14;
  output ap_sync_channel_write_low_th_0_2;
  output shiftReg_ce_15;
  output ap_sync_channel_write_low_th_0_1;
  output shiftReg_ce_16;
  output ap_sync_channel_write_low_th_0_0;
  output shiftReg_ce_17;
  output \trunc_ln144_reg_638_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]\low_th_2_0_fu_58_reg[7]_0 ;
  output [7:0]\low_th_2_1_fu_70_reg[7]_0 ;
  output [7:0]\low_th_2_2_1_fu_82_reg[7]_0 ;
  output [7:0]\high_th_2_0_1_fu_94_reg[7]_0 ;
  output [7:0]\high_th_2_1_2_fu_106_reg[7]_0 ;
  output [7:0]\high_th_2_2_2_fu_118_reg[7]_0 ;
  output [7:0]\low_th_2_0_2_fu_114_reg[7]_0 ;
  output [7:0]\low_th_2_1_2_fu_110_reg[7]_0 ;
  output [7:0]\low_th_2_2_2_fu_102_reg[7]_0 ;
  output [7:0]\high_th_2_0_2_fu_98_reg[7]_0 ;
  output [7:0]\high_th_2_1_1_fu_90_reg[7]_0 ;
  output [7:0]\high_th_2_2_1_fu_86_reg[7]_0 ;
  output [7:0]\low_th_2_0_1_fu_78_reg[7]_0 ;
  output [7:0]\low_th_2_1_1_fu_74_reg[7]_0 ;
  output [7:0]\low_th_2_2_fu_66_reg[7]_0 ;
  output [7:0]\high_th_2_0_fu_62_reg[7]_0 ;
  output [7:0]\high_th_2_1_fu_54_reg[7]_0 ;
  output [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]E;
  input int_ap_ready_reg;
  input \ap_CS_fsm_reg[0]_0 ;
  input shiftReg_ce_2;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  input ap_start;
  input ap_sync_reg_channel_write_high_th_2_2;
  input high_th_2_2_full_n;
  input low_th_1_0_full_n;
  input ap_sync_reg_channel_write_low_th_1_0;
  input ap_sync_reg_channel_write_high_th_2_1;
  input high_th_2_1_full_n;
  input low_th_0_0_full_n;
  input ap_sync_reg_channel_write_low_th_0_0;
  input high_th_2_0_full_n;
  input ap_sync_reg_channel_write_high_th_2_0;
  input ap_sync_reg_channel_write_low_th_2_1;
  input low_th_2_1_full_n;
  input ap_sync_reg_channel_write_low_th_2_2_reg;
  input low_th_2_2_full_n;
  input low_th_2_0_full_n;
  input ap_sync_reg_channel_write_low_th_2_0;
  input ap_sync_reg_channel_write_high_th_1_2;
  input high_th_1_2_full_n;
  input ap_sync_reg_channel_write_high_th_0_2;
  input high_th_0_2_full_n;
  input ap_sync_reg_channel_write_high_th_1_1;
  input high_th_1_1_full_n;
  input low_th_0_1_full_n;
  input ap_sync_reg_channel_write_low_th_0_1;
  input ap_sync_reg_channel_write_high_th_1_0;
  input high_th_1_0_full_n;
  input ap_sync_reg_channel_write_high_th_0_1;
  input high_th_0_1_full_n;
  input ap_sync_reg_channel_write_low_th_1_2;
  input low_th_1_2_full_n;
  input ap_sync_reg_channel_write_high_th_0_0;
  input high_th_0_0_full_n;
  input ap_sync_reg_channel_write_low_th_1_1;
  input low_th_1_1_full_n;
  input ap_sync_reg_channel_write_low_th_0_2;
  input low_th_0_2_full_n;
  input [1:0]lower_threshold_q00;
  input [0:0]SS;
  input [7:0]D;
  input [7:0]\high_th_2_2_fu_50_reg[7]_1 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [1:0]add_ln138_reg_619;
  wire add_ln138_reg_6190;
  wire \add_ln138_reg_619[0]_i_1_n_3 ;
  wire \add_ln138_reg_619[1]_i_1_n_3 ;
  wire [3:0]add_ln149_fu_268_p2;
  wire [3:0]add_ln149_reg_653;
  wire add_ln149_reg_6530;
  wire \add_ln149_reg_653[2]_i_1_n_3 ;
  wire [1:0]address0;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm116_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_3;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_phi_mux_i_phi_fu_184_p41;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_channel_write_high_th_0_0;
  wire ap_sync_channel_write_high_th_0_1;
  wire ap_sync_channel_write_high_th_0_2;
  wire ap_sync_channel_write_high_th_1_0;
  wire ap_sync_channel_write_high_th_1_1;
  wire ap_sync_channel_write_high_th_1_2;
  wire ap_sync_channel_write_high_th_2_0;
  wire ap_sync_channel_write_high_th_2_1;
  wire ap_sync_channel_write_high_th_2_2;
  wire ap_sync_channel_write_low_th_0_0;
  wire ap_sync_channel_write_low_th_0_1;
  wire ap_sync_channel_write_low_th_0_2;
  wire ap_sync_channel_write_low_th_1_0;
  wire ap_sync_channel_write_low_th_1_1;
  wire ap_sync_channel_write_low_th_1_2;
  wire ap_sync_channel_write_low_th_2_0;
  wire ap_sync_channel_write_low_th_2_1;
  wire ap_sync_channel_write_low_th_2_2;
  wire ap_sync_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire ap_sync_reg_channel_write_low_th_2_1_i_10_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_11_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_12_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_3_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_4_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_5_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_6_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_7_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_8_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_9_n_3;
  wire ap_sync_reg_channel_write_low_th_2_2;
  wire ap_sync_reg_channel_write_low_th_2_2_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg;
  wire [0:0]colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0;
  wire colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0;
  wire \gen_write[1].mem_reg_i_10_n_3 ;
  wire \gen_write[1].mem_reg_i_9_n_3 ;
  wire high_th_0_0_full_n;
  wire high_th_0_1_full_n;
  wire high_th_0_2_full_n;
  wire high_th_1_0_full_n;
  wire high_th_1_1_full_n;
  wire high_th_1_2_full_n;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7]_0 ;
  wire high_th_2_0_2_fu_980;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7]_0 ;
  wire high_th_2_0_fu_620;
  wire [7:0]\high_th_2_0_fu_62_reg[7]_0 ;
  wire high_th_2_0_full_n;
  wire high_th_2_1_1_fu_900;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7]_0 ;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7]_0 ;
  wire high_th_2_1_fu_540;
  wire [7:0]\high_th_2_1_fu_54_reg[7]_0 ;
  wire high_th_2_1_full_n;
  wire high_th_2_2_1_fu_860;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7]_0 ;
  wire high_th_2_2_2_fu_1180;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7]_0 ;
  wire high_th_2_2_fu_500;
  wire [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  wire [7:0]\high_th_2_2_fu_50_reg[7]_1 ;
  wire high_th_2_2_full_n;
  wire i_reg_180;
  wire \i_reg_180_reg_n_3_[0] ;
  wire \i_reg_180_reg_n_3_[1] ;
  wire \icmp_ln138_reg_624[0]_i_1_n_3 ;
  wire \icmp_ln138_reg_624_reg_n_3_[0] ;
  wire int_ap_ready_reg;
  wire \int_lower_threshold_shift[1]_i_2_n_3 ;
  wire [3:0]j_reg_192;
  wire low_th_0_0_full_n;
  wire low_th_0_1_full_n;
  wire low_th_0_2_full_n;
  wire low_th_1_0_full_n;
  wire low_th_1_1_full_n;
  wire low_th_1_2_full_n;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7]_0 ;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7]_0 ;
  wire \low_th_2_0_fu_58[7]_i_1_n_3 ;
  wire [7:0]\low_th_2_0_fu_58_reg[7]_0 ;
  wire low_th_2_0_full_n;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7]_0 ;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7]_0 ;
  wire \low_th_2_1_fu_70[7]_i_1_n_3 ;
  wire [7:0]\low_th_2_1_fu_70_reg[7]_0 ;
  wire low_th_2_1_full_n;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7]_0 ;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7]_0 ;
  wire [7:0]\low_th_2_2_fu_66_reg[7]_0 ;
  wire low_th_2_2_full_n;
  wire [1:0]lower_threshold_q00;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_11;
  wire shiftReg_ce_12;
  wire shiftReg_ce_13;
  wire shiftReg_ce_14;
  wire shiftReg_ce_15;
  wire shiftReg_ce_16;
  wire shiftReg_ce_17;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire [2:0]trunc_ln144_reg_638;
  wire \trunc_ln144_reg_638[0]_i_1_n_3 ;
  wire \trunc_ln144_reg_638[1]_i_1_n_3 ;
  wire \trunc_ln144_reg_638[2]_i_1_n_3 ;
  wire \trunc_ln144_reg_638_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(ap_sync_reg_channel_write_high_th_2_2),
        .I1(high_th_2_2_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(ap_sync_reg_channel_write_high_th_2_1),
        .I1(high_th_2_1_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(ap_sync_reg_channel_write_high_th_2_0),
        .I1(high_th_2_0_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__10 
       (.I0(ap_sync_reg_channel_write_low_th_1_0),
        .I1(low_th_1_0_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_11));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__11 
       (.I0(ap_sync_reg_channel_write_high_th_0_2),
        .I1(high_th_0_2_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_12));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__12 
       (.I0(ap_sync_reg_channel_write_high_th_0_1),
        .I1(high_th_0_1_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_13));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__13 
       (.I0(ap_sync_reg_channel_write_high_th_0_0),
        .I1(high_th_0_0_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_14));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__14 
       (.I0(ap_sync_reg_channel_write_low_th_0_2),
        .I1(low_th_0_2_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_15));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__15 
       (.I0(ap_sync_reg_channel_write_low_th_0_1),
        .I1(low_th_0_1_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_16));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__16 
       (.I0(ap_sync_reg_channel_write_low_th_0_0),
        .I1(low_th_0_0_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_17));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(ap_sync_reg_channel_write_low_th_2_2_reg),
        .I1(low_th_2_2_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_3));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(ap_sync_reg_channel_write_low_th_2_1),
        .I1(low_th_2_1_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_4));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(ap_sync_reg_channel_write_low_th_2_0),
        .I1(low_th_2_0_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_5));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(ap_sync_reg_channel_write_high_th_1_2),
        .I1(high_th_1_2_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_6));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(ap_sync_reg_channel_write_high_th_1_1),
        .I1(high_th_1_1_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_7));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__7 
       (.I0(ap_sync_reg_channel_write_high_th_1_0),
        .I1(high_th_1_0_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_8));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__8 
       (.I0(ap_sync_reg_channel_write_low_th_1_2),
        .I1(low_th_1_2_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_9));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__9 
       (.I0(ap_sync_reg_channel_write_low_th_1_1),
        .I1(low_th_1_1_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(shiftReg_ce_10));
  LUT6 #(
    .INIT(64'h0DFFFFFF2F000000)) 
    \add_ln138_reg_619[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln138_reg_619[0]),
        .O(\add_ln138_reg_619[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h06F6FFFFF6060000)) 
    \add_ln138_reg_619[1]_i_1 
       (.I0(\i_reg_180_reg_n_3_[1] ),
        .I1(\i_reg_180_reg_n_3_[0] ),
        .I2(ap_phi_mux_i_phi_fu_184_p41),
        .I3(add_ln138_reg_619[0]),
        .I4(add_ln138_reg_6190),
        .I5(add_ln138_reg_619[1]),
        .O(\add_ln138_reg_619[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln138_reg_619[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln138_reg_6190));
  FDRE \add_ln138_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln138_reg_619[0]_i_1_n_3 ),
        .Q(add_ln138_reg_619[0]),
        .R(1'b0));
  FDRE \add_ln138_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln138_reg_619[1]_i_1_n_3 ),
        .Q(add_ln138_reg_619[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln149_reg_653[0]_i_1 
       (.I0(j_reg_192[0]),
        .O(add_ln149_fu_268_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln149_reg_653[1]_i_1 
       (.I0(j_reg_192[0]),
        .I1(j_reg_192[1]),
        .O(add_ln149_fu_268_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \add_ln149_reg_653[2]_i_1 
       (.I0(j_reg_192[2]),
        .I1(j_reg_192[0]),
        .I2(j_reg_192[1]),
        .O(\add_ln149_reg_653[2]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \add_ln149_reg_653[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(add_ln149_reg_6530));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \add_ln149_reg_653[3]_i_2 
       (.I0(j_reg_192[3]),
        .I1(j_reg_192[1]),
        .I2(j_reg_192[0]),
        .I3(j_reg_192[2]),
        .O(add_ln149_fu_268_p2[3]));
  FDRE \add_ln149_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6530),
        .D(add_ln149_fu_268_p2[0]),
        .Q(add_ln149_reg_653[0]),
        .R(1'b0));
  FDRE \add_ln149_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6530),
        .D(add_ln149_fu_268_p2[1]),
        .Q(add_ln149_reg_653[1]),
        .R(1'b0));
  FDRE \add_ln149_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6530),
        .D(\add_ln149_reg_653[2]_i_1_n_3 ),
        .Q(add_ln149_reg_653[2]),
        .R(1'b0));
  FDRE \add_ln149_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6530),
        .D(add_ln149_fu_268_p2[3]),
        .Q(add_ln149_reg_653[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFEFAAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_start),
        .I3(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(Q[0]),
        .I5(ap_done_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_done_reg),
        .I2(Q[0]),
        .I3(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(ap_start),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\i_reg_180_reg_n_3_[1] ),
        .I1(add_ln138_reg_619[1]),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(ap_phi_mux_i_phi_fu_184_p41),
        .I4(add_ln138_reg_619[0]),
        .O(ap_condition_pp0_exit_iter0_state2));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ap_done_reg_i_1__0
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3),
        .O(ap_done_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h70707000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm116_out),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  LUT5 #(
    .INIT(32'h00000400)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_start),
        .I2(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I3(Q[0]),
        .I4(ap_done_reg),
        .O(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC400C404C000C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm116_out),
        .I1(ap_rst_n),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_0_0_i_1
       (.I0(ap_sync_reg_channel_write_high_th_0_0),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_0_0_full_n),
        .O(ap_sync_channel_write_high_th_0_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_0_1_i_1
       (.I0(ap_sync_reg_channel_write_high_th_0_1),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_0_1_full_n),
        .O(ap_sync_channel_write_high_th_0_1));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_0_2_i_1
       (.I0(ap_sync_reg_channel_write_high_th_0_2),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_0_2_full_n),
        .O(ap_sync_channel_write_high_th_0_2));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_1_0_i_1
       (.I0(ap_sync_reg_channel_write_high_th_1_0),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_1_0_full_n),
        .O(ap_sync_channel_write_high_th_1_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_1_1_i_1
       (.I0(ap_sync_reg_channel_write_high_th_1_1),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_1_1_full_n),
        .O(ap_sync_channel_write_high_th_1_1));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_1_2_i_1
       (.I0(ap_sync_reg_channel_write_high_th_1_2),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_1_2_full_n),
        .O(ap_sync_channel_write_high_th_1_2));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_high_th_2_0_i_1
       (.I0(ap_sync_reg_channel_write_high_th_2_0),
        .I1(high_th_2_0_full_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(ap_sync_channel_write_high_th_2_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_2_1_i_1
       (.I0(ap_sync_reg_channel_write_high_th_2_1),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_2_1_full_n),
        .O(ap_sync_channel_write_high_th_2_1));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_2_2_i_1
       (.I0(ap_sync_reg_channel_write_high_th_2_2),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(high_th_2_2_full_n),
        .O(ap_sync_channel_write_high_th_2_2));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_0_0_i_1
       (.I0(ap_sync_reg_channel_write_low_th_0_0),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_0_0_full_n),
        .O(ap_sync_channel_write_low_th_0_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_0_1_i_1
       (.I0(ap_sync_reg_channel_write_low_th_0_1),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_0_1_full_n),
        .O(ap_sync_channel_write_low_th_0_1));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_0_2_i_1
       (.I0(ap_sync_reg_channel_write_low_th_0_2),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_0_2_full_n),
        .O(ap_sync_channel_write_low_th_0_2));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_1_0_i_1
       (.I0(ap_sync_reg_channel_write_low_th_1_0),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_1_0_full_n),
        .O(ap_sync_channel_write_low_th_1_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_1_1_i_1
       (.I0(ap_sync_reg_channel_write_low_th_1_1),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_1_1_full_n),
        .O(ap_sync_channel_write_low_th_1_1));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_1_2_i_1
       (.I0(ap_sync_reg_channel_write_low_th_1_2),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_1_2_full_n),
        .O(ap_sync_channel_write_low_th_1_2));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_2_0_i_1
       (.I0(ap_sync_reg_channel_write_low_th_2_0),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_2_0_full_n),
        .O(ap_sync_channel_write_low_th_2_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    ap_sync_reg_channel_write_low_th_2_1_i_1
       (.I0(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .O(ap_sync_reg_channel_write_low_th_2_2));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_sync_reg_channel_write_low_th_2_1_i_10
       (.I0(ap_sync_reg_channel_write_high_th_0_2),
        .I1(high_th_0_2_full_n),
        .I2(ap_sync_reg_channel_write_high_th_1_2),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .I5(high_th_1_2_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_10_n_3));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_sync_reg_channel_write_low_th_2_1_i_11
       (.I0(ap_sync_reg_channel_write_high_th_0_0),
        .I1(high_th_0_0_full_n),
        .I2(ap_sync_reg_channel_write_low_th_1_2),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .I5(low_th_1_2_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_11_n_3));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_sync_reg_channel_write_low_th_2_1_i_12
       (.I0(ap_sync_reg_channel_write_low_th_1_1),
        .I1(low_th_1_1_full_n),
        .I2(ap_sync_reg_channel_write_low_th_0_2),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .I5(low_th_0_2_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_2_1_i_2
       (.I0(ap_sync_reg_channel_write_low_th_2_1),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_2_1_full_n),
        .O(ap_sync_channel_write_low_th_2_1));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_3
       (.I0(ap_sync_reg_channel_write_low_th_2_1_i_4_n_3),
        .I1(ap_sync_reg_channel_write_low_th_2_1_i_5_n_3),
        .I2(ap_sync_reg_channel_write_low_th_2_1_i_6_n_3),
        .I3(ap_sync_reg_channel_write_low_th_2_1_i_7_n_3),
        .I4(ap_sync_reg_channel_write_low_th_2_1_i_8_n_3),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DCDFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_4
       (.I0(low_th_2_0_full_n),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_channel_write_low_th_2_0),
        .I3(low_th_2_2_full_n),
        .I4(ap_sync_reg_channel_write_low_th_2_2_reg),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_9_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_4_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DCDFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_5
       (.I0(high_th_2_2_full_n),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_channel_write_high_th_2_2),
        .I3(low_th_1_0_full_n),
        .I4(ap_sync_reg_channel_write_low_th_1_0),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_10_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_5_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DCDFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_6
       (.I0(low_th_0_1_full_n),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_channel_write_low_th_0_1),
        .I3(high_th_1_1_full_n),
        .I4(ap_sync_reg_channel_write_high_th_1_1),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_11_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_6_n_3));
  LUT6 #(
    .INIT(64'hEEEEEEC0E0E0E0C0)) 
    ap_sync_reg_channel_write_low_th_2_1_i_7
       (.I0(high_th_2_0_full_n),
        .I1(ap_sync_reg_channel_write_high_th_2_0),
        .I2(ap_sync_reg_channel_write_low_th_2_1),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .I5(low_th_2_1_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_7_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DCDFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_8
       (.I0(high_th_2_1_full_n),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_channel_write_high_th_2_1),
        .I3(low_th_0_0_full_n),
        .I4(ap_sync_reg_channel_write_low_th_0_0),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_12_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_8_n_3));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_sync_reg_channel_write_low_th_2_1_i_9
       (.I0(ap_sync_reg_channel_write_high_th_1_0),
        .I1(high_th_1_0_full_n),
        .I2(ap_sync_reg_channel_write_high_th_0_1),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .I5(high_th_0_1_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_2_2_i_1
       (.I0(ap_sync_reg_channel_write_low_th_2_2_reg),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(low_th_2_2_full_n),
        .O(ap_sync_channel_write_low_th_2_2));
  LUT6 #(
    .INIT(64'h7F707F7F8F808080)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(j_reg_192[0]),
        .I1(j_reg_192[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(add_ln149_reg_653[2]),
        .I4(ap_phi_mux_i_phi_fu_184_p41),
        .I5(j_reg_192[2]),
        .O(\gen_write[1].mem_reg_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \gen_write[1].mem_reg_i_3__0 
       (.I0(trunc_ln144_reg_638[1]),
        .I1(trunc_ln144_reg_638[2]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\gen_write[1].mem_reg_i_9_n_3 ),
        .O(address0[1]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \gen_write[1].mem_reg_i_4__0 
       (.I0(trunc_ln144_reg_638[1]),
        .I1(trunc_ln144_reg_638[2]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\gen_write[1].mem_reg_i_10_n_3 ),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(j_reg_192[3]),
        .I1(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(add_ln149_reg_653[3]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\gen_write[1].mem_reg_i_9_n_3 ));
  FDRE \high_th_2_0_1_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \i_reg_180[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(ap_phi_mux_i_phi_fu_184_p41),
        .O(i_reg_180));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_180[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .O(ap_phi_mux_i_phi_fu_184_p41));
  FDRE \i_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln138_reg_619[0]),
        .Q(\i_reg_180_reg_n_3_[0] ),
        .R(i_reg_180));
  FDRE \i_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln138_reg_619[1]),
        .Q(\i_reg_180_reg_n_3_[1] ),
        .R(i_reg_180));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln138_reg_624[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .O(\icmp_ln138_reg_624[0]_i_1_n_3 ));
  FDRE \icmp_ln138_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln138_reg_624[0]_i_1_n_3 ),
        .Q(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    int_ap_ready_i_1
       (.I0(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h005700570057FFFF)) 
    int_ap_start_i_3
       (.I0(ap_sync_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(E),
        .I2(int_ap_ready_reg),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(shiftReg_ce_2),
        .I5(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_start_i_4
       (.I0(Q[1]),
        .I1(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(ap_sync_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    \int_lower_threshold_shift[0]_i_1 
       (.I0(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(lower_threshold_q00[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8B888B8BBBB8B8B8)) 
    \int_lower_threshold_shift[0]_i_2 
       (.I0(trunc_ln144_reg_638[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(add_ln149_reg_653[0]),
        .I4(ap_phi_mux_i_phi_fu_184_p41),
        .I5(j_reg_192[0]),
        .O(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \int_lower_threshold_shift[1]_i_1 
       (.I0(trunc_ln144_reg_638[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\int_lower_threshold_shift[1]_i_2_n_3 ),
        .I3(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0),
        .I4(lower_threshold_q00[1]),
        .O(\trunc_ln144_reg_638_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000055E2AAE2)) 
    \int_lower_threshold_shift[1]_i_2 
       (.I0(j_reg_192[1]),
        .I1(ap_phi_mux_i_phi_fu_184_p41),
        .I2(add_ln149_reg_653[1]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(j_reg_192[0]),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\int_lower_threshold_shift[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \int_lower_threshold_shift[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0));
  FDRE \j_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_653[0]),
        .Q(j_reg_192[0]),
        .R(i_reg_180));
  FDRE \j_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_653[1]),
        .Q(j_reg_192[1]),
        .R(i_reg_180));
  FDRE \j_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_653[2]),
        .Q(j_reg_192[2]),
        .R(i_reg_180));
  FDRE \j_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_653[3]),
        .Q(j_reg_192[3]),
        .R(i_reg_180));
  LUT4 #(
    .INIT(16'h0800)) 
    \low_th_2_0_1_fu_78[7]_i_1 
       (.I0(\i_reg_180_reg_n_3_[1] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(high_th_2_0_fu_620));
  FDRE \low_th_2_0_1_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[0]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[1]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[2]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[3]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[4]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[5]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[6]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[7]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \low_th_2_0_2_fu_114[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_180_reg_n_3_[0] ),
        .I4(\i_reg_180_reg_n_3_[1] ),
        .O(high_th_2_0_2_fu_980));
  FDRE \low_th_2_0_2_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[0]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[1]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[2]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[3]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[4]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[5]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[6]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[7]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \low_th_2_0_fu_58[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_180_reg_n_3_[1] ),
        .I4(\i_reg_180_reg_n_3_[0] ),
        .O(\low_th_2_0_fu_58[7]_i_1_n_3 ));
  FDRE \low_th_2_0_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[0]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[1]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[2]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[3]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[4]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[5]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[6]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58[7]_i_1_n_3 ),
        .D(D[7]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \low_th_2_1_1_fu_74[7]_i_1 
       (.I0(\i_reg_180_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .O(high_th_2_1_fu_540));
  FDRE \low_th_2_1_1_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[0]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[1]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[2]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[3]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[4]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[5]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[6]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[7]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \low_th_2_1_2_fu_110[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I3(\i_reg_180_reg_n_3_[0] ),
        .I4(\i_reg_180_reg_n_3_[1] ),
        .O(high_th_2_1_1_fu_900));
  FDRE \low_th_2_1_2_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[0]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[1]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[2]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[3]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[4]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[5]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[6]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[7]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \low_th_2_1_fu_70[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I3(\i_reg_180_reg_n_3_[1] ),
        .I4(\i_reg_180_reg_n_3_[0] ),
        .O(\low_th_2_1_fu_70[7]_i_1_n_3 ));
  FDRE \low_th_2_1_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[0]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[1]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[2]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[3]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[4]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[5]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[6]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(\low_th_2_1_fu_70[7]_i_1_n_3 ),
        .D(D[7]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \low_th_2_2_1_fu_82[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_180_reg_n_3_[1] ),
        .I3(\i_reg_180_reg_n_3_[0] ),
        .O(high_th_2_2_2_fu_1180));
  FDRE \low_th_2_2_1_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[0]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[1]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[2]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[3]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[4]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[5]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[6]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[7]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \low_th_2_2_2_fu_102[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(\i_reg_180_reg_n_3_[1] ),
        .O(high_th_2_2_1_fu_860));
  FDRE \low_th_2_2_2_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[0]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[1]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[2]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[3]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[4]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[5]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[6]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[7]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \low_th_2_2_fu_66[7]_i_1 
       (.I0(\i_reg_180_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(high_th_2_2_fu_500));
  FDRE \low_th_2_2_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[0]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[1]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[2]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[3]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[4]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[5]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[6]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[7]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln144_reg_638[0]_i_1 
       (.I0(j_reg_192[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I3(trunc_ln144_reg_638[0]),
        .O(\trunc_ln144_reg_638[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln144_reg_638[1]_i_1 
       (.I0(j_reg_192[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I3(trunc_ln144_reg_638[1]),
        .O(\trunc_ln144_reg_638[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln144_reg_638[2]_i_1 
       (.I0(j_reg_192[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln138_reg_624_reg_n_3_[0] ),
        .I3(trunc_ln144_reg_638[2]),
        .O(\trunc_ln144_reg_638[2]_i_1_n_3 ));
  FDRE \trunc_ln144_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln144_reg_638[0]_i_1_n_3 ),
        .Q(trunc_ln144_reg_638[0]),
        .R(1'b0));
  FDRE \trunc_ln144_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln144_reg_638[1]_i_1_n_3 ),
        .Q(trunc_ln144_reg_638[1]),
        .R(1'b0));
  FDRE \trunc_ln144_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln144_reg_638[2]_i_1_n_3 ),
        .Q(trunc_ln144_reg_638[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12
   (start_once_reg,
    SS,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s
   (ap_rst_n_inv,
    internal_empty_n_reg,
    \mOutPtr_reg[0] ,
    \icmp_ln92_reg_690_pp0_iter1_reg_reg[0] ,
    ap_sync_ready,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0,
    shiftReg_ce,
    ap_idle,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg,
    E,
    address0,
    colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0,
    shiftReg_ce_0,
    \ap_CS_fsm_reg[4] ,
    \SRL_SIG_reg[0][7] ,
    \trunc_ln144_reg_638_reg[1] ,
    \ap_CS_fsm_reg[1] ,
    \SRL_SIG_reg[0][7]_0 ,
    out,
    \low_th_2_1_fu_70_reg[7] ,
    \low_th_2_2_1_fu_82_reg[7] ,
    \high_th_2_0_1_fu_94_reg[7] ,
    \high_th_2_1_2_fu_106_reg[7] ,
    \high_th_2_2_2_fu_118_reg[7] ,
    \low_th_2_0_2_fu_114_reg[7] ,
    \low_th_2_1_2_fu_110_reg[7] ,
    \low_th_2_2_2_fu_102_reg[7] ,
    \high_th_2_0_2_fu_98_reg[7] ,
    \high_th_2_1_1_fu_90_reg[7] ,
    \high_th_2_2_1_fu_86_reg[7] ,
    \low_th_2_0_1_fu_78_reg[7] ,
    \low_th_2_1_1_fu_74_reg[7] ,
    \low_th_2_2_fu_66_reg[7] ,
    \high_th_2_0_fu_62_reg[7] ,
    \high_th_2_1_fu_54_reg[7] ,
    \high_th_2_2_fu_50_reg[7] ,
    ap_clk,
    DI,
    S,
    \icmp_ln56_reg_694_reg[0] ,
    \icmp_ln56_reg_694_reg[0]_0 ,
    \icmp_ln56_3_reg_719_reg[0] ,
    \icmp_ln56_3_reg_719_reg[0]_0 ,
    \icmp_ln890_1_reg_714_reg[0] ,
    \icmp_ln890_1_reg_714_reg[0]_0 ,
    \icmp_ln890_reg_704_reg[0] ,
    \icmp_ln890_reg_704_reg[0]_0 ,
    \icmp_ln56_1_reg_699_reg[0] ,
    \icmp_ln56_1_reg_699_reg[0]_0 ,
    \icmp_ln56_7_reg_749_reg[0] ,
    \icmp_ln56_7_reg_749_reg[0]_0 ,
    \icmp_ln890_3_reg_744_reg[0] ,
    \icmp_ln890_3_reg_744_reg[0]_0 ,
    \icmp_ln56_4_reg_724_reg[0] ,
    \icmp_ln56_4_reg_724_reg[0]_0 ,
    \icmp_ln56_6_reg_739_reg[0] ,
    \icmp_ln56_6_reg_739_reg[0]_0 ,
    \icmp_ln56_5_reg_729_reg[0] ,
    \icmp_ln56_5_reg_729_reg[0]_0 ,
    \icmp_ln890_2_reg_734_reg[0] ,
    \icmp_ln890_2_reg_734_reg[0]_0 ,
    \icmp_ln56_10_reg_769_reg[0] ,
    \icmp_ln56_10_reg_769_reg[0]_0 ,
    \icmp_ln56_8_reg_754_reg[0] ,
    \icmp_ln56_8_reg_754_reg[0]_0 ,
    \icmp_ln56_11_reg_779_reg[0] ,
    \icmp_ln56_11_reg_779_reg[0]_0 ,
    \icmp_ln890_5_reg_774_reg[0] ,
    \icmp_ln890_5_reg_774_reg[0]_0 ,
    \icmp_ln890_4_reg_764_reg[0] ,
    \icmp_ln890_4_reg_764_reg[0]_0 ,
    \icmp_ln56_9_reg_759_reg[0] ,
    \icmp_ln56_9_reg_759_reg[0]_0 ,
    img_in_data_empty_n,
    shiftReg_ce_1,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    \ap_CS_fsm_reg[0] ,
    shiftReg_ce_2,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    int_ap_idle_reg,
    shiftReg_ce_3,
    img_in_rows_c9_empty_n,
    img_in_cols_c10_empty_n,
    Q,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0,
    int_ap_idle_i_3,
    ap_start,
    img_out_data_full_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    \SRL_SIG_reg[0]_4 ,
    lower_threshold_q00,
    \SRL_SIG_reg[1]_5 ,
    D,
    \high_th_2_2_fu_50_reg[7]_0 ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 );
  output ap_rst_n_inv;
  output internal_empty_n_reg;
  output \mOutPtr_reg[0] ;
  output \icmp_ln92_reg_690_pp0_iter1_reg_reg[0] ;
  output ap_sync_ready;
  output ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0;
  output shiftReg_ce;
  output ap_idle;
  output ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg;
  output [0:0]E;
  output [1:0]address0;
  output colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0;
  output shiftReg_ce_0;
  output \ap_CS_fsm_reg[4] ;
  output \SRL_SIG_reg[0][7] ;
  output \trunc_ln144_reg_638_reg[1] ;
  output \ap_CS_fsm_reg[1] ;
  output \SRL_SIG_reg[0][7]_0 ;
  output [7:0]out;
  output [7:0]\low_th_2_1_fu_70_reg[7] ;
  output [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  output [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  output [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  output [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  output [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  output [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  output [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  output [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  output [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  output [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  output [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  output [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  output [7:0]\low_th_2_2_fu_66_reg[7] ;
  output [7:0]\high_th_2_0_fu_62_reg[7] ;
  output [7:0]\high_th_2_1_fu_54_reg[7] ;
  output [7:0]\high_th_2_2_fu_50_reg[7] ;
  input ap_clk;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\icmp_ln56_reg_694_reg[0] ;
  input [3:0]\icmp_ln56_reg_694_reg[0]_0 ;
  input [3:0]\icmp_ln56_3_reg_719_reg[0] ;
  input [3:0]\icmp_ln56_3_reg_719_reg[0]_0 ;
  input [3:0]\icmp_ln890_1_reg_714_reg[0] ;
  input [3:0]\icmp_ln890_1_reg_714_reg[0]_0 ;
  input [3:0]\icmp_ln890_reg_704_reg[0] ;
  input [3:0]\icmp_ln890_reg_704_reg[0]_0 ;
  input [3:0]\icmp_ln56_1_reg_699_reg[0] ;
  input [3:0]\icmp_ln56_1_reg_699_reg[0]_0 ;
  input [3:0]\icmp_ln56_7_reg_749_reg[0] ;
  input [3:0]\icmp_ln56_7_reg_749_reg[0]_0 ;
  input [3:0]\icmp_ln890_3_reg_744_reg[0] ;
  input [3:0]\icmp_ln890_3_reg_744_reg[0]_0 ;
  input [3:0]\icmp_ln56_4_reg_724_reg[0] ;
  input [3:0]\icmp_ln56_4_reg_724_reg[0]_0 ;
  input [3:0]\icmp_ln56_6_reg_739_reg[0] ;
  input [3:0]\icmp_ln56_6_reg_739_reg[0]_0 ;
  input [3:0]\icmp_ln56_5_reg_729_reg[0] ;
  input [3:0]\icmp_ln56_5_reg_729_reg[0]_0 ;
  input [3:0]\icmp_ln890_2_reg_734_reg[0] ;
  input [3:0]\icmp_ln890_2_reg_734_reg[0]_0 ;
  input [3:0]\icmp_ln56_10_reg_769_reg[0] ;
  input [3:0]\icmp_ln56_10_reg_769_reg[0]_0 ;
  input [3:0]\icmp_ln56_8_reg_754_reg[0] ;
  input [3:0]\icmp_ln56_8_reg_754_reg[0]_0 ;
  input [3:0]\icmp_ln56_11_reg_779_reg[0] ;
  input [3:0]\icmp_ln56_11_reg_779_reg[0]_0 ;
  input [3:0]\icmp_ln890_5_reg_774_reg[0] ;
  input [3:0]\icmp_ln890_5_reg_774_reg[0]_0 ;
  input [3:0]\icmp_ln890_4_reg_764_reg[0] ;
  input [3:0]\icmp_ln890_4_reg_764_reg[0]_0 ;
  input [3:0]\icmp_ln56_9_reg_759_reg[0] ;
  input [3:0]\icmp_ln56_9_reg_759_reg[0]_0 ;
  input img_in_data_empty_n;
  input shiftReg_ce_1;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input B_V_data_1_sel_wr01_out;
  input \mOutPtr_reg[1] ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0] ;
  input shiftReg_ce_2;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input int_ap_idle_reg;
  input shiftReg_ce_3;
  input img_in_rows_c9_empty_n;
  input img_in_cols_c10_empty_n;
  input [0:0]Q;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0;
  input [0:0]int_ap_idle_i_3;
  input ap_start;
  input img_out_data_full_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input [0:0]\SRL_SIG_reg[0]_4 ;
  input [1:0]lower_threshold_q00;
  input [0:0]\SRL_SIG_reg[1]_5 ;
  input [7:0]D;
  input [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;

  wire [15:0]A;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_4 ;
  wire [0:0]\SRL_SIG_reg[1]_5 ;
  wire [1:0]address0;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]ap_return_0_preg;
  wire [15:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_high_th_0_0;
  wire ap_sync_channel_write_high_th_0_1;
  wire ap_sync_channel_write_high_th_0_2;
  wire ap_sync_channel_write_high_th_1_0;
  wire ap_sync_channel_write_high_th_1_1;
  wire ap_sync_channel_write_high_th_1_2;
  wire ap_sync_channel_write_high_th_2_0;
  wire ap_sync_channel_write_high_th_2_1;
  wire ap_sync_channel_write_high_th_2_2;
  wire ap_sync_channel_write_low_th_0_0;
  wire ap_sync_channel_write_low_th_0_1;
  wire ap_sync_channel_write_low_th_0_2;
  wire ap_sync_channel_write_low_th_1_0;
  wire ap_sync_channel_write_low_th_1_1;
  wire ap_sync_channel_write_low_th_1_2;
  wire ap_sync_channel_write_low_th_2_0;
  wire ap_sync_channel_write_low_th_2_1;
  wire ap_sync_channel_write_low_th_2_2;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire ap_sync_reg_channel_write_low_th_2_2;
  wire ap_sync_reg_channel_write_low_th_2_2_reg_n_3;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5;
  wire colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8;
  wire [7:0]colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9;
  wire colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12;
  wire colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6;
  wire colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0;
  wire [15:0]data;
  wire high_th_0_0_empty_n;
  wire high_th_0_0_full_n;
  wire high_th_0_1_U_n_5;
  wire high_th_0_1_empty_n;
  wire high_th_0_1_full_n;
  wire high_th_0_2_empty_n;
  wire high_th_0_2_full_n;
  wire high_th_1_0_empty_n;
  wire high_th_1_0_full_n;
  wire high_th_1_1_empty_n;
  wire high_th_1_1_full_n;
  wire high_th_1_2_empty_n;
  wire high_th_1_2_full_n;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  wire high_th_2_0_U_n_5;
  wire high_th_2_0_U_n_6;
  wire high_th_2_0_empty_n;
  wire [7:0]\high_th_2_0_fu_62_reg[7] ;
  wire high_th_2_0_full_n;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  wire high_th_2_1_U_n_5;
  wire high_th_2_1_empty_n;
  wire [7:0]\high_th_2_1_fu_54_reg[7] ;
  wire high_th_2_1_full_n;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  wire high_th_2_2_empty_n;
  wire [7:0]\high_th_2_2_fu_50_reg[7] ;
  wire [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  wire high_th_2_2_full_n;
  wire [3:0]\icmp_ln56_10_reg_769_reg[0] ;
  wire [3:0]\icmp_ln56_10_reg_769_reg[0]_0 ;
  wire [3:0]\icmp_ln56_11_reg_779_reg[0] ;
  wire [3:0]\icmp_ln56_11_reg_779_reg[0]_0 ;
  wire [3:0]\icmp_ln56_1_reg_699_reg[0] ;
  wire [3:0]\icmp_ln56_1_reg_699_reg[0]_0 ;
  wire [3:0]\icmp_ln56_3_reg_719_reg[0] ;
  wire [3:0]\icmp_ln56_3_reg_719_reg[0]_0 ;
  wire [3:0]\icmp_ln56_4_reg_724_reg[0] ;
  wire [3:0]\icmp_ln56_4_reg_724_reg[0]_0 ;
  wire [3:0]\icmp_ln56_5_reg_729_reg[0] ;
  wire [3:0]\icmp_ln56_5_reg_729_reg[0]_0 ;
  wire [3:0]\icmp_ln56_6_reg_739_reg[0] ;
  wire [3:0]\icmp_ln56_6_reg_739_reg[0]_0 ;
  wire [3:0]\icmp_ln56_7_reg_749_reg[0] ;
  wire [3:0]\icmp_ln56_7_reg_749_reg[0]_0 ;
  wire [3:0]\icmp_ln56_8_reg_754_reg[0] ;
  wire [3:0]\icmp_ln56_8_reg_754_reg[0]_0 ;
  wire [3:0]\icmp_ln56_9_reg_759_reg[0] ;
  wire [3:0]\icmp_ln56_9_reg_759_reg[0]_0 ;
  wire [3:0]\icmp_ln56_reg_694_reg[0] ;
  wire [3:0]\icmp_ln56_reg_694_reg[0]_0 ;
  wire [3:0]\icmp_ln890_1_reg_714_reg[0] ;
  wire [3:0]\icmp_ln890_1_reg_714_reg[0]_0 ;
  wire [3:0]\icmp_ln890_2_reg_734_reg[0] ;
  wire [3:0]\icmp_ln890_2_reg_734_reg[0]_0 ;
  wire [3:0]\icmp_ln890_3_reg_744_reg[0] ;
  wire [3:0]\icmp_ln890_3_reg_744_reg[0]_0 ;
  wire [3:0]\icmp_ln890_4_reg_764_reg[0] ;
  wire [3:0]\icmp_ln890_4_reg_764_reg[0]_0 ;
  wire [3:0]\icmp_ln890_5_reg_774_reg[0] ;
  wire [3:0]\icmp_ln890_5_reg_774_reg[0]_0 ;
  wire [3:0]\icmp_ln890_reg_704_reg[0] ;
  wire [3:0]\icmp_ln890_reg_704_reg[0]_0 ;
  wire \icmp_ln92_reg_690_pp0_iter1_reg_reg[0] ;
  wire img_height_loc_i_channel_U_n_6;
  wire img_height_loc_i_channel_U_n_7;
  wire img_height_loc_i_channel_empty_n;
  wire img_height_loc_i_channel_full_n;
  wire img_in_cols_c10_empty_n;
  wire img_in_data_empty_n;
  wire img_in_rows_c9_empty_n;
  wire img_out_data_full_n;
  wire img_width_loc_i_channel_U_n_5;
  wire img_width_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_full_n;
  wire [0:0]int_ap_idle_i_3;
  wire int_ap_idle_reg;
  wire internal_empty_n_reg;
  wire low_th_0_0_U_n_5;
  wire low_th_0_0_empty_n;
  wire low_th_0_0_full_n;
  wire low_th_0_1_empty_n;
  wire low_th_0_1_full_n;
  wire low_th_0_2_empty_n;
  wire low_th_0_2_full_n;
  wire low_th_1_0_empty_n;
  wire low_th_1_0_full_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_1_full_n;
  wire low_th_1_2_empty_n;
  wire low_th_1_2_full_n;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  wire low_th_2_0_empty_n;
  wire low_th_2_0_full_n;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  wire low_th_2_1_empty_n;
  wire [7:0]\low_th_2_1_fu_70_reg[7] ;
  wire low_th_2_1_full_n;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  wire low_th_2_2_U_n_5;
  wire low_th_2_2_empty_n;
  wire [7:0]\low_th_2_2_fu_66_reg[7] ;
  wire low_th_2_2_full_n;
  wire [1:0]lower_threshold_q00;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]out;
  wire p_src_mat_cols_c_i_U_n_10;
  wire p_src_mat_cols_c_i_U_n_11;
  wire p_src_mat_cols_c_i_U_n_12;
  wire p_src_mat_cols_c_i_U_n_13;
  wire p_src_mat_cols_c_i_U_n_14;
  wire p_src_mat_cols_c_i_U_n_15;
  wire p_src_mat_cols_c_i_U_n_16;
  wire p_src_mat_cols_c_i_U_n_17;
  wire p_src_mat_cols_c_i_U_n_18;
  wire p_src_mat_cols_c_i_U_n_19;
  wire p_src_mat_cols_c_i_U_n_20;
  wire p_src_mat_cols_c_i_U_n_21;
  wire p_src_mat_cols_c_i_U_n_22;
  wire p_src_mat_cols_c_i_U_n_23;
  wire p_src_mat_cols_c_i_U_n_24;
  wire p_src_mat_cols_c_i_U_n_25;
  wire p_src_mat_cols_c_i_U_n_26;
  wire p_src_mat_cols_c_i_U_n_27;
  wire p_src_mat_cols_c_i_U_n_28;
  wire p_src_mat_cols_c_i_U_n_29;
  wire p_src_mat_cols_c_i_U_n_30;
  wire p_src_mat_cols_c_i_U_n_31;
  wire p_src_mat_cols_c_i_U_n_32;
  wire p_src_mat_cols_c_i_U_n_33;
  wire p_src_mat_cols_c_i_U_n_34;
  wire p_src_mat_cols_c_i_U_n_35;
  wire p_src_mat_cols_c_i_U_n_36;
  wire p_src_mat_cols_c_i_U_n_37;
  wire p_src_mat_cols_c_i_U_n_5;
  wire p_src_mat_cols_c_i_U_n_6;
  wire p_src_mat_cols_c_i_U_n_7;
  wire p_src_mat_cols_c_i_U_n_8;
  wire p_src_mat_cols_c_i_U_n_9;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_cols_c_i_full_n;
  wire p_src_mat_rows_c_i_U_n_21;
  wire p_src_mat_rows_c_i_U_n_22;
  wire p_src_mat_rows_c_i_U_n_23;
  wire p_src_mat_rows_c_i_U_n_24;
  wire p_src_mat_rows_c_i_U_n_25;
  wire p_src_mat_rows_c_i_U_n_26;
  wire p_src_mat_rows_c_i_U_n_27;
  wire p_src_mat_rows_c_i_U_n_28;
  wire p_src_mat_rows_c_i_U_n_29;
  wire p_src_mat_rows_c_i_U_n_30;
  wire p_src_mat_rows_c_i_U_n_31;
  wire p_src_mat_rows_c_i_U_n_32;
  wire p_src_mat_rows_c_i_U_n_33;
  wire p_src_mat_rows_c_i_U_n_34;
  wire p_src_mat_rows_c_i_U_n_35;
  wire p_src_mat_rows_c_i_U_n_36;
  wire p_src_mat_rows_c_i_U_n_37;
  wire p_src_mat_rows_c_i_U_n_38;
  wire p_src_mat_rows_c_i_U_n_39;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;
  wire [15:0]q;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_11;
  wire shiftReg_ce_12;
  wire shiftReg_ce_13;
  wire shiftReg_ce_14;
  wire shiftReg_ce_15;
  wire shiftReg_ce_16;
  wire shiftReg_ce_17;
  wire shiftReg_ce_18;
  wire shiftReg_ce_19;
  wire shiftReg_ce_2;
  wire shiftReg_ce_20;
  wire shiftReg_ce_21;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_10;
  wire start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6;
  wire start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8;
  wire start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_9;
  wire start_once_reg;
  wire \trunc_ln144_reg_638_reg[1] ;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_10;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_11;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_12;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_13;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_14;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_15;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_16;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_17;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_18;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_19;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_20;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_21;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_22;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_23;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_24;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_25;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_26;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_27;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_28;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_29;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_30;
  wire xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_8;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_0),
        .Q(ap_sync_reg_channel_write_high_th_0_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_1),
        .Q(ap_sync_reg_channel_write_high_th_0_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_2),
        .Q(ap_sync_reg_channel_write_high_th_0_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_0),
        .Q(ap_sync_reg_channel_write_high_th_1_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_1),
        .Q(ap_sync_reg_channel_write_high_th_1_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_2),
        .Q(ap_sync_reg_channel_write_high_th_1_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_0),
        .Q(ap_sync_reg_channel_write_high_th_2_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_1),
        .Q(ap_sync_reg_channel_write_high_th_2_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_2),
        .Q(ap_sync_reg_channel_write_high_th_2_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_img_height_loc_i_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_src_mat_rows_c_i_U_n_39),
        .Q(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_src_mat_rows_c_i_U_n_38),
        .Q(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_0),
        .Q(ap_sync_reg_channel_write_low_th_0_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_1),
        .Q(ap_sync_reg_channel_write_low_th_0_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_2),
        .Q(ap_sync_reg_channel_write_low_th_0_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_0),
        .Q(ap_sync_reg_channel_write_low_th_1_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_1),
        .Q(ap_sync_reg_channel_write_low_th_1_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_2),
        .Q(ap_sync_reg_channel_write_low_th_1_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_0),
        .Q(ap_sync_reg_channel_write_low_th_2_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_1),
        .Q(ap_sync_reg_channel_write_low_th_2_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_2),
        .Q(ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_10),
        .Q(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_9),
        .Q(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5),
        .ap_done_reg_reg_1(img_height_loc_i_channel_U_n_7),
        .ap_return_0_preg(ap_return_0_preg),
        .\ap_return_0_preg_reg[0]_0 (p_src_mat_rows_c_i_U_n_22),
        .\ap_return_0_preg_reg[10]_0 (p_src_mat_rows_c_i_U_n_32),
        .\ap_return_0_preg_reg[11]_0 (p_src_mat_rows_c_i_U_n_33),
        .\ap_return_0_preg_reg[12]_0 (p_src_mat_rows_c_i_U_n_34),
        .\ap_return_0_preg_reg[13]_0 (p_src_mat_rows_c_i_U_n_35),
        .\ap_return_0_preg_reg[14]_0 (p_src_mat_rows_c_i_U_n_36),
        .\ap_return_0_preg_reg[15]_0 (p_src_mat_rows_c_i_U_n_37),
        .\ap_return_0_preg_reg[1]_0 (p_src_mat_rows_c_i_U_n_23),
        .\ap_return_0_preg_reg[2]_0 (p_src_mat_rows_c_i_U_n_24),
        .\ap_return_0_preg_reg[3]_0 (p_src_mat_rows_c_i_U_n_25),
        .\ap_return_0_preg_reg[4]_0 (p_src_mat_rows_c_i_U_n_26),
        .\ap_return_0_preg_reg[5]_0 (p_src_mat_rows_c_i_U_n_27),
        .\ap_return_0_preg_reg[6]_0 (p_src_mat_rows_c_i_U_n_28),
        .\ap_return_0_preg_reg[7]_0 (p_src_mat_rows_c_i_U_n_29),
        .\ap_return_0_preg_reg[8]_0 (p_src_mat_rows_c_i_U_n_30),
        .\ap_return_0_preg_reg[9]_0 (p_src_mat_rows_c_i_U_n_31),
        .ap_return_1_preg(ap_return_1_preg),
        .\ap_return_1_preg_reg[0]_0 (p_src_mat_cols_c_i_U_n_21),
        .\ap_return_1_preg_reg[10]_0 (p_src_mat_cols_c_i_U_n_31),
        .\ap_return_1_preg_reg[11]_0 (p_src_mat_cols_c_i_U_n_32),
        .\ap_return_1_preg_reg[12]_0 (p_src_mat_cols_c_i_U_n_33),
        .\ap_return_1_preg_reg[13]_0 (p_src_mat_cols_c_i_U_n_34),
        .\ap_return_1_preg_reg[14]_0 (p_src_mat_cols_c_i_U_n_35),
        .\ap_return_1_preg_reg[15]_0 (p_src_mat_cols_c_i_U_n_36),
        .\ap_return_1_preg_reg[1]_0 (p_src_mat_cols_c_i_U_n_22),
        .\ap_return_1_preg_reg[2]_0 (p_src_mat_cols_c_i_U_n_23),
        .\ap_return_1_preg_reg[3]_0 (p_src_mat_cols_c_i_U_n_24),
        .\ap_return_1_preg_reg[4]_0 (p_src_mat_cols_c_i_U_n_25),
        .\ap_return_1_preg_reg[5]_0 (p_src_mat_cols_c_i_U_n_26),
        .\ap_return_1_preg_reg[6]_0 (p_src_mat_cols_c_i_U_n_27),
        .\ap_return_1_preg_reg[7]_0 (p_src_mat_cols_c_i_U_n_28),
        .\ap_return_1_preg_reg[8]_0 (p_src_mat_cols_c_i_U_n_29),
        .\ap_return_1_preg_reg[9]_0 (p_src_mat_cols_c_i_U_n_30),
        .ap_rst_n(ap_rst_n),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0
       (.D(D),
        .E(shiftReg_ce),
        .Q({colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6}),
        .SS(ap_rst_n_inv),
        .address0(address0),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_channel_write_high_th_0_0(ap_sync_channel_write_high_th_0_0),
        .ap_sync_channel_write_high_th_0_1(ap_sync_channel_write_high_th_0_1),
        .ap_sync_channel_write_high_th_0_2(ap_sync_channel_write_high_th_0_2),
        .ap_sync_channel_write_high_th_1_0(ap_sync_channel_write_high_th_1_0),
        .ap_sync_channel_write_high_th_1_1(ap_sync_channel_write_high_th_1_1),
        .ap_sync_channel_write_high_th_1_2(ap_sync_channel_write_high_th_1_2),
        .ap_sync_channel_write_high_th_2_0(ap_sync_channel_write_high_th_2_0),
        .ap_sync_channel_write_high_th_2_1(ap_sync_channel_write_high_th_2_1),
        .ap_sync_channel_write_high_th_2_2(ap_sync_channel_write_high_th_2_2),
        .ap_sync_channel_write_low_th_0_0(ap_sync_channel_write_low_th_0_0),
        .ap_sync_channel_write_low_th_0_1(ap_sync_channel_write_low_th_0_1),
        .ap_sync_channel_write_low_th_0_2(ap_sync_channel_write_low_th_0_2),
        .ap_sync_channel_write_low_th_1_0(ap_sync_channel_write_low_th_1_0),
        .ap_sync_channel_write_low_th_1_1(ap_sync_channel_write_low_th_1_1),
        .ap_sync_channel_write_low_th_1_2(ap_sync_channel_write_low_th_1_2),
        .ap_sync_channel_write_low_th_2_0(ap_sync_channel_write_low_th_2_0),
        .ap_sync_channel_write_low_th_2_1(ap_sync_channel_write_low_th_2_1),
        .ap_sync_channel_write_low_th_2_2(ap_sync_channel_write_low_th_2_2),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_high_th_0_0(ap_sync_reg_channel_write_high_th_0_0),
        .ap_sync_reg_channel_write_high_th_0_1(ap_sync_reg_channel_write_high_th_0_1),
        .ap_sync_reg_channel_write_high_th_0_2(ap_sync_reg_channel_write_high_th_0_2),
        .ap_sync_reg_channel_write_high_th_1_0(ap_sync_reg_channel_write_high_th_1_0),
        .ap_sync_reg_channel_write_high_th_1_1(ap_sync_reg_channel_write_high_th_1_1),
        .ap_sync_reg_channel_write_high_th_1_2(ap_sync_reg_channel_write_high_th_1_2),
        .ap_sync_reg_channel_write_high_th_2_0(ap_sync_reg_channel_write_high_th_2_0),
        .ap_sync_reg_channel_write_high_th_2_1(ap_sync_reg_channel_write_high_th_2_1),
        .ap_sync_reg_channel_write_high_th_2_2(ap_sync_reg_channel_write_high_th_2_2),
        .ap_sync_reg_channel_write_low_th_0_0(ap_sync_reg_channel_write_low_th_0_0),
        .ap_sync_reg_channel_write_low_th_0_1(ap_sync_reg_channel_write_low_th_0_1),
        .ap_sync_reg_channel_write_low_th_0_2(ap_sync_reg_channel_write_low_th_0_2),
        .ap_sync_reg_channel_write_low_th_1_0(ap_sync_reg_channel_write_low_th_1_0),
        .ap_sync_reg_channel_write_low_th_1_1(ap_sync_reg_channel_write_low_th_1_1),
        .ap_sync_reg_channel_write_low_th_1_2(ap_sync_reg_channel_write_low_th_1_2),
        .ap_sync_reg_channel_write_low_th_2_0(ap_sync_reg_channel_write_low_th_2_0),
        .ap_sync_reg_channel_write_low_th_2_1(ap_sync_reg_channel_write_low_th_2_1),
        .ap_sync_reg_channel_write_low_th_2_2(ap_sync_reg_channel_write_low_th_2_2),
        .ap_sync_reg_channel_write_low_th_2_2_reg(ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0),
        .colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0(colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0),
        .high_th_0_0_full_n(high_th_0_0_full_n),
        .high_th_0_1_full_n(high_th_0_1_full_n),
        .high_th_0_2_full_n(high_th_0_2_full_n),
        .high_th_1_0_full_n(high_th_1_0_full_n),
        .high_th_1_1_full_n(high_th_1_1_full_n),
        .high_th_1_2_full_n(high_th_1_2_full_n),
        .\high_th_2_0_1_fu_94_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3),
        .\high_th_2_0_2_fu_98_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9),
        .\high_th_2_0_fu_62_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15),
        .high_th_2_0_full_n(high_th_2_0_full_n),
        .\high_th_2_1_1_fu_90_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10),
        .\high_th_2_1_2_fu_106_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4),
        .\high_th_2_1_fu_54_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16),
        .high_th_2_1_full_n(high_th_2_1_full_n),
        .\high_th_2_2_1_fu_86_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11),
        .\high_th_2_2_2_fu_118_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5),
        .\high_th_2_2_fu_50_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17),
        .\high_th_2_2_fu_50_reg[7]_1 (\high_th_2_2_fu_50_reg[7]_0 ),
        .high_th_2_2_full_n(high_th_2_2_full_n),
        .int_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3),
        .low_th_0_0_full_n(low_th_0_0_full_n),
        .low_th_0_1_full_n(low_th_0_1_full_n),
        .low_th_0_2_full_n(low_th_0_2_full_n),
        .low_th_1_0_full_n(low_th_1_0_full_n),
        .low_th_1_1_full_n(low_th_1_1_full_n),
        .low_th_1_2_full_n(low_th_1_2_full_n),
        .\low_th_2_0_1_fu_78_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12),
        .\low_th_2_0_2_fu_114_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6),
        .\low_th_2_0_fu_58_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0),
        .low_th_2_0_full_n(low_th_2_0_full_n),
        .\low_th_2_1_1_fu_74_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13),
        .\low_th_2_1_2_fu_110_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7),
        .\low_th_2_1_fu_70_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1),
        .low_th_2_1_full_n(low_th_2_1_full_n),
        .\low_th_2_2_1_fu_82_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2),
        .\low_th_2_2_2_fu_102_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8),
        .\low_th_2_2_fu_66_reg[7]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14),
        .low_th_2_2_full_n(low_th_2_2_full_n),
        .lower_threshold_q00(lower_threshold_q00),
        .shiftReg_ce(shiftReg_ce_21),
        .shiftReg_ce_0(shiftReg_ce_20),
        .shiftReg_ce_1(shiftReg_ce_19),
        .shiftReg_ce_10(shiftReg_ce_11),
        .shiftReg_ce_11(shiftReg_ce_10),
        .shiftReg_ce_12(shiftReg_ce_9),
        .shiftReg_ce_13(shiftReg_ce_8),
        .shiftReg_ce_14(shiftReg_ce_7),
        .shiftReg_ce_15(shiftReg_ce_6),
        .shiftReg_ce_16(shiftReg_ce_5),
        .shiftReg_ce_17(shiftReg_ce_4),
        .shiftReg_ce_2(shiftReg_ce_2),
        .shiftReg_ce_3(shiftReg_ce_18),
        .shiftReg_ce_4(shiftReg_ce_17),
        .shiftReg_ce_5(shiftReg_ce_16),
        .shiftReg_ce_6(shiftReg_ce_15),
        .shiftReg_ce_7(shiftReg_ce_14),
        .shiftReg_ce_8(shiftReg_ce_13),
        .shiftReg_ce_9(shiftReg_ce_12),
        .\trunc_ln144_reg_638_reg[1]_0 (\trunc_ln144_reg_638_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12 colorthresholding_9_0_3_1080_1920_1_entry12_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(p_src_mat_cols_c_i_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S high_th_0_0_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_0_0(ap_sync_reg_channel_write_high_th_0_0),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_0_full_n(high_th_0_0_full_n),
        .\high_th_2_0_1_fu_94_reg[7] (\high_th_2_0_1_fu_94_reg[7] ),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_13),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_10 high_th_0_1_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm[1]_i_2 (high_th_2_0_U_n_5),
        .\ap_CS_fsm[1]_i_2_0 (img_width_loc_i_channel_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_0_1(ap_sync_reg_channel_write_high_th_0_1),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_0_1_full_n(high_th_0_1_full_n),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .\high_th_2_1_2_fu_106_reg[7] (\high_th_2_1_2_fu_106_reg[7] ),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4),
        .internal_empty_n_reg_0(high_th_0_1_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_14),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_11 high_th_0_2_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_0_2(ap_sync_reg_channel_write_high_th_0_2),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_0_2_full_n(high_th_0_2_full_n),
        .\high_th_2_2_2_fu_118_reg[7] (\high_th_2_2_2_fu_118_reg[7] ),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_15),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_12 high_th_1_0_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_1_0(ap_sync_reg_channel_write_high_th_1_0),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_0_full_n(high_th_1_0_full_n),
        .\high_th_2_0_2_fu_98_reg[7] (\high_th_2_0_2_fu_98_reg[7] ),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_19),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_13 high_th_1_1_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_1_1(ap_sync_reg_channel_write_high_th_1_1),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .high_th_1_1_full_n(high_th_1_1_full_n),
        .\high_th_2_1_1_fu_90_reg[7] (\high_th_2_1_1_fu_90_reg[7] ),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_20),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_14 high_th_1_2_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_1_2(ap_sync_reg_channel_write_high_th_1_2),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_1_2_full_n(high_th_1_2_full_n),
        .\high_th_2_2_1_fu_86_reg[7] (\high_th_2_2_1_fu_86_reg[7] ),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_21),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_15 high_th_2_0_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_2_0(ap_sync_reg_channel_write_high_th_2_0),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .\high_th_2_0_fu_62_reg[7] (\high_th_2_0_fu_62_reg[7] ),
        .high_th_2_0_full_n(high_th_2_0_full_n),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15),
        .internal_empty_n_reg_0(high_th_2_0_U_n_5),
        .internal_empty_n_reg_1(high_th_2_0_U_n_6),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_25),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_19),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_16 high_th_2_1_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_2_1(ap_sync_reg_channel_write_high_th_2_1),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .\high_th_2_1_fu_54_reg[7] (\high_th_2_1_fu_54_reg[7] ),
        .high_th_2_1_full_n(high_th_2_1_full_n),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16),
        .int_ap_idle_reg(high_th_2_0_U_n_6),
        .internal_empty_n_reg_0(high_th_2_1_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_26),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_17 high_th_2_2_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_2_2(ap_sync_reg_channel_write_high_th_2_2),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .\high_th_2_2_fu_50_reg[7] (\high_th_2_2_fu_50_reg[7] ),
        .high_th_2_2_full_n(high_th_2_2_full_n),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_27),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S img_height_loc_i_channel_U
       (.A(A),
        .D(ap_NS_fsm),
        .Q({xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_10}),
        .\SRL_SIG_reg[0][15] (data),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_30),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .ap_done_reg_reg_0(p_src_mat_rows_c_i_U_n_21),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(img_height_loc_i_channel_U_n_7),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_height_loc_i_channel_full_n(img_height_loc_i_channel_full_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .int_ap_idle_reg(high_th_2_1_U_n_5),
        .int_ap_idle_reg_0(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8),
        .int_ap_idle_reg_1(int_ap_idle_reg),
        .int_ap_idle_reg_2(low_th_2_2_U_n_5),
        .int_ap_idle_reg_3(high_th_0_1_U_n_5),
        .internal_empty_n_reg_0(img_height_loc_i_channel_U_n_6),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_28),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_18 img_width_loc_i_channel_U
       (.B(q),
        .D({p_src_mat_cols_c_i_U_n_5,p_src_mat_cols_c_i_U_n_6,p_src_mat_cols_c_i_U_n_7,p_src_mat_cols_c_i_U_n_8,p_src_mat_cols_c_i_U_n_9,p_src_mat_cols_c_i_U_n_10,p_src_mat_cols_c_i_U_n_11,p_src_mat_cols_c_i_U_n_12,p_src_mat_cols_c_i_U_n_13,p_src_mat_cols_c_i_U_n_14,p_src_mat_cols_c_i_U_n_15,p_src_mat_cols_c_i_U_n_16,p_src_mat_cols_c_i_U_n_17,p_src_mat_cols_c_i_U_n_18,p_src_mat_cols_c_i_U_n_19,p_src_mat_cols_c_i_U_n_20}),
        .Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .\SRL_SIG_reg[0][15] (ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_empty_n_reg_0(img_width_loc_i_channel_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_29),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_19 low_th_0_0_U
       (.Q(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_0_0(ap_sync_reg_channel_write_low_th_0_0),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg(low_th_0_0_U_n_5),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0),
        .int_ap_idle_i_3(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0),
        .int_ap_idle_i_3_0(int_ap_idle_i_3),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_8),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_0_full_n(low_th_0_0_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .\mOutPtr_reg[2]_0 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .out(out),
        .shiftReg_ce(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_20 low_th_0_1_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_0_1(ap_sync_reg_channel_write_low_th_0_1),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_11),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_0_1_full_n(low_th_0_1_full_n),
        .\low_th_2_1_fu_70_reg[7] (\low_th_2_1_fu_70_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_21 low_th_0_2_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_0_2(ap_sync_reg_channel_write_low_th_0_2),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_12),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_0_2_full_n(low_th_0_2_full_n),
        .\low_th_2_2_1_fu_82_reg[7] (\low_th_2_2_1_fu_82_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_22 low_th_1_0_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_1_0(ap_sync_reg_channel_write_low_th_1_0),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_16),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_0_full_n(low_th_1_0_full_n),
        .\low_th_2_0_2_fu_114_reg[7] (\low_th_2_0_2_fu_114_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_23 low_th_1_1_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_1_1(ap_sync_reg_channel_write_low_th_1_1),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_17),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_1_full_n(low_th_1_1_full_n),
        .\low_th_2_1_2_fu_110_reg[7] (\low_th_2_1_2_fu_110_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_24 low_th_1_2_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_1_2(ap_sync_reg_channel_write_low_th_1_2),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_18),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_1_2_full_n(low_th_1_2_full_n),
        .\low_th_2_2_2_fu_102_reg[7] (\low_th_2_2_2_fu_102_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_25 low_th_2_0_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_2_0(ap_sync_reg_channel_write_low_th_2_0),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_22),
        .\low_th_2_0_1_fu_78_reg[7] (\low_th_2_0_1_fu_78_reg[7] ),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_0_full_n(low_th_2_0_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_26 low_th_2_1_U
       (.Q(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_2_1(ap_sync_reg_channel_write_low_th_2_1),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_23),
        .\low_th_2_1_1_fu_74_reg[7] (\low_th_2_1_1_fu_74_reg[7] ),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_1_full_n(low_th_2_1_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .shiftReg_ce(shiftReg_ce_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_27 low_th_2_2_U
       (.Q(Q),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (low_th_2_2_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .in(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14),
        .int_ap_idle_reg(low_th_0_0_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_24),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .\low_th_2_2_fu_66_reg[7] (\low_th_2_2_fu_66_reg[7] ),
        .low_th_2_2_full_n(low_th_2_2_full_n),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .\mOutPtr_reg[0]_1 (colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12),
        .\mOutPtr_reg[2]_0 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready),
        .shiftReg_ce(shiftReg_ce_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_28 p_src_mat_cols_c_i_U
       (.D({p_src_mat_cols_c_i_U_n_5,p_src_mat_cols_c_i_U_n_6,p_src_mat_cols_c_i_U_n_7,p_src_mat_cols_c_i_U_n_8,p_src_mat_cols_c_i_U_n_9,p_src_mat_cols_c_i_U_n_10,p_src_mat_cols_c_i_U_n_11,p_src_mat_cols_c_i_U_n_12,p_src_mat_cols_c_i_U_n_13,p_src_mat_cols_c_i_U_n_14,p_src_mat_cols_c_i_U_n_15,p_src_mat_cols_c_i_U_n_16,p_src_mat_cols_c_i_U_n_17,p_src_mat_cols_c_i_U_n_18,p_src_mat_cols_c_i_U_n_19,p_src_mat_cols_c_i_U_n_20}),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][0] (p_src_mat_cols_c_i_U_n_21),
        .\SRL_SIG_reg[0][10] (p_src_mat_cols_c_i_U_n_31),
        .\SRL_SIG_reg[0][11] (p_src_mat_cols_c_i_U_n_32),
        .\SRL_SIG_reg[0][12] (p_src_mat_cols_c_i_U_n_33),
        .\SRL_SIG_reg[0][13] (p_src_mat_cols_c_i_U_n_34),
        .\SRL_SIG_reg[0][14] (p_src_mat_cols_c_i_U_n_35),
        .\SRL_SIG_reg[0][15] (p_src_mat_cols_c_i_U_n_36),
        .\SRL_SIG_reg[0][15]_0 (colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][1] (p_src_mat_cols_c_i_U_n_22),
        .\SRL_SIG_reg[0][2] (p_src_mat_cols_c_i_U_n_23),
        .\SRL_SIG_reg[0][3] (p_src_mat_cols_c_i_U_n_24),
        .\SRL_SIG_reg[0][4] (p_src_mat_cols_c_i_U_n_25),
        .\SRL_SIG_reg[0][5] (p_src_mat_cols_c_i_U_n_26),
        .\SRL_SIG_reg[0][6] (p_src_mat_cols_c_i_U_n_27),
        .\SRL_SIG_reg[0][7] (p_src_mat_cols_c_i_U_n_28),
        .\SRL_SIG_reg[0][8] (p_src_mat_cols_c_i_U_n_29),
        .\SRL_SIG_reg[0][9] (p_src_mat_cols_c_i_U_n_30),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_rst_n(ap_rst_n),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .internal_full_n_reg_0(p_src_mat_cols_c_i_U_n_37),
        .\mOutPtr_reg[1]_0 (start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_cols_c_i_full_n(p_src_mat_cols_c_i_full_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_29 p_src_mat_rows_c_i_U
       (.E(shiftReg_ce),
        .\SRL_SIG_reg[0][0] (p_src_mat_rows_c_i_U_n_22),
        .\SRL_SIG_reg[0][10] (p_src_mat_rows_c_i_U_n_32),
        .\SRL_SIG_reg[0][11] (p_src_mat_rows_c_i_U_n_33),
        .\SRL_SIG_reg[0][12] (p_src_mat_rows_c_i_U_n_34),
        .\SRL_SIG_reg[0][13] (p_src_mat_rows_c_i_U_n_35),
        .\SRL_SIG_reg[0][14] (p_src_mat_rows_c_i_U_n_36),
        .\SRL_SIG_reg[0][15] (data),
        .\SRL_SIG_reg[0][15]_0 (p_src_mat_rows_c_i_U_n_37),
        .\SRL_SIG_reg[0][15]_1 (colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][1] (p_src_mat_rows_c_i_U_n_23),
        .\SRL_SIG_reg[0][2] (p_src_mat_rows_c_i_U_n_24),
        .\SRL_SIG_reg[0][3] (p_src_mat_rows_c_i_U_n_25),
        .\SRL_SIG_reg[0][4] (p_src_mat_rows_c_i_U_n_26),
        .\SRL_SIG_reg[0][5] (p_src_mat_rows_c_i_U_n_27),
        .\SRL_SIG_reg[0][6] (p_src_mat_rows_c_i_U_n_28),
        .\SRL_SIG_reg[0][7] (p_src_mat_rows_c_i_U_n_29),
        .\SRL_SIG_reg[0][8] (p_src_mat_rows_c_i_U_n_30),
        .\SRL_SIG_reg[0][9] (p_src_mat_rows_c_i_U_n_31),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(p_src_mat_rows_c_i_U_n_38),
        .ap_rst_n_1(p_src_mat_rows_c_i_U_n_39),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .ap_sync_reg_channel_write_img_width_loc_i_channel_reg(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .img_height_loc_i_channel_full_n(img_height_loc_i_channel_full_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_empty_n_reg_0(p_src_mat_rows_c_i_U_n_21),
        .\mOutPtr_reg[0]_0 (start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U
       (.E(shiftReg_ce),
        .Q(colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_9),
        .ap_rst_n_1(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_10),
        .ap_start(ap_start),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg),
        .ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .internal_empty_n_reg_0(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6),
        .internal_full_n_reg_0(E),
        .internal_full_n_reg_1(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8),
        .\mOutPtr_reg[1]_0 (\ap_CS_fsm_reg[0] ),
        .\mOutPtr_reg[1]_1 (colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_cols_c_i_full_n(p_src_mat_cols_c_i_full_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n),
        .shiftReg_ce_3(shiftReg_ce_3),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0
       (.A(A),
        .B(q),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .D(ap_NS_fsm),
        .DI(DI),
        .Q({xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_10}),
        .S(S),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[0]_4 (\SRL_SIG_reg[0]_4 ),
        .\SRL_SIG_reg[1]_5 (\SRL_SIG_reg[1]_5 ),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_1 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_30),
        .\ap_CS_fsm_reg[5]_0 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_8),
        .\ap_CS_fsm_reg[5]_1 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_11),
        .\ap_CS_fsm_reg[5]_10 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_20),
        .\ap_CS_fsm_reg[5]_11 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_21),
        .\ap_CS_fsm_reg[5]_12 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_22),
        .\ap_CS_fsm_reg[5]_13 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_23),
        .\ap_CS_fsm_reg[5]_14 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_24),
        .\ap_CS_fsm_reg[5]_15 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_25),
        .\ap_CS_fsm_reg[5]_16 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_26),
        .\ap_CS_fsm_reg[5]_17 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_27),
        .\ap_CS_fsm_reg[5]_18 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_28),
        .\ap_CS_fsm_reg[5]_19 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_29),
        .\ap_CS_fsm_reg[5]_2 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_12),
        .\ap_CS_fsm_reg[5]_3 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_13),
        .\ap_CS_fsm_reg[5]_4 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_14),
        .\ap_CS_fsm_reg[5]_5 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_15),
        .\ap_CS_fsm_reg[5]_6 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_16),
        .\ap_CS_fsm_reg[5]_7 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_17),
        .\ap_CS_fsm_reg[5]_8 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_18),
        .\ap_CS_fsm_reg[5]_9 (xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_19),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .\icmp_ln56_10_reg_769_reg[0]_0 (\icmp_ln56_10_reg_769_reg[0] ),
        .\icmp_ln56_10_reg_769_reg[0]_1 (\icmp_ln56_10_reg_769_reg[0]_0 ),
        .\icmp_ln56_11_reg_779_reg[0]_0 (\icmp_ln56_11_reg_779_reg[0] ),
        .\icmp_ln56_11_reg_779_reg[0]_1 (\icmp_ln56_11_reg_779_reg[0]_0 ),
        .\icmp_ln56_1_reg_699_reg[0]_0 (\icmp_ln56_1_reg_699_reg[0] ),
        .\icmp_ln56_1_reg_699_reg[0]_1 (\icmp_ln56_1_reg_699_reg[0]_0 ),
        .\icmp_ln56_3_reg_719_reg[0]_0 (\icmp_ln56_3_reg_719_reg[0] ),
        .\icmp_ln56_3_reg_719_reg[0]_1 (\icmp_ln56_3_reg_719_reg[0]_0 ),
        .\icmp_ln56_4_reg_724_reg[0]_0 (\icmp_ln56_4_reg_724_reg[0] ),
        .\icmp_ln56_4_reg_724_reg[0]_1 (\icmp_ln56_4_reg_724_reg[0]_0 ),
        .\icmp_ln56_5_reg_729_reg[0]_0 (\icmp_ln56_5_reg_729_reg[0] ),
        .\icmp_ln56_5_reg_729_reg[0]_1 (\icmp_ln56_5_reg_729_reg[0]_0 ),
        .\icmp_ln56_6_reg_739_reg[0]_0 (\icmp_ln56_6_reg_739_reg[0] ),
        .\icmp_ln56_6_reg_739_reg[0]_1 (\icmp_ln56_6_reg_739_reg[0]_0 ),
        .\icmp_ln56_7_reg_749_reg[0]_0 (\icmp_ln56_7_reg_749_reg[0] ),
        .\icmp_ln56_7_reg_749_reg[0]_1 (\icmp_ln56_7_reg_749_reg[0]_0 ),
        .\icmp_ln56_8_reg_754_reg[0]_0 (\icmp_ln56_8_reg_754_reg[0] ),
        .\icmp_ln56_8_reg_754_reg[0]_1 (\icmp_ln56_8_reg_754_reg[0]_0 ),
        .\icmp_ln56_9_reg_759_reg[0]_0 (\icmp_ln56_9_reg_759_reg[0] ),
        .\icmp_ln56_9_reg_759_reg[0]_1 (\icmp_ln56_9_reg_759_reg[0]_0 ),
        .\icmp_ln56_reg_694_reg[0]_0 (\icmp_ln56_reg_694_reg[0] ),
        .\icmp_ln56_reg_694_reg[0]_1 (\icmp_ln56_reg_694_reg[0]_0 ),
        .\icmp_ln890_1_reg_714_reg[0]_0 (\icmp_ln890_1_reg_714_reg[0] ),
        .\icmp_ln890_1_reg_714_reg[0]_1 (\icmp_ln890_1_reg_714_reg[0]_0 ),
        .\icmp_ln890_2_reg_734_reg[0]_0 (\icmp_ln890_2_reg_734_reg[0] ),
        .\icmp_ln890_2_reg_734_reg[0]_1 (\icmp_ln890_2_reg_734_reg[0]_0 ),
        .\icmp_ln890_3_reg_744_reg[0]_0 (\icmp_ln890_3_reg_744_reg[0] ),
        .\icmp_ln890_3_reg_744_reg[0]_1 (\icmp_ln890_3_reg_744_reg[0]_0 ),
        .\icmp_ln890_4_reg_764_reg[0]_0 (\icmp_ln890_4_reg_764_reg[0] ),
        .\icmp_ln890_4_reg_764_reg[0]_1 (\icmp_ln890_4_reg_764_reg[0]_0 ),
        .\icmp_ln890_5_reg_774_reg[0]_0 (\icmp_ln890_5_reg_774_reg[0] ),
        .\icmp_ln890_5_reg_774_reg[0]_1 (\icmp_ln890_5_reg_774_reg[0]_0 ),
        .\icmp_ln890_reg_704_reg[0]_0 (\icmp_ln890_reg_704_reg[0] ),
        .\icmp_ln890_reg_704_reg[0]_1 (\icmp_ln890_reg_704_reg[0]_0 ),
        .\icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0 (\icmp_ln92_reg_690_pp0_iter1_reg_reg[0] ),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .p_reg_reg(img_height_loc_i_channel_U_n_6),
        .shiftReg_ce_0(shiftReg_ce_0),
        .shiftReg_ce_1(shiftReg_ce_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_control_s_axi
   (DOADO,
    DOBDO,
    \gen_write[1].mem_reg ,
    \gen_write[1].mem_reg_0 ,
    int_ap_done_reg_0,
    lower_threshold_q00,
    int_lower_threshold_write_reg_0,
    int_upper_threshold_write_reg_0,
    s_axi_control_RVALID,
    Q,
    \int_rows_reg[31]_0 ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_WREADY,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg,
    ap_start,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg,
    interrupt,
    s_axi_control_BVALID,
    ap_rst_n_0,
    s_axi_control_RDATA,
    D,
    \int_lower_threshold_shift_reg[0]_0 ,
    ap_clk,
    address0,
    s_axi_control_WDATA,
    ap_rst_n_inv,
    int_ap_done_reg_1,
    ap_idle,
    ap_sync_ready,
    \int_lower_threshold_shift_reg[1]_0 ,
    \int_lower_threshold_shift_reg[0]_1 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARVALID,
    \rdata_reg[31]_2 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31]_3 ,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WSTRB,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
    start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
    start_once_reg,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
    s_axi_control_AWADDR,
    ap_rst_n,
    shiftReg_ce,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0,
    int_ap_start_reg_0,
    i_1_reg_2600,
    CO,
    \low_th_2_2_fu_66_reg[0] ,
    \low_th_2_2_fu_66_reg[0]_0 ,
    \low_th_2_2_fu_66_reg[0]_1 ,
    \low_th_2_2_fu_66_reg[1] ,
    \low_th_2_2_fu_66_reg[1]_0 ,
    \low_th_2_2_fu_66_reg[2] ,
    \low_th_2_2_fu_66_reg[2]_0 ,
    \low_th_2_2_fu_66_reg[3] ,
    \low_th_2_2_fu_66_reg[3]_0 ,
    \low_th_2_2_fu_66_reg[4] ,
    \low_th_2_2_fu_66_reg[4]_0 ,
    \low_th_2_2_fu_66_reg[5] ,
    \low_th_2_2_fu_66_reg[5]_0 ,
    \low_th_2_2_fu_66_reg[6] ,
    \low_th_2_2_fu_66_reg[6]_0 ,
    \low_th_2_2_fu_66_reg[7] ,
    \low_th_2_2_fu_66_reg[7]_0 ,
    \low_th_2_2_fu_66_reg[0]_2 ,
    \low_th_2_2_fu_66_reg[0]_3 ,
    \low_th_2_2_fu_66_reg[1]_1 ,
    \low_th_2_2_fu_66_reg[1]_2 ,
    \low_th_2_2_fu_66_reg[2]_1 ,
    \low_th_2_2_fu_66_reg[2]_2 ,
    \low_th_2_2_fu_66_reg[3]_1 ,
    \low_th_2_2_fu_66_reg[3]_2 ,
    \low_th_2_2_fu_66_reg[4]_1 ,
    \low_th_2_2_fu_66_reg[4]_2 ,
    \low_th_2_2_fu_66_reg[5]_1 ,
    \low_th_2_2_fu_66_reg[5]_2 ,
    \low_th_2_2_fu_66_reg[6]_1 ,
    \low_th_2_2_fu_66_reg[6]_2 ,
    \low_th_2_2_fu_66_reg[7]_1 ,
    \low_th_2_2_fu_66_reg[7]_2 ,
    \high_th_2_2_fu_50_reg[0] ,
    \high_th_2_2_fu_50_reg[0]_0 ,
    \high_th_2_2_fu_50_reg[1] ,
    \high_th_2_2_fu_50_reg[1]_0 ,
    \high_th_2_2_fu_50_reg[2] ,
    \high_th_2_2_fu_50_reg[2]_0 ,
    \high_th_2_2_fu_50_reg[3] ,
    \high_th_2_2_fu_50_reg[3]_0 ,
    \high_th_2_2_fu_50_reg[4] ,
    \high_th_2_2_fu_50_reg[4]_0 ,
    \high_th_2_2_fu_50_reg[5] ,
    \high_th_2_2_fu_50_reg[5]_0 ,
    \high_th_2_2_fu_50_reg[6] ,
    \high_th_2_2_fu_50_reg[6]_0 ,
    \high_th_2_2_fu_50_reg[7] ,
    \high_th_2_2_fu_50_reg[7]_0 ,
    \high_th_2_2_fu_50_reg[0]_1 ,
    \high_th_2_2_fu_50_reg[0]_2 ,
    \high_th_2_2_fu_50_reg[1]_1 ,
    \high_th_2_2_fu_50_reg[1]_2 ,
    \high_th_2_2_fu_50_reg[2]_1 ,
    \high_th_2_2_fu_50_reg[2]_2 ,
    \high_th_2_2_fu_50_reg[3]_1 ,
    \high_th_2_2_fu_50_reg[3]_2 ,
    \high_th_2_2_fu_50_reg[4]_1 ,
    \high_th_2_2_fu_50_reg[4]_2 ,
    \high_th_2_2_fu_50_reg[5]_1 ,
    \high_th_2_2_fu_50_reg[5]_2 ,
    \high_th_2_2_fu_50_reg[6]_1 ,
    \high_th_2_2_fu_50_reg[6]_2 ,
    \high_th_2_2_fu_50_reg[7]_1 ,
    \high_th_2_2_fu_50_reg[7]_2 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]\gen_write[1].mem_reg ;
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [0:0]int_ap_done_reg_0;
  output [1:0]lower_threshold_q00;
  output int_lower_threshold_write_reg_0;
  output int_upper_threshold_write_reg_0;
  output s_axi_control_RVALID;
  output [31:0]Q;
  output [31:0]\int_rows_reg[31]_0 ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_WREADY;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  output ap_start;
  output ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg;
  output interrupt;
  output s_axi_control_BVALID;
  output ap_rst_n_0;
  output [31:0]s_axi_control_RDATA;
  output [7:0]D;
  output [7:0]\int_lower_threshold_shift_reg[0]_0 ;
  input ap_clk;
  input [1:0]address0;
  input [31:0]s_axi_control_WDATA;
  input ap_rst_n_inv;
  input int_ap_done_reg_1;
  input ap_idle;
  input ap_sync_ready;
  input \int_lower_threshold_shift_reg[1]_0 ;
  input \int_lower_threshold_shift_reg[0]_1 ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input s_axi_control_WVALID;
  input s_axi_control_ARVALID;
  input \rdata_reg[31]_2 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31]_3 ;
  input s_axi_control_RREADY;
  input [6:0]s_axi_control_ARADDR;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  input start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  input start_once_reg;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  input [6:0]s_axi_control_AWADDR;
  input ap_rst_n;
  input shiftReg_ce;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0;
  input int_ap_start_reg_0;
  input i_1_reg_2600;
  input [0:0]CO;
  input \low_th_2_2_fu_66_reg[0] ;
  input \low_th_2_2_fu_66_reg[0]_0 ;
  input \low_th_2_2_fu_66_reg[0]_1 ;
  input \low_th_2_2_fu_66_reg[1] ;
  input \low_th_2_2_fu_66_reg[1]_0 ;
  input \low_th_2_2_fu_66_reg[2] ;
  input \low_th_2_2_fu_66_reg[2]_0 ;
  input \low_th_2_2_fu_66_reg[3] ;
  input \low_th_2_2_fu_66_reg[3]_0 ;
  input \low_th_2_2_fu_66_reg[4] ;
  input \low_th_2_2_fu_66_reg[4]_0 ;
  input \low_th_2_2_fu_66_reg[5] ;
  input \low_th_2_2_fu_66_reg[5]_0 ;
  input \low_th_2_2_fu_66_reg[6] ;
  input \low_th_2_2_fu_66_reg[6]_0 ;
  input \low_th_2_2_fu_66_reg[7] ;
  input \low_th_2_2_fu_66_reg[7]_0 ;
  input \low_th_2_2_fu_66_reg[0]_2 ;
  input \low_th_2_2_fu_66_reg[0]_3 ;
  input \low_th_2_2_fu_66_reg[1]_1 ;
  input \low_th_2_2_fu_66_reg[1]_2 ;
  input \low_th_2_2_fu_66_reg[2]_1 ;
  input \low_th_2_2_fu_66_reg[2]_2 ;
  input \low_th_2_2_fu_66_reg[3]_1 ;
  input \low_th_2_2_fu_66_reg[3]_2 ;
  input \low_th_2_2_fu_66_reg[4]_1 ;
  input \low_th_2_2_fu_66_reg[4]_2 ;
  input \low_th_2_2_fu_66_reg[5]_1 ;
  input \low_th_2_2_fu_66_reg[5]_2 ;
  input \low_th_2_2_fu_66_reg[6]_1 ;
  input \low_th_2_2_fu_66_reg[6]_2 ;
  input \low_th_2_2_fu_66_reg[7]_1 ;
  input \low_th_2_2_fu_66_reg[7]_2 ;
  input \high_th_2_2_fu_50_reg[0] ;
  input \high_th_2_2_fu_50_reg[0]_0 ;
  input \high_th_2_2_fu_50_reg[1] ;
  input \high_th_2_2_fu_50_reg[1]_0 ;
  input \high_th_2_2_fu_50_reg[2] ;
  input \high_th_2_2_fu_50_reg[2]_0 ;
  input \high_th_2_2_fu_50_reg[3] ;
  input \high_th_2_2_fu_50_reg[3]_0 ;
  input \high_th_2_2_fu_50_reg[4] ;
  input \high_th_2_2_fu_50_reg[4]_0 ;
  input \high_th_2_2_fu_50_reg[5] ;
  input \high_th_2_2_fu_50_reg[5]_0 ;
  input \high_th_2_2_fu_50_reg[6] ;
  input \high_th_2_2_fu_50_reg[6]_0 ;
  input \high_th_2_2_fu_50_reg[7] ;
  input \high_th_2_2_fu_50_reg[7]_0 ;
  input \high_th_2_2_fu_50_reg[0]_1 ;
  input \high_th_2_2_fu_50_reg[0]_2 ;
  input \high_th_2_2_fu_50_reg[1]_1 ;
  input \high_th_2_2_fu_50_reg[1]_2 ;
  input \high_th_2_2_fu_50_reg[2]_1 ;
  input \high_th_2_2_fu_50_reg[2]_2 ;
  input \high_th_2_2_fu_50_reg[3]_1 ;
  input \high_th_2_2_fu_50_reg[3]_2 ;
  input \high_th_2_2_fu_50_reg[4]_1 ;
  input \high_th_2_2_fu_50_reg[4]_2 ;
  input \high_th_2_2_fu_50_reg[5]_1 ;
  input \high_th_2_2_fu_50_reg[5]_2 ;
  input \high_th_2_2_fu_50_reg[6]_1 ;
  input \high_th_2_2_fu_50_reg[6]_2 ;
  input \high_th_2_2_fu_50_reg[7]_1 ;
  input \high_th_2_2_fu_50_reg[7]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [31:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0;
  wire aw_hs;
  wire [7:2]data0;
  wire [31:0]\gen_write[1].mem_reg ;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire \high_th_2_0_1_fu_94[0]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[0]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[1]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[1]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[2]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[2]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[3]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[3]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[4]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[4]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[5]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[5]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[6]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[6]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[7]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[7]_i_3_n_3 ;
  wire \high_th_2_2_fu_50_reg[0] ;
  wire \high_th_2_2_fu_50_reg[0]_0 ;
  wire \high_th_2_2_fu_50_reg[0]_1 ;
  wire \high_th_2_2_fu_50_reg[0]_2 ;
  wire \high_th_2_2_fu_50_reg[1] ;
  wire \high_th_2_2_fu_50_reg[1]_0 ;
  wire \high_th_2_2_fu_50_reg[1]_1 ;
  wire \high_th_2_2_fu_50_reg[1]_2 ;
  wire \high_th_2_2_fu_50_reg[2] ;
  wire \high_th_2_2_fu_50_reg[2]_0 ;
  wire \high_th_2_2_fu_50_reg[2]_1 ;
  wire \high_th_2_2_fu_50_reg[2]_2 ;
  wire \high_th_2_2_fu_50_reg[3] ;
  wire \high_th_2_2_fu_50_reg[3]_0 ;
  wire \high_th_2_2_fu_50_reg[3]_1 ;
  wire \high_th_2_2_fu_50_reg[3]_2 ;
  wire \high_th_2_2_fu_50_reg[4] ;
  wire \high_th_2_2_fu_50_reg[4]_0 ;
  wire \high_th_2_2_fu_50_reg[4]_1 ;
  wire \high_th_2_2_fu_50_reg[4]_2 ;
  wire \high_th_2_2_fu_50_reg[5] ;
  wire \high_th_2_2_fu_50_reg[5]_0 ;
  wire \high_th_2_2_fu_50_reg[5]_1 ;
  wire \high_th_2_2_fu_50_reg[5]_2 ;
  wire \high_th_2_2_fu_50_reg[6] ;
  wire \high_th_2_2_fu_50_reg[6]_0 ;
  wire \high_th_2_2_fu_50_reg[6]_1 ;
  wire \high_th_2_2_fu_50_reg[6]_2 ;
  wire \high_th_2_2_fu_50_reg[7] ;
  wire \high_th_2_2_fu_50_reg[7]_0 ;
  wire \high_th_2_2_fu_50_reg[7]_1 ;
  wire \high_th_2_2_fu_50_reg[7]_2 ;
  wire i_1_reg_2600;
  wire [0:0]int_ap_done_reg_0;
  wire int_ap_done_reg_1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_3 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire [1:0]int_ier;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[0]_i_3_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire [1:0]int_lower_threshold_address1;
  wire int_lower_threshold_n_67;
  wire int_lower_threshold_n_68;
  wire int_lower_threshold_n_69;
  wire int_lower_threshold_n_70;
  wire int_lower_threshold_n_71;
  wire int_lower_threshold_n_72;
  wire int_lower_threshold_n_73;
  wire int_lower_threshold_n_74;
  wire int_lower_threshold_n_75;
  wire int_lower_threshold_n_76;
  wire int_lower_threshold_n_77;
  wire int_lower_threshold_n_78;
  wire int_lower_threshold_n_79;
  wire int_lower_threshold_n_80;
  wire int_lower_threshold_n_81;
  wire int_lower_threshold_n_82;
  wire int_lower_threshold_n_83;
  wire int_lower_threshold_n_84;
  wire int_lower_threshold_n_85;
  wire int_lower_threshold_n_86;
  wire int_lower_threshold_n_87;
  wire int_lower_threshold_n_88;
  wire int_lower_threshold_n_89;
  wire int_lower_threshold_n_90;
  wire int_lower_threshold_n_91;
  wire int_lower_threshold_n_92;
  wire int_lower_threshold_n_93;
  wire int_lower_threshold_n_94;
  wire int_lower_threshold_n_95;
  wire int_lower_threshold_n_96;
  wire int_lower_threshold_n_97;
  wire int_lower_threshold_n_98;
  wire int_lower_threshold_n_99;
  wire int_lower_threshold_read;
  wire int_lower_threshold_read0;
  wire [7:0]\int_lower_threshold_shift_reg[0]_0 ;
  wire \int_lower_threshold_shift_reg[0]_1 ;
  wire \int_lower_threshold_shift_reg[1]_0 ;
  wire int_lower_threshold_write_i_1_n_3;
  wire int_lower_threshold_write_i_2_n_3;
  wire int_lower_threshold_write_reg_0;
  wire int_lower_threshold_write_reg_n_3;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_3 ;
  wire \int_rows[31]_i_3_n_3 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire int_upper_threshold_n_100;
  wire int_upper_threshold_n_69;
  wire int_upper_threshold_n_70;
  wire int_upper_threshold_n_71;
  wire int_upper_threshold_n_72;
  wire int_upper_threshold_n_73;
  wire int_upper_threshold_n_74;
  wire int_upper_threshold_n_75;
  wire int_upper_threshold_n_76;
  wire int_upper_threshold_n_77;
  wire int_upper_threshold_n_78;
  wire int_upper_threshold_n_79;
  wire int_upper_threshold_n_80;
  wire int_upper_threshold_n_81;
  wire int_upper_threshold_n_82;
  wire int_upper_threshold_n_83;
  wire int_upper_threshold_n_84;
  wire int_upper_threshold_n_85;
  wire int_upper_threshold_n_86;
  wire int_upper_threshold_n_87;
  wire int_upper_threshold_n_88;
  wire int_upper_threshold_n_89;
  wire int_upper_threshold_n_90;
  wire int_upper_threshold_n_91;
  wire int_upper_threshold_n_92;
  wire int_upper_threshold_n_93;
  wire int_upper_threshold_n_94;
  wire int_upper_threshold_n_95;
  wire int_upper_threshold_n_96;
  wire int_upper_threshold_n_97;
  wire int_upper_threshold_n_98;
  wire int_upper_threshold_n_99;
  wire int_upper_threshold_read;
  wire int_upper_threshold_read0;
  wire int_upper_threshold_write_i_1_n_3;
  wire int_upper_threshold_write_reg_0;
  wire int_upper_threshold_write_reg_n_3;
  wire interrupt;
  wire \low_th_2_0_fu_58[0]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[0]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[1]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[1]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[2]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[2]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[3]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[3]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[4]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[4]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[5]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[5]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[6]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[6]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[7]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[7]_i_4_n_3 ;
  wire \low_th_2_2_fu_66_reg[0] ;
  wire \low_th_2_2_fu_66_reg[0]_0 ;
  wire \low_th_2_2_fu_66_reg[0]_1 ;
  wire \low_th_2_2_fu_66_reg[0]_2 ;
  wire \low_th_2_2_fu_66_reg[0]_3 ;
  wire \low_th_2_2_fu_66_reg[1] ;
  wire \low_th_2_2_fu_66_reg[1]_0 ;
  wire \low_th_2_2_fu_66_reg[1]_1 ;
  wire \low_th_2_2_fu_66_reg[1]_2 ;
  wire \low_th_2_2_fu_66_reg[2] ;
  wire \low_th_2_2_fu_66_reg[2]_0 ;
  wire \low_th_2_2_fu_66_reg[2]_1 ;
  wire \low_th_2_2_fu_66_reg[2]_2 ;
  wire \low_th_2_2_fu_66_reg[3] ;
  wire \low_th_2_2_fu_66_reg[3]_0 ;
  wire \low_th_2_2_fu_66_reg[3]_1 ;
  wire \low_th_2_2_fu_66_reg[3]_2 ;
  wire \low_th_2_2_fu_66_reg[4] ;
  wire \low_th_2_2_fu_66_reg[4]_0 ;
  wire \low_th_2_2_fu_66_reg[4]_1 ;
  wire \low_th_2_2_fu_66_reg[4]_2 ;
  wire \low_th_2_2_fu_66_reg[5] ;
  wire \low_th_2_2_fu_66_reg[5]_0 ;
  wire \low_th_2_2_fu_66_reg[5]_1 ;
  wire \low_th_2_2_fu_66_reg[5]_2 ;
  wire \low_th_2_2_fu_66_reg[6] ;
  wire \low_th_2_2_fu_66_reg[6]_0 ;
  wire \low_th_2_2_fu_66_reg[6]_1 ;
  wire \low_th_2_2_fu_66_reg[6]_2 ;
  wire \low_th_2_2_fu_66_reg[7] ;
  wire \low_th_2_2_fu_66_reg[7]_0 ;
  wire \low_th_2_2_fu_66_reg[7]_1 ;
  wire \low_th_2_2_fu_66_reg[7]_2 ;
  wire [1:0]lower_threshold_q00;
  wire [1:0]p_1_in0_in;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_8_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[31]_3 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_3 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_3 ;
  wire \wstate[1]_i_1_n_3 ;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .I1(ap_start),
        .O(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h0000222A)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(shiftReg_ce),
        .I4(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[0]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [16]),
        .I1(\high_th_2_2_fu_50_reg[0] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [0]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[0]_0 ),
        .O(\high_th_2_0_1_fu_94[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[0]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [24]),
        .I1(\high_th_2_2_fu_50_reg[0]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [8]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[0]_2 ),
        .O(\high_th_2_0_1_fu_94[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[1]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [17]),
        .I1(\high_th_2_2_fu_50_reg[1] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [1]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[1]_0 ),
        .O(\high_th_2_0_1_fu_94[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[1]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [25]),
        .I1(\high_th_2_2_fu_50_reg[1]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [9]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[1]_2 ),
        .O(\high_th_2_0_1_fu_94[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[2]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [18]),
        .I1(\high_th_2_2_fu_50_reg[2] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [2]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[2]_0 ),
        .O(\high_th_2_0_1_fu_94[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[2]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [26]),
        .I1(\high_th_2_2_fu_50_reg[2]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [10]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[2]_2 ),
        .O(\high_th_2_0_1_fu_94[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[3]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [19]),
        .I1(\high_th_2_2_fu_50_reg[3] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [3]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[3]_0 ),
        .O(\high_th_2_0_1_fu_94[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[3]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [27]),
        .I1(\high_th_2_2_fu_50_reg[3]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [11]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[3]_2 ),
        .O(\high_th_2_0_1_fu_94[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[4]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [20]),
        .I1(\high_th_2_2_fu_50_reg[4] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [4]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[4]_0 ),
        .O(\high_th_2_0_1_fu_94[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[4]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [28]),
        .I1(\high_th_2_2_fu_50_reg[4]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [12]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[4]_2 ),
        .O(\high_th_2_0_1_fu_94[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[5]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [21]),
        .I1(\high_th_2_2_fu_50_reg[5] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [5]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[5]_0 ),
        .O(\high_th_2_0_1_fu_94[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[5]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [29]),
        .I1(\high_th_2_2_fu_50_reg[5]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [13]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[5]_2 ),
        .O(\high_th_2_0_1_fu_94[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[6]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [22]),
        .I1(\high_th_2_2_fu_50_reg[6] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [6]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[6]_0 ),
        .O(\high_th_2_0_1_fu_94[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[6]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [30]),
        .I1(\high_th_2_2_fu_50_reg[6]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [14]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[6]_2 ),
        .O(\high_th_2_0_1_fu_94[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[7]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [23]),
        .I1(\high_th_2_2_fu_50_reg[7] ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [7]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[7]_0 ),
        .O(\high_th_2_0_1_fu_94[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[7]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [31]),
        .I1(\high_th_2_2_fu_50_reg[7]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(\gen_write[1].mem_reg_0 [15]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\high_th_2_2_fu_50_reg[7]_2 ),
        .O(\high_th_2_0_1_fu_94[7]_i_3_n_3 ));
  MUXF7 \high_th_2_0_1_fu_94_reg[0]_i_1 
       (.I0(\high_th_2_0_1_fu_94[0]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[0]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [0]),
        .S(lower_threshold_q00[0]));
  MUXF7 \high_th_2_0_1_fu_94_reg[1]_i_1 
       (.I0(\high_th_2_0_1_fu_94[1]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[1]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [1]),
        .S(lower_threshold_q00[0]));
  MUXF7 \high_th_2_0_1_fu_94_reg[2]_i_1 
       (.I0(\high_th_2_0_1_fu_94[2]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[2]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [2]),
        .S(lower_threshold_q00[0]));
  MUXF7 \high_th_2_0_1_fu_94_reg[3]_i_1 
       (.I0(\high_th_2_0_1_fu_94[3]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[3]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [3]),
        .S(lower_threshold_q00[0]));
  MUXF7 \high_th_2_0_1_fu_94_reg[4]_i_1 
       (.I0(\high_th_2_0_1_fu_94[4]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[4]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [4]),
        .S(lower_threshold_q00[0]));
  MUXF7 \high_th_2_0_1_fu_94_reg[5]_i_1 
       (.I0(\high_th_2_0_1_fu_94[5]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[5]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [5]),
        .S(lower_threshold_q00[0]));
  MUXF7 \high_th_2_0_1_fu_94_reg[6]_i_1 
       (.I0(\high_th_2_0_1_fu_94[6]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[6]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [6]),
        .S(lower_threshold_q00[0]));
  MUXF7 \high_th_2_0_1_fu_94_reg[7]_i_1 
       (.I0(\high_th_2_0_1_fu_94[7]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[7]_i_3_n_3 ),
        .O(\int_lower_threshold_shift_reg[0]_0 [7]),
        .S(lower_threshold_q00[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[1]_i_5_n_3 ),
        .O(s_axi_control_ARADDR_2_sn_1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_reg_1),
        .Q(int_ap_done_reg_0),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFECE)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(int_ap_start3_out),
        .I2(int_ap_start_reg_0),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_rows[31]_i_3_n_3 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_rows[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[30]),
        .O(int_cols0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_rows[31]_i_3_n_3 ),
        .O(\int_cols[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(int_gie_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h04)) 
    int_gie_i_2
       (.I0(\int_isr[0]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[4] ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_rows[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_ier[0]),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_rows[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_ier[1]),
        .O(\int_ier[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(int_ier[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(int_ier[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h77F7777788F88888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(i_1_reg_2600),
        .I3(CO),
        .I4(int_ier[0]),
        .I5(p_1_in0_in[0]),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_isr[0]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \int_isr[0]_i_3 
       (.I0(int_lower_threshold_write_i_2_n_3),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_isr[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h7F778F88)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(int_ap_start_reg_0),
        .I3(int_ier[1]),
        .I4(p_1_in0_in[1]),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(p_1_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in0_in[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_control_s_axi_ram int_lower_threshold
       (.ADDRARDADDR(int_lower_threshold_address1),
        .D({int_lower_threshold_n_70,int_lower_threshold_n_71,int_lower_threshold_n_72,int_lower_threshold_n_73,int_lower_threshold_n_74,int_lower_threshold_n_75,int_lower_threshold_n_76,int_lower_threshold_n_77,int_lower_threshold_n_78,int_lower_threshold_n_79,int_lower_threshold_n_80,int_lower_threshold_n_81,int_lower_threshold_n_82,int_lower_threshold_n_83,int_lower_threshold_n_84,int_lower_threshold_n_85,int_lower_threshold_n_86,int_lower_threshold_n_87,int_lower_threshold_n_88,int_lower_threshold_n_89,int_lower_threshold_n_90,int_lower_threshold_n_91,int_lower_threshold_n_92,int_lower_threshold_n_93,int_lower_threshold_n_94,int_lower_threshold_n_95,int_lower_threshold_n_96,int_lower_threshold_n_97,int_lower_threshold_n_98}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .address0(address0),
        .ap_clk(ap_clk),
        .\gen_write[1].mem_reg_0 (int_lower_threshold_n_67),
        .\gen_write[1].mem_reg_1 (int_lower_threshold_n_68),
        .\gen_write[1].mem_reg_2 (int_lower_threshold_n_69),
        .\gen_write[1].mem_reg_3 (int_lower_threshold_write_reg_n_3),
        .int_lower_threshold_read(int_lower_threshold_read),
        .\rdata_reg[0] (\rdata_reg[0]_0 ),
        .\rdata_reg[0]_0 (int_upper_threshold_n_69),
        .\rdata_reg[0]_1 (\rdata[0]_i_4_n_3 ),
        .\rdata_reg[0]_2 (\rdata[1]_i_5_n_3 ),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[10]_0 (\rdata[10]_i_2_n_3 ),
        .\rdata_reg[10]_1 (int_upper_threshold_n_76),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[11]_0 (\rdata[11]_i_2_n_3 ),
        .\rdata_reg[11]_1 (int_upper_threshold_n_77),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[12]_0 (\rdata[12]_i_2_n_3 ),
        .\rdata_reg[12]_1 (int_upper_threshold_n_78),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[13]_0 (\rdata[13]_i_2_n_3 ),
        .\rdata_reg[13]_1 (int_upper_threshold_n_79),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[14]_0 (\rdata[14]_i_2_n_3 ),
        .\rdata_reg[14]_1 (int_upper_threshold_n_80),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_0 (\rdata[15]_i_2_n_3 ),
        .\rdata_reg[15]_1 (int_upper_threshold_n_81),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[16]_0 (\rdata[16]_i_2_n_3 ),
        .\rdata_reg[16]_1 (int_upper_threshold_n_82),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[17]_0 (\rdata[17]_i_2_n_3 ),
        .\rdata_reg[17]_1 (int_upper_threshold_n_83),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[18]_0 (\rdata[18]_i_2_n_3 ),
        .\rdata_reg[18]_1 (int_upper_threshold_n_84),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[19]_0 (\rdata[19]_i_2_n_3 ),
        .\rdata_reg[19]_1 (int_upper_threshold_n_85),
        .\rdata_reg[1] (\rdata_reg[1]_0 ),
        .\rdata_reg[1]_0 (int_upper_threshold_n_70),
        .\rdata_reg[1]_1 (\rdata[1]_i_4_n_3 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[20]_0 (\rdata[20]_i_2_n_3 ),
        .\rdata_reg[20]_1 (int_upper_threshold_n_86),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[21]_0 (\rdata[21]_i_2_n_3 ),
        .\rdata_reg[21]_1 (int_upper_threshold_n_87),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[22]_0 (\rdata[22]_i_2_n_3 ),
        .\rdata_reg[22]_1 (int_upper_threshold_n_88),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[23]_0 (\rdata[23]_i_2_n_3 ),
        .\rdata_reg[23]_1 (int_upper_threshold_n_89),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[24]_0 (\rdata[24]_i_2_n_3 ),
        .\rdata_reg[24]_1 (int_upper_threshold_n_90),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[25]_0 (\rdata[25]_i_2_n_3 ),
        .\rdata_reg[25]_1 (int_upper_threshold_n_91),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[26]_0 (\rdata[26]_i_2_n_3 ),
        .\rdata_reg[26]_1 (int_upper_threshold_n_92),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[27]_0 (\rdata[27]_i_2_n_3 ),
        .\rdata_reg[27]_1 (int_upper_threshold_n_93),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[28]_0 (\rdata[28]_i_2_n_3 ),
        .\rdata_reg[28]_1 (int_upper_threshold_n_94),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[29]_0 (\rdata[29]_i_2_n_3 ),
        .\rdata_reg[29]_1 (int_upper_threshold_n_95),
        .\rdata_reg[2] (\rdata_reg[2]_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[30]_0 (\rdata[30]_i_2_n_3 ),
        .\rdata_reg[30]_1 (int_upper_threshold_n_96),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_1 ),
        .\rdata_reg[31]_1 (\rdata[31]_i_4_n_3 ),
        .\rdata_reg[31]_2 (int_upper_threshold_n_97),
        .\rdata_reg[3] (\rdata_reg[3]_0 ),
        .\rdata_reg[4] (\rdata_reg[4]_0 ),
        .\rdata_reg[4]_0 (\rdata[4]_i_2_n_3 ),
        .\rdata_reg[4]_1 (\rdata[31]_i_3_n_3 ),
        .\rdata_reg[4]_2 (int_upper_threshold_n_71),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[5]_0 (\rdata[5]_i_2_n_3 ),
        .\rdata_reg[5]_1 (int_upper_threshold_n_72),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[6]_0 (\rdata[6]_i_2_n_3 ),
        .\rdata_reg[6]_1 (int_upper_threshold_n_73),
        .\rdata_reg[7] (\rdata_reg[7]_0 ),
        .\rdata_reg[8] (\rdata_reg[8]_0 ),
        .\rdata_reg[8]_0 (\rdata[8]_i_2_n_3 ),
        .\rdata_reg[8]_1 (int_upper_threshold_n_74),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .\rdata_reg[9]_0 (\rdata[9]_i_2_n_3 ),
        .\rdata_reg[9]_1 (int_upper_threshold_n_75),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_ARVALID_0(int_lower_threshold_n_99),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    int_lower_threshold_read_i_1
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(int_lower_threshold_read0));
  FDRE int_lower_threshold_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_lower_threshold_read0),
        .Q(int_lower_threshold_read),
        .R(ap_rst_n_inv));
  FDRE \int_lower_threshold_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_lower_threshold_shift_reg[0]_1 ),
        .Q(lower_threshold_q00[0]),
        .R(1'b0));
  FDRE \int_lower_threshold_shift_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_lower_threshold_shift_reg[1]_0 ),
        .Q(lower_threshold_q00[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    int_lower_threshold_write_i_1
       (.I0(s_axi_control_AWADDR[6]),
        .I1(s_axi_control_AWADDR[5]),
        .I2(s_axi_control_AWADDR[4]),
        .I3(aw_hs),
        .I4(int_lower_threshold_write_i_2_n_3),
        .I5(int_lower_threshold_write_reg_n_3),
        .O(int_lower_threshold_write_i_1_n_3));
  LUT6 #(
    .INIT(64'h2020202020200020)) 
    int_lower_threshold_write_i_2
       (.I0(s_axi_control_WVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(int_lower_threshold_write_i_2_n_3));
  FDRE int_lower_threshold_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_lower_threshold_write_i_1_n_3),
        .Q(int_lower_threshold_write_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_rows[31]_i_3_n_3 ),
        .O(\int_rows[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(int_lower_threshold_write_i_2_n_3),
        .O(\int_rows[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_control_s_axi_ram_9 int_upper_threshold
       (.ADDRARDADDR(int_lower_threshold_address1),
        .D({int_upper_threshold_n_98,int_upper_threshold_n_99,int_upper_threshold_n_100}),
        .Q({\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] }),
        .address0(address0),
        .ap_clk(ap_clk),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg ),
        .\gen_write[1].mem_reg_1 (\gen_write[1].mem_reg_0 ),
        .\gen_write[1].mem_reg_10 (int_upper_threshold_n_77),
        .\gen_write[1].mem_reg_11 (int_upper_threshold_n_78),
        .\gen_write[1].mem_reg_12 (int_upper_threshold_n_79),
        .\gen_write[1].mem_reg_13 (int_upper_threshold_n_80),
        .\gen_write[1].mem_reg_14 (int_upper_threshold_n_81),
        .\gen_write[1].mem_reg_15 (int_upper_threshold_n_82),
        .\gen_write[1].mem_reg_16 (int_upper_threshold_n_83),
        .\gen_write[1].mem_reg_17 (int_upper_threshold_n_84),
        .\gen_write[1].mem_reg_18 (int_upper_threshold_n_85),
        .\gen_write[1].mem_reg_19 (int_upper_threshold_n_86),
        .\gen_write[1].mem_reg_2 (int_upper_threshold_n_69),
        .\gen_write[1].mem_reg_20 (int_upper_threshold_n_87),
        .\gen_write[1].mem_reg_21 (int_upper_threshold_n_88),
        .\gen_write[1].mem_reg_22 (int_upper_threshold_n_89),
        .\gen_write[1].mem_reg_23 (int_upper_threshold_n_90),
        .\gen_write[1].mem_reg_24 (int_upper_threshold_n_91),
        .\gen_write[1].mem_reg_25 (int_upper_threshold_n_92),
        .\gen_write[1].mem_reg_26 (int_upper_threshold_n_93),
        .\gen_write[1].mem_reg_27 (int_upper_threshold_n_94),
        .\gen_write[1].mem_reg_28 (int_upper_threshold_n_95),
        .\gen_write[1].mem_reg_29 (int_upper_threshold_n_96),
        .\gen_write[1].mem_reg_3 (int_upper_threshold_n_70),
        .\gen_write[1].mem_reg_30 (int_upper_threshold_n_97),
        .\gen_write[1].mem_reg_31 (int_upper_threshold_write_reg_n_3),
        .\gen_write[1].mem_reg_4 (int_upper_threshold_n_71),
        .\gen_write[1].mem_reg_5 (int_upper_threshold_n_72),
        .\gen_write[1].mem_reg_6 (int_upper_threshold_n_73),
        .\gen_write[1].mem_reg_7 (int_upper_threshold_n_74),
        .\gen_write[1].mem_reg_8 (int_upper_threshold_n_75),
        .\gen_write[1].mem_reg_9 (int_upper_threshold_n_76),
        .int_lower_threshold_read(int_lower_threshold_read),
        .\rdata_reg[0] (\rdata_reg[0]_1 ),
        .\rdata_reg[10] (\rdata_reg[10]_1 ),
        .\rdata_reg[11] (\rdata_reg[11]_1 ),
        .\rdata_reg[12] (\rdata_reg[12]_1 ),
        .\rdata_reg[13] (\rdata_reg[13]_1 ),
        .\rdata_reg[14] (\rdata_reg[14]_1 ),
        .\rdata_reg[15] (\rdata_reg[15]_1 ),
        .\rdata_reg[16] (\rdata_reg[16]_1 ),
        .\rdata_reg[17] (\rdata_reg[17]_1 ),
        .\rdata_reg[18] (\rdata_reg[18]_1 ),
        .\rdata_reg[19] (\rdata_reg[19]_1 ),
        .\rdata_reg[1] (\rdata_reg[1]_1 ),
        .\rdata_reg[20] (\rdata_reg[20]_1 ),
        .\rdata_reg[21] (\rdata_reg[21]_1 ),
        .\rdata_reg[22] (\rdata_reg[22]_1 ),
        .\rdata_reg[23] (\rdata_reg[23]_1 ),
        .\rdata_reg[24] (\rdata_reg[24]_1 ),
        .\rdata_reg[25] (\rdata_reg[25]_1 ),
        .\rdata_reg[26] (\rdata_reg[26]_1 ),
        .\rdata_reg[27] (\rdata_reg[27]_1 ),
        .\rdata_reg[28] (\rdata_reg[28]_1 ),
        .\rdata_reg[29] (\rdata_reg[29]_1 ),
        .\rdata_reg[2] (\rdata_reg[2]_1 ),
        .\rdata_reg[2]_0 (\rdata[2]_i_2_n_3 ),
        .\rdata_reg[2]_1 (\rdata[2]_i_3_n_3 ),
        .\rdata_reg[2]_2 (int_lower_threshold_n_67),
        .\rdata_reg[2]_3 (int_lower_threshold_n_99),
        .\rdata_reg[30] (\rdata_reg[30]_1 ),
        .\rdata_reg[31] (\rdata_reg[31]_2 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_3 ),
        .\rdata_reg[3] (\rdata_reg[3]_1 ),
        .\rdata_reg[3]_0 (\rdata[3]_i_2_n_3 ),
        .\rdata_reg[3]_1 (\rdata[3]_i_3_n_3 ),
        .\rdata_reg[3]_2 (int_lower_threshold_n_68),
        .\rdata_reg[4] (\rdata_reg[4]_1 ),
        .\rdata_reg[5] (\rdata_reg[5]_1 ),
        .\rdata_reg[6] (\rdata_reg[6]_1 ),
        .\rdata_reg[7] (\rdata_reg[7]_1 ),
        .\rdata_reg[7]_0 (\rdata[7]_i_2_n_3 ),
        .\rdata_reg[7]_1 (\rdata[7]_i_3_n_3 ),
        .\rdata_reg[7]_2 (int_lower_threshold_n_69),
        .\rdata_reg[8] (\rdata_reg[8]_1 ),
        .\rdata_reg[9] (\rdata_reg[9]_1 ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_upper_threshold_read_i_1
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(int_upper_threshold_read0));
  FDRE int_upper_threshold_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_upper_threshold_read0),
        .Q(int_upper_threshold_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5D5555550C000000)) 
    int_upper_threshold_write_i_1
       (.I0(int_lower_threshold_write_i_2_n_3),
        .I1(s_axi_control_AWADDR[5]),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(aw_hs),
        .I5(int_upper_threshold_write_reg_n_3),
        .O(int_upper_threshold_write_i_1_n_3));
  FDRE int_upper_threshold_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_upper_threshold_write_i_1_n_3),
        .Q(int_upper_threshold_write_reg_n_3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_3),
        .I1(p_1_in0_in[1]),
        .I2(p_1_in0_in[0]),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[0]_i_2 
       (.I0(DOBDO[16]),
        .I1(\low_th_2_2_fu_66_reg[0] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[0]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[0]_1 ),
        .O(\low_th_2_0_fu_58[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[0]_i_3 
       (.I0(DOBDO[24]),
        .I1(\low_th_2_2_fu_66_reg[0]_2 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[8]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[0]_3 ),
        .O(\low_th_2_0_fu_58[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[1]_i_2 
       (.I0(DOBDO[17]),
        .I1(\low_th_2_2_fu_66_reg[1] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[1]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[1]_0 ),
        .O(\low_th_2_0_fu_58[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[1]_i_3 
       (.I0(DOBDO[25]),
        .I1(\low_th_2_2_fu_66_reg[1]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[9]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[1]_2 ),
        .O(\low_th_2_0_fu_58[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[2]_i_2 
       (.I0(DOBDO[18]),
        .I1(\low_th_2_2_fu_66_reg[2] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[2]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[2]_0 ),
        .O(\low_th_2_0_fu_58[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[2]_i_3 
       (.I0(DOBDO[26]),
        .I1(\low_th_2_2_fu_66_reg[2]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[10]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[2]_2 ),
        .O(\low_th_2_0_fu_58[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[3]_i_2 
       (.I0(DOBDO[19]),
        .I1(\low_th_2_2_fu_66_reg[3] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[3]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[3]_0 ),
        .O(\low_th_2_0_fu_58[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[3]_i_3 
       (.I0(DOBDO[27]),
        .I1(\low_th_2_2_fu_66_reg[3]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[11]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[3]_2 ),
        .O(\low_th_2_0_fu_58[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[4]_i_2 
       (.I0(DOBDO[20]),
        .I1(\low_th_2_2_fu_66_reg[4] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[4]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[4]_0 ),
        .O(\low_th_2_0_fu_58[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[4]_i_3 
       (.I0(DOBDO[28]),
        .I1(\low_th_2_2_fu_66_reg[4]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[12]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[4]_2 ),
        .O(\low_th_2_0_fu_58[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[5]_i_2 
       (.I0(DOBDO[21]),
        .I1(\low_th_2_2_fu_66_reg[5] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[5]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[5]_0 ),
        .O(\low_th_2_0_fu_58[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[5]_i_3 
       (.I0(DOBDO[29]),
        .I1(\low_th_2_2_fu_66_reg[5]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[13]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[5]_2 ),
        .O(\low_th_2_0_fu_58[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[6]_i_2 
       (.I0(DOBDO[22]),
        .I1(\low_th_2_2_fu_66_reg[6] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[6]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[6]_0 ),
        .O(\low_th_2_0_fu_58[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[6]_i_3 
       (.I0(DOBDO[30]),
        .I1(\low_th_2_2_fu_66_reg[6]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[14]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[6]_2 ),
        .O(\low_th_2_0_fu_58[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[7]_i_3 
       (.I0(DOBDO[23]),
        .I1(\low_th_2_2_fu_66_reg[7] ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[7]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[7]_0 ),
        .O(\low_th_2_0_fu_58[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\low_th_2_2_fu_66_reg[7]_1 ),
        .I2(lower_threshold_q00[1]),
        .I3(DOBDO[15]),
        .I4(\low_th_2_2_fu_66_reg[0]_0 ),
        .I5(\low_th_2_2_fu_66_reg[7]_2 ),
        .O(\low_th_2_0_fu_58[7]_i_4_n_3 ));
  MUXF7 \low_th_2_0_fu_58_reg[0]_i_1 
       (.I0(\low_th_2_0_fu_58[0]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[0]_i_3_n_3 ),
        .O(D[0]),
        .S(lower_threshold_q00[0]));
  MUXF7 \low_th_2_0_fu_58_reg[1]_i_1 
       (.I0(\low_th_2_0_fu_58[1]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[1]_i_3_n_3 ),
        .O(D[1]),
        .S(lower_threshold_q00[0]));
  MUXF7 \low_th_2_0_fu_58_reg[2]_i_1 
       (.I0(\low_th_2_0_fu_58[2]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[2]_i_3_n_3 ),
        .O(D[2]),
        .S(lower_threshold_q00[0]));
  MUXF7 \low_th_2_0_fu_58_reg[3]_i_1 
       (.I0(\low_th_2_0_fu_58[3]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[3]_i_3_n_3 ),
        .O(D[3]),
        .S(lower_threshold_q00[0]));
  MUXF7 \low_th_2_0_fu_58_reg[4]_i_1 
       (.I0(\low_th_2_0_fu_58[4]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[4]_i_3_n_3 ),
        .O(D[4]),
        .S(lower_threshold_q00[0]));
  MUXF7 \low_th_2_0_fu_58_reg[5]_i_1 
       (.I0(\low_th_2_0_fu_58[5]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[5]_i_3_n_3 ),
        .O(D[5]),
        .S(lower_threshold_q00[0]));
  MUXF7 \low_th_2_0_fu_58_reg[6]_i_1 
       (.I0(\low_th_2_0_fu_58[6]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[6]_i_3_n_3 ),
        .O(D[6]),
        .S(lower_threshold_q00[0]));
  MUXF7 \low_th_2_0_fu_58_reg[7]_i_2 
       (.I0(\low_th_2_0_fu_58[7]_i_3_n_3 ),
        .I1(\low_th_2_0_fu_58[7]_i_4_n_3 ),
        .O(D[7]),
        .S(lower_threshold_q00[0]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I3(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I4(start_once_reg),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    \rdata[0]_i_4 
       (.I0(\rdata[0]_i_7_n_3 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_rows_reg[31]_0 [0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(Q[0]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(p_1_in0_in[0]),
        .I1(int_gie_reg_n_3),
        .I2(s_axi_control_ARADDR[2]),
        .I3(int_ier[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[10]_i_2 
       (.I0(\int_rows_reg[31]_0 [10]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[10]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[11]_i_2 
       (.I0(\int_rows_reg[31]_0 [11]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[11]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[12]_i_2 
       (.I0(\int_rows_reg[31]_0 [12]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[12]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[13]_i_2 
       (.I0(\int_rows_reg[31]_0 [13]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[13]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[14]_i_2 
       (.I0(\int_rows_reg[31]_0 [14]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[14]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[15]_i_2 
       (.I0(\int_rows_reg[31]_0 [15]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[15]),
        .O(\rdata[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[16]_i_2 
       (.I0(\int_rows_reg[31]_0 [16]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[16]),
        .O(\rdata[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[17]_i_2 
       (.I0(\int_rows_reg[31]_0 [17]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[17]),
        .O(\rdata[17]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[18]_i_2 
       (.I0(\int_rows_reg[31]_0 [18]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[18]),
        .O(\rdata[18]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[19]_i_2 
       (.I0(\int_rows_reg[31]_0 [19]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[19]),
        .O(\rdata[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F3F7FFF7)) 
    \rdata[1]_i_4 
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[1]),
        .I5(\rdata[1]_i_8_n_3 ),
        .O(\rdata[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[1]_i_5 
       (.I0(int_lower_threshold_n_99),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_8 
       (.I0(int_ap_done_reg_0),
        .I1(s_axi_control_ARADDR[3]),
        .I2(int_ier[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(p_1_in0_in[1]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[20]_i_2 
       (.I0(\int_rows_reg[31]_0 [20]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[20]),
        .O(\rdata[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[21]_i_2 
       (.I0(\int_rows_reg[31]_0 [21]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[21]),
        .O(\rdata[21]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[22]_i_2 
       (.I0(\int_rows_reg[31]_0 [22]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[22]),
        .O(\rdata[22]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[23]_i_2 
       (.I0(\int_rows_reg[31]_0 [23]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[23]),
        .O(\rdata[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[24]_i_2 
       (.I0(\int_rows_reg[31]_0 [24]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[24]),
        .O(\rdata[24]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[25]_i_2 
       (.I0(\int_rows_reg[31]_0 [25]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[25]),
        .O(\rdata[25]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[26]_i_2 
       (.I0(\int_rows_reg[31]_0 [26]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[26]),
        .O(\rdata[26]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[27]_i_2 
       (.I0(\int_rows_reg[31]_0 [27]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[27]),
        .O(\rdata[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[28]_i_2 
       (.I0(\int_rows_reg[31]_0 [28]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[28]),
        .O(\rdata[28]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[29]_i_2 
       (.I0(\int_rows_reg[31]_0 [29]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[29]),
        .O(\rdata[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00A2000000800000)) 
    \rdata[2]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(Q[2]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [2]),
        .O(\rdata[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \rdata[2]_i_3 
       (.I0(data0[2]),
        .I1(\rdata[1]_i_5_n_3 ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[30]_i_2 
       (.I0(\int_rows_reg[31]_0 [30]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[30]),
        .O(\rdata[30]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \rdata[31]_i_1 
       (.I0(int_upper_threshold_read),
        .I1(int_lower_threshold_read),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_12 
       (.I0(int_lower_threshold_write_reg_n_3),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(int_lower_threshold_write_reg_0));
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_13 
       (.I0(int_upper_threshold_write_reg_n_3),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(int_upper_threshold_write_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_3 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \rdata[31]_i_4 
       (.I0(\int_rows_reg[31]_0 [31]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[31]),
        .O(\rdata[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00A2000000800000)) 
    \rdata[3]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(Q[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [3]),
        .O(\rdata[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \rdata[3]_i_3 
       (.I0(data0[3]),
        .I1(\rdata[1]_i_5_n_3 ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[4]_i_2 
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[5]_i_2 
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[5]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[6]_i_2 
       (.I0(\int_rows_reg[31]_0 [6]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00A2000000800000)) 
    \rdata[7]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(Q[7]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \rdata[7]_i_3 
       (.I0(data0[7]),
        .I1(\rdata[1]_i_5_n_3 ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[8]_i_2 
       (.I0(\int_rows_reg[31]_0 [8]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[8]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \rdata[9]_i_2 
       (.I0(\int_rows_reg[31]_0 [9]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Q[9]),
        .O(\rdata[9]_i_2_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_98),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_91),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_90),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_89),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_88),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_87),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_86),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_85),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_84),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_83),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_82),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_97),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_81),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_80),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_79),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_78),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_77),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_76),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_75),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_74),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_73),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_72),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_upper_threshold_n_100),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_71),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_70),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_upper_threshold_n_99),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_96),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_95),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_94),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_upper_threshold_n_98),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_93),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_lower_threshold_n_92),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00EF00E000FF00F0)) 
    \rstate[0]_i_1 
       (.I0(int_upper_threshold_read),
        .I1(int_lower_threshold_read),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_RREADY),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_control_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_upper_threshold_read),
        .I3(int_lower_threshold_read),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    s_axi_control_WREADY_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00CA00FA)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(int_lower_threshold_n_99),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .O(\wstate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00440F00)) 
    \wstate[1]_i_1 
       (.I0(int_lower_threshold_n_99),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .O(\wstate[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_3 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_3 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_control_s_axi_ram
   (DOADO,
    DOBDO,
    \gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    \gen_write[1].mem_reg_2 ,
    D,
    s_axi_control_ARVALID_0,
    ap_clk,
    ADDRARDADDR,
    address0,
    s_axi_control_WDATA,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    int_lower_threshold_read,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[4]_2 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[31]_2 ,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    wstate,
    \gen_write[1].mem_reg_3 ,
    s_axi_control_ARVALID,
    rstate);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \gen_write[1].mem_reg_0 ;
  output \gen_write[1].mem_reg_1 ;
  output \gen_write[1].mem_reg_2 ;
  output [28:0]D;
  output s_axi_control_ARVALID_0;
  input ap_clk;
  input [1:0]ADDRARDADDR;
  input [1:0]address0;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[31] ;
  input \rdata_reg[0] ;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input int_lower_threshold_read;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[4]_2 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[31]_2 ;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_3 ;
  input s_axi_control_ARVALID;
  input [1:0]rstate;

  wire [1:0]ADDRARDADDR;
  wire [28:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]address0;
  wire ap_clk;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_3 ;
  wire \gen_write[1].mem_reg_i_5_n_3 ;
  wire \gen_write[1].mem_reg_i_6_n_3 ;
  wire \gen_write[1].mem_reg_i_7_n_3 ;
  wire \gen_write[1].mem_reg_i_8_n_3 ;
  wire int_lower_threshold_read;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[16]_i_3_n_3 ;
  wire \rdata[17]_i_3_n_3 ;
  wire \rdata[18]_i_3_n_3 ;
  wire \rdata[19]_i_3_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[20]_i_3_n_3 ;
  wire \rdata[21]_i_3_n_3 ;
  wire \rdata[22]_i_3_n_3 ;
  wire \rdata[23]_i_3_n_3 ;
  wire \rdata[24]_i_3_n_3 ;
  wire \rdata[25]_i_3_n_3 ;
  wire \rdata[26]_i_3_n_3 ;
  wire \rdata[27]_i_3_n_3 ;
  wire \rdata[28]_i_3_n_3 ;
  wire \rdata[29]_i_3_n_3 ;
  wire \rdata[30]_i_3_n_3 ;
  wire \rdata[31]_i_6_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[5]_i_3_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[4]_2 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire s_axi_control_ARVALID_0;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_lower_threshold/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_5_n_3 ,\gen_write[1].mem_reg_i_6_n_3 ,\gen_write[1].mem_reg_i_7_n_3 ,\gen_write[1].mem_reg_i_8_n_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_control_ARVALID_0),
        .I5(\gen_write[1].mem_reg_3 ),
        .O(\gen_write[1].mem_reg_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_control_ARVALID_0),
        .I5(\gen_write[1].mem_reg_3 ),
        .O(\gen_write[1].mem_reg_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_control_ARVALID_0),
        .I5(\gen_write[1].mem_reg_3 ),
        .O(\gen_write[1].mem_reg_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_control_ARVALID_0),
        .I5(\gen_write[1].mem_reg_3 ),
        .O(\gen_write[1].mem_reg_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARVALID_0),
        .I1(\rdata[0]_i_2_n_3 ),
        .I2(int_lower_threshold_read),
        .I3(\rdata_reg[0]_0 ),
        .I4(\rdata_reg[0]_1 ),
        .I5(\rdata_reg[0]_2 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_2 
       (.I0(DOADO[0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0] ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[10]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[10]_1 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_3 
       (.I0(DOADO[10]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[10] ),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[11]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[11]_1 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_3 
       (.I0(DOADO[11]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[11] ),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[12]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[12]_1 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_3 
       (.I0(DOADO[12]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[12] ),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[13]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[13]_1 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_3 
       (.I0(DOADO[13]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[13] ),
        .O(\rdata[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[14]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[14]_1 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_3 
       (.I0(DOADO[14]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[14] ),
        .O(\rdata[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[15]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[15]_1 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_3 
       (.I0(DOADO[15]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[15] ),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[16]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[16]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[16]_1 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_3 
       (.I0(DOADO[16]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[16] ),
        .O(\rdata[16]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[17]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[17]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[17]_1 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_3 
       (.I0(DOADO[17]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[17] ),
        .O(\rdata[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[18]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[18]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[18]_1 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_3 
       (.I0(DOADO[18]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[18] ),
        .O(\rdata[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[19]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[19]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[19]_1 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_3 
       (.I0(DOADO[19]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[19] ),
        .O(\rdata[19]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARVALID_0),
        .I1(\rdata[1]_i_2_n_3 ),
        .I2(int_lower_threshold_read),
        .I3(\rdata_reg[1]_0 ),
        .I4(\rdata_reg[1]_1 ),
        .I5(\rdata_reg[0]_2 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_2 
       (.I0(DOADO[1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1] ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[20]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[20]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[20]_1 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_3 
       (.I0(DOADO[20]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[20] ),
        .O(\rdata[20]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[21]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[21]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[21]_1 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_3 
       (.I0(DOADO[21]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[21] ),
        .O(\rdata[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[22]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[22]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[22]_1 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_3 
       (.I0(DOADO[22]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[22] ),
        .O(\rdata[22]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[23]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[23]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[23]_1 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_3 
       (.I0(DOADO[23]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[23] ),
        .O(\rdata[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[24]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[24]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[24]_1 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_3 
       (.I0(DOADO[24]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[24] ),
        .O(\rdata[24]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[25]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[25]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[25]_1 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_3 
       (.I0(DOADO[25]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[25] ),
        .O(\rdata[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[26]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[26]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[26]_1 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_3 
       (.I0(DOADO[26]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[26] ),
        .O(\rdata[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[27]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[27]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[27]_1 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_3 
       (.I0(DOADO[27]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[27] ),
        .O(\rdata[27]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[28]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[28]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[28]_1 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_3 
       (.I0(DOADO[28]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[28] ),
        .O(\rdata[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[29]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[29]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[29]_1 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_3 
       (.I0(DOADO[29]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[29] ),
        .O(\rdata[29]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_5 
       (.I0(DOADO[2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2] ),
        .O(\gen_write[1].mem_reg_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[30]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[30]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[30]_1 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_3 
       (.I0(DOADO[30]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[30] ),
        .O(\rdata[30]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[31]_i_2 
       (.I0(\rdata_reg[4]_1 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[31]_i_6_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[31]_2 ),
        .O(D[28]));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .O(s_axi_control_ARVALID_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_6 
       (.I0(DOADO[31]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[31]_0 ),
        .O(\rdata[31]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_5 
       (.I0(DOADO[3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3] ),
        .O(\gen_write[1].mem_reg_1 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[4]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[4]_2 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_3 
       (.I0(DOADO[4]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[4] ),
        .O(\rdata[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[5]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[5]_1 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_3 
       (.I0(DOADO[5]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[5] ),
        .O(\rdata[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[6]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[6]_1 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_3 
       (.I0(DOADO[6]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[6] ),
        .O(\rdata[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_5 
       (.I0(DOADO[7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7] ),
        .O(\gen_write[1].mem_reg_2 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[8]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[8]_1 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_3 
       (.I0(DOADO[8]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8] ),
        .O(\rdata[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9]_0 ),
        .I1(\rdata_reg[4]_1 ),
        .I2(s_axi_control_ARVALID_0),
        .I3(\rdata[9]_i_3_n_3 ),
        .I4(int_lower_threshold_read),
        .I5(\rdata_reg[9]_1 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_3 
       (.I0(DOADO[9]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[9] ),
        .O(\rdata[9]_i_3_n_3 ));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_control_s_axi_ram_9
   (\gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    ADDRARDADDR,
    \gen_write[1].mem_reg_2 ,
    \gen_write[1].mem_reg_3 ,
    \gen_write[1].mem_reg_4 ,
    \gen_write[1].mem_reg_5 ,
    \gen_write[1].mem_reg_6 ,
    \gen_write[1].mem_reg_7 ,
    \gen_write[1].mem_reg_8 ,
    \gen_write[1].mem_reg_9 ,
    \gen_write[1].mem_reg_10 ,
    \gen_write[1].mem_reg_11 ,
    \gen_write[1].mem_reg_12 ,
    \gen_write[1].mem_reg_13 ,
    \gen_write[1].mem_reg_14 ,
    \gen_write[1].mem_reg_15 ,
    \gen_write[1].mem_reg_16 ,
    \gen_write[1].mem_reg_17 ,
    \gen_write[1].mem_reg_18 ,
    \gen_write[1].mem_reg_19 ,
    \gen_write[1].mem_reg_20 ,
    \gen_write[1].mem_reg_21 ,
    \gen_write[1].mem_reg_22 ,
    \gen_write[1].mem_reg_23 ,
    \gen_write[1].mem_reg_24 ,
    \gen_write[1].mem_reg_25 ,
    \gen_write[1].mem_reg_26 ,
    \gen_write[1].mem_reg_27 ,
    \gen_write[1].mem_reg_28 ,
    \gen_write[1].mem_reg_29 ,
    \gen_write[1].mem_reg_30 ,
    D,
    ap_clk,
    address0,
    s_axi_control_WDATA,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    int_lower_threshold_read,
    \rdata_reg[2]_2 ,
    \rdata_reg[2]_3 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[3]_2 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    rstate,
    Q,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    wstate,
    \gen_write[1].mem_reg_31 );
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [31:0]\gen_write[1].mem_reg_1 ;
  output [1:0]ADDRARDADDR;
  output \gen_write[1].mem_reg_2 ;
  output \gen_write[1].mem_reg_3 ;
  output \gen_write[1].mem_reg_4 ;
  output \gen_write[1].mem_reg_5 ;
  output \gen_write[1].mem_reg_6 ;
  output \gen_write[1].mem_reg_7 ;
  output \gen_write[1].mem_reg_8 ;
  output \gen_write[1].mem_reg_9 ;
  output \gen_write[1].mem_reg_10 ;
  output \gen_write[1].mem_reg_11 ;
  output \gen_write[1].mem_reg_12 ;
  output \gen_write[1].mem_reg_13 ;
  output \gen_write[1].mem_reg_14 ;
  output \gen_write[1].mem_reg_15 ;
  output \gen_write[1].mem_reg_16 ;
  output \gen_write[1].mem_reg_17 ;
  output \gen_write[1].mem_reg_18 ;
  output \gen_write[1].mem_reg_19 ;
  output \gen_write[1].mem_reg_20 ;
  output \gen_write[1].mem_reg_21 ;
  output \gen_write[1].mem_reg_22 ;
  output \gen_write[1].mem_reg_23 ;
  output \gen_write[1].mem_reg_24 ;
  output \gen_write[1].mem_reg_25 ;
  output \gen_write[1].mem_reg_26 ;
  output \gen_write[1].mem_reg_27 ;
  output \gen_write[1].mem_reg_28 ;
  output \gen_write[1].mem_reg_29 ;
  output \gen_write[1].mem_reg_30 ;
  output [2:0]D;
  input ap_clk;
  input [1:0]address0;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[31] ;
  input \rdata_reg[0] ;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input int_lower_threshold_read;
  input \rdata_reg[2]_2 ;
  input \rdata_reg[2]_3 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[3]_2 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input [1:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input [1:0]rstate;
  input [1:0]Q;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_31 ;

  wire [1:0]ADDRARDADDR;
  wire [2:0]D;
  wire [1:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire [31:0]\gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_10 ;
  wire \gen_write[1].mem_reg_11 ;
  wire \gen_write[1].mem_reg_12 ;
  wire \gen_write[1].mem_reg_13 ;
  wire \gen_write[1].mem_reg_14 ;
  wire \gen_write[1].mem_reg_15 ;
  wire \gen_write[1].mem_reg_16 ;
  wire \gen_write[1].mem_reg_17 ;
  wire \gen_write[1].mem_reg_18 ;
  wire \gen_write[1].mem_reg_19 ;
  wire \gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_20 ;
  wire \gen_write[1].mem_reg_21 ;
  wire \gen_write[1].mem_reg_22 ;
  wire \gen_write[1].mem_reg_23 ;
  wire \gen_write[1].mem_reg_24 ;
  wire \gen_write[1].mem_reg_25 ;
  wire \gen_write[1].mem_reg_26 ;
  wire \gen_write[1].mem_reg_27 ;
  wire \gen_write[1].mem_reg_28 ;
  wire \gen_write[1].mem_reg_29 ;
  wire \gen_write[1].mem_reg_3 ;
  wire \gen_write[1].mem_reg_30 ;
  wire \gen_write[1].mem_reg_31 ;
  wire \gen_write[1].mem_reg_4 ;
  wire \gen_write[1].mem_reg_5 ;
  wire \gen_write[1].mem_reg_6 ;
  wire \gen_write[1].mem_reg_7 ;
  wire \gen_write[1].mem_reg_8 ;
  wire \gen_write[1].mem_reg_9 ;
  wire \gen_write[1].mem_reg_i_1__0_n_3 ;
  wire \gen_write[1].mem_reg_i_2__0_n_3 ;
  wire \gen_write[1].mem_reg_i_3_n_3 ;
  wire \gen_write[1].mem_reg_i_4_n_3 ;
  wire int_lower_threshold_read;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[2]_2 ;
  wire \rdata_reg[2]_3 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[3]_2 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_upper_threshold/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\gen_write[1].mem_reg_0 ),
        .DOBDO(\gen_write[1].mem_reg_1 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_1__0_n_3 ,\gen_write[1].mem_reg_i_2__0_n_3 ,\gen_write[1].mem_reg_i_3_n_3 ,\gen_write[1].mem_reg_i_4_n_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_1__0 
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\rdata_reg[2]_3 ),
        .I5(\gen_write[1].mem_reg_31 ),
        .O(\gen_write[1].mem_reg_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_2__0 
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\rdata_reg[2]_3 ),
        .I5(\gen_write[1].mem_reg_31 ),
        .O(\gen_write[1].mem_reg_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\rdata_reg[2]_3 ),
        .I5(\gen_write[1].mem_reg_31 ),
        .O(\gen_write[1].mem_reg_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\rdata_reg[2]_3 ),
        .I5(\gen_write[1].mem_reg_31 ),
        .O(\gen_write[1].mem_reg_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0] ),
        .O(\gen_write[1].mem_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [10]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[10] ),
        .O(\gen_write[1].mem_reg_9 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [11]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[11] ),
        .O(\gen_write[1].mem_reg_10 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [12]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[12] ),
        .O(\gen_write[1].mem_reg_11 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [13]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[13] ),
        .O(\gen_write[1].mem_reg_12 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [14]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[14] ),
        .O(\gen_write[1].mem_reg_13 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [15]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[15] ),
        .O(\gen_write[1].mem_reg_14 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [16]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[16] ),
        .O(\gen_write[1].mem_reg_15 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [17]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[17] ),
        .O(\gen_write[1].mem_reg_16 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [18]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[18] ),
        .O(\gen_write[1].mem_reg_17 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [19]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[19] ),
        .O(\gen_write[1].mem_reg_18 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_3 
       (.I0(\gen_write[1].mem_reg_0 [1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1] ),
        .O(\gen_write[1].mem_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [20]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[20] ),
        .O(\gen_write[1].mem_reg_19 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [21]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[21] ),
        .O(\gen_write[1].mem_reg_20 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [22]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[22] ),
        .O(\gen_write[1].mem_reg_21 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [23]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[23] ),
        .O(\gen_write[1].mem_reg_22 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [24]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[24] ),
        .O(\gen_write[1].mem_reg_23 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [25]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[25] ),
        .O(\gen_write[1].mem_reg_24 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [26]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[26] ),
        .O(\gen_write[1].mem_reg_25 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [27]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[27] ),
        .O(\gen_write[1].mem_reg_26 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [28]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[28] ),
        .O(\gen_write[1].mem_reg_27 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [29]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[29] ),
        .O(\gen_write[1].mem_reg_28 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_0 ),
        .I1(\rdata_reg[2]_1 ),
        .I2(\rdata[2]_i_4_n_3 ),
        .I3(int_lower_threshold_read),
        .I4(\rdata_reg[2]_2 ),
        .I5(\rdata_reg[2]_3 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2] ),
        .O(\rdata[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [30]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[30] ),
        .O(\gen_write[1].mem_reg_29 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_7 
       (.I0(\gen_write[1].mem_reg_0 [31]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[31]_0 ),
        .O(\gen_write[1].mem_reg_30 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_0 ),
        .I1(\rdata_reg[3]_1 ),
        .I2(\rdata[3]_i_4_n_3 ),
        .I3(int_lower_threshold_read),
        .I4(\rdata_reg[3]_2 ),
        .I5(\rdata_reg[2]_3 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3] ),
        .O(\rdata[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [4]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[4] ),
        .O(\gen_write[1].mem_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [5]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[5] ),
        .O(\gen_write[1].mem_reg_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [6]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[6] ),
        .O(\gen_write[1].mem_reg_6 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_0 ),
        .I1(\rdata_reg[7]_1 ),
        .I2(\rdata[7]_i_4_n_3 ),
        .I3(int_lower_threshold_read),
        .I4(\rdata_reg[7]_2 ),
        .I5(\rdata_reg[2]_3 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7] ),
        .O(\rdata[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [8]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8] ),
        .O(\gen_write[1].mem_reg_7 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [9]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[9] ),
        .O(\gen_write[1].mem_reg_8 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S
   (img_height_loc_i_channel_full_n,
    img_height_loc_i_channel_empty_n,
    ap_idle,
    internal_empty_n_reg_0,
    ap_rst_n_0,
    D,
    A,
    ap_clk,
    Q,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    ap_rst_n,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    img_width_loc_i_channel_full_n,
    internal_full_n_reg_0,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    \ap_CS_fsm_reg[1] ,
    low_th_1_1_empty_n,
    high_th_0_2_empty_n,
    low_th_2_1_empty_n,
    low_th_0_2_empty_n,
    int_ap_idle_reg_3,
    low_th_0_0_empty_n,
    low_th_2_2_empty_n,
    low_th_1_2_empty_n,
    SS,
    \SRL_SIG_reg[0][15] );
  output img_height_loc_i_channel_full_n;
  output img_height_loc_i_channel_empty_n;
  output ap_idle;
  output internal_empty_n_reg_0;
  output ap_rst_n_0;
  output [0:0]D;
  output [15:0]A;
  input ap_clk;
  input [1:0]Q;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input ap_rst_n;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input ap_done_reg_reg;
  input ap_done_reg_reg_0;
  input img_width_loc_i_channel_full_n;
  input internal_full_n_reg_0;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input \ap_CS_fsm_reg[1] ;
  input low_th_1_1_empty_n;
  input high_th_0_2_empty_n;
  input low_th_2_1_empty_n;
  input low_th_0_2_empty_n;
  input int_ap_idle_reg_3;
  input low_th_0_0_empty_n;
  input low_th_2_2_empty_n;
  input low_th_1_2_empty_n;
  input [0:0]SS;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]A;
  wire [0:0]D;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire high_th_0_2_empty_n;
  wire img_height_loc_i_channel_empty_n;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_full_n;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire int_ap_idle_reg_3;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_0_2_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_2_empty_n;
  wire low_th_2_1_empty_n;
  wire low_th_2_2_empty_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg_40 U_colorthresholding_accel_fifo_w16_d2_S_ram
       (.A(A),
        .\SRL_SIG_reg[0][15]_0 (img_height_loc_i_channel_full_n),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .p_reg_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[0] ),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(internal_empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_4_n_3 ),
        .I1(low_th_1_1_empty_n),
        .I2(high_th_0_2_empty_n),
        .I3(low_th_2_1_empty_n),
        .I4(low_th_0_2_empty_n),
        .I5(int_ap_idle_reg_3),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(img_height_loc_i_channel_empty_n),
        .I1(low_th_0_0_empty_n),
        .I2(low_th_2_2_empty_n),
        .I3(low_th_1_2_empty_n),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000202000002AA)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(img_height_loc_i_channel_full_n),
        .I2(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I3(ap_done_reg_reg),
        .I4(ap_done_reg_reg_0),
        .I5(img_width_loc_i_channel_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    int_ap_idle_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(Q[0]),
        .I2(int_ap_idle_reg),
        .I3(int_ap_idle_reg_0),
        .I4(int_ap_idle_reg_1),
        .I5(int_ap_idle_reg_2),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hF0F0E0F0F0F00000)) 
    internal_empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(Q[1]),
        .I4(shiftReg_ce),
        .I5(img_height_loc_i_channel_empty_n),
        .O(internal_empty_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(img_height_loc_i_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(img_height_loc_i_channel_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(img_height_loc_i_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[1]),
        .I1(img_height_loc_i_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_height_loc_i_channel_empty_n),
        .I3(Q[1]),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_18
   (img_width_loc_i_channel_full_n,
    img_width_loc_i_channel_empty_n,
    internal_empty_n_reg_0,
    B,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Q,
    \SRL_SIG_reg[0][15] ,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    high_th_2_1_empty_n,
    low_th_2_0_empty_n,
    low_th_0_1_empty_n,
    SS,
    D);
  output img_width_loc_i_channel_full_n;
  output img_width_loc_i_channel_empty_n;
  output internal_empty_n_reg_0;
  output [15:0]B;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input \SRL_SIG_reg[0][15] ;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input high_th_2_1_empty_n;
  input low_th_2_0_empty_n;
  input low_th_0_1_empty_n;
  input [0:0]SS;
  input [15:0]D;

  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire high_th_2_1_empty_n;
  wire img_width_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_1_empty_n;
  wire low_th_2_0_empty_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg_39 U_colorthresholding_accel_fifo_w16_d2_S_ram
       (.B(B),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .p_reg_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[0] ),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(img_width_loc_i_channel_empty_n),
        .I1(high_th_2_1_empty_n),
        .I2(low_th_2_0_empty_n),
        .I3(low_th_0_1_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hF0F0E0F0F0F00000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(Q),
        .I4(shiftReg_ce),
        .I5(img_width_loc_i_channel_empty_n),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(img_width_loc_i_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(img_width_loc_i_channel_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(img_width_loc_i_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(img_width_loc_i_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_width_loc_i_channel_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_28
   (p_src_mat_cols_c_i_full_n,
    p_src_mat_cols_c_i_empty_n,
    D,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    \SRL_SIG_reg[0][15]_0 ,
    E,
    ap_return_1_preg,
    img_in_rows_c9_empty_n,
    p_src_mat_rows_c_i_full_n,
    img_in_cols_c10_empty_n,
    start_once_reg_reg,
    start_once_reg,
    SS,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][15]_1 );
  output p_src_mat_cols_c_i_full_n;
  output p_src_mat_cols_c_i_empty_n;
  output [15:0]D;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \SRL_SIG_reg[0][15]_0 ;
  input [0:0]E;
  input [15:0]ap_return_1_preg;
  input img_in_rows_c9_empty_n;
  input p_src_mat_rows_c_i_full_n;
  input img_in_cols_c10_empty_n;
  input start_once_reg_reg;
  input start_once_reg;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;

  wire [15:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire [0:0]SS;
  wire ap_clk;
  wire [15:0]ap_return_1_preg;
  wire ap_rst_n;
  wire img_in_cols_c10_empty_n;
  wire img_in_rows_c9_empty_n;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_cols_c_i_full_n;
  wire p_src_mat_rows_c_i_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg_30 U_colorthresholding_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_return_1_preg(ap_return_1_preg));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(\SRL_SIG_reg[0][15]_0 ),
        .I4(E),
        .I5(p_src_mat_cols_c_i_empty_n),
        .O(internal_empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(p_src_mat_cols_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__6
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_src_mat_cols_c_i_full_n),
        .I3(ap_rst_n),
        .I4(\SRL_SIG_reg[0][15]_0 ),
        .I5(E),
        .O(internal_full_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(p_src_mat_cols_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__6 
       (.I0(E),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF0000)) 
    start_once_reg_i_1
       (.I0(p_src_mat_cols_c_i_full_n),
        .I1(img_in_rows_c9_empty_n),
        .I2(p_src_mat_rows_c_i_full_n),
        .I3(img_in_cols_c10_empty_n),
        .I4(start_once_reg_reg),
        .I5(start_once_reg),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_29
   (p_src_mat_rows_c_i_full_n,
    p_src_mat_rows_c_i_empty_n,
    \SRL_SIG_reg[0][15] ,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    ap_rst_n,
    \SRL_SIG_reg[0][15]_1 ,
    E,
    ap_return_0_preg,
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    img_width_loc_i_channel_full_n,
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    img_height_loc_i_channel_full_n,
    SS,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][15]_2 );
  output p_src_mat_rows_c_i_full_n;
  output p_src_mat_rows_c_i_empty_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  output internal_empty_n_reg_0;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input ap_rst_n;
  input \SRL_SIG_reg[0][15]_1 ;
  input [0:0]E;
  input [15:0]ap_return_0_preg;
  input colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input img_width_loc_i_channel_full_n;
  input ap_sync_reg_channel_write_img_width_loc_i_channel_reg;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input img_height_loc_i_channel_full_n;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_2 ;

  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0][15]_2 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire [15:0]ap_return_0_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire ap_sync_reg_channel_write_img_width_loc_i_channel_reg;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_3;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_2__1_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg U_colorthresholding_accel_fifo_w16_d2_S_ram
       (.E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][15]_3 (\SRL_SIG_reg[0][15]_2 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_return_0_preg(ap_return_0_preg));
  LUT4 #(
    .INIT(16'h007F)) 
    ap_done_reg_i_2
       (.I0(p_src_mat_rows_c_i_empty_n),
        .I1(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .I2(p_src_mat_cols_c_i_empty_n),
        .I3(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h888C0004888C0000)) 
    ap_sync_reg_channel_write_img_height_loc_i_channel_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(img_width_loc_i_channel_full_n),
        .I3(ap_sync_reg_channel_write_img_width_loc_i_channel_reg),
        .I4(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I5(img_height_loc_i_channel_full_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h880088008800CC40)) 
    ap_sync_reg_channel_write_img_width_loc_i_channel_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(img_width_loc_i_channel_full_n),
        .I3(ap_sync_reg_channel_write_img_width_loc_i_channel_reg),
        .I4(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I5(img_height_loc_i_channel_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(\SRL_SIG_reg[0][15]_1 ),
        .I4(E),
        .I5(p_src_mat_rows_c_i_empty_n),
        .O(internal_empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(p_src_mat_rows_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_src_mat_rows_c_i_full_n),
        .I3(ap_rst_n),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(E),
        .O(internal_full_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(p_src_mat_rows_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__1 
       (.I0(E),
        .I1(\SRL_SIG_reg[0][15]_1 ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg
   (\SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    Q,
    \SRL_SIG_reg[0][15]_2 ,
    ap_return_0_preg,
    E,
    \SRL_SIG_reg[0][15]_3 ,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_1 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][15]_2 ;
  input [15:0]ap_return_0_preg;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_3 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire \SRL_SIG_reg[0][15]_2 ;
  wire [15:0]\SRL_SIG_reg[0][15]_3 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]ap_return_0_preg;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\SRL_SIG_reg[0][15]_2 ),
        .I5(ap_return_0_preg[9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_3 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[15]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg_30
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    Q,
    \SRL_SIG_reg[0][15]_1 ,
    ap_return_1_preg,
    E,
    \SRL_SIG_reg[0][15]_2 ,
    ap_clk);
  output [15:0]D;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][15]_1 ;
  input [15:0]ap_return_1_preg;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_2 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0][15]_2 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire [15:0]ap_return_1_preg;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg_39
   (shiftReg_ce,
    B,
    \SRL_SIG_reg[0][15]_0 ,
    img_width_loc_i_channel_full_n,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    p_reg_reg,
    p_reg_reg_0,
    D,
    ap_clk);
  output shiftReg_ce;
  output [15:0]B;
  input \SRL_SIG_reg[0][15]_0 ;
  input img_width_loc_i_channel_full_n;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input p_reg_reg;
  input p_reg_reg_0;
  input [15:0]D;
  input ap_clk;

  wire [15:0]B;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire img_width_loc_i_channel_full_n;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h4444444440000000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(img_width_loc_i_channel_full_n),
        .I2(p_src_mat_rows_c_i_empty_n),
        .I3(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_done_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(B[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(B[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w16_d2_S_shiftReg_40
   (shiftReg_ce,
    A,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    \SRL_SIG_reg[0][15]_0 ,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    p_reg_reg,
    p_reg_reg_0,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk);
  output shiftReg_ce;
  output [15:0]A;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input \SRL_SIG_reg[0][15]_0 ;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input p_reg_reg;
  input p_reg_reg_0;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;

  wire [15:0]A;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h4444444440000000)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .I2(p_src_mat_rows_c_i_empty_n),
        .I3(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_done_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_24
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_25
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_26
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_27
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_28
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_29
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_30
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_31
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_32
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_33
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(A[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    img_in_data_full_n,
    img_in_data_empty_n,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][23]_1 ,
    \SRL_SIG_reg[1][22]_1 ,
    \SRL_SIG_reg[0][23]_2 ,
    \SRL_SIG_reg[1][22]_2 ,
    \SRL_SIG_reg[0][23]_3 ,
    \SRL_SIG_reg[1][22]_3 ,
    \SRL_SIG_reg[0][23]_4 ,
    \SRL_SIG_reg[1][22]_4 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[0][7]_3 ,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[0][7]_4 ,
    \SRL_SIG_reg[1][6]_4 ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    \SRL_SIG_reg[1][14]_1 ,
    \SRL_SIG_reg[0][15]_2 ,
    \SRL_SIG_reg[1][14]_2 ,
    \SRL_SIG_reg[0][15]_3 ,
    \SRL_SIG_reg[1][14]_3 ,
    S,
    DI,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    \icmp_ln890_5_reg_774_reg[0] ,
    \icmp_ln56_11_reg_779_reg[0] ,
    \icmp_ln890_3_reg_744_reg[0] ,
    \icmp_ln56_7_reg_749_reg[0] ,
    \icmp_ln890_1_reg_714_reg[0] ,
    \icmp_ln56_3_reg_719_reg[0] ,
    \icmp_ln56_9_reg_759_reg[0] ,
    \icmp_ln56_8_reg_754_reg[0] ,
    \icmp_ln56_5_reg_729_reg[0] ,
    \icmp_ln56_4_reg_724_reg[0] ,
    \icmp_ln56_1_reg_699_reg[0] ,
    out,
    \icmp_ln890_4_reg_764_reg[0] ,
    \icmp_ln56_10_reg_769_reg[0] ,
    \icmp_ln890_2_reg_734_reg[0] ,
    \icmp_ln56_6_reg_739_reg[0] ,
    \icmp_ln890_reg_704_reg[0] ,
    \icmp_ln56_2_reg_709_reg[0] ,
    D);
  output \mOutPtr_reg[0]_0 ;
  output img_in_data_full_n;
  output img_in_data_empty_n;
  output [3:0]\SRL_SIG_reg[0][23] ;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\SRL_SIG_reg[0][23]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][23]_1 ;
  output [3:0]\SRL_SIG_reg[1][22]_1 ;
  output [3:0]\SRL_SIG_reg[0][23]_2 ;
  output [3:0]\SRL_SIG_reg[1][22]_2 ;
  output [3:0]\SRL_SIG_reg[0][23]_3 ;
  output [3:0]\SRL_SIG_reg[1][22]_3 ;
  output [3:0]\SRL_SIG_reg[0][23]_4 ;
  output [3:0]\SRL_SIG_reg[1][22]_4 ;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\SRL_SIG_reg[1][6] ;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][6]_0 ;
  output [3:0]\SRL_SIG_reg[0][7]_1 ;
  output [3:0]\SRL_SIG_reg[1][6]_1 ;
  output [3:0]\SRL_SIG_reg[0][7]_2 ;
  output [3:0]\SRL_SIG_reg[1][6]_2 ;
  output [3:0]\SRL_SIG_reg[0][7]_3 ;
  output [3:0]\SRL_SIG_reg[1][6]_3 ;
  output [3:0]\SRL_SIG_reg[0][7]_4 ;
  output [3:0]\SRL_SIG_reg[1][6]_4 ;
  output [3:0]\SRL_SIG_reg[0][15] ;
  output [3:0]\SRL_SIG_reg[1][14] ;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output [3:0]\SRL_SIG_reg[1][14]_0 ;
  output [3:0]\SRL_SIG_reg[0][15]_1 ;
  output [3:0]\SRL_SIG_reg[1][14]_1 ;
  output [3:0]\SRL_SIG_reg[0][15]_2 ;
  output [3:0]\SRL_SIG_reg[1][14]_2 ;
  output [3:0]\SRL_SIG_reg[0][15]_3 ;
  output [3:0]\SRL_SIG_reg[1][14]_3 ;
  output [3:0]S;
  output [3:0]DI;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]\icmp_ln890_5_reg_774_reg[0] ;
  input [7:0]\icmp_ln56_11_reg_779_reg[0] ;
  input [7:0]\icmp_ln890_3_reg_744_reg[0] ;
  input [7:0]\icmp_ln56_7_reg_749_reg[0] ;
  input [7:0]\icmp_ln890_1_reg_714_reg[0] ;
  input [7:0]\icmp_ln56_3_reg_719_reg[0] ;
  input [7:0]\icmp_ln56_9_reg_759_reg[0] ;
  input [7:0]\icmp_ln56_8_reg_754_reg[0] ;
  input [7:0]\icmp_ln56_5_reg_729_reg[0] ;
  input [7:0]\icmp_ln56_4_reg_724_reg[0] ;
  input [7:0]\icmp_ln56_1_reg_699_reg[0] ;
  input [7:0]out;
  input [7:0]\icmp_ln890_4_reg_764_reg[0] ;
  input [7:0]\icmp_ln56_10_reg_769_reg[0] ;
  input [7:0]\icmp_ln890_2_reg_734_reg[0] ;
  input [7:0]\icmp_ln56_6_reg_739_reg[0] ;
  input [7:0]\icmp_ln890_reg_704_reg[0] ;
  input [7:0]\icmp_ln56_2_reg_709_reg[0] ;
  input [23:0]D;

  wire [23:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][15]_1 ;
  wire [3:0]\SRL_SIG_reg[0][15]_2 ;
  wire [3:0]\SRL_SIG_reg[0][15]_3 ;
  wire [3:0]\SRL_SIG_reg[0][23] ;
  wire [3:0]\SRL_SIG_reg[0][23]_0 ;
  wire [3:0]\SRL_SIG_reg[0][23]_1 ;
  wire [3:0]\SRL_SIG_reg[0][23]_2 ;
  wire [3:0]\SRL_SIG_reg[0][23]_3 ;
  wire [3:0]\SRL_SIG_reg[0][23]_4 ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_1 ;
  wire [3:0]\SRL_SIG_reg[0][7]_2 ;
  wire [3:0]\SRL_SIG_reg[0][7]_3 ;
  wire [3:0]\SRL_SIG_reg[0][7]_4 ;
  wire [3:0]\SRL_SIG_reg[1][14] ;
  wire [3:0]\SRL_SIG_reg[1][14]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_1 ;
  wire [3:0]\SRL_SIG_reg[1][14]_2 ;
  wire [3:0]\SRL_SIG_reg[1][14]_3 ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_1 ;
  wire [3:0]\SRL_SIG_reg[1][22]_2 ;
  wire [3:0]\SRL_SIG_reg[1][22]_3 ;
  wire [3:0]\SRL_SIG_reg[1][22]_4 ;
  wire [3:0]\SRL_SIG_reg[1][6] ;
  wire [3:0]\SRL_SIG_reg[1][6]_0 ;
  wire [3:0]\SRL_SIG_reg[1][6]_1 ;
  wire [3:0]\SRL_SIG_reg[1][6]_2 ;
  wire [3:0]\SRL_SIG_reg[1][6]_3 ;
  wire [3:0]\SRL_SIG_reg[1][6]_4 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\icmp_ln56_10_reg_769_reg[0] ;
  wire [7:0]\icmp_ln56_11_reg_779_reg[0] ;
  wire [7:0]\icmp_ln56_1_reg_699_reg[0] ;
  wire icmp_ln56_2_fu_298_p2_carry_i_10_n_3;
  wire [7:0]\icmp_ln56_2_reg_709_reg[0] ;
  wire [7:0]\icmp_ln56_3_reg_719_reg[0] ;
  wire [7:0]\icmp_ln56_4_reg_724_reg[0] ;
  wire [7:0]\icmp_ln56_5_reg_729_reg[0] ;
  wire [7:0]\icmp_ln56_6_reg_739_reg[0] ;
  wire [7:0]\icmp_ln56_7_reg_749_reg[0] ;
  wire [7:0]\icmp_ln56_8_reg_754_reg[0] ;
  wire [7:0]\icmp_ln56_9_reg_759_reg[0] ;
  wire [7:0]\icmp_ln890_1_reg_714_reg[0] ;
  wire [7:0]\icmp_ln890_2_reg_734_reg[0] ;
  wire [7:0]\icmp_ln890_3_reg_744_reg[0] ;
  wire [7:0]\icmp_ln890_4_reg_764_reg[0] ;
  wire [7:0]\icmp_ln890_5_reg_774_reg[0] ;
  wire [7:0]\icmp_ln890_reg_704_reg[0] ;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_full_n_i_1__10_n_3;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w24_d2_S_shiftReg U_colorthresholding_accel_fifo_w24_d2_S_ram
       (.D(D),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][15]_3 (\SRL_SIG_reg[0][15]_2 ),
        .\SRL_SIG_reg[0][15]_4 (\SRL_SIG_reg[0][15]_3 ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][23]_1 (\SRL_SIG_reg[0][23]_0 ),
        .\SRL_SIG_reg[0][23]_2 (\SRL_SIG_reg[0][23]_1 ),
        .\SRL_SIG_reg[0][23]_3 (\SRL_SIG_reg[0][23]_2 ),
        .\SRL_SIG_reg[0][23]_4 (\SRL_SIG_reg[0][23]_3 ),
        .\SRL_SIG_reg[0][23]_5 (\SRL_SIG_reg[0][23]_4 ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[0][7]_2 (\SRL_SIG_reg[0][7]_1 ),
        .\SRL_SIG_reg[0][7]_3 (\SRL_SIG_reg[0][7]_2 ),
        .\SRL_SIG_reg[0][7]_4 (\SRL_SIG_reg[0][7]_3 ),
        .\SRL_SIG_reg[0][7]_5 (\SRL_SIG_reg[0][7]_4 ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][14]_1 (\SRL_SIG_reg[1][14]_0 ),
        .\SRL_SIG_reg[1][14]_2 (\SRL_SIG_reg[1][14]_1 ),
        .\SRL_SIG_reg[1][14]_3 (\SRL_SIG_reg[1][14]_2 ),
        .\SRL_SIG_reg[1][14]_4 (\SRL_SIG_reg[1][14]_3 ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][22]_1 (\SRL_SIG_reg[1][22]_0 ),
        .\SRL_SIG_reg[1][22]_2 (\SRL_SIG_reg[1][22]_1 ),
        .\SRL_SIG_reg[1][22]_3 (\SRL_SIG_reg[1][22]_2 ),
        .\SRL_SIG_reg[1][22]_4 (\SRL_SIG_reg[1][22]_3 ),
        .\SRL_SIG_reg[1][22]_5 (\SRL_SIG_reg[1][22]_4 ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][6]_1 (\SRL_SIG_reg[1][6]_0 ),
        .\SRL_SIG_reg[1][6]_2 (\SRL_SIG_reg[1][6]_1 ),
        .\SRL_SIG_reg[1][6]_3 (\SRL_SIG_reg[1][6]_2 ),
        .\SRL_SIG_reg[1][6]_4 (\SRL_SIG_reg[1][6]_3 ),
        .\SRL_SIG_reg[1][6]_5 (\SRL_SIG_reg[1][6]_4 ),
        .ap_clk(ap_clk),
        .\icmp_ln56_10_reg_769_reg[0] (\icmp_ln56_10_reg_769_reg[0] ),
        .\icmp_ln56_11_reg_779_reg[0] (\icmp_ln56_11_reg_779_reg[0] ),
        .\icmp_ln56_1_reg_699_reg[0] (\icmp_ln56_1_reg_699_reg[0] ),
        .\icmp_ln56_2_reg_709_reg[0] (\icmp_ln56_2_reg_709_reg[0] ),
        .\icmp_ln56_3_reg_719_reg[0] (\icmp_ln56_3_reg_719_reg[0] ),
        .\icmp_ln56_4_reg_724_reg[0] (\icmp_ln56_4_reg_724_reg[0] ),
        .\icmp_ln56_5_reg_729_reg[0] (\icmp_ln56_5_reg_729_reg[0] ),
        .\icmp_ln56_6_reg_739_reg[0] (\icmp_ln56_6_reg_739_reg[0] ),
        .\icmp_ln56_7_reg_749_reg[0] (\icmp_ln56_7_reg_749_reg[0] ),
        .\icmp_ln56_8_reg_754_reg[0] (\icmp_ln56_8_reg_754_reg[0] ),
        .\icmp_ln56_9_reg_759_reg[0] (\icmp_ln56_9_reg_759_reg[0] ),
        .\icmp_ln890_1_reg_714_reg[0] (\icmp_ln890_1_reg_714_reg[0] ),
        .\icmp_ln890_2_reg_734_reg[0] (\icmp_ln890_2_reg_734_reg[0] ),
        .\icmp_ln890_3_reg_744_reg[0] (\icmp_ln890_3_reg_744_reg[0] ),
        .icmp_ln890_4_fu_353_p2_carry_i_4_0(\mOutPtr_reg_n_3_[1] ),
        .\icmp_ln890_4_reg_764_reg[0] (\icmp_ln890_4_reg_764_reg[0] ),
        .icmp_ln890_5_fu_363_p2_carry_i_5_0(\mOutPtr_reg[0]_0 ),
        .\icmp_ln890_5_reg_774_reg[0] (icmp_ln56_2_fu_298_p2_carry_i_10_n_3),
        .\icmp_ln890_5_reg_774_reg[0]_0 (\icmp_ln890_5_reg_774_reg[0] ),
        .\icmp_ln890_reg_704_reg[0] (\icmp_ln890_reg_704_reg[0] ),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln56_2_fu_298_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(icmp_ln56_2_fu_298_p2_carry_i_10_n_3));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(img_in_data_empty_n),
        .O(internal_empty_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(img_in_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__10
       (.I0(img_in_data_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(img_in_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w24_d2_S_shiftReg
   (\SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][23]_1 ,
    \SRL_SIG_reg[1][22]_1 ,
    \SRL_SIG_reg[0][23]_2 ,
    \SRL_SIG_reg[1][22]_2 ,
    \SRL_SIG_reg[0][23]_3 ,
    \SRL_SIG_reg[1][22]_3 ,
    \SRL_SIG_reg[0][23]_4 ,
    \SRL_SIG_reg[1][22]_4 ,
    \SRL_SIG_reg[0][23]_5 ,
    \SRL_SIG_reg[1][22]_5 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[0][7]_3 ,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[0][7]_4 ,
    \SRL_SIG_reg[1][6]_4 ,
    \SRL_SIG_reg[0][7]_5 ,
    \SRL_SIG_reg[1][6]_5 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    \SRL_SIG_reg[1][14]_1 ,
    \SRL_SIG_reg[0][15]_2 ,
    \SRL_SIG_reg[1][14]_2 ,
    \SRL_SIG_reg[0][15]_3 ,
    \SRL_SIG_reg[1][14]_3 ,
    \SRL_SIG_reg[0][15]_4 ,
    \SRL_SIG_reg[1][14]_4 ,
    S,
    DI,
    \icmp_ln890_5_reg_774_reg[0] ,
    \icmp_ln890_5_reg_774_reg[0]_0 ,
    \icmp_ln56_11_reg_779_reg[0] ,
    \icmp_ln890_3_reg_744_reg[0] ,
    \icmp_ln56_7_reg_749_reg[0] ,
    \icmp_ln890_1_reg_714_reg[0] ,
    \icmp_ln56_3_reg_719_reg[0] ,
    icmp_ln890_4_fu_353_p2_carry_i_4_0,
    icmp_ln890_5_fu_363_p2_carry_i_5_0,
    \icmp_ln56_9_reg_759_reg[0] ,
    \icmp_ln56_8_reg_754_reg[0] ,
    \icmp_ln56_5_reg_729_reg[0] ,
    \icmp_ln56_4_reg_724_reg[0] ,
    \icmp_ln56_1_reg_699_reg[0] ,
    out,
    \icmp_ln890_4_reg_764_reg[0] ,
    \icmp_ln56_10_reg_769_reg[0] ,
    \icmp_ln890_2_reg_734_reg[0] ,
    \icmp_ln56_6_reg_739_reg[0] ,
    \icmp_ln890_reg_704_reg[0] ,
    \icmp_ln56_2_reg_709_reg[0] ,
    shiftReg_ce,
    D,
    ap_clk);
  output [3:0]\SRL_SIG_reg[0][23]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][23]_1 ;
  output [3:0]\SRL_SIG_reg[1][22]_1 ;
  output [3:0]\SRL_SIG_reg[0][23]_2 ;
  output [3:0]\SRL_SIG_reg[1][22]_2 ;
  output [3:0]\SRL_SIG_reg[0][23]_3 ;
  output [3:0]\SRL_SIG_reg[1][22]_3 ;
  output [3:0]\SRL_SIG_reg[0][23]_4 ;
  output [3:0]\SRL_SIG_reg[1][22]_4 ;
  output [3:0]\SRL_SIG_reg[0][23]_5 ;
  output [3:0]\SRL_SIG_reg[1][22]_5 ;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][6]_0 ;
  output [3:0]\SRL_SIG_reg[0][7]_1 ;
  output [3:0]\SRL_SIG_reg[1][6]_1 ;
  output [3:0]\SRL_SIG_reg[0][7]_2 ;
  output [3:0]\SRL_SIG_reg[1][6]_2 ;
  output [3:0]\SRL_SIG_reg[0][7]_3 ;
  output [3:0]\SRL_SIG_reg[1][6]_3 ;
  output [3:0]\SRL_SIG_reg[0][7]_4 ;
  output [3:0]\SRL_SIG_reg[1][6]_4 ;
  output [3:0]\SRL_SIG_reg[0][7]_5 ;
  output [3:0]\SRL_SIG_reg[1][6]_5 ;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output [3:0]\SRL_SIG_reg[1][14]_0 ;
  output [3:0]\SRL_SIG_reg[0][15]_1 ;
  output [3:0]\SRL_SIG_reg[1][14]_1 ;
  output [3:0]\SRL_SIG_reg[0][15]_2 ;
  output [3:0]\SRL_SIG_reg[1][14]_2 ;
  output [3:0]\SRL_SIG_reg[0][15]_3 ;
  output [3:0]\SRL_SIG_reg[1][14]_3 ;
  output [3:0]\SRL_SIG_reg[0][15]_4 ;
  output [3:0]\SRL_SIG_reg[1][14]_4 ;
  output [3:0]S;
  output [3:0]DI;
  input \icmp_ln890_5_reg_774_reg[0] ;
  input [7:0]\icmp_ln890_5_reg_774_reg[0]_0 ;
  input [7:0]\icmp_ln56_11_reg_779_reg[0] ;
  input [7:0]\icmp_ln890_3_reg_744_reg[0] ;
  input [7:0]\icmp_ln56_7_reg_749_reg[0] ;
  input [7:0]\icmp_ln890_1_reg_714_reg[0] ;
  input [7:0]\icmp_ln56_3_reg_719_reg[0] ;
  input icmp_ln890_4_fu_353_p2_carry_i_4_0;
  input icmp_ln890_5_fu_363_p2_carry_i_5_0;
  input [7:0]\icmp_ln56_9_reg_759_reg[0] ;
  input [7:0]\icmp_ln56_8_reg_754_reg[0] ;
  input [7:0]\icmp_ln56_5_reg_729_reg[0] ;
  input [7:0]\icmp_ln56_4_reg_724_reg[0] ;
  input [7:0]\icmp_ln56_1_reg_699_reg[0] ;
  input [7:0]out;
  input [7:0]\icmp_ln890_4_reg_764_reg[0] ;
  input [7:0]\icmp_ln56_10_reg_769_reg[0] ;
  input [7:0]\icmp_ln890_2_reg_734_reg[0] ;
  input [7:0]\icmp_ln56_6_reg_739_reg[0] ;
  input [7:0]\icmp_ln890_reg_704_reg[0] ;
  input [7:0]\icmp_ln56_2_reg_709_reg[0] ;
  input shiftReg_ce;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][15]_1 ;
  wire [3:0]\SRL_SIG_reg[0][15]_2 ;
  wire [3:0]\SRL_SIG_reg[0][15]_3 ;
  wire [3:0]\SRL_SIG_reg[0][15]_4 ;
  wire [3:0]\SRL_SIG_reg[0][23]_0 ;
  wire [3:0]\SRL_SIG_reg[0][23]_1 ;
  wire [3:0]\SRL_SIG_reg[0][23]_2 ;
  wire [3:0]\SRL_SIG_reg[0][23]_3 ;
  wire [3:0]\SRL_SIG_reg[0][23]_4 ;
  wire [3:0]\SRL_SIG_reg[0][23]_5 ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_1 ;
  wire [3:0]\SRL_SIG_reg[0][7]_2 ;
  wire [3:0]\SRL_SIG_reg[0][7]_3 ;
  wire [3:0]\SRL_SIG_reg[0][7]_4 ;
  wire [3:0]\SRL_SIG_reg[0][7]_5 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_1 ;
  wire [3:0]\SRL_SIG_reg[1][14]_2 ;
  wire [3:0]\SRL_SIG_reg[1][14]_3 ;
  wire [3:0]\SRL_SIG_reg[1][14]_4 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_1 ;
  wire [3:0]\SRL_SIG_reg[1][22]_2 ;
  wire [3:0]\SRL_SIG_reg[1][22]_3 ;
  wire [3:0]\SRL_SIG_reg[1][22]_4 ;
  wire [3:0]\SRL_SIG_reg[1][22]_5 ;
  wire [3:0]\SRL_SIG_reg[1][6]_0 ;
  wire [3:0]\SRL_SIG_reg[1][6]_1 ;
  wire [3:0]\SRL_SIG_reg[1][6]_2 ;
  wire [3:0]\SRL_SIG_reg[1][6]_3 ;
  wire [3:0]\SRL_SIG_reg[1][6]_4 ;
  wire [3:0]\SRL_SIG_reg[1][6]_5 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]\icmp_ln56_10_reg_769_reg[0] ;
  wire [7:0]\icmp_ln56_11_reg_779_reg[0] ;
  wire [7:0]\icmp_ln56_1_reg_699_reg[0] ;
  wire icmp_ln56_2_fu_298_p2_carry_i_11_n_3;
  wire icmp_ln56_2_fu_298_p2_carry_i_12_n_3;
  wire icmp_ln56_2_fu_298_p2_carry_i_13_n_3;
  wire icmp_ln56_2_fu_298_p2_carry_i_14_n_3;
  wire icmp_ln56_2_fu_298_p2_carry_i_15_n_3;
  wire icmp_ln56_2_fu_298_p2_carry_i_16_n_3;
  wire icmp_ln56_2_fu_298_p2_carry_i_17_n_3;
  wire icmp_ln56_2_fu_298_p2_carry_i_9_n_3;
  wire [7:0]\icmp_ln56_2_reg_709_reg[0] ;
  wire icmp_ln56_3_fu_308_p2_carry_i_10_n_3;
  wire icmp_ln56_3_fu_308_p2_carry_i_11_n_3;
  wire icmp_ln56_3_fu_308_p2_carry_i_12_n_3;
  wire icmp_ln56_3_fu_308_p2_carry_i_13_n_3;
  wire icmp_ln56_3_fu_308_p2_carry_i_14_n_3;
  wire icmp_ln56_3_fu_308_p2_carry_i_15_n_3;
  wire icmp_ln56_3_fu_308_p2_carry_i_16_n_3;
  wire icmp_ln56_3_fu_308_p2_carry_i_9_n_3;
  wire [7:0]\icmp_ln56_3_reg_719_reg[0] ;
  wire [7:0]\icmp_ln56_4_reg_724_reg[0] ;
  wire [7:0]\icmp_ln56_5_reg_729_reg[0] ;
  wire [7:0]\icmp_ln56_6_reg_739_reg[0] ;
  wire [7:0]\icmp_ln56_7_reg_749_reg[0] ;
  wire [7:0]\icmp_ln56_8_reg_754_reg[0] ;
  wire [7:0]\icmp_ln56_9_reg_759_reg[0] ;
  wire icmp_ln56_fu_283_p2_carry_i_10_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_11_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_12_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_13_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_14_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_15_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_16_n_3;
  wire icmp_ln56_fu_283_p2_carry_i_9_n_3;
  wire [7:0]\icmp_ln890_1_reg_714_reg[0] ;
  wire [7:0]\icmp_ln890_2_reg_734_reg[0] ;
  wire [7:0]\icmp_ln890_3_reg_744_reg[0] ;
  wire icmp_ln890_4_fu_353_p2_carry_i_4_0;
  wire [7:0]\icmp_ln890_4_reg_764_reg[0] ;
  wire icmp_ln890_5_fu_363_p2_carry_i_5_0;
  wire \icmp_ln890_5_reg_774_reg[0] ;
  wire [7:0]\icmp_ln890_5_reg_774_reg[0]_0 ;
  wire [7:0]\icmp_ln890_reg_704_reg[0] ;
  wire [7:0]out;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_10_fu_358_p2_carry_i_1
       (.I0(\icmp_ln56_10_reg_769_reg[0] [7]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_10_reg_769_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(\SRL_SIG_reg[1][14]_1 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_10_fu_358_p2_carry_i_2
       (.I0(\icmp_ln56_10_reg_769_reg[0] [5]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_10_reg_769_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [12]),
        .O(\SRL_SIG_reg[1][14]_1 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_10_fu_358_p2_carry_i_3
       (.I0(\icmp_ln56_10_reg_769_reg[0] [3]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_10_reg_769_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][14]_1 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_10_fu_358_p2_carry_i_4
       (.I0(\icmp_ln56_10_reg_769_reg[0] [1]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_13_n_3),
        .I2(\icmp_ln56_10_reg_769_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][14]_1 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_10_fu_358_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(\icmp_ln56_10_reg_769_reg[0] [7]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_10_reg_769_reg[0] [6]),
        .O(\SRL_SIG_reg[0][15]_1 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_10_fu_358_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\icmp_ln56_10_reg_769_reg[0] [5]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_10_reg_769_reg[0] [4]),
        .O(\SRL_SIG_reg[0][15]_1 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_10_fu_358_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(\icmp_ln56_10_reg_769_reg[0] [3]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_10_reg_769_reg[0] [2]),
        .O(\SRL_SIG_reg[0][15]_1 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_10_fu_358_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(\icmp_ln56_10_reg_769_reg[0] [1]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_17_n_3),
        .I5(\icmp_ln56_10_reg_769_reg[0] [0]),
        .O(\SRL_SIG_reg[0][15]_1 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_11_fu_368_p2_carry_i_1
       (.I0(\icmp_ln56_11_reg_779_reg[0] [7]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_11_reg_779_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [22]),
        .O(\SRL_SIG_reg[1][22]_1 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_11_fu_368_p2_carry_i_2
       (.I0(\icmp_ln56_11_reg_779_reg[0] [5]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_10_n_3),
        .I2(\icmp_ln56_11_reg_779_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [20]),
        .O(\SRL_SIG_reg[1][22]_1 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_11_fu_368_p2_carry_i_3
       (.I0(\icmp_ln56_11_reg_779_reg[0] [3]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_11_reg_779_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [18]),
        .O(\SRL_SIG_reg[1][22]_1 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_11_fu_368_p2_carry_i_4
       (.I0(\icmp_ln56_11_reg_779_reg[0] [1]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_11_reg_779_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [16]),
        .O(\SRL_SIG_reg[1][22]_1 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_11_fu_368_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(\icmp_ln56_11_reg_779_reg[0] [7]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_11_reg_779_reg[0] [6]),
        .O(\SRL_SIG_reg[0][23]_1 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_11_fu_368_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(\icmp_ln56_11_reg_779_reg[0] [5]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_11_reg_779_reg[0] [4]),
        .O(\SRL_SIG_reg[0][23]_1 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_11_fu_368_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(\icmp_ln56_11_reg_779_reg[0] [3]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_11_reg_779_reg[0] [2]),
        .O(\SRL_SIG_reg[0][23]_1 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_11_fu_368_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(\icmp_ln56_11_reg_779_reg[0] [1]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_11_reg_779_reg[0] [0]),
        .O(\SRL_SIG_reg[0][23]_1 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_1_fu_288_p2_carry_i_1
       (.I0(\icmp_ln56_1_reg_699_reg[0] [7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\icmp_ln56_1_reg_699_reg[0] [6]),
        .O(\SRL_SIG_reg[1][6]_4 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_1_fu_288_p2_carry_i_2
       (.I0(\icmp_ln56_1_reg_699_reg[0] [5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_10_n_3),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\icmp_ln56_1_reg_699_reg[0] [4]),
        .O(\SRL_SIG_reg[1][6]_4 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_1_fu_288_p2_carry_i_3
       (.I0(\icmp_ln56_1_reg_699_reg[0] [3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\icmp_ln56_1_reg_699_reg[0] [2]),
        .O(\SRL_SIG_reg[1][6]_4 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_1_fu_288_p2_carry_i_4
       (.I0(\icmp_ln56_1_reg_699_reg[0] [1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\icmp_ln56_1_reg_699_reg[0] [0]),
        .O(\SRL_SIG_reg[1][6]_4 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_1_fu_288_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\icmp_ln56_1_reg_699_reg[0] [7]),
        .I4(icmp_ln56_fu_283_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_1_reg_699_reg[0] [6]),
        .O(\SRL_SIG_reg[0][7]_4 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_1_fu_288_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\icmp_ln56_1_reg_699_reg[0] [5]),
        .I4(icmp_ln56_fu_283_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_1_reg_699_reg[0] [4]),
        .O(\SRL_SIG_reg[0][7]_4 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_1_fu_288_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\icmp_ln56_1_reg_699_reg[0] [3]),
        .I4(icmp_ln56_fu_283_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_1_reg_699_reg[0] [2]),
        .O(\SRL_SIG_reg[0][7]_4 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_1_fu_288_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\icmp_ln56_1_reg_699_reg[0] [1]),
        .I4(icmp_ln56_fu_283_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_1_reg_699_reg[0] [0]),
        .O(\SRL_SIG_reg[0][7]_4 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_2_fu_298_p2_carry_i_1
       (.I0(\icmp_ln56_2_reg_709_reg[0] [7]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_2_reg_709_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_15
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_16
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_16_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_17
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_2_fu_298_p2_carry_i_2
       (.I0(\icmp_ln56_2_reg_709_reg[0] [5]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_2_reg_709_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [12]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_2_fu_298_p2_carry_i_3
       (.I0(\icmp_ln56_2_reg_709_reg[0] [3]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_2_reg_709_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_2_fu_298_p2_carry_i_4
       (.I0(\icmp_ln56_2_reg_709_reg[0] [1]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_13_n_3),
        .I2(\icmp_ln56_2_reg_709_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_2_fu_298_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(\icmp_ln56_2_reg_709_reg[0] [7]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_2_reg_709_reg[0] [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_2_fu_298_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\icmp_ln56_2_reg_709_reg[0] [5]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_2_reg_709_reg[0] [4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_2_fu_298_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(\icmp_ln56_2_reg_709_reg[0] [3]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_2_reg_709_reg[0] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_2_fu_298_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(\icmp_ln56_2_reg_709_reg[0] [1]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_17_n_3),
        .I5(\icmp_ln56_2_reg_709_reg[0] [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_2_fu_298_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(icmp_ln56_2_fu_298_p2_carry_i_9_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_3_fu_308_p2_carry_i_1
       (.I0(\icmp_ln56_3_reg_719_reg[0] [7]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_3_reg_719_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [22]),
        .O(\SRL_SIG_reg[1][22]_5 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_10
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_15
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_16
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_3_fu_308_p2_carry_i_2
       (.I0(\icmp_ln56_3_reg_719_reg[0] [5]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_10_n_3),
        .I2(\icmp_ln56_3_reg_719_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [20]),
        .O(\SRL_SIG_reg[1][22]_5 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_3_fu_308_p2_carry_i_3
       (.I0(\icmp_ln56_3_reg_719_reg[0] [3]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_3_reg_719_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [18]),
        .O(\SRL_SIG_reg[1][22]_5 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_3_fu_308_p2_carry_i_4
       (.I0(\icmp_ln56_3_reg_719_reg[0] [1]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_3_reg_719_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [16]),
        .O(\SRL_SIG_reg[1][22]_5 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_3_fu_308_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(\icmp_ln56_3_reg_719_reg[0] [7]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_3_reg_719_reg[0] [6]),
        .O(\SRL_SIG_reg[0][23]_5 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_3_fu_308_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(\icmp_ln56_3_reg_719_reg[0] [5]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_3_reg_719_reg[0] [4]),
        .O(\SRL_SIG_reg[0][23]_5 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_3_fu_308_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(\icmp_ln56_3_reg_719_reg[0] [3]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_3_reg_719_reg[0] [2]),
        .O(\SRL_SIG_reg[0][23]_5 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_3_fu_308_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(\icmp_ln56_3_reg_719_reg[0] [1]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_3_reg_719_reg[0] [0]),
        .O(\SRL_SIG_reg[0][23]_5 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_3_fu_308_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(icmp_ln56_3_fu_308_p2_carry_i_9_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_4_fu_313_p2_carry_i_1
       (.I0(\icmp_ln56_4_reg_724_reg[0] [7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_4_reg_724_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][6]_3 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_4_fu_313_p2_carry_i_2
       (.I0(\icmp_ln56_4_reg_724_reg[0] [5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_10_n_3),
        .I2(\icmp_ln56_4_reg_724_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][6]_3 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_4_fu_313_p2_carry_i_3
       (.I0(\icmp_ln56_4_reg_724_reg[0] [3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_4_reg_724_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][6]_3 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_4_fu_313_p2_carry_i_4
       (.I0(\icmp_ln56_4_reg_724_reg[0] [1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_4_reg_724_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][6]_3 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_4_fu_313_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\icmp_ln56_4_reg_724_reg[0] [7]),
        .I4(icmp_ln56_fu_283_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_4_reg_724_reg[0] [6]),
        .O(\SRL_SIG_reg[0][7]_3 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_4_fu_313_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\icmp_ln56_4_reg_724_reg[0] [5]),
        .I4(icmp_ln56_fu_283_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_4_reg_724_reg[0] [4]),
        .O(\SRL_SIG_reg[0][7]_3 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_4_fu_313_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\icmp_ln56_4_reg_724_reg[0] [3]),
        .I4(icmp_ln56_fu_283_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_4_reg_724_reg[0] [2]),
        .O(\SRL_SIG_reg[0][7]_3 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_4_fu_313_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\icmp_ln56_4_reg_724_reg[0] [1]),
        .I4(icmp_ln56_fu_283_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_4_reg_724_reg[0] [0]),
        .O(\SRL_SIG_reg[0][7]_3 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_5_fu_318_p2_carry_i_1
       (.I0(\icmp_ln56_5_reg_729_reg[0] [7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\icmp_ln56_5_reg_729_reg[0] [6]),
        .O(\SRL_SIG_reg[1][6]_2 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_5_fu_318_p2_carry_i_2
       (.I0(\icmp_ln56_5_reg_729_reg[0] [5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_10_n_3),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\icmp_ln56_5_reg_729_reg[0] [4]),
        .O(\SRL_SIG_reg[1][6]_2 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_5_fu_318_p2_carry_i_3
       (.I0(\icmp_ln56_5_reg_729_reg[0] [3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\icmp_ln56_5_reg_729_reg[0] [2]),
        .O(\SRL_SIG_reg[1][6]_2 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_5_fu_318_p2_carry_i_4
       (.I0(\icmp_ln56_5_reg_729_reg[0] [1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\icmp_ln56_5_reg_729_reg[0] [0]),
        .O(\SRL_SIG_reg[1][6]_2 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_5_fu_318_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\icmp_ln56_5_reg_729_reg[0] [7]),
        .I4(icmp_ln56_fu_283_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_5_reg_729_reg[0] [6]),
        .O(\SRL_SIG_reg[0][7]_2 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_5_fu_318_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\icmp_ln56_5_reg_729_reg[0] [5]),
        .I4(icmp_ln56_fu_283_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_5_reg_729_reg[0] [4]),
        .O(\SRL_SIG_reg[0][7]_2 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_5_fu_318_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\icmp_ln56_5_reg_729_reg[0] [3]),
        .I4(icmp_ln56_fu_283_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_5_reg_729_reg[0] [2]),
        .O(\SRL_SIG_reg[0][7]_2 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_5_fu_318_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\icmp_ln56_5_reg_729_reg[0] [1]),
        .I4(icmp_ln56_fu_283_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_5_reg_729_reg[0] [0]),
        .O(\SRL_SIG_reg[0][7]_2 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_6_fu_328_p2_carry_i_1
       (.I0(\icmp_ln56_6_reg_739_reg[0] [7]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_6_reg_739_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(\SRL_SIG_reg[1][14]_3 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_6_fu_328_p2_carry_i_2
       (.I0(\icmp_ln56_6_reg_739_reg[0] [5]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_6_reg_739_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [12]),
        .O(\SRL_SIG_reg[1][14]_3 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_6_fu_328_p2_carry_i_3
       (.I0(\icmp_ln56_6_reg_739_reg[0] [3]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_6_reg_739_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][14]_3 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_6_fu_328_p2_carry_i_4
       (.I0(\icmp_ln56_6_reg_739_reg[0] [1]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_13_n_3),
        .I2(\icmp_ln56_6_reg_739_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][14]_3 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_6_fu_328_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(\icmp_ln56_6_reg_739_reg[0] [7]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_6_reg_739_reg[0] [6]),
        .O(\SRL_SIG_reg[0][15]_3 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_6_fu_328_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\icmp_ln56_6_reg_739_reg[0] [5]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_6_reg_739_reg[0] [4]),
        .O(\SRL_SIG_reg[0][15]_3 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_6_fu_328_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(\icmp_ln56_6_reg_739_reg[0] [3]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_6_reg_739_reg[0] [2]),
        .O(\SRL_SIG_reg[0][15]_3 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_6_fu_328_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(\icmp_ln56_6_reg_739_reg[0] [1]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_17_n_3),
        .I5(\icmp_ln56_6_reg_739_reg[0] [0]),
        .O(\SRL_SIG_reg[0][15]_3 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_7_fu_338_p2_carry_i_1
       (.I0(\icmp_ln56_7_reg_749_reg[0] [7]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_7_reg_749_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [22]),
        .O(\SRL_SIG_reg[1][22]_3 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_7_fu_338_p2_carry_i_2
       (.I0(\icmp_ln56_7_reg_749_reg[0] [5]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_10_n_3),
        .I2(\icmp_ln56_7_reg_749_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [20]),
        .O(\SRL_SIG_reg[1][22]_3 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_7_fu_338_p2_carry_i_3
       (.I0(\icmp_ln56_7_reg_749_reg[0] [3]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_7_reg_749_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [18]),
        .O(\SRL_SIG_reg[1][22]_3 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_7_fu_338_p2_carry_i_4
       (.I0(\icmp_ln56_7_reg_749_reg[0] [1]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_7_reg_749_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [16]),
        .O(\SRL_SIG_reg[1][22]_3 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_7_fu_338_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(\icmp_ln56_7_reg_749_reg[0] [7]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_7_reg_749_reg[0] [6]),
        .O(\SRL_SIG_reg[0][23]_3 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_7_fu_338_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(\icmp_ln56_7_reg_749_reg[0] [5]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_7_reg_749_reg[0] [4]),
        .O(\SRL_SIG_reg[0][23]_3 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_7_fu_338_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(\icmp_ln56_7_reg_749_reg[0] [3]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_7_reg_749_reg[0] [2]),
        .O(\SRL_SIG_reg[0][23]_3 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_7_fu_338_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(\icmp_ln56_7_reg_749_reg[0] [1]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_7_reg_749_reg[0] [0]),
        .O(\SRL_SIG_reg[0][23]_3 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_8_fu_343_p2_carry_i_1
       (.I0(\icmp_ln56_8_reg_754_reg[0] [7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_9_n_3),
        .I2(\icmp_ln56_8_reg_754_reg[0] [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][6]_1 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_8_fu_343_p2_carry_i_2
       (.I0(\icmp_ln56_8_reg_754_reg[0] [5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_10_n_3),
        .I2(\icmp_ln56_8_reg_754_reg[0] [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][6]_1 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_8_fu_343_p2_carry_i_3
       (.I0(\icmp_ln56_8_reg_754_reg[0] [3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_11_n_3),
        .I2(\icmp_ln56_8_reg_754_reg[0] [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][6]_1 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_8_fu_343_p2_carry_i_4
       (.I0(\icmp_ln56_8_reg_754_reg[0] [1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_12_n_3),
        .I2(\icmp_ln56_8_reg_754_reg[0] [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][6]_1 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_8_fu_343_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\icmp_ln56_8_reg_754_reg[0] [7]),
        .I4(icmp_ln56_fu_283_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_8_reg_754_reg[0] [6]),
        .O(\SRL_SIG_reg[0][7]_1 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_8_fu_343_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\icmp_ln56_8_reg_754_reg[0] [5]),
        .I4(icmp_ln56_fu_283_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_8_reg_754_reg[0] [4]),
        .O(\SRL_SIG_reg[0][7]_1 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_8_fu_343_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\icmp_ln56_8_reg_754_reg[0] [3]),
        .I4(icmp_ln56_fu_283_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_8_reg_754_reg[0] [2]),
        .O(\SRL_SIG_reg[0][7]_1 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_8_fu_343_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\icmp_ln56_8_reg_754_reg[0] [1]),
        .I4(icmp_ln56_fu_283_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_8_reg_754_reg[0] [0]),
        .O(\SRL_SIG_reg[0][7]_1 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_9_fu_348_p2_carry_i_1
       (.I0(\icmp_ln56_9_reg_759_reg[0] [7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\icmp_ln56_9_reg_759_reg[0] [6]),
        .O(\SRL_SIG_reg[1][6]_0 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_9_fu_348_p2_carry_i_2
       (.I0(\icmp_ln56_9_reg_759_reg[0] [5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_10_n_3),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\icmp_ln56_9_reg_759_reg[0] [4]),
        .O(\SRL_SIG_reg[1][6]_0 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_9_fu_348_p2_carry_i_3
       (.I0(\icmp_ln56_9_reg_759_reg[0] [3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\icmp_ln56_9_reg_759_reg[0] [2]),
        .O(\SRL_SIG_reg[1][6]_0 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln56_9_fu_348_p2_carry_i_4
       (.I0(\icmp_ln56_9_reg_759_reg[0] [1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\icmp_ln56_9_reg_759_reg[0] [0]),
        .O(\SRL_SIG_reg[1][6]_0 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_9_fu_348_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\icmp_ln56_9_reg_759_reg[0] [7]),
        .I4(icmp_ln56_fu_283_p2_carry_i_13_n_3),
        .I5(\icmp_ln56_9_reg_759_reg[0] [6]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_9_fu_348_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\icmp_ln56_9_reg_759_reg[0] [5]),
        .I4(icmp_ln56_fu_283_p2_carry_i_14_n_3),
        .I5(\icmp_ln56_9_reg_759_reg[0] [4]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_9_fu_348_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\icmp_ln56_9_reg_759_reg[0] [3]),
        .I4(icmp_ln56_fu_283_p2_carry_i_15_n_3),
        .I5(\icmp_ln56_9_reg_759_reg[0] [2]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_9_fu_348_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\icmp_ln56_9_reg_759_reg[0] [1]),
        .I4(icmp_ln56_fu_283_p2_carry_i_16_n_3),
        .I5(\icmp_ln56_9_reg_759_reg[0] [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_fu_283_p2_carry_i_1
       (.I0(out[7]),
        .I1(icmp_ln56_fu_283_p2_carry_i_9_n_3),
        .I2(out[6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][6]_5 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_10
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(icmp_ln56_fu_283_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_11
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(icmp_ln56_fu_283_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(icmp_ln56_fu_283_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(icmp_ln56_fu_283_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(icmp_ln56_fu_283_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_15
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(icmp_ln56_fu_283_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_16
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(icmp_ln56_fu_283_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_fu_283_p2_carry_i_2
       (.I0(out[5]),
        .I1(icmp_ln56_fu_283_p2_carry_i_10_n_3),
        .I2(out[4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][6]_5 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_fu_283_p2_carry_i_3
       (.I0(out[3]),
        .I1(icmp_ln56_fu_283_p2_carry_i_11_n_3),
        .I2(out[2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][6]_5 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln56_fu_283_p2_carry_i_4
       (.I0(out[1]),
        .I1(icmp_ln56_fu_283_p2_carry_i_12_n_3),
        .I2(out[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\icmp_ln890_5_reg_774_reg[0] ),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][6]_5 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_fu_283_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(out[7]),
        .I4(icmp_ln56_fu_283_p2_carry_i_13_n_3),
        .I5(out[6]),
        .O(\SRL_SIG_reg[0][7]_5 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_fu_283_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(out[5]),
        .I4(icmp_ln56_fu_283_p2_carry_i_14_n_3),
        .I5(out[4]),
        .O(\SRL_SIG_reg[0][7]_5 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_fu_283_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(out[3]),
        .I4(icmp_ln56_fu_283_p2_carry_i_15_n_3),
        .I5(out[2]),
        .O(\SRL_SIG_reg[0][7]_5 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln56_fu_283_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(out[1]),
        .I4(icmp_ln56_fu_283_p2_carry_i_16_n_3),
        .I5(out[0]),
        .O(\SRL_SIG_reg[0][7]_5 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln56_fu_283_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(icmp_ln890_4_fu_353_p2_carry_i_4_0),
        .I2(icmp_ln890_5_fu_363_p2_carry_i_5_0),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(icmp_ln56_fu_283_p2_carry_i_9_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_1_fu_303_p2_carry_i_1
       (.I0(\icmp_ln890_1_reg_714_reg[0] [7]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\icmp_ln890_1_reg_714_reg[0] [6]),
        .O(\SRL_SIG_reg[1][22]_4 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_1_fu_303_p2_carry_i_2
       (.I0(\icmp_ln890_1_reg_714_reg[0] [5]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_10_n_3),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\icmp_ln890_1_reg_714_reg[0] [4]),
        .O(\SRL_SIG_reg[1][22]_4 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_1_fu_303_p2_carry_i_3
       (.I0(\icmp_ln890_1_reg_714_reg[0] [3]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\icmp_ln890_1_reg_714_reg[0] [2]),
        .O(\SRL_SIG_reg[1][22]_4 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_1_fu_303_p2_carry_i_4
       (.I0(\icmp_ln890_1_reg_714_reg[0] [1]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\icmp_ln890_1_reg_714_reg[0] [0]),
        .O(\SRL_SIG_reg[1][22]_4 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_1_fu_303_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(\icmp_ln890_1_reg_714_reg[0] [7]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_13_n_3),
        .I5(\icmp_ln890_1_reg_714_reg[0] [6]),
        .O(\SRL_SIG_reg[0][23]_4 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_1_fu_303_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(\icmp_ln890_1_reg_714_reg[0] [5]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_14_n_3),
        .I5(\icmp_ln890_1_reg_714_reg[0] [4]),
        .O(\SRL_SIG_reg[0][23]_4 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_1_fu_303_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(\icmp_ln890_1_reg_714_reg[0] [3]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_15_n_3),
        .I5(\icmp_ln890_1_reg_714_reg[0] [2]),
        .O(\SRL_SIG_reg[0][23]_4 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_1_fu_303_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(\icmp_ln890_1_reg_714_reg[0] [1]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_16_n_3),
        .I5(\icmp_ln890_1_reg_714_reg[0] [0]),
        .O(\SRL_SIG_reg[0][23]_4 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_2_fu_323_p2_carry_i_1
       (.I0(\icmp_ln890_2_reg_734_reg[0] [7]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(\icmp_ln890_2_reg_734_reg[0] [6]),
        .O(\SRL_SIG_reg[1][14]_2 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_2_fu_323_p2_carry_i_2
       (.I0(\icmp_ln890_2_reg_734_reg[0] [5]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(\icmp_ln890_2_reg_734_reg[0] [4]),
        .O(\SRL_SIG_reg[1][14]_2 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_2_fu_323_p2_carry_i_3
       (.I0(\icmp_ln890_2_reg_734_reg[0] [3]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\icmp_ln890_2_reg_734_reg[0] [2]),
        .O(\SRL_SIG_reg[1][14]_2 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_2_fu_323_p2_carry_i_4
       (.I0(\icmp_ln890_2_reg_734_reg[0] [1]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_13_n_3),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(\icmp_ln890_2_reg_734_reg[0] [0]),
        .O(\SRL_SIG_reg[1][14]_2 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_2_fu_323_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(\icmp_ln890_2_reg_734_reg[0] [7]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_14_n_3),
        .I5(\icmp_ln890_2_reg_734_reg[0] [6]),
        .O(\SRL_SIG_reg[0][15]_2 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_2_fu_323_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\icmp_ln890_2_reg_734_reg[0] [5]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_15_n_3),
        .I5(\icmp_ln890_2_reg_734_reg[0] [4]),
        .O(\SRL_SIG_reg[0][15]_2 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_2_fu_323_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(\icmp_ln890_2_reg_734_reg[0] [3]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_16_n_3),
        .I5(\icmp_ln890_2_reg_734_reg[0] [2]),
        .O(\SRL_SIG_reg[0][15]_2 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_2_fu_323_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(\icmp_ln890_2_reg_734_reg[0] [1]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_17_n_3),
        .I5(\icmp_ln890_2_reg_734_reg[0] [0]),
        .O(\SRL_SIG_reg[0][15]_2 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_3_fu_333_p2_carry_i_1
       (.I0(\icmp_ln890_3_reg_744_reg[0] [7]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\icmp_ln890_3_reg_744_reg[0] [6]),
        .O(\SRL_SIG_reg[1][22]_2 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_3_fu_333_p2_carry_i_2
       (.I0(\icmp_ln890_3_reg_744_reg[0] [5]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_10_n_3),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\icmp_ln890_3_reg_744_reg[0] [4]),
        .O(\SRL_SIG_reg[1][22]_2 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_3_fu_333_p2_carry_i_3
       (.I0(\icmp_ln890_3_reg_744_reg[0] [3]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\icmp_ln890_3_reg_744_reg[0] [2]),
        .O(\SRL_SIG_reg[1][22]_2 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_3_fu_333_p2_carry_i_4
       (.I0(\icmp_ln890_3_reg_744_reg[0] [1]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\icmp_ln890_3_reg_744_reg[0] [0]),
        .O(\SRL_SIG_reg[1][22]_2 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_3_fu_333_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(\icmp_ln890_3_reg_744_reg[0] [7]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_13_n_3),
        .I5(\icmp_ln890_3_reg_744_reg[0] [6]),
        .O(\SRL_SIG_reg[0][23]_2 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_3_fu_333_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(\icmp_ln890_3_reg_744_reg[0] [5]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_14_n_3),
        .I5(\icmp_ln890_3_reg_744_reg[0] [4]),
        .O(\SRL_SIG_reg[0][23]_2 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_3_fu_333_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(\icmp_ln890_3_reg_744_reg[0] [3]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_15_n_3),
        .I5(\icmp_ln890_3_reg_744_reg[0] [2]),
        .O(\SRL_SIG_reg[0][23]_2 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_3_fu_333_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(\icmp_ln890_3_reg_744_reg[0] [1]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_16_n_3),
        .I5(\icmp_ln890_3_reg_744_reg[0] [0]),
        .O(\SRL_SIG_reg[0][23]_2 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_4_fu_353_p2_carry_i_1
       (.I0(\icmp_ln890_4_reg_764_reg[0] [7]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(\icmp_ln890_4_reg_764_reg[0] [6]),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_4_fu_353_p2_carry_i_2
       (.I0(\icmp_ln890_4_reg_764_reg[0] [5]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(\icmp_ln890_4_reg_764_reg[0] [4]),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_4_fu_353_p2_carry_i_3
       (.I0(\icmp_ln890_4_reg_764_reg[0] [3]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\icmp_ln890_4_reg_764_reg[0] [2]),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_4_fu_353_p2_carry_i_4
       (.I0(\icmp_ln890_4_reg_764_reg[0] [1]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_13_n_3),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(\icmp_ln890_4_reg_764_reg[0] [0]),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_4_fu_353_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(\icmp_ln890_4_reg_764_reg[0] [7]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_14_n_3),
        .I5(\icmp_ln890_4_reg_764_reg[0] [6]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_4_fu_353_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\icmp_ln890_4_reg_764_reg[0] [5]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_15_n_3),
        .I5(\icmp_ln890_4_reg_764_reg[0] [4]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_4_fu_353_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(\icmp_ln890_4_reg_764_reg[0] [3]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_16_n_3),
        .I5(\icmp_ln890_4_reg_764_reg[0] [2]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_4_fu_353_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(\icmp_ln890_4_reg_764_reg[0] [1]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_17_n_3),
        .I5(\icmp_ln890_4_reg_764_reg[0] [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_5_fu_363_p2_carry_i_1
       (.I0(\icmp_ln890_5_reg_774_reg[0]_0 [7]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_5_fu_363_p2_carry_i_2
       (.I0(\icmp_ln890_5_reg_774_reg[0]_0 [5]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_10_n_3),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_5_fu_363_p2_carry_i_3
       (.I0(\icmp_ln890_5_reg_774_reg[0]_0 [3]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_5_fu_363_p2_carry_i_4
       (.I0(\icmp_ln890_5_reg_774_reg[0]_0 [1]),
        .I1(icmp_ln56_3_fu_308_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_5_fu_363_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(\icmp_ln890_5_reg_774_reg[0]_0 [7]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_13_n_3),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[0][23]_0 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_5_fu_363_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(\icmp_ln890_5_reg_774_reg[0]_0 [5]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_14_n_3),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[0][23]_0 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_5_fu_363_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(\icmp_ln890_5_reg_774_reg[0]_0 [3]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_15_n_3),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[0][23]_0 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_5_fu_363_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(\icmp_ln890_5_reg_774_reg[0]_0 [1]),
        .I4(icmp_ln56_3_fu_308_p2_carry_i_16_n_3),
        .I5(\icmp_ln890_5_reg_774_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[0][23]_0 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_fu_293_p2_carry_i_1
       (.I0(\icmp_ln890_reg_704_reg[0] [7]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_9_n_3),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(\icmp_ln890_reg_704_reg[0] [6]),
        .O(\SRL_SIG_reg[1][14]_4 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_fu_293_p2_carry_i_2
       (.I0(\icmp_ln890_reg_704_reg[0] [5]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_11_n_3),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(\icmp_ln890_reg_704_reg[0] [4]),
        .O(\SRL_SIG_reg[1][14]_4 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_fu_293_p2_carry_i_3
       (.I0(\icmp_ln890_reg_704_reg[0] [3]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_12_n_3),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\icmp_ln890_reg_704_reg[0] [2]),
        .O(\SRL_SIG_reg[1][14]_4 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln890_fu_293_p2_carry_i_4
       (.I0(\icmp_ln890_reg_704_reg[0] [1]),
        .I1(icmp_ln56_2_fu_298_p2_carry_i_13_n_3),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(\icmp_ln890_5_reg_774_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(\icmp_ln890_reg_704_reg[0] [0]),
        .O(\SRL_SIG_reg[1][14]_4 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_fu_293_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(\icmp_ln890_reg_704_reg[0] [7]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_14_n_3),
        .I5(\icmp_ln890_reg_704_reg[0] [6]),
        .O(\SRL_SIG_reg[0][15]_4 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_fu_293_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\icmp_ln890_reg_704_reg[0] [5]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_15_n_3),
        .I5(\icmp_ln890_reg_704_reg[0] [4]),
        .O(\SRL_SIG_reg[0][15]_4 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_fu_293_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(\icmp_ln890_reg_704_reg[0] [3]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_16_n_3),
        .I5(\icmp_ln890_reg_704_reg[0] [2]),
        .O(\SRL_SIG_reg[0][15]_4 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln890_fu_293_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\icmp_ln890_5_reg_774_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(\icmp_ln890_reg_704_reg[0] [1]),
        .I4(icmp_ln56_2_fu_298_p2_carry_i_17_n_3),
        .I5(\icmp_ln890_reg_704_reg[0] [0]),
        .O(\SRL_SIG_reg[0][15]_4 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S
   (img_in_cols_c10_full_n,
    img_in_cols_c10_empty_n,
    \SRL_SIG_reg[0][15] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    D);
  output img_in_cols_c10_full_n;
  output img_in_cols_c10_empty_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_full_n_i_1__8_n_3;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg_8 U_colorthresholding_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_in_cols_c10_empty_n),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(img_in_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__8
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_cols_c10_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(img_in_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_0
   (img_in_cols_c_full_n,
    img_in_cols_c_empty_n,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    img_in_rows_c9_full_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_cols_c10_full_n,
    img_in_rows_c_empty_n,
    ap_rst_n_inv,
    E,
    in);
  output img_in_cols_c_full_n;
  output img_in_cols_c_empty_n;
  output internal_empty_n_reg_0;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input img_in_rows_c9_full_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_cols_c10_full_n;
  input img_in_rows_c_empty_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]in;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_3;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg_7 U_colorthresholding_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(img_in_cols_c_empty_n),
        .I1(img_in_rows_c9_full_n),
        .I2(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I3(img_in_cols_c10_full_n),
        .I4(img_in_rows_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_in_cols_c_empty_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(img_in_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_cols_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(img_in_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_1
   (img_in_rows_c9_full_n,
    img_in_rows_c9_empty_n,
    \SRL_SIG_reg[0][15] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    D);
  output img_in_rows_c9_full_n;
  output img_in_rows_c9_empty_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_2__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg_6 U_colorthresholding_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_in_rows_c9_empty_n),
        .O(internal_empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(img_in_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_rows_c9_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(img_in_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_2
   (img_in_rows_c_full_n,
    img_in_rows_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    in);
  output img_in_rows_c_full_n;
  output img_in_rows_c_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]in;

  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg U_colorthresholding_accel_fifo_w32_d2_S_ram
       (.Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_in_rows_c_empty_n),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(img_in_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_rows_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(img_in_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]in;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_440[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg_6
   (\SRL_SIG_reg[0][15]_0 ,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_2__1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg_7
   (D,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_445[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d2_S_shiftReg_8
   (\SRL_SIG_reg[0][15]_0 ,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S
   (img_out_cols_c_full_n,
    img_out_cols_c_empty_n,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    ap_NS_fsm,
    shiftReg_ce,
    Q,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    img_in_rows_c_full_n,
    img_out_rows_c_full_n,
    img_in_cols_c_full_n,
    start_once_reg_reg,
    start_once_reg,
    in,
    ap_rst_n_inv,
    E);
  output img_out_cols_c_full_n;
  output img_out_cols_c_empty_n;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input [0:0]ap_NS_fsm;
  input shiftReg_ce;
  input [0:0]Q;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input img_in_rows_c_full_n;
  input img_out_rows_c_full_n;
  input img_in_cols_c_full_n;
  input start_once_reg_reg;
  input start_once_reg;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_i_2__19_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S_shiftReg_5 U_colorthresholding_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    internal_empty_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__19_n_3),
        .O(internal_empty_n_i_1__2_n_3));
  LUT3 #(
    .INIT(8'h57)) 
    internal_empty_n_i_2__19
       (.I0(ap_rst_n),
        .I1(img_out_cols_c_empty_n),
        .I2(shiftReg_ce),
        .O(internal_empty_n_i_2__19_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(img_out_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__3
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img_out_cols_c_full_n),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(img_out_cols_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__3 
       (.I0(internal_empty_n_reg_0),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(internal_empty_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3 
       (.I0(img_out_cols_c_empty_n),
        .I1(Q),
        .I2(img_out_rows_c_empty_n),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I4(shiftReg_ce),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF0000)) 
    start_once_reg_i_1__0
       (.I0(img_out_cols_c_full_n),
        .I1(img_in_rows_c_full_n),
        .I2(img_out_rows_c_full_n),
        .I3(img_in_cols_c_full_n),
        .I4(start_once_reg_reg),
        .I5(start_once_reg),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S_3
   (img_out_rows_c_full_n,
    img_out_rows_c_empty_n,
    out,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    ap_NS_fsm,
    shiftReg_ce,
    in,
    ap_rst_n_inv,
    E);
  output img_out_rows_c_full_n;
  output img_out_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input [0:0]ap_NS_fsm;
  input shiftReg_ce;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_i_2__18_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[2]_i_2__0_n_3 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S_shiftReg U_colorthresholding_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    internal_empty_n_i_1__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__18_n_3),
        .O(internal_empty_n_i_1__1_n_3));
  LUT3 #(
    .INIT(8'h57)) 
    internal_empty_n_i_2__18
       (.I0(ap_rst_n),
        .I1(img_out_rows_c_empty_n),
        .I2(shiftReg_ce),
        .O(internal_empty_n_i_2__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(img_out_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__2
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img_out_rows_c_full_n),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(img_out_rows_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__4 
       (.I0(internal_empty_n_reg_0),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(internal_empty_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w32_d4_S_shiftReg_5
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d2_S
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    img_out_data_full_n,
    img_out_data_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    img_out_data_dout,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_1 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    shiftReg_ce,
    B_V_data_1_sel_wr01_out);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output img_out_data_full_n;
  output img_out_data_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  output [0:0]img_out_data_dout;
  input ap_rst_n_inv;
  input \mOutPtr_reg[1]_1 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input shiftReg_ce;
  input B_V_data_1_sel_wr01_out;

  wire B_V_data_1_sel_wr01_out;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_full_n_i_1__11_n_3;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d2_S_shiftReg U_colorthresholding_accel_fifo_w8_d2_S_ram
       (.\B_V_data_1_payload_B_reg[7] (\mOutPtr_reg[1]_0 ),
        .\B_V_data_1_payload_B_reg[7]_0 (\mOutPtr_reg[0]_0 ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_1 ),
        .ap_clk(ap_clk),
        .img_out_data_dout(img_out_data_dout));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(B_V_data_1_sel_wr01_out),
        .I4(shiftReg_ce),
        .I5(img_out_data_empty_n),
        .O(internal_empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(img_out_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(img_out_data_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(shiftReg_ce),
        .I5(B_V_data_1_sel_wr01_out),
        .O(internal_full_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(img_out_data_full_n),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[1]_1 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d2_S_shiftReg
   (\SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    img_out_data_dout,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_0 ,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[7]_0 );
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  output [0:0]img_out_data_dout;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_0 ;
  input \B_V_data_1_payload_B_reg[7] ;
  input \B_V_data_1_payload_B_reg[7]_0 ;

  wire \B_V_data_1_payload_B_reg[7] ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]img_out_data_dout;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\B_V_data_1_payload_B_reg[7] ),
        .I2(\B_V_data_1_payload_B_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1]_1 ),
        .O(img_out_data_dout));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[1][0]_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S
   (high_th_0_0_full_n,
    high_th_0_0_empty_n,
    \high_th_2_0_1_fu_94_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_high_th_0_0,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_0_0_full_n;
  output high_th_0_0_empty_n;
  output [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_0_0;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire high_th_0_0_empty_n;
  wire high_th_0_0_full_n;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__29_n_3;
  wire internal_empty_n_i_2__15_n_3;
  wire internal_full_n_i_1__29_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_49 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_0_1_fu_94_reg[7] (\high_th_2_0_1_fu_94_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__29
       (.I0(internal_empty_n_i_2__15_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_0_0_empty_n),
        .O(internal_empty_n_i_1__29_n_3));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr[0]),
        .I1(high_th_0_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_3),
        .Q(high_th_0_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__29
       (.I0(ap_rst_n),
        .I1(high_th_0_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__29_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_3),
        .Q(high_th_0_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_0_0_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_0_0),
        .I3(high_th_0_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_0_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_0_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_10
   (high_th_0_1_full_n,
    high_th_0_1_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_1_2_fu_106_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    high_th_1_0_empty_n,
    high_th_0_0_empty_n,
    high_th_1_1_empty_n,
    \ap_CS_fsm[1]_i_2 ,
    \ap_CS_fsm[1]_i_2_0 ,
    in,
    ap_sync_reg_channel_write_high_th_0_1,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_0_1_full_n;
  output high_th_0_1_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input high_th_1_0_empty_n;
  input high_th_0_0_empty_n;
  input high_th_1_1_empty_n;
  input \ap_CS_fsm[1]_i_2 ;
  input \ap_CS_fsm[1]_i_2_0 ;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_0_1;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2 ;
  wire \ap_CS_fsm[1]_i_2_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire high_th_0_0_empty_n;
  wire high_th_0_1_empty_n;
  wire high_th_0_1_full_n;
  wire high_th_1_0_empty_n;
  wire high_th_1_1_empty_n;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__28_n_3;
  wire internal_empty_n_i_2__14_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__28_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_48 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_1_2_fu_106_reg[7] (\high_th_2_1_2_fu_106_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(high_th_0_1_empty_n),
        .I1(high_th_1_0_empty_n),
        .I2(high_th_0_0_empty_n),
        .I3(high_th_1_1_empty_n),
        .I4(\ap_CS_fsm[1]_i_2 ),
        .I5(\ap_CS_fsm[1]_i_2_0 ),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__28
       (.I0(internal_empty_n_i_2__14_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_0_1_empty_n),
        .O(internal_empty_n_i_1__28_n_3));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[0]),
        .I1(high_th_0_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_3),
        .Q(high_th_0_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__28
       (.I0(ap_rst_n),
        .I1(high_th_0_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__28_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_3),
        .Q(high_th_0_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_0_1_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_0_1),
        .I3(high_th_0_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_0_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_0_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_11
   (high_th_0_2_full_n,
    high_th_0_2_empty_n,
    \high_th_2_2_2_fu_118_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_high_th_0_2,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_0_2_full_n;
  output high_th_0_2_empty_n;
  output [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_0_2;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire high_th_0_2_empty_n;
  wire high_th_0_2_full_n;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__27_n_3;
  wire internal_empty_n_i_2__13_n_3;
  wire internal_full_n_i_1__27_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_47 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_2_2_fu_118_reg[7] (\high_th_2_2_2_fu_118_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__27
       (.I0(internal_empty_n_i_2__13_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_0_2_empty_n),
        .O(internal_empty_n_i_1__27_n_3));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[0]),
        .I1(high_th_0_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_3),
        .Q(high_th_0_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__27
       (.I0(ap_rst_n),
        .I1(high_th_0_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__27_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_3),
        .Q(high_th_0_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_0_2_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_0_2),
        .I3(high_th_0_2_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_0_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_0_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_12
   (high_th_1_0_full_n,
    high_th_1_0_empty_n,
    \high_th_2_0_2_fu_98_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_high_th_1_0,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_1_0_full_n;
  output high_th_1_0_empty_n;
  output [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_1_0;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire high_th_1_0_empty_n;
  wire high_th_1_0_full_n;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__23_n_3;
  wire internal_empty_n_i_2__9_n_3;
  wire internal_full_n_i_1__23_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_46 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_0_2_fu_98_reg[7] (\high_th_2_0_2_fu_98_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__23
       (.I0(internal_empty_n_i_2__9_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_1_0_empty_n),
        .O(internal_empty_n_i_1__23_n_3));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[0]),
        .I1(high_th_1_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_3),
        .Q(high_th_1_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__23
       (.I0(ap_rst_n),
        .I1(high_th_1_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_3),
        .Q(high_th_1_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_1_0_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_1_0),
        .I3(high_th_1_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_1_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_1_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_13
   (high_th_1_1_full_n,
    high_th_1_1_empty_n,
    \high_th_2_1_1_fu_90_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_high_th_1_1,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_1_1_full_n;
  output high_th_1_1_empty_n;
  output [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_1_1;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire high_th_1_1_empty_n;
  wire high_th_1_1_full_n;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__22_n_3;
  wire internal_empty_n_i_2__8_n_3;
  wire internal_full_n_i_1__22_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_45 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_1_1_fu_90_reg[7] (\high_th_2_1_1_fu_90_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__22
       (.I0(internal_empty_n_i_2__8_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_1_1_empty_n),
        .O(internal_empty_n_i_1__22_n_3));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[0]),
        .I1(high_th_1_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_3),
        .Q(high_th_1_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__22
       (.I0(ap_rst_n),
        .I1(high_th_1_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_3),
        .Q(high_th_1_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_1_1_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_1_1),
        .I3(high_th_1_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_1_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_1_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_14
   (high_th_1_2_full_n,
    high_th_1_2_empty_n,
    \high_th_2_2_1_fu_86_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_high_th_1_2,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_1_2_full_n;
  output high_th_1_2_empty_n;
  output [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_1_2;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire high_th_1_2_empty_n;
  wire high_th_1_2_full_n;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__21_n_3;
  wire internal_empty_n_i_2__7_n_3;
  wire internal_full_n_i_1__21_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_44 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_2_1_fu_86_reg[7] (\high_th_2_2_1_fu_86_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__21
       (.I0(internal_empty_n_i_2__7_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_1_2_empty_n),
        .O(internal_empty_n_i_1__21_n_3));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[0]),
        .I1(high_th_1_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_3),
        .Q(high_th_1_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__21
       (.I0(ap_rst_n),
        .I1(high_th_1_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_3),
        .Q(high_th_1_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_1_2_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_1_2),
        .I3(high_th_1_2_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_1_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_1_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_15
   (high_th_2_0_full_n,
    high_th_2_0_empty_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \high_th_2_0_fu_62_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    low_th_1_0_empty_n,
    high_th_2_2_empty_n,
    high_th_1_2_empty_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    low_th_1_2_empty_n,
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    in,
    ap_sync_reg_channel_write_high_th_2_0,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_2_0_full_n;
  output high_th_2_0_empty_n;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output [7:0]\high_th_2_0_fu_62_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input low_th_1_0_empty_n;
  input high_th_2_2_empty_n;
  input high_th_1_2_empty_n;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input low_th_1_2_empty_n;
  input colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_2_0;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire high_th_1_2_empty_n;
  wire high_th_2_0_empty_n;
  wire [7:0]\high_th_2_0_fu_62_reg[7] ;
  wire high_th_2_0_full_n;
  wire high_th_2_2_empty_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_empty_n_i_2__3_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__17_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_0_empty_n;
  wire low_th_1_2_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_43 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_0_fu_62_reg[7] (\high_th_2_0_fu_62_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(high_th_2_0_empty_n),
        .I1(low_th_1_0_empty_n),
        .I2(high_th_2_2_empty_n),
        .I3(high_th_1_2_empty_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_5
       (.I0(high_th_2_0_empty_n),
        .I1(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I2(low_th_1_2_empty_n),
        .I3(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .O(internal_empty_n_reg_1));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__17
       (.I0(internal_empty_n_i_2__3_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_2_0_empty_n),
        .O(internal_empty_n_i_1__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(high_th_2_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(high_th_2_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(high_th_2_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(high_th_2_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_2_0_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_2_0),
        .I3(high_th_2_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_2_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_2_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_16
   (high_th_2_1_full_n,
    high_th_2_1_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_1_fu_54_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    int_ap_idle_reg,
    high_th_0_1_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_width_loc_i_channel_empty_n,
    high_th_1_1_empty_n,
    low_th_1_0_empty_n,
    low_th_1_1_empty_n,
    img_height_loc_i_channel_empty_n,
    low_th_2_1_empty_n,
    high_th_2_2_empty_n,
    in,
    ap_sync_reg_channel_write_high_th_2_1,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_2_1_full_n;
  output high_th_2_1_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_1_fu_54_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input int_ap_idle_reg;
  input high_th_0_1_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_width_loc_i_channel_empty_n;
  input high_th_1_1_empty_n;
  input low_th_1_0_empty_n;
  input low_th_1_1_empty_n;
  input img_height_loc_i_channel_empty_n;
  input low_th_2_1_empty_n;
  input high_th_2_2_empty_n;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_2_1;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire high_th_0_1_empty_n;
  wire high_th_1_1_empty_n;
  wire high_th_2_1_empty_n;
  wire [7:0]\high_th_2_1_fu_54_reg[7] ;
  wire high_th_2_1_full_n;
  wire high_th_2_2_empty_n;
  wire img_height_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_empty_n;
  wire [7:0]in;
  wire int_ap_idle_i_4_n_3;
  wire int_ap_idle_reg;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_empty_n_i_2__2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_0_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_2_1_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_42 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_1_fu_54_reg[7] (\high_th_2_1_fu_54_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_4_n_3),
        .I1(int_ap_idle_reg),
        .I2(high_th_0_1_empty_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I4(img_width_loc_i_channel_empty_n),
        .I5(high_th_1_1_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_4
       (.I0(high_th_2_1_empty_n),
        .I1(low_th_1_0_empty_n),
        .I2(low_th_1_1_empty_n),
        .I3(img_height_loc_i_channel_empty_n),
        .I4(low_th_2_1_empty_n),
        .I5(high_th_2_2_empty_n),
        .O(int_ap_idle_i_4_n_3));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__16
       (.I0(internal_empty_n_i_2__2_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_2_1_empty_n),
        .O(internal_empty_n_i_1__16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(high_th_2_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(high_th_2_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(high_th_2_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(high_th_2_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_2_1_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_2_1),
        .I3(high_th_2_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_2_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_2_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_17
   (high_th_2_2_full_n,
    high_th_2_2_empty_n,
    \high_th_2_2_fu_50_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_high_th_2_2,
    \mOutPtr_reg[0]_0 ,
    SS);
  output high_th_2_2_full_n;
  output high_th_2_2_empty_n;
  output [7:0]\high_th_2_2_fu_50_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_2_2;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire high_th_2_2_empty_n;
  wire [7:0]\high_th_2_2_fu_50_reg[7] ;
  wire high_th_2_2_full_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_empty_n_i_2__1_n_3;
  wire internal_full_n_i_1__15_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_41 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_2_fu_50_reg[7] (\high_th_2_2_fu_50_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__15
       (.I0(internal_empty_n_i_2__1_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(high_th_2_2_empty_n),
        .O(internal_empty_n_i_1__15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(high_th_2_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(high_th_2_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(high_th_2_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_3),
        .Q(high_th_2_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_2_2_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_2_2),
        .I3(high_th_2_2_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_2_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_2_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_19
   (low_th_0_0_full_n,
    low_th_0_0_empty_n,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
    out,
    ap_clk,
    int_ap_idle_i_3,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    Q,
    high_th_1_0_empty_n,
    int_ap_idle_i_3_0,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    internal_full_n_reg_0,
    in,
    ap_sync_reg_channel_write_low_th_0_0,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_0_0_full_n;
  output low_th_0_0_empty_n;
  output ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  output [7:0]out;
  input ap_clk;
  input int_ap_idle_i_3;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  input [0:0]Q;
  input high_th_1_0_empty_n;
  input [0:0]int_ap_idle_i_3_0;
  input [0:0]\mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_0_0;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  wire high_th_1_0_empty_n;
  wire [7:0]in;
  wire int_ap_idle_i_3;
  wire [0:0]int_ap_idle_i_3_0;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_full_n_i_1__14_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_0_0_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_38 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFF1FFFFFFFFFF)) 
    int_ap_idle_i_7
       (.I0(int_ap_idle_i_3),
        .I1(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(low_th_0_0_empty_n),
        .I3(Q),
        .I4(high_th_1_0_empty_n),
        .I5(int_ap_idle_i_3_0),
        .O(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__14
       (.I0(internal_empty_n_i_2__0_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_0_0_empty_n),
        .O(internal_empty_n_i_1__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(low_th_0_0_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(low_th_0_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(low_th_0_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(low_th_0_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(low_th_0_0_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_0_0),
        .I3(low_th_0_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_0_0_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_0_0_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_20
   (low_th_0_1_full_n,
    low_th_0_1_empty_n,
    \low_th_2_1_fu_70_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_0_1,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_0_1_full_n;
  output low_th_0_1_empty_n;
  output [7:0]\low_th_2_1_fu_70_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_0_1;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire [7:0]in;
  wire internal_empty_n_i_1__31_n_3;
  wire internal_empty_n_i_2__17_n_3;
  wire internal_full_n_i_1__31_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_1_empty_n;
  wire low_th_0_1_full_n;
  wire [7:0]\low_th_2_1_fu_70_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_37 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_1_fu_70_reg[7] (\low_th_2_1_fu_70_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__31
       (.I0(internal_empty_n_i_2__17_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_0_1_empty_n),
        .O(internal_empty_n_i_1__31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__17
       (.I0(mOutPtr[0]),
        .I1(low_th_0_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__17_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_3),
        .Q(low_th_0_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__31
       (.I0(ap_rst_n),
        .I1(low_th_0_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__31_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_3),
        .Q(low_th_0_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_0_1_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_0_1),
        .I3(low_th_0_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_0_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_0_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_21
   (low_th_0_2_full_n,
    low_th_0_2_empty_n,
    \low_th_2_2_1_fu_82_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_0_2,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_0_2_full_n;
  output low_th_0_2_empty_n;
  output [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_0_2;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire [7:0]in;
  wire internal_empty_n_i_1__30_n_3;
  wire internal_empty_n_i_2__16_n_3;
  wire internal_full_n_i_1__30_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_2_empty_n;
  wire low_th_0_2_full_n;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_36 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_2_1_fu_82_reg[7] (\low_th_2_2_1_fu_82_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__30
       (.I0(internal_empty_n_i_2__16_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_0_2_empty_n),
        .O(internal_empty_n_i_1__30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr[0]),
        .I1(low_th_0_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_3),
        .Q(low_th_0_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__30
       (.I0(ap_rst_n),
        .I1(low_th_0_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__30_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_3),
        .Q(low_th_0_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_0_2_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_0_2),
        .I3(low_th_0_2_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_0_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_0_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_22
   (low_th_1_0_full_n,
    low_th_1_0_empty_n,
    \low_th_2_0_2_fu_114_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_1_0,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_1_0_full_n;
  output low_th_1_0_empty_n;
  output [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_1_0;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire [7:0]in;
  wire internal_empty_n_i_1__26_n_3;
  wire internal_empty_n_i_2__12_n_3;
  wire internal_full_n_i_1__26_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_0_empty_n;
  wire low_th_1_0_full_n;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_35 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_0_2_fu_114_reg[7] (\low_th_2_0_2_fu_114_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__26
       (.I0(internal_empty_n_i_2__12_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_1_0_empty_n),
        .O(internal_empty_n_i_1__26_n_3));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(low_th_1_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_3),
        .Q(low_th_1_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__26
       (.I0(ap_rst_n),
        .I1(low_th_1_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__26_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_3),
        .Q(low_th_1_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_1_0_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_1_0),
        .I3(low_th_1_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_1_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_1_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_23
   (low_th_1_1_full_n,
    low_th_1_1_empty_n,
    \low_th_2_1_2_fu_110_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_1_1,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_1_1_full_n;
  output low_th_1_1_empty_n;
  output [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_1_1;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire [7:0]in;
  wire internal_empty_n_i_1__25_n_3;
  wire internal_empty_n_i_2__11_n_3;
  wire internal_full_n_i_1__25_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_1_empty_n;
  wire low_th_1_1_full_n;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_34 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_1_2_fu_110_reg[7] (\low_th_2_1_2_fu_110_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__25
       (.I0(internal_empty_n_i_2__11_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_1_1_empty_n),
        .O(internal_empty_n_i_1__25_n_3));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[0]),
        .I1(low_th_1_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_3),
        .Q(low_th_1_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__25
       (.I0(ap_rst_n),
        .I1(low_th_1_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__25_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_3),
        .Q(low_th_1_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_1_1_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_1_1),
        .I3(low_th_1_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_1_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_1_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_24
   (low_th_1_2_full_n,
    low_th_1_2_empty_n,
    \low_th_2_2_2_fu_102_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_1_2,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_1_2_full_n;
  output low_th_1_2_empty_n;
  output [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_1_2;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire [7:0]in;
  wire internal_empty_n_i_1__24_n_3;
  wire internal_empty_n_i_2__10_n_3;
  wire internal_full_n_i_1__24_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_2_empty_n;
  wire low_th_1_2_full_n;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_33 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_2_2_fu_102_reg[7] (\low_th_2_2_2_fu_102_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__24
       (.I0(internal_empty_n_i_2__10_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_1_2_empty_n),
        .O(internal_empty_n_i_1__24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[0]),
        .I1(low_th_1_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_3),
        .Q(low_th_1_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__24
       (.I0(ap_rst_n),
        .I1(low_th_1_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__24_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_3),
        .Q(low_th_1_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_1_2_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_1_2),
        .I3(low_th_1_2_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_1_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_1_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_25
   (low_th_2_0_full_n,
    low_th_2_0_empty_n,
    \low_th_2_0_1_fu_78_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_2_0,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_2_0_full_n;
  output low_th_2_0_empty_n;
  output [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_2_0;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire [7:0]in;
  wire internal_empty_n_i_1__20_n_3;
  wire internal_empty_n_i_2__6_n_3;
  wire internal_full_n_i_1__20_n_3;
  wire internal_full_n_reg_0;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  wire low_th_2_0_empty_n;
  wire low_th_2_0_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_32 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_0_1_fu_78_reg[7] (\low_th_2_0_1_fu_78_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__20
       (.I0(internal_empty_n_i_2__6_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_2_0_empty_n),
        .O(internal_empty_n_i_1__20_n_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[0]),
        .I1(low_th_2_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_3),
        .Q(low_th_2_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(low_th_2_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_3),
        .Q(low_th_2_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_2_0_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_2_0),
        .I3(low_th_2_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_2_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_2_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_26
   (low_th_2_1_full_n,
    low_th_2_1_empty_n,
    \low_th_2_1_1_fu_74_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_2_1,
    \mOutPtr_reg[0]_0 ,
    SS);
  output low_th_2_1_full_n;
  output low_th_2_1_empty_n;
  output [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_2_1;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire [7:0]in;
  wire internal_empty_n_i_1__19_n_3;
  wire internal_empty_n_i_2__5_n_3;
  wire internal_full_n_i_1__19_n_3;
  wire internal_full_n_reg_0;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  wire low_th_2_1_empty_n;
  wire low_th_2_1_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_31 U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_1_1_fu_74_reg[7] (\low_th_2_1_1_fu_74_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__19
       (.I0(internal_empty_n_i_2__5_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_2_1_empty_n),
        .O(internal_empty_n_i_1__19_n_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[0]),
        .I1(low_th_2_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_3),
        .Q(low_th_2_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(low_th_2_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_3),
        .Q(low_th_2_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_2_1_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_2_1),
        .I3(low_th_2_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_2_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_2_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_27
   (low_th_2_2_full_n,
    low_th_2_2_empty_n,
    \ap_CS_fsm_reg[0] ,
    \low_th_2_2_fu_66_reg[7] ,
    ap_clk,
    Q,
    low_th_2_0_empty_n,
    high_th_0_0_empty_n,
    low_th_0_1_empty_n,
    int_ap_idle_reg,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    \mOutPtr_reg[2]_0 ,
    low_th_0_2_empty_n,
    high_th_1_2_empty_n,
    high_th_0_2_empty_n,
    in,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    SS);
  output low_th_2_2_full_n;
  output low_th_2_2_empty_n;
  output \ap_CS_fsm_reg[0] ;
  output [7:0]\low_th_2_2_fu_66_reg[7] ;
  input ap_clk;
  input [0:0]Q;
  input low_th_2_0_empty_n;
  input high_th_0_0_empty_n;
  input low_th_0_1_empty_n;
  input int_ap_idle_reg;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]\mOutPtr_reg[2]_0 ;
  input low_th_0_2_empty_n;
  input high_th_1_2_empty_n;
  input high_th_0_2_empty_n;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire high_th_0_0_empty_n;
  wire high_th_0_2_empty_n;
  wire high_th_1_2_empty_n;
  wire [7:0]in;
  wire int_ap_idle_i_6_n_3;
  wire int_ap_idle_reg;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_empty_n_i_2__4_n_3;
  wire internal_full_n_i_1__18_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_1_empty_n;
  wire low_th_0_2_empty_n;
  wire low_th_2_0_empty_n;
  wire low_th_2_2_empty_n;
  wire [7:0]\low_th_2_2_fu_66_reg[7] ;
  wire low_th_2_2_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg U_colorthresholding_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_2_fu_66_reg[7] (\low_th_2_2_fu_66_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    int_ap_idle_i_3
       (.I0(int_ap_idle_i_6_n_3),
        .I1(Q),
        .I2(low_th_2_0_empty_n),
        .I3(high_th_0_0_empty_n),
        .I4(low_th_0_1_empty_n),
        .I5(int_ap_idle_reg),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_6
       (.I0(low_th_2_2_empty_n),
        .I1(low_th_0_2_empty_n),
        .I2(high_th_1_2_empty_n),
        .I3(high_th_0_2_empty_n),
        .O(int_ap_idle_i_6_n_3));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    internal_empty_n_i_1__18
       (.I0(internal_empty_n_i_2__4_n_3),
        .I1(mOutPtr[2]),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(low_th_2_2_empty_n),
        .O(internal_empty_n_i_1__18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(low_th_2_2_empty_n),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(low_th_2_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(low_th_2_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(low_th_2_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(low_th_2_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_2_2_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_2_2_empty_n),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_2_2_empty_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    \low_th_2_2_fu_66_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_2_fu_66_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_2_fu_66_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_2_fu_66_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__13 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_2_fu_66_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_2_fu_66_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_2_fu_66_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_2_fu_66_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_2_fu_66_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_2_fu_66_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_2_fu_66_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_31
   (\mOutPtr_reg[0] ,
    \low_th_2_1_1_fu_74_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__12 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_32
   (\mOutPtr_reg[0] ,
    \low_th_2_0_1_fu_78_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__11 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_33
   (\mOutPtr_reg[0] ,
    \low_th_2_2_2_fu_102_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__7 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_34
   (\mOutPtr_reg[0] ,
    \low_th_2_1_2_fu_110_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__6 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_35
   (\mOutPtr_reg[0] ,
    \low_th_2_0_2_fu_114_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_36
   (\mOutPtr_reg[0] ,
    \low_th_2_2_1_fu_82_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_37
   (\mOutPtr_reg[0] ,
    \low_th_2_1_fu_70_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_1_fu_70_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_1_fu_70_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_1_fu_70_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_1_fu_70_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_1_fu_70_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_1_fu_70_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_1_fu_70_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_1_fu_70_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_1_fu_70_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_1_fu_70_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_38
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_41
   (\mOutPtr_reg[0] ,
    \high_th_2_2_fu_50_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_2_fu_50_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_2_fu_50_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_2_fu_50_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__16 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__16 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_2_fu_50_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_2_fu_50_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_2_fu_50_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_2_fu_50_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_2_fu_50_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_2_fu_50_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_2_fu_50_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_42
   (\mOutPtr_reg[0] ,
    \high_th_2_1_fu_54_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_1_fu_54_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_1_fu_54_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_1_fu_54_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__15 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__15 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_1_fu_54_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_1_fu_54_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_1_fu_54_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_1_fu_54_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_1_fu_54_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_1_fu_54_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_1_fu_54_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_43
   (\mOutPtr_reg[0] ,
    \high_th_2_0_fu_62_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_0_fu_62_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_0_fu_62_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_0_fu_62_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__14 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__14 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_0_fu_62_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_0_fu_62_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_0_fu_62_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_0_fu_62_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_0_fu_62_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_0_fu_62_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_0_fu_62_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_44
   (\mOutPtr_reg[0] ,
    \high_th_2_2_1_fu_86_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__10 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_45
   (\mOutPtr_reg[0] ,
    \high_th_2_1_1_fu_90_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__9 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_46
   (\mOutPtr_reg[0] ,
    \high_th_2_0_2_fu_98_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__8 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_47
   (\mOutPtr_reg[0] ,
    \high_th_2_2_2_fu_118_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_48
   (\mOutPtr_reg[0] ,
    \high_th_2_1_2_fu_106_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_fifo_w8_d3_S_shiftReg_49
   (\mOutPtr_reg[0] ,
    \high_th_2_0_1_fu_94_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1
   (D,
    ap_clk,
    B,
    A,
    Q,
    p_reg_reg);
  output [31:0]D;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_reg_reg;

  wire [15:0]A;
  wire [15:0]B;
  wire [31:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0 colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0
   (D,
    ap_clk,
    B,
    A,
    Q,
    p_reg_reg_0);
  output [31:0]D;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_reg_reg_0;

  wire [15:0]A;
  wire [15:0]B;
  wire [31:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_i_1_n_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_i_1_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_i_1_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_i_1_n_3),
        .CEP(p_reg_reg_i_1_n_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0051)) 
    p_reg_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_reg_reg_0),
        .I3(Q[2]),
        .O(p_reg_reg_i_1_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both
   (stream_out_TDATA,
    \B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_NS_fsm112_out,
    ap_enable_reg_pp0_iter2_reg,
    \sof_3_reg_155_reg[0] ,
    \icmp_ln197_reg_279_reg[0] ,
    D,
    E,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter0_reg,
    int_ap_done_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln197_reg_279_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    sof_3_reg_155,
    sof_fu_82,
    \sof_3_reg_155_reg[0]_0 ,
    stream_out_TREADY,
    Q,
    CO,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    img_out_rows_c_empty_n,
    img_out_cols_c_empty_n,
    \axi_last_V_reg_283_reg[0] ,
    cmp71_i_reg_256,
    \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ,
    img_out_data_empty_n,
    int_ap_done_reg_0,
    int_ap_done_reg_1,
    \axi_last_V_reg_283_reg[0]_0 ,
    axi_last_V_reg_283,
    img_out_data_dout);
  output [0:0]stream_out_TDATA;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_NS_fsm112_out;
  output ap_enable_reg_pp0_iter2_reg;
  output \sof_3_reg_155_reg[0] ;
  output \icmp_ln197_reg_279_reg[0] ;
  output [3:0]D;
  output [0:0]E;
  output xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg;
  output int_ap_done_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output \icmp_ln197_reg_279_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_0;
  input sof_3_reg_155;
  input sof_fu_82;
  input \sof_3_reg_155_reg[0]_0 ;
  input stream_out_TREADY;
  input [4:0]Q;
  input [0:0]CO;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input img_out_rows_c_empty_n;
  input img_out_cols_c_empty_n;
  input [0:0]\axi_last_V_reg_283_reg[0] ;
  input cmp71_i_reg_256;
  input \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ;
  input img_out_data_empty_n;
  input int_ap_done_reg_0;
  input [0:0]int_ap_done_reg_1;
  input [0:0]\axi_last_V_reg_283_reg[0]_0 ;
  input axi_last_V_reg_283;
  input [0:0]img_out_data_dout;

  wire \B_V_data_1_payload_A[7]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B[7]_i_1_n_3 ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_NS_fsm112_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_283;
  wire [0:0]\axi_last_V_reg_283_reg[0] ;
  wire [0:0]\axi_last_V_reg_283_reg[0]_0 ;
  wire cmp71_i_reg_256;
  wire \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln197_reg_279_reg[0] ;
  wire \icmp_ln197_reg_279_reg[0]_0 ;
  wire img_out_cols_c_empty_n;
  wire [0:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire int_ap_done_reg;
  wire int_ap_done_reg_0;
  wire [0:0]int_ap_done_reg_1;
  wire p_10_in;
  wire sof_3_reg_155;
  wire \sof_3_reg_155_reg[0] ;
  wire \sof_3_reg_155_reg[0]_0 ;
  wire sof_fu_82;
  wire [0:0]stream_out_TDATA;
  wire stream_out_TREADY;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  LUT3 #(
    .INIT(8'hAC)) 
    B_V_data_1_data_out
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(img_out_data_dout),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(\B_V_data_1_payload_A[7]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[7]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(img_out_data_dout),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .O(\B_V_data_1_payload_B[7]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[7]_i_1_n_3 ),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(stream_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln197_reg_279_reg[0] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\icmp_ln197_reg_279_reg[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[3]),
        .O(\icmp_ln197_reg_279_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\icmp_ln197_reg_279_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4FFF4444FFFF4444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(E),
        .I2(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I3(img_out_rows_c_empty_n),
        .I4(Q[0]),
        .I5(img_out_cols_c_empty_n),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFAFABAFA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_NS_fsm112_out),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFDFDFDFDF000FDFD)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\sof_3_reg_155_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(img_out_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(p_10_in),
        .I3(cmp71_i_reg_256),
        .I4(CO),
        .I5(E),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(Q[3]),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h7F007F007F000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(Q[3]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\axi_last_V_reg_283_reg[0] ),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm112_out),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm112_out),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm112_out),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_last_V_reg_283[0]_i_1 
       (.I0(\axi_last_V_reg_283_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[3]),
        .I3(\axi_last_V_reg_283_reg[0] ),
        .I4(axi_last_V_reg_283),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \i_1_reg_260[10]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln197_reg_279[0]_i_1 
       (.I0(\axi_last_V_reg_283_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln197_reg_279_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\sof_3_reg_155_reg[0]_0 ),
        .O(\icmp_ln197_reg_279_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    int_ap_done_i_1
       (.I0(CO),
        .I1(E),
        .I2(int_ap_done_reg_0),
        .I3(int_ap_done_reg_1),
        .O(int_ap_done_reg));
  LUT6 #(
    .INIT(64'h8F00000000000000)) 
    \j_reg_144[10]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(CO),
        .I5(cmp71_i_reg_256),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_reg_144[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\axi_last_V_reg_283_reg[0] ),
        .I2(Q[3]),
        .I3(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \mOutPtr[2]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(CO),
        .O(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready));
  LUT6 #(
    .INIT(64'hCAC0CACACACACACA)) 
    \sof_3_reg_155[0]_i_1 
       (.I0(sof_3_reg_155),
        .I1(sof_fu_82),
        .I2(ap_NS_fsm112_out),
        .I3(\sof_3_reg_155_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\sof_3_reg_155_reg[0] ));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both_50
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_0,
    internal_full_n_reg,
    D,
    E,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_1,
    ap_rst_n_2,
    internal_full_n_reg_0,
    \axi_last_V_8_reg_269_reg[0] ,
    \axi_data_V_3_reg_248_reg[23] ,
    \ap_CS_fsm_reg[5] ,
    \axi_data_V_3_reg_248_reg[23]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \icmp_ln132_reg_491_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    \start_reg_171_reg[0] ,
    \B_V_data_1_state_reg[0]_2 ,
    ap_rst_n_inv,
    ap_clk,
    ap_NS_fsm116_out,
    ap_rst_n,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter0,
    CO,
    \ap_CS_fsm_reg[5]_0 ,
    Q,
    \axi_last_V_8_reg_269_reg[0]_0 ,
    \icmp_ln132_reg_491_reg[0]_0 ,
    stream_in_TVALID,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[0]_3 ,
    B_V_data_1_sel_rd_reg_1,
    \B_V_data_1_state_reg[0]_4 ,
    B_V_data_1_sel_rd_reg_2,
    \icmp_ln132_reg_491_reg[0]_1 ,
    img_in_data_full_n,
    \p_Val2_s_reg_282_reg[23] ,
    B_V_data_1_sel_rd_reg_3,
    last_reg_226,
    start_3_reg_238,
    \axi_data_V_5_reg_344_reg[0] ,
    start_reg_171,
    cmp743_i_reg_468,
    \axi_data_V_5_reg_344_reg[23] ,
    B_V_data_1_sel,
    B_V_data_1_sel_0,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_rst_n_0;
  output internal_full_n_reg;
  output [0:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[4] ;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output internal_full_n_reg_0;
  output \axi_last_V_8_reg_269_reg[0] ;
  output [23:0]\axi_data_V_3_reg_248_reg[23] ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [23:0]\axi_data_V_3_reg_248_reg[23]_0 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  output \icmp_ln132_reg_491_reg[0] ;
  output \B_V_data_1_state_reg[0]_1 ;
  output \start_reg_171_reg[0] ;
  output \B_V_data_1_state_reg[0]_2 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_NS_fsm116_out;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter0;
  input [0:0]CO;
  input \ap_CS_fsm_reg[5]_0 ;
  input [3:0]Q;
  input \axi_last_V_8_reg_269_reg[0]_0 ;
  input \icmp_ln132_reg_491_reg[0]_0 ;
  input stream_in_TVALID;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[0]_3 ;
  input B_V_data_1_sel_rd_reg_1;
  input \B_V_data_1_state_reg[0]_4 ;
  input B_V_data_1_sel_rd_reg_2;
  input \icmp_ln132_reg_491_reg[0]_1 ;
  input img_in_data_full_n;
  input [23:0]\p_Val2_s_reg_282_reg[23] ;
  input B_V_data_1_sel_rd_reg_3;
  input last_reg_226;
  input start_3_reg_238;
  input \axi_data_V_5_reg_344_reg[0] ;
  input start_reg_171;
  input cmp743_i_reg_468;
  input [23:0]\axi_data_V_5_reg_344_reg[23] ;
  input B_V_data_1_sel;
  input B_V_data_1_sel_0;
  input [23:0]stream_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_rd_i_2_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_rd_reg_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[0]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[0]_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_NS_fsm116_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_V_3_reg_248_reg[23] ;
  wire [23:0]\axi_data_V_3_reg_248_reg[23]_0 ;
  wire \axi_data_V_5_reg_344_reg[0] ;
  wire [23:0]\axi_data_V_5_reg_344_reg[23] ;
  wire \axi_last_V_8_reg_269_reg[0] ;
  wire \axi_last_V_8_reg_269_reg[0]_0 ;
  wire cmp743_i_reg_468;
  wire \icmp_ln132_reg_491_reg[0] ;
  wire \icmp_ln132_reg_491_reg[0]_0 ;
  wire \icmp_ln132_reg_491_reg[0]_1 ;
  wire img_in_data_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire last_reg_226;
  wire [23:0]\p_Val2_s_reg_282_reg[23] ;
  wire start_3_reg_238;
  wire start_reg_171;
  wire \start_reg_171_reg[0] ;
  wire [23:0]stream_in_TDATA;
  wire stream_in_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1101FFFFEEFE0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\start_reg_171_reg[0] ),
        .I1(B_V_data_1_sel_rd_i_2_n_3),
        .I2(B_V_data_1_sel_rd_reg_0),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h1101FFFFEEFE0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\start_reg_171_reg[0] ),
        .I1(B_V_data_1_sel_rd_i_2_n_3),
        .I2(B_V_data_1_sel_rd_reg_0),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(B_V_data_1_sel_rd_reg_2),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFF01)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\axi_last_V_8_reg_269_reg[0] ),
        .I2(CO),
        .I3(B_V_data_1_sel_rd_i_2_n_3),
        .I4(\start_reg_171_reg[0] ),
        .I5(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h40)) 
    B_V_data_1_sel_rd_i_2
       (.I0(\axi_data_V_5_reg_344_reg[0] ),
        .I1(Q[3]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_i_2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(stream_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(stream_in_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(stream_in_TVALID),
        .I4(\B_V_data_1_state_reg[0]_3 ),
        .I5(B_V_data_1_sel_rd_reg_1),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(stream_in_TVALID),
        .I4(\B_V_data_1_state_reg[0]_4 ),
        .I5(B_V_data_1_sel_rd_reg_2),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(internal_full_n_reg_0),
        .I3(Q[1]),
        .I4(\axi_last_V_8_reg_269_reg[0] ),
        .I5(CO),
        .O(\B_V_data_1_state[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[3]),
        .I1(\axi_data_V_5_reg_344_reg[0] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[0]),
        .I4(start_reg_171),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hDDDDDDDFFFFFFFFF)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(Q[1]),
        .I1(internal_full_n_reg_0),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(CO),
        .I4(\axi_last_V_8_reg_269_reg[0] ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBF0080)) 
    \SRL_SIG[0][23]_i_3 
       (.I0(B_V_data_1_sel_rd_reg_3),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(\icmp_ln132_reg_491_reg[0]_0 ),
        .I4(last_reg_226),
        .I5(start_3_reg_238),
        .O(\axi_last_V_8_reg_269_reg[0] ));
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG[0][23]_i_4 
       (.I0(img_in_data_full_n),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\icmp_ln132_reg_491_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(Q[1]),
        .I2(internal_full_n_reg),
        .I3(CO),
        .I4(ap_enable_reg_pp1_iter0),
        .O(D));
  LUT6 #(
    .INIT(64'h1111111111111F11)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\icmp_ln132_reg_491_reg[0]_1 ),
        .I1(img_in_data_full_n),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(CO),
        .I5(\axi_last_V_8_reg_269_reg[0] ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_NS_fsm116_out),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(internal_full_n_reg),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[0]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [0]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [0]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[10]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [10]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [10]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[11]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [11]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [11]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[12]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [12]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [12]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[13]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [13]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [13]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[14]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [14]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [14]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[15]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [15]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [15]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[16]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [16]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [16]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[17]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [17]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [17]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[18]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [18]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [18]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[19]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [19]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [19]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[1]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [1]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [1]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[20]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [20]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [20]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[21]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [21]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [21]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[22]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [22]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [22]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[23]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [23]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [23]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[2]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [2]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [2]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[3]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [3]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [3]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[4]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [4]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [4]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[5]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [5]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [5]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[6]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [6]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [6]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[7]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [7]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [7]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[8]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [8]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [8]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_344[9]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [9]),
        .I1(cmp743_i_reg_468),
        .I2(\axi_data_V_5_reg_344_reg[23] [9]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .O(\axi_data_V_3_reg_248_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_147[0]_i_1 
       (.I0(start_reg_171),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\start_reg_171_reg[0] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln132_reg_491[0]_i_1 
       (.I0(\icmp_ln132_reg_491_reg[0]_0 ),
        .I1(internal_full_n_reg),
        .I2(Q[1]),
        .I3(CO),
        .O(\icmp_ln132_reg_491_reg[0] ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \last_1_reg_356[0]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[3]),
        .I3(\axi_data_V_5_reg_344_reg[0] ),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[0]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [0]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .O(\axi_data_V_3_reg_248_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[10]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [10]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .O(\axi_data_V_3_reg_248_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[11]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [11]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .O(\axi_data_V_3_reg_248_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[12]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [12]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .O(\axi_data_V_3_reg_248_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[13]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [13]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .O(\axi_data_V_3_reg_248_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[14]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [14]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .O(\axi_data_V_3_reg_248_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[15]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [15]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .O(\axi_data_V_3_reg_248_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[16]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [16]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .O(\axi_data_V_3_reg_248_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[17]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [17]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .O(\axi_data_V_3_reg_248_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[18]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [18]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .O(\axi_data_V_3_reg_248_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[19]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [19]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .O(\axi_data_V_3_reg_248_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[1]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [1]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .O(\axi_data_V_3_reg_248_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[20]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [20]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .O(\axi_data_V_3_reg_248_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[21]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [21]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .O(\axi_data_V_3_reg_248_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[22]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [22]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .O(\axi_data_V_3_reg_248_reg[23] [22]));
  LUT6 #(
    .INIT(64'h2200220002002200)) 
    \p_Val2_s_reg_282[23]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(internal_full_n_reg),
        .I2(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .I5(\icmp_ln132_reg_491_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[23]_i_2 
       (.I0(\p_Val2_s_reg_282_reg[23] [23]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .O(\axi_data_V_3_reg_248_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[2]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [2]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .O(\axi_data_V_3_reg_248_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[3]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [3]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .O(\axi_data_V_3_reg_248_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[4]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [4]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .O(\axi_data_V_3_reg_248_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[5]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [5]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .O(\axi_data_V_3_reg_248_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[6]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [6]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .O(\axi_data_V_3_reg_248_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[7]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [7]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(\axi_data_V_3_reg_248_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[8]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [8]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .O(\axi_data_V_3_reg_248_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[9]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[23] [9]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I3(B_V_data_1_sel__0),
        .I4(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .O(\axi_data_V_3_reg_248_reg[23] [9]));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1
   (stream_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_0 ,
    stream_out_TREADY,
    axi_last_V_reg_283);
  output [0:0]stream_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_0 ;
  input stream_out_TREADY;
  input axi_last_V_reg_283;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_283;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(axi_last_V_reg_283),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_V_reg_283),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(stream_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TLAST));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1_4
   (stream_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_0 ,
    stream_out_TREADY,
    sof_3_reg_155,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 );
  output [0:0]stream_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_0 ;
  input stream_out_TREADY;
  input sof_3_reg_155;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire sof_3_reg_155;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFFFF8A0000008A)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_3_reg_155),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_3_reg_155),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(stream_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TUSER));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1_51
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_3_reg_238_reg[0] ,
    \axi_last_V_3_reg_259_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    \last_reg_226_reg[0] ,
    stream_in_TLAST_int_regslice,
    \last_1_ph_reg_319_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    axi_last_V_3_reg_259,
    \axi_last_V_8_reg_269_reg[0] ,
    Q,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    last_reg_226,
    cmp743_i_reg_468,
    axi_last_V_5_ph_reg_295,
    \last_1_reg_356_reg[0] ,
    stream_in_TLAST,
    CO,
    start_3_reg_238,
    \B_V_data_1_state_reg[1]_3 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_3_reg_238_reg[0] ;
  output \axi_last_V_3_reg_259_reg[0] ;
  output \ap_CS_fsm_reg[4] ;
  output \last_reg_226_reg[0] ;
  output stream_in_TLAST_int_regslice;
  output \last_1_ph_reg_319_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input axi_last_V_3_reg_259;
  input \axi_last_V_8_reg_269_reg[0] ;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input last_reg_226;
  input cmp743_i_reg_468;
  input axi_last_V_5_ph_reg_295;
  input \last_1_reg_356_reg[0] ;
  input [0:0]stream_in_TLAST;
  input [0:0]CO;
  input start_3_reg_238;
  input \B_V_data_1_state_reg[1]_3 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg[1]_3 ;
  wire [0:0]CO;
  wire [1:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259_reg[0] ;
  wire axi_last_V_5_ph_reg_295;
  wire \axi_last_V_8_reg_269_reg[0] ;
  wire cmp743_i_reg_468;
  wire \last_1_ph_reg_319_reg[0] ;
  wire \last_1_reg_356_reg[0] ;
  wire last_reg_226;
  wire \last_reg_226_reg[0] ;
  wire start_3_reg_238;
  wire \start_3_reg_238_reg[0] ;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(stream_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\start_3_reg_238_reg[0] ),
        .I4(\B_V_data_1_state_reg[1]_2 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  LUT5 #(
    .INIT(32'h00015501)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(CO),
        .I1(start_3_reg_238),
        .I2(last_reg_226),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\B_V_data_1_state_reg[1]_3 ),
        .O(\start_3_reg_238_reg[0] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \axi_last_V_5_reg_332[0]_i_1 
       (.I0(stream_in_TLAST_int_regslice),
        .I1(last_reg_226),
        .I2(cmp743_i_reg_468),
        .I3(Q[1]),
        .I4(axi_last_V_5_ph_reg_295),
        .O(\last_reg_226_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_8_reg_269[0]_i_1 
       (.I0(axi_last_V_3_reg_259),
        .I1(\axi_last_V_8_reg_269_reg[0] ),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\axi_last_V_3_reg_259_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_147[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_in_TLAST_int_regslice));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    \last_1_reg_356[0]_i_2 
       (.I0(\last_1_reg_356_reg[0] ),
        .I1(stream_in_TLAST_int_regslice),
        .I2(Q[1]),
        .I3(last_reg_226),
        .I4(cmp743_i_reg_468),
        .O(\last_1_ph_reg_319_reg[0] ));
endmodule

(* ORIG_REF_NAME = "colorthresholding_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1_52
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_reg_171_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    start_reg_171,
    E,
    shiftReg_ce,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    \B_V_data_1_state_reg[1]_3 ,
    stream_in_TUSER);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_reg_171_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input start_reg_171;
  input [0:0]E;
  input shiftReg_ce;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input \B_V_data_1_state_reg[1]_3 ;
  input [0:0]stream_in_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg[1]_3 ;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire shiftReg_ce;
  wire start_reg_171;
  wire \start_reg_171_reg[0] ;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(stream_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(\B_V_data_1_state_reg[1]_3 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \start_reg_171[0]_i_1 
       (.I0(start_reg_171),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(shiftReg_ce),
        .O(\start_reg_171_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0
   (start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    E,
    shiftReg_ce,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg,
    ap_clk,
    shiftReg_ce_0,
    img_out_cols_c_empty_n,
    Q,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    img_out_cols_c_full_n,
    img_in_rows_c_full_n,
    img_out_rows_c_full_n,
    img_in_cols_c_full_n,
    internal_empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
    start_once_reg,
    ap_start,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0,
    CO,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  output AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  input ap_clk;
  input shiftReg_ce_0;
  input img_out_cols_c_empty_n;
  input [0:0]Q;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input img_out_cols_c_full_n;
  input img_in_rows_c_full_n;
  input img_out_rows_c_full_n;
  input img_in_cols_c_full_n;
  input internal_empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0;
  input [0:0]CO;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire internal_empty_n_i_1__3_n_3;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(img_out_cols_c_full_n),
        .I2(img_in_rows_c_full_n),
        .I3(img_out_rows_c_full_n),
        .I4(img_in_cols_c_full_n),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I1(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(internal_empty_n_reg_1),
        .O(internal_full_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(CO),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(img_out_cols_c_empty_n),
        .I2(Q),
        .I3(img_out_rows_c_empty_n),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb
   (colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg,
    Q,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    p_src_mat_rows_c_i_empty_n,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    shiftReg_ce_3,
    p_src_mat_cols_c_i_full_n,
    img_in_rows_c9_empty_n,
    p_src_mat_rows_c_i_full_n,
    img_in_cols_c10_empty_n,
    ap_rst_n,
    \mOutPtr_reg[1]_1 ,
    ap_start,
    start_once_reg,
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
    SS);
  output colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  output ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg;
  output [0:0]E;
  output [0:0]internal_empty_n_reg_0;
  output [0:0]internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg;
  input [0:0]Q;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  input p_src_mat_rows_c_i_empty_n;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input shiftReg_ce_3;
  input p_src_mat_cols_c_i_full_n;
  input img_in_rows_c9_empty_n;
  input p_src_mat_rows_c_i_full_n;
  input img_in_cols_c10_empty_n;
  input ap_rst_n;
  input \mOutPtr_reg[1]_1 ;
  input ap_start;
  input start_once_reg;
  input ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  input [0:0]SS;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_start;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg;
  wire colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start;
  wire img_in_cols_c10_empty_n;
  wire img_in_rows_c9_empty_n;
  wire internal_empty_n_i_1__8_n_3;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_3;
  wire internal_full_n_i_2_n_3;
  wire [0:0]internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_cols_c_i_full_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;
  wire shiftReg_ce_3;
  wire start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(internal_full_n_reg_1),
        .I1(p_src_mat_cols_c_i_full_n),
        .I2(img_in_rows_c9_empty_n),
        .I3(p_src_mat_rows_c_i_full_n),
        .I4(img_in_cols_c10_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \SRL_SIG[0][15]_i_3 
       (.I0(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_start),
        .I4(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAA0002020200)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg),
        .I2(E),
        .I3(Q),
        .I4(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I5(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h01010155)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_i_2
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg),
        .I2(E),
        .I3(Q),
        .I4(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hA8A8A8A8000000A8)) 
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg),
        .I2(E),
        .I3(Q),
        .I4(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I5(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(internal_full_n_i_2_n_3),
        .I5(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .O(internal_empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_i_2_n_3),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(internal_full_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    internal_full_n_i_2
       (.I0(ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg),
        .I1(ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_full_n_reg_1),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_1),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \mOutPtr[1]_i_1__5 
       (.I0(E),
        .I1(p_src_mat_rows_c_i_empty_n),
        .I2(colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start),
        .I3(p_src_mat_cols_c_i_empty_n),
        .I4(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__7 
       (.I0(E),
        .I1(shiftReg_ce_3),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0
   (start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    ap_NS_fsm,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    CO,
    i_1_reg_2600,
    ap_rst_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
    img_out_rows_c_empty_n,
    Q,
    img_out_cols_c_empty_n,
    ap_rst_n_inv);
  output start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  output xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  output [0:0]ap_NS_fsm;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]CO;
  input i_1_reg_2600;
  input ap_rst_n;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  input img_out_rows_c_empty_n;
  input [0:0]Q;
  input img_out_cols_c_empty_n;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_1_reg_2600;
  wire img_out_cols_c_empty_n;
  wire img_out_rows_c_empty_n;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__22_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .O(ap_NS_fsm));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__13
       (.I0(internal_empty_n_i_2_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_3));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I4(CO),
        .I5(i_1_reg_2600),
        .O(internal_empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I2(internal_full_n_i_2__22_n_3),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .I5(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .O(internal_full_n_i_1_n_3));
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__22
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__22_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(i_1_reg_2600),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(i_1_reg_2600),
        .I3(CO),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s
   (internal_empty_n_reg,
    \mOutPtr_reg[0] ,
    \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0 ,
    shiftReg_ce_0,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    Q,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[5]_10 ,
    \ap_CS_fsm_reg[5]_11 ,
    \ap_CS_fsm_reg[5]_12 ,
    \ap_CS_fsm_reg[5]_13 ,
    \ap_CS_fsm_reg[5]_14 ,
    \ap_CS_fsm_reg[5]_15 ,
    \ap_CS_fsm_reg[5]_16 ,
    \ap_CS_fsm_reg[5]_17 ,
    \ap_CS_fsm_reg[5]_18 ,
    \ap_CS_fsm_reg[5]_19 ,
    \ap_CS_fsm_reg[4]_1 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    B,
    A,
    DI,
    S,
    \icmp_ln56_reg_694_reg[0]_0 ,
    \icmp_ln56_reg_694_reg[0]_1 ,
    \icmp_ln56_3_reg_719_reg[0]_0 ,
    \icmp_ln56_3_reg_719_reg[0]_1 ,
    \icmp_ln890_1_reg_714_reg[0]_0 ,
    \icmp_ln890_1_reg_714_reg[0]_1 ,
    \icmp_ln890_reg_704_reg[0]_0 ,
    \icmp_ln890_reg_704_reg[0]_1 ,
    \icmp_ln56_1_reg_699_reg[0]_0 ,
    \icmp_ln56_1_reg_699_reg[0]_1 ,
    \icmp_ln56_7_reg_749_reg[0]_0 ,
    \icmp_ln56_7_reg_749_reg[0]_1 ,
    \icmp_ln890_3_reg_744_reg[0]_0 ,
    \icmp_ln890_3_reg_744_reg[0]_1 ,
    \icmp_ln56_4_reg_724_reg[0]_0 ,
    \icmp_ln56_4_reg_724_reg[0]_1 ,
    \icmp_ln56_6_reg_739_reg[0]_0 ,
    \icmp_ln56_6_reg_739_reg[0]_1 ,
    \icmp_ln56_5_reg_729_reg[0]_0 ,
    \icmp_ln56_5_reg_729_reg[0]_1 ,
    \icmp_ln890_2_reg_734_reg[0]_0 ,
    \icmp_ln890_2_reg_734_reg[0]_1 ,
    \icmp_ln56_10_reg_769_reg[0]_0 ,
    \icmp_ln56_10_reg_769_reg[0]_1 ,
    \icmp_ln56_8_reg_754_reg[0]_0 ,
    \icmp_ln56_8_reg_754_reg[0]_1 ,
    \icmp_ln56_11_reg_779_reg[0]_0 ,
    \icmp_ln56_11_reg_779_reg[0]_1 ,
    \icmp_ln890_5_reg_774_reg[0]_0 ,
    \icmp_ln890_5_reg_774_reg[0]_1 ,
    \icmp_ln890_4_reg_764_reg[0]_0 ,
    \icmp_ln890_4_reg_764_reg[0]_1 ,
    \icmp_ln56_9_reg_759_reg[0]_0 ,
    \icmp_ln56_9_reg_759_reg[0]_1 ,
    img_in_data_empty_n,
    shiftReg_ce_1,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    img_out_data_full_n,
    D,
    low_th_0_0_empty_n,
    low_th_0_1_empty_n,
    low_th_0_2_empty_n,
    high_th_0_0_empty_n,
    high_th_0_1_empty_n,
    high_th_0_2_empty_n,
    low_th_1_0_empty_n,
    low_th_1_1_empty_n,
    low_th_1_2_empty_n,
    high_th_1_0_empty_n,
    high_th_1_1_empty_n,
    high_th_1_2_empty_n,
    low_th_2_0_empty_n,
    low_th_2_1_empty_n,
    low_th_2_2_empty_n,
    high_th_2_0_empty_n,
    high_th_2_1_empty_n,
    high_th_2_2_empty_n,
    img_height_loc_i_channel_empty_n,
    img_width_loc_i_channel_empty_n,
    p_reg_reg,
    \SRL_SIG_reg[0]_4 ,
    \SRL_SIG_reg[1]_5 ,
    SS);
  output internal_empty_n_reg;
  output \mOutPtr_reg[0] ;
  output \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0 ;
  output shiftReg_ce_0;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [1:0]Q;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[5]_10 ;
  output \ap_CS_fsm_reg[5]_11 ;
  output \ap_CS_fsm_reg[5]_12 ;
  output \ap_CS_fsm_reg[5]_13 ;
  output \ap_CS_fsm_reg[5]_14 ;
  output \ap_CS_fsm_reg[5]_15 ;
  output \ap_CS_fsm_reg[5]_16 ;
  output \ap_CS_fsm_reg[5]_17 ;
  output \ap_CS_fsm_reg[5]_18 ;
  output \ap_CS_fsm_reg[5]_19 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\icmp_ln56_reg_694_reg[0]_0 ;
  input [3:0]\icmp_ln56_reg_694_reg[0]_1 ;
  input [3:0]\icmp_ln56_3_reg_719_reg[0]_0 ;
  input [3:0]\icmp_ln56_3_reg_719_reg[0]_1 ;
  input [3:0]\icmp_ln890_1_reg_714_reg[0]_0 ;
  input [3:0]\icmp_ln890_1_reg_714_reg[0]_1 ;
  input [3:0]\icmp_ln890_reg_704_reg[0]_0 ;
  input [3:0]\icmp_ln890_reg_704_reg[0]_1 ;
  input [3:0]\icmp_ln56_1_reg_699_reg[0]_0 ;
  input [3:0]\icmp_ln56_1_reg_699_reg[0]_1 ;
  input [3:0]\icmp_ln56_7_reg_749_reg[0]_0 ;
  input [3:0]\icmp_ln56_7_reg_749_reg[0]_1 ;
  input [3:0]\icmp_ln890_3_reg_744_reg[0]_0 ;
  input [3:0]\icmp_ln890_3_reg_744_reg[0]_1 ;
  input [3:0]\icmp_ln56_4_reg_724_reg[0]_0 ;
  input [3:0]\icmp_ln56_4_reg_724_reg[0]_1 ;
  input [3:0]\icmp_ln56_6_reg_739_reg[0]_0 ;
  input [3:0]\icmp_ln56_6_reg_739_reg[0]_1 ;
  input [3:0]\icmp_ln56_5_reg_729_reg[0]_0 ;
  input [3:0]\icmp_ln56_5_reg_729_reg[0]_1 ;
  input [3:0]\icmp_ln890_2_reg_734_reg[0]_0 ;
  input [3:0]\icmp_ln890_2_reg_734_reg[0]_1 ;
  input [3:0]\icmp_ln56_10_reg_769_reg[0]_0 ;
  input [3:0]\icmp_ln56_10_reg_769_reg[0]_1 ;
  input [3:0]\icmp_ln56_8_reg_754_reg[0]_0 ;
  input [3:0]\icmp_ln56_8_reg_754_reg[0]_1 ;
  input [3:0]\icmp_ln56_11_reg_779_reg[0]_0 ;
  input [3:0]\icmp_ln56_11_reg_779_reg[0]_1 ;
  input [3:0]\icmp_ln890_5_reg_774_reg[0]_0 ;
  input [3:0]\icmp_ln890_5_reg_774_reg[0]_1 ;
  input [3:0]\icmp_ln890_4_reg_764_reg[0]_0 ;
  input [3:0]\icmp_ln890_4_reg_764_reg[0]_1 ;
  input [3:0]\icmp_ln56_9_reg_759_reg[0]_0 ;
  input [3:0]\icmp_ln56_9_reg_759_reg[0]_1 ;
  input img_in_data_empty_n;
  input shiftReg_ce_1;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input B_V_data_1_sel_wr01_out;
  input \mOutPtr_reg[1] ;
  input ap_rst_n;
  input img_out_data_full_n;
  input [0:0]D;
  input low_th_0_0_empty_n;
  input low_th_0_1_empty_n;
  input low_th_0_2_empty_n;
  input high_th_0_0_empty_n;
  input high_th_0_1_empty_n;
  input high_th_0_2_empty_n;
  input low_th_1_0_empty_n;
  input low_th_1_1_empty_n;
  input low_th_1_2_empty_n;
  input high_th_1_0_empty_n;
  input high_th_1_1_empty_n;
  input high_th_1_2_empty_n;
  input low_th_2_0_empty_n;
  input low_th_2_1_empty_n;
  input low_th_2_2_empty_n;
  input high_th_2_0_empty_n;
  input high_th_2_1_empty_n;
  input high_th_2_2_empty_n;
  input img_height_loc_i_channel_empty_n;
  input img_width_loc_i_channel_empty_n;
  input p_reg_reg;
  input [0:0]\SRL_SIG_reg[0]_4 ;
  input [0:0]\SRL_SIG_reg[1]_5 ;
  input [0:0]SS;

  wire [15:0]A;
  wire [15:0]B;
  wire B_V_data_1_sel_wr01_out;
  wire [0:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_4 ;
  wire [0:0]\SRL_SIG_reg[1]_5 ;
  wire [0:0]SS;
  wire and_ln1348_1_fu_427_p2;
  wire and_ln1348_3_fu_487_p2;
  wire and_ln1348_5_fu_547_p2;
  wire \ap_CS_fsm[4]_i_2__0_n_3 ;
  wire \ap_CS_fsm[5]_i_2__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_10 ;
  wire \ap_CS_fsm_reg[5]_11 ;
  wire \ap_CS_fsm_reg[5]_12 ;
  wire \ap_CS_fsm_reg[5]_13 ;
  wire \ap_CS_fsm_reg[5]_14 ;
  wire \ap_CS_fsm_reg[5]_15 ;
  wire \ap_CS_fsm_reg[5]_16 ;
  wire \ap_CS_fsm_reg[5]_17 ;
  wire \ap_CS_fsm_reg[5]_18 ;
  wire \ap_CS_fsm_reg[5]_19 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire [31:0]bound_reg_680;
  wire high_th_0_0_empty_n;
  wire high_th_0_1_empty_n;
  wire high_th_0_2_empty_n;
  wire high_th_1_0_empty_n;
  wire high_th_1_1_empty_n;
  wire high_th_1_2_empty_n;
  wire high_th_2_0_empty_n;
  wire high_th_2_1_empty_n;
  wire high_th_2_2_empty_n;
  wire icmp_ln56_10_fu_358_p2;
  wire icmp_ln56_10_fu_358_p2_carry_n_4;
  wire icmp_ln56_10_fu_358_p2_carry_n_5;
  wire icmp_ln56_10_fu_358_p2_carry_n_6;
  wire icmp_ln56_10_reg_769;
  wire icmp_ln56_10_reg_7690;
  wire [3:0]\icmp_ln56_10_reg_769_reg[0]_0 ;
  wire [3:0]\icmp_ln56_10_reg_769_reg[0]_1 ;
  wire icmp_ln56_11_fu_368_p2;
  wire icmp_ln56_11_fu_368_p2_carry_n_4;
  wire icmp_ln56_11_fu_368_p2_carry_n_5;
  wire icmp_ln56_11_fu_368_p2_carry_n_6;
  wire icmp_ln56_11_reg_779;
  wire [3:0]\icmp_ln56_11_reg_779_reg[0]_0 ;
  wire [3:0]\icmp_ln56_11_reg_779_reg[0]_1 ;
  wire icmp_ln56_1_fu_288_p2;
  wire icmp_ln56_1_fu_288_p2_carry_n_4;
  wire icmp_ln56_1_fu_288_p2_carry_n_5;
  wire icmp_ln56_1_fu_288_p2_carry_n_6;
  wire icmp_ln56_1_reg_699;
  wire [3:0]\icmp_ln56_1_reg_699_reg[0]_0 ;
  wire [3:0]\icmp_ln56_1_reg_699_reg[0]_1 ;
  wire icmp_ln56_2_fu_298_p2;
  wire icmp_ln56_2_fu_298_p2_carry_n_4;
  wire icmp_ln56_2_fu_298_p2_carry_n_5;
  wire icmp_ln56_2_fu_298_p2_carry_n_6;
  wire icmp_ln56_2_reg_709;
  wire icmp_ln56_3_fu_308_p2;
  wire icmp_ln56_3_fu_308_p2_carry_n_4;
  wire icmp_ln56_3_fu_308_p2_carry_n_5;
  wire icmp_ln56_3_fu_308_p2_carry_n_6;
  wire icmp_ln56_3_reg_719;
  wire [3:0]\icmp_ln56_3_reg_719_reg[0]_0 ;
  wire [3:0]\icmp_ln56_3_reg_719_reg[0]_1 ;
  wire icmp_ln56_4_fu_313_p2;
  wire icmp_ln56_4_fu_313_p2_carry_n_4;
  wire icmp_ln56_4_fu_313_p2_carry_n_5;
  wire icmp_ln56_4_fu_313_p2_carry_n_6;
  wire icmp_ln56_4_reg_724;
  wire [3:0]\icmp_ln56_4_reg_724_reg[0]_0 ;
  wire [3:0]\icmp_ln56_4_reg_724_reg[0]_1 ;
  wire icmp_ln56_5_fu_318_p2;
  wire icmp_ln56_5_fu_318_p2_carry_n_4;
  wire icmp_ln56_5_fu_318_p2_carry_n_5;
  wire icmp_ln56_5_fu_318_p2_carry_n_6;
  wire icmp_ln56_5_reg_729;
  wire [3:0]\icmp_ln56_5_reg_729_reg[0]_0 ;
  wire [3:0]\icmp_ln56_5_reg_729_reg[0]_1 ;
  wire icmp_ln56_6_fu_328_p2;
  wire icmp_ln56_6_fu_328_p2_carry_n_4;
  wire icmp_ln56_6_fu_328_p2_carry_n_5;
  wire icmp_ln56_6_fu_328_p2_carry_n_6;
  wire icmp_ln56_6_reg_739;
  wire [3:0]\icmp_ln56_6_reg_739_reg[0]_0 ;
  wire [3:0]\icmp_ln56_6_reg_739_reg[0]_1 ;
  wire icmp_ln56_7_fu_338_p2;
  wire icmp_ln56_7_fu_338_p2_carry_n_4;
  wire icmp_ln56_7_fu_338_p2_carry_n_5;
  wire icmp_ln56_7_fu_338_p2_carry_n_6;
  wire icmp_ln56_7_reg_749;
  wire [3:0]\icmp_ln56_7_reg_749_reg[0]_0 ;
  wire [3:0]\icmp_ln56_7_reg_749_reg[0]_1 ;
  wire icmp_ln56_8_fu_343_p2;
  wire icmp_ln56_8_fu_343_p2_carry_n_4;
  wire icmp_ln56_8_fu_343_p2_carry_n_5;
  wire icmp_ln56_8_fu_343_p2_carry_n_6;
  wire icmp_ln56_8_reg_754;
  wire [3:0]\icmp_ln56_8_reg_754_reg[0]_0 ;
  wire [3:0]\icmp_ln56_8_reg_754_reg[0]_1 ;
  wire icmp_ln56_9_fu_348_p2;
  wire icmp_ln56_9_fu_348_p2_carry_n_4;
  wire icmp_ln56_9_fu_348_p2_carry_n_5;
  wire icmp_ln56_9_fu_348_p2_carry_n_6;
  wire icmp_ln56_9_reg_759;
  wire [3:0]\icmp_ln56_9_reg_759_reg[0]_0 ;
  wire [3:0]\icmp_ln56_9_reg_759_reg[0]_1 ;
  wire icmp_ln56_fu_283_p2;
  wire icmp_ln56_fu_283_p2_carry_n_4;
  wire icmp_ln56_fu_283_p2_carry_n_5;
  wire icmp_ln56_fu_283_p2_carry_n_6;
  wire icmp_ln56_reg_694;
  wire [3:0]\icmp_ln56_reg_694_reg[0]_0 ;
  wire [3:0]\icmp_ln56_reg_694_reg[0]_1 ;
  wire icmp_ln890_1_fu_303_p2;
  wire icmp_ln890_1_fu_303_p2_carry_n_4;
  wire icmp_ln890_1_fu_303_p2_carry_n_5;
  wire icmp_ln890_1_fu_303_p2_carry_n_6;
  wire icmp_ln890_1_reg_714;
  wire [3:0]\icmp_ln890_1_reg_714_reg[0]_0 ;
  wire [3:0]\icmp_ln890_1_reg_714_reg[0]_1 ;
  wire icmp_ln890_2_fu_323_p2;
  wire icmp_ln890_2_fu_323_p2_carry_n_4;
  wire icmp_ln890_2_fu_323_p2_carry_n_5;
  wire icmp_ln890_2_fu_323_p2_carry_n_6;
  wire icmp_ln890_2_reg_734;
  wire [3:0]\icmp_ln890_2_reg_734_reg[0]_0 ;
  wire [3:0]\icmp_ln890_2_reg_734_reg[0]_1 ;
  wire icmp_ln890_3_fu_333_p2;
  wire icmp_ln890_3_fu_333_p2_carry_n_4;
  wire icmp_ln890_3_fu_333_p2_carry_n_5;
  wire icmp_ln890_3_fu_333_p2_carry_n_6;
  wire icmp_ln890_3_reg_744;
  wire [3:0]\icmp_ln890_3_reg_744_reg[0]_0 ;
  wire [3:0]\icmp_ln890_3_reg_744_reg[0]_1 ;
  wire icmp_ln890_4_fu_353_p2;
  wire icmp_ln890_4_fu_353_p2_carry_n_4;
  wire icmp_ln890_4_fu_353_p2_carry_n_5;
  wire icmp_ln890_4_fu_353_p2_carry_n_6;
  wire icmp_ln890_4_reg_764;
  wire [3:0]\icmp_ln890_4_reg_764_reg[0]_0 ;
  wire [3:0]\icmp_ln890_4_reg_764_reg[0]_1 ;
  wire icmp_ln890_5_fu_363_p2;
  wire icmp_ln890_5_fu_363_p2_carry_n_4;
  wire icmp_ln890_5_fu_363_p2_carry_n_5;
  wire icmp_ln890_5_fu_363_p2_carry_n_6;
  wire icmp_ln890_5_reg_774;
  wire [3:0]\icmp_ln890_5_reg_774_reg[0]_0 ;
  wire [3:0]\icmp_ln890_5_reg_774_reg[0]_1 ;
  wire icmp_ln890_fu_293_p2;
  wire icmp_ln890_fu_293_p2_carry_n_4;
  wire icmp_ln890_fu_293_p2_carry_n_5;
  wire icmp_ln890_fu_293_p2_carry_n_6;
  wire icmp_ln890_reg_704;
  wire [3:0]\icmp_ln890_reg_704_reg[0]_0 ;
  wire [3:0]\icmp_ln890_reg_704_reg[0]_1 ;
  wire icmp_ln92_fu_254_p2_carry__0_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_4_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_n_4;
  wire icmp_ln92_fu_254_p2_carry__0_n_5;
  wire icmp_ln92_fu_254_p2_carry__0_n_6;
  wire icmp_ln92_fu_254_p2_carry__1_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_n_5;
  wire icmp_ln92_fu_254_p2_carry__1_n_6;
  wire icmp_ln92_fu_254_p2_carry_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_4_n_3;
  wire icmp_ln92_fu_254_p2_carry_n_3;
  wire icmp_ln92_fu_254_p2_carry_n_4;
  wire icmp_ln92_fu_254_p2_carry_n_5;
  wire icmp_ln92_fu_254_p2_carry_n_6;
  wire \icmp_ln92_reg_690[0]_i_1_n_3 ;
  wire icmp_ln92_reg_690_pp0_iter1_reg;
  wire \icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln92_reg_690_reg_n_3_[0] ;
  wire img_height_loc_i_channel_empty_n;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire img_width_loc_i_channel_empty_n;
  wire indvar_flatten_reg_229;
  wire indvar_flatten_reg_2290;
  wire \indvar_flatten_reg_229[0]_i_4_n_3 ;
  wire [31:0]indvar_flatten_reg_229_reg;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire low_th_0_0_empty_n;
  wire low_th_0_1_empty_n;
  wire low_th_0_2_empty_n;
  wire low_th_1_0_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_2_empty_n;
  wire low_th_2_0_empty_n;
  wire low_th_2_1_empty_n;
  wire low_th_2_2_empty_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1] ;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_10;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_11;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_12;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_13;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_14;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_15;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_16;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_17;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_18;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_19;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_20;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_21;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_22;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_23;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_24;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_25;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_26;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_27;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_28;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_29;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_3;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_30;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_31;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_32;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_33;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_34;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_4;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_5;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_6;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_7;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_8;
  wire mul_mul_16ns_16ns_32_4_1_U34_n_9;
  wire p_3_in;
  wire p_reg_reg;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [3:0]NLW_icmp_ln56_10_fu_358_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_11_fu_368_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_1_fu_288_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_2_fu_298_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_3_fu_308_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_4_fu_313_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_5_fu_318_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_6_fu_328_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_7_fu_338_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_8_fu_343_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_9_fu_348_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_1_fu_303_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_2_fu_323_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_3_fu_333_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_4_fu_353_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_5_fu_363_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_fu_293_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(and_ln1348_5_fu_547_p2),
        .I1(and_ln1348_1_fu_427_p2),
        .I2(and_ln1348_3_fu_487_p2),
        .I3(shiftReg_ce_0),
        .I4(\SRL_SIG_reg[0]_4 ),
        .O(\SRL_SIG_reg[0][7] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(icmp_ln890_4_reg_764),
        .I1(icmp_ln56_9_reg_759),
        .I2(icmp_ln56_8_reg_754),
        .I3(icmp_ln56_10_reg_769),
        .I4(icmp_ln890_5_reg_774),
        .I5(icmp_ln56_11_reg_779),
        .O(and_ln1348_5_fu_547_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(icmp_ln890_reg_704),
        .I1(icmp_ln56_1_reg_699),
        .I2(icmp_ln56_reg_694),
        .I3(icmp_ln56_2_reg_709),
        .I4(icmp_ln890_1_reg_714),
        .I5(icmp_ln56_3_reg_719),
        .O(and_ln1348_1_fu_427_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(icmp_ln56_5_reg_729),
        .I1(icmp_ln890_2_reg_734),
        .I2(icmp_ln890_3_reg_744),
        .I3(icmp_ln56_7_reg_749),
        .I4(icmp_ln56_6_reg_739),
        .I5(icmp_ln56_4_reg_724),
        .O(and_ln1348_3_fu_487_p2));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 ),
        .I1(icmp_ln92_reg_690_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I4(\SRL_SIG_reg[1]_5 ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(p_reg_reg),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg_n_3_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg_n_3_[1] ),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(\ap_CS_fsm[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(img_in_data_empty_n),
        .I3(img_out_data_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(icmp_ln92_reg_690_pp0_iter1_reg),
        .O(\ap_CS_fsm[5]_i_2__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state4),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  FDRE \bound_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_34),
        .Q(bound_reg_680[0]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_24),
        .Q(bound_reg_680[10]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_23),
        .Q(bound_reg_680[11]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_22),
        .Q(bound_reg_680[12]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_21),
        .Q(bound_reg_680[13]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_20),
        .Q(bound_reg_680[14]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_19),
        .Q(bound_reg_680[15]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_18),
        .Q(bound_reg_680[16]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_17),
        .Q(bound_reg_680[17]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_16),
        .Q(bound_reg_680[18]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_15),
        .Q(bound_reg_680[19]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_33),
        .Q(bound_reg_680[1]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_14),
        .Q(bound_reg_680[20]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_13),
        .Q(bound_reg_680[21]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_12),
        .Q(bound_reg_680[22]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_11),
        .Q(bound_reg_680[23]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_10),
        .Q(bound_reg_680[24]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_9),
        .Q(bound_reg_680[25]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_8),
        .Q(bound_reg_680[26]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_7),
        .Q(bound_reg_680[27]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_6),
        .Q(bound_reg_680[28]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_5),
        .Q(bound_reg_680[29]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_32),
        .Q(bound_reg_680[2]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_4),
        .Q(bound_reg_680[30]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_3),
        .Q(bound_reg_680[31]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_31),
        .Q(bound_reg_680[3]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_30),
        .Q(bound_reg_680[4]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_29),
        .Q(bound_reg_680[5]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_28),
        .Q(bound_reg_680[6]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_27),
        .Q(bound_reg_680[7]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_26),
        .Q(bound_reg_680[8]),
        .R(1'b0));
  FDRE \bound_reg_680_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U34_n_25),
        .Q(bound_reg_680[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_10_fu_358_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_10_fu_358_p2,icmp_ln56_10_fu_358_p2_carry_n_4,icmp_ln56_10_fu_358_p2_carry_n_5,icmp_ln56_10_fu_358_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_10_reg_769_reg[0]_0 ),
        .O(NLW_icmp_ln56_10_fu_358_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_10_reg_769_reg[0]_1 ));
  FDRE \icmp_ln56_10_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_10_fu_358_p2),
        .Q(icmp_ln56_10_reg_769),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_11_fu_368_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_11_fu_368_p2,icmp_ln56_11_fu_368_p2_carry_n_4,icmp_ln56_11_fu_368_p2_carry_n_5,icmp_ln56_11_fu_368_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_11_reg_779_reg[0]_0 ),
        .O(NLW_icmp_ln56_11_fu_368_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_11_reg_779_reg[0]_1 ));
  FDRE \icmp_ln56_11_reg_779_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_11_fu_368_p2),
        .Q(icmp_ln56_11_reg_779),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_1_fu_288_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_1_fu_288_p2,icmp_ln56_1_fu_288_p2_carry_n_4,icmp_ln56_1_fu_288_p2_carry_n_5,icmp_ln56_1_fu_288_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_1_reg_699_reg[0]_0 ),
        .O(NLW_icmp_ln56_1_fu_288_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_1_reg_699_reg[0]_1 ));
  FDRE \icmp_ln56_1_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_1_fu_288_p2),
        .Q(icmp_ln56_1_reg_699),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_2_fu_298_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_2_fu_298_p2,icmp_ln56_2_fu_298_p2_carry_n_4,icmp_ln56_2_fu_298_p2_carry_n_5,icmp_ln56_2_fu_298_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln56_2_fu_298_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln56_2_reg_709[0]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .O(icmp_ln56_10_reg_7690));
  FDRE \icmp_ln56_2_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_2_fu_298_p2),
        .Q(icmp_ln56_2_reg_709),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_3_fu_308_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_3_fu_308_p2,icmp_ln56_3_fu_308_p2_carry_n_4,icmp_ln56_3_fu_308_p2_carry_n_5,icmp_ln56_3_fu_308_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_3_reg_719_reg[0]_0 ),
        .O(NLW_icmp_ln56_3_fu_308_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_3_reg_719_reg[0]_1 ));
  FDRE \icmp_ln56_3_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_3_fu_308_p2),
        .Q(icmp_ln56_3_reg_719),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_4_fu_313_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_4_fu_313_p2,icmp_ln56_4_fu_313_p2_carry_n_4,icmp_ln56_4_fu_313_p2_carry_n_5,icmp_ln56_4_fu_313_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_4_reg_724_reg[0]_0 ),
        .O(NLW_icmp_ln56_4_fu_313_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_4_reg_724_reg[0]_1 ));
  FDRE \icmp_ln56_4_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_4_fu_313_p2),
        .Q(icmp_ln56_4_reg_724),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_5_fu_318_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_5_fu_318_p2,icmp_ln56_5_fu_318_p2_carry_n_4,icmp_ln56_5_fu_318_p2_carry_n_5,icmp_ln56_5_fu_318_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_5_reg_729_reg[0]_0 ),
        .O(NLW_icmp_ln56_5_fu_318_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_5_reg_729_reg[0]_1 ));
  FDRE \icmp_ln56_5_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_5_fu_318_p2),
        .Q(icmp_ln56_5_reg_729),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_6_fu_328_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_6_fu_328_p2,icmp_ln56_6_fu_328_p2_carry_n_4,icmp_ln56_6_fu_328_p2_carry_n_5,icmp_ln56_6_fu_328_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_6_reg_739_reg[0]_0 ),
        .O(NLW_icmp_ln56_6_fu_328_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_6_reg_739_reg[0]_1 ));
  FDRE \icmp_ln56_6_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_6_fu_328_p2),
        .Q(icmp_ln56_6_reg_739),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_7_fu_338_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_7_fu_338_p2,icmp_ln56_7_fu_338_p2_carry_n_4,icmp_ln56_7_fu_338_p2_carry_n_5,icmp_ln56_7_fu_338_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_7_reg_749_reg[0]_0 ),
        .O(NLW_icmp_ln56_7_fu_338_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_7_reg_749_reg[0]_1 ));
  FDRE \icmp_ln56_7_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_7_fu_338_p2),
        .Q(icmp_ln56_7_reg_749),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_8_fu_343_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_8_fu_343_p2,icmp_ln56_8_fu_343_p2_carry_n_4,icmp_ln56_8_fu_343_p2_carry_n_5,icmp_ln56_8_fu_343_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_8_reg_754_reg[0]_0 ),
        .O(NLW_icmp_ln56_8_fu_343_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_8_reg_754_reg[0]_1 ));
  FDRE \icmp_ln56_8_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_8_fu_343_p2),
        .Q(icmp_ln56_8_reg_754),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_9_fu_348_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_9_fu_348_p2,icmp_ln56_9_fu_348_p2_carry_n_4,icmp_ln56_9_fu_348_p2_carry_n_5,icmp_ln56_9_fu_348_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_9_reg_759_reg[0]_0 ),
        .O(NLW_icmp_ln56_9_fu_348_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_9_reg_759_reg[0]_1 ));
  FDRE \icmp_ln56_9_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_9_fu_348_p2),
        .Q(icmp_ln56_9_reg_759),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_fu_283_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_fu_283_p2,icmp_ln56_fu_283_p2_carry_n_4,icmp_ln56_fu_283_p2_carry_n_5,icmp_ln56_fu_283_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln56_reg_694_reg[0]_0 ),
        .O(NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln56_reg_694_reg[0]_1 ));
  FDRE \icmp_ln56_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln56_fu_283_p2),
        .Q(icmp_ln56_reg_694),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_1_fu_303_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln890_1_fu_303_p2,icmp_ln890_1_fu_303_p2_carry_n_4,icmp_ln890_1_fu_303_p2_carry_n_5,icmp_ln890_1_fu_303_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln890_1_reg_714_reg[0]_0 ),
        .O(NLW_icmp_ln890_1_fu_303_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln890_1_reg_714_reg[0]_1 ));
  FDRE \icmp_ln890_1_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln890_1_fu_303_p2),
        .Q(icmp_ln890_1_reg_714),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_2_fu_323_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln890_2_fu_323_p2,icmp_ln890_2_fu_323_p2_carry_n_4,icmp_ln890_2_fu_323_p2_carry_n_5,icmp_ln890_2_fu_323_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln890_2_reg_734_reg[0]_0 ),
        .O(NLW_icmp_ln890_2_fu_323_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln890_2_reg_734_reg[0]_1 ));
  FDRE \icmp_ln890_2_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln890_2_fu_323_p2),
        .Q(icmp_ln890_2_reg_734),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_3_fu_333_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln890_3_fu_333_p2,icmp_ln890_3_fu_333_p2_carry_n_4,icmp_ln890_3_fu_333_p2_carry_n_5,icmp_ln890_3_fu_333_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln890_3_reg_744_reg[0]_0 ),
        .O(NLW_icmp_ln890_3_fu_333_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln890_3_reg_744_reg[0]_1 ));
  FDRE \icmp_ln890_3_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln890_3_fu_333_p2),
        .Q(icmp_ln890_3_reg_744),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_4_fu_353_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln890_4_fu_353_p2,icmp_ln890_4_fu_353_p2_carry_n_4,icmp_ln890_4_fu_353_p2_carry_n_5,icmp_ln890_4_fu_353_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln890_4_reg_764_reg[0]_0 ),
        .O(NLW_icmp_ln890_4_fu_353_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln890_4_reg_764_reg[0]_1 ));
  FDRE \icmp_ln890_4_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln890_4_fu_353_p2),
        .Q(icmp_ln890_4_reg_764),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_5_fu_363_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln890_5_fu_363_p2,icmp_ln890_5_fu_363_p2_carry_n_4,icmp_ln890_5_fu_363_p2_carry_n_5,icmp_ln890_5_fu_363_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln890_5_reg_774_reg[0]_0 ),
        .O(NLW_icmp_ln890_5_fu_363_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln890_5_reg_774_reg[0]_1 ));
  FDRE \icmp_ln890_5_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln890_5_fu_363_p2),
        .Q(icmp_ln890_5_reg_774),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_fu_293_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln890_fu_293_p2,icmp_ln890_fu_293_p2_carry_n_4,icmp_ln890_fu_293_p2_carry_n_5,icmp_ln890_fu_293_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln890_reg_704_reg[0]_0 ),
        .O(NLW_icmp_ln890_fu_293_p2_carry_O_UNCONNECTED[3:0]),
        .S(\icmp_ln890_reg_704_reg[0]_1 ));
  FDRE \icmp_ln890_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_10_reg_7690),
        .D(icmp_ln890_fu_293_p2),
        .Q(icmp_ln890_reg_704),
        .R(1'b0));
  CARRY4 icmp_ln92_fu_254_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln92_fu_254_p2_carry_n_3,icmp_ln92_fu_254_p2_carry_n_4,icmp_ln92_fu_254_p2_carry_n_5,icmp_ln92_fu_254_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln92_fu_254_p2_carry_i_1_n_3,icmp_ln92_fu_254_p2_carry_i_2_n_3,icmp_ln92_fu_254_p2_carry_i_3_n_3,icmp_ln92_fu_254_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln92_fu_254_p2_carry__0
       (.CI(icmp_ln92_fu_254_p2_carry_n_3),
        .CO({icmp_ln92_fu_254_p2_carry__0_n_3,icmp_ln92_fu_254_p2_carry__0_n_4,icmp_ln92_fu_254_p2_carry__0_n_5,icmp_ln92_fu_254_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln92_fu_254_p2_carry__0_i_1_n_3,icmp_ln92_fu_254_p2_carry__0_i_2_n_3,icmp_ln92_fu_254_p2_carry__0_i_3_n_3,icmp_ln92_fu_254_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_1
       (.I0(indvar_flatten_reg_229_reg[23]),
        .I1(bound_reg_680[23]),
        .I2(indvar_flatten_reg_229_reg[21]),
        .I3(bound_reg_680[21]),
        .I4(bound_reg_680[22]),
        .I5(indvar_flatten_reg_229_reg[22]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_2
       (.I0(indvar_flatten_reg_229_reg[18]),
        .I1(bound_reg_680[18]),
        .I2(indvar_flatten_reg_229_reg[19]),
        .I3(bound_reg_680[19]),
        .I4(bound_reg_680[20]),
        .I5(indvar_flatten_reg_229_reg[20]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_3
       (.I0(indvar_flatten_reg_229_reg[15]),
        .I1(bound_reg_680[15]),
        .I2(indvar_flatten_reg_229_reg[16]),
        .I3(bound_reg_680[16]),
        .I4(bound_reg_680[17]),
        .I5(indvar_flatten_reg_229_reg[17]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_4
       (.I0(indvar_flatten_reg_229_reg[12]),
        .I1(bound_reg_680[12]),
        .I2(indvar_flatten_reg_229_reg[13]),
        .I3(bound_reg_680[13]),
        .I4(bound_reg_680[14]),
        .I5(indvar_flatten_reg_229_reg[14]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln92_fu_254_p2_carry__1
       (.CI(icmp_ln92_fu_254_p2_carry__0_n_3),
        .CO({NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state5,icmp_ln92_fu_254_p2_carry__1_n_5,icmp_ln92_fu_254_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln92_fu_254_p2_carry__1_i_1_n_3,icmp_ln92_fu_254_p2_carry__1_i_2_n_3,icmp_ln92_fu_254_p2_carry__1_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln92_fu_254_p2_carry__1_i_1
       (.I0(bound_reg_680[31]),
        .I1(indvar_flatten_reg_229_reg[31]),
        .I2(bound_reg_680[30]),
        .I3(indvar_flatten_reg_229_reg[30]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__1_i_2
       (.I0(indvar_flatten_reg_229_reg[27]),
        .I1(bound_reg_680[27]),
        .I2(indvar_flatten_reg_229_reg[28]),
        .I3(bound_reg_680[28]),
        .I4(bound_reg_680[29]),
        .I5(indvar_flatten_reg_229_reg[29]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__1_i_3
       (.I0(indvar_flatten_reg_229_reg[26]),
        .I1(bound_reg_680[26]),
        .I2(indvar_flatten_reg_229_reg[24]),
        .I3(bound_reg_680[24]),
        .I4(bound_reg_680[25]),
        .I5(indvar_flatten_reg_229_reg[25]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_1
       (.I0(indvar_flatten_reg_229_reg[9]),
        .I1(bound_reg_680[9]),
        .I2(indvar_flatten_reg_229_reg[10]),
        .I3(bound_reg_680[10]),
        .I4(bound_reg_680[11]),
        .I5(indvar_flatten_reg_229_reg[11]),
        .O(icmp_ln92_fu_254_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_2
       (.I0(indvar_flatten_reg_229_reg[7]),
        .I1(bound_reg_680[7]),
        .I2(indvar_flatten_reg_229_reg[6]),
        .I3(bound_reg_680[6]),
        .I4(bound_reg_680[8]),
        .I5(indvar_flatten_reg_229_reg[8]),
        .O(icmp_ln92_fu_254_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_3
       (.I0(indvar_flatten_reg_229_reg[3]),
        .I1(bound_reg_680[3]),
        .I2(indvar_flatten_reg_229_reg[4]),
        .I3(bound_reg_680[4]),
        .I4(bound_reg_680[5]),
        .I5(indvar_flatten_reg_229_reg[5]),
        .O(icmp_ln92_fu_254_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_4
       (.I0(indvar_flatten_reg_229_reg[2]),
        .I1(bound_reg_680[2]),
        .I2(indvar_flatten_reg_229_reg[0]),
        .I3(bound_reg_680[0]),
        .I4(bound_reg_680[1]),
        .I5(indvar_flatten_reg_229_reg[1]),
        .O(icmp_ln92_fu_254_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln92_reg_690[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I3(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .O(\icmp_ln92_reg_690[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I3(icmp_ln92_reg_690_pp0_iter1_reg),
        .O(\icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln92_reg_690_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln92_reg_690_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln92_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln92_reg_690[0]_i_1_n_3 ),
        .Q(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \indvar_flatten_reg_229[0]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_CS_fsm_state4),
        .O(indvar_flatten_reg_229));
  LUT4 #(
    .INIT(16'h0040)) 
    \indvar_flatten_reg_229[0]_i_2 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .O(indvar_flatten_reg_2290));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_229[0]_i_4 
       (.I0(indvar_flatten_reg_229_reg[0]),
        .O(\indvar_flatten_reg_229[0]_i_4_n_3 ));
  FDRE \indvar_flatten_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_229_reg[0]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_229_reg[0]_i_3_n_3 ,\indvar_flatten_reg_229_reg[0]_i_3_n_4 ,\indvar_flatten_reg_229_reg[0]_i_3_n_5 ,\indvar_flatten_reg_229_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_229_reg[0]_i_3_n_7 ,\indvar_flatten_reg_229_reg[0]_i_3_n_8 ,\indvar_flatten_reg_229_reg[0]_i_3_n_9 ,\indvar_flatten_reg_229_reg[0]_i_3_n_10 }),
        .S({indvar_flatten_reg_229_reg[3:1],\indvar_flatten_reg_229[0]_i_4_n_3 }));
  FDRE \indvar_flatten_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[10]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[11]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[12]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[12]_i_1_n_3 ,\indvar_flatten_reg_229_reg[12]_i_1_n_4 ,\indvar_flatten_reg_229_reg[12]_i_1_n_5 ,\indvar_flatten_reg_229_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[12]_i_1_n_7 ,\indvar_flatten_reg_229_reg[12]_i_1_n_8 ,\indvar_flatten_reg_229_reg[12]_i_1_n_9 ,\indvar_flatten_reg_229_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[15:12]));
  FDRE \indvar_flatten_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[13]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[14]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[15]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[16]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[16]_i_1_n_3 ,\indvar_flatten_reg_229_reg[16]_i_1_n_4 ,\indvar_flatten_reg_229_reg[16]_i_1_n_5 ,\indvar_flatten_reg_229_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[16]_i_1_n_7 ,\indvar_flatten_reg_229_reg[16]_i_1_n_8 ,\indvar_flatten_reg_229_reg[16]_i_1_n_9 ,\indvar_flatten_reg_229_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[19:16]));
  FDRE \indvar_flatten_reg_229_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[17]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[18]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[19]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten_reg_229_reg[1]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[20]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[20]_i_1_n_3 ,\indvar_flatten_reg_229_reg[20]_i_1_n_4 ,\indvar_flatten_reg_229_reg[20]_i_1_n_5 ,\indvar_flatten_reg_229_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[20]_i_1_n_7 ,\indvar_flatten_reg_229_reg[20]_i_1_n_8 ,\indvar_flatten_reg_229_reg[20]_i_1_n_9 ,\indvar_flatten_reg_229_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[23:20]));
  FDRE \indvar_flatten_reg_229_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[21]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[22]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[23]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[24]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[24]_i_1_n_3 ,\indvar_flatten_reg_229_reg[24]_i_1_n_4 ,\indvar_flatten_reg_229_reg[24]_i_1_n_5 ,\indvar_flatten_reg_229_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[24]_i_1_n_7 ,\indvar_flatten_reg_229_reg[24]_i_1_n_8 ,\indvar_flatten_reg_229_reg[24]_i_1_n_9 ,\indvar_flatten_reg_229_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[27:24]));
  FDRE \indvar_flatten_reg_229_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[25]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[26]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[27]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[28]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[24]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_229_reg[28]_i_1_n_4 ,\indvar_flatten_reg_229_reg[28]_i_1_n_5 ,\indvar_flatten_reg_229_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[28]_i_1_n_7 ,\indvar_flatten_reg_229_reg[28]_i_1_n_8 ,\indvar_flatten_reg_229_reg[28]_i_1_n_9 ,\indvar_flatten_reg_229_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[31:28]));
  FDRE \indvar_flatten_reg_229_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[29]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_8 ),
        .Q(indvar_flatten_reg_229_reg[2]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[30]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[31]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_7 ),
        .Q(indvar_flatten_reg_229_reg[3]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[4]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[0]_i_3_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[4]_i_1_n_3 ,\indvar_flatten_reg_229_reg[4]_i_1_n_4 ,\indvar_flatten_reg_229_reg[4]_i_1_n_5 ,\indvar_flatten_reg_229_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[4]_i_1_n_7 ,\indvar_flatten_reg_229_reg[4]_i_1_n_8 ,\indvar_flatten_reg_229_reg[4]_i_1_n_9 ,\indvar_flatten_reg_229_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[7:4]));
  FDRE \indvar_flatten_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[5]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[6]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[7]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[8]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[8]_i_1_n_3 ,\indvar_flatten_reg_229_reg[8]_i_1_n_4 ,\indvar_flatten_reg_229_reg[8]_i_1_n_5 ,\indvar_flatten_reg_229_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[8]_i_1_n_7 ,\indvar_flatten_reg_229_reg[8]_i_1_n_8 ,\indvar_flatten_reg_229_reg[8]_i_1_n_9 ,\indvar_flatten_reg_229_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[11:8]));
  FDRE \indvar_flatten_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[9]),
        .R(indvar_flatten_reg_229));
  LUT6 #(
    .INIT(64'h4040404040004040)) 
    internal_full_n_i_2__0
       (.I0(icmp_ln92_reg_690_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(img_out_data_full_n),
        .I3(img_in_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__1
       (.I0(Q[1]),
        .I1(low_th_0_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__10
       (.I0(Q[1]),
        .I1(high_th_1_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__11
       (.I0(Q[1]),
        .I1(high_th_1_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__12
       (.I0(Q[1]),
        .I1(high_th_1_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__13
       (.I0(Q[1]),
        .I1(low_th_2_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__14
       (.I0(Q[1]),
        .I1(low_th_2_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__15
       (.I0(Q[1]),
        .I1(low_th_2_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__16
       (.I0(Q[1]),
        .I1(high_th_2_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__17
       (.I0(Q[1]),
        .I1(high_th_2_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__18
       (.I0(Q[1]),
        .I1(high_th_2_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__19
       (.I0(Q[1]),
        .I1(img_height_loc_i_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__2
       (.I0(Q[1]),
        .I1(low_th_0_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__20
       (.I0(Q[1]),
        .I1(img_width_loc_i_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__3
       (.I0(Q[1]),
        .I1(low_th_0_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__4
       (.I0(Q[1]),
        .I1(high_th_0_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__5
       (.I0(Q[1]),
        .I1(high_th_0_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__6
       (.I0(Q[1]),
        .I1(high_th_0_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__7
       (.I0(Q[1]),
        .I1(low_th_1_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__8
       (.I0(Q[1]),
        .I1(low_th_1_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__9
       (.I0(Q[1]),
        .I1(low_th_1_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0800F7FFF7FF0800)) 
    \mOutPtr[0]_i_1 
       (.I0(p_3_in),
        .I1(img_in_data_empty_n),
        .I2(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(shiftReg_ce_1),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \mOutPtr[0]_i_1__0 
       (.I0(icmp_ln92_reg_690_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I3(B_V_data_1_sel_wr01_out),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(\icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hBBBBBDBB44444244)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(icmp_ln92_reg_690_pp0_iter1_reg),
        .I5(\mOutPtr_reg[1] ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(img_in_data_empty_n),
        .I3(\icmp_ln92_reg_690_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(\ap_CS_fsm_reg[4]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1 mul_mul_16ns_16ns_32_4_1_U34
       (.A(A),
        .B(B),
        .D({mul_mul_16ns_16ns_32_4_1_U34_n_3,mul_mul_16ns_16ns_32_4_1_U34_n_4,mul_mul_16ns_16ns_32_4_1_U34_n_5,mul_mul_16ns_16ns_32_4_1_U34_n_6,mul_mul_16ns_16ns_32_4_1_U34_n_7,mul_mul_16ns_16ns_32_4_1_U34_n_8,mul_mul_16ns_16ns_32_4_1_U34_n_9,mul_mul_16ns_16ns_32_4_1_U34_n_10,mul_mul_16ns_16ns_32_4_1_U34_n_11,mul_mul_16ns_16ns_32_4_1_U34_n_12,mul_mul_16ns_16ns_32_4_1_U34_n_13,mul_mul_16ns_16ns_32_4_1_U34_n_14,mul_mul_16ns_16ns_32_4_1_U34_n_15,mul_mul_16ns_16ns_32_4_1_U34_n_16,mul_mul_16ns_16ns_32_4_1_U34_n_17,mul_mul_16ns_16ns_32_4_1_U34_n_18,mul_mul_16ns_16ns_32_4_1_U34_n_19,mul_mul_16ns_16ns_32_4_1_U34_n_20,mul_mul_16ns_16ns_32_4_1_U34_n_21,mul_mul_16ns_16ns_32_4_1_U34_n_22,mul_mul_16ns_16ns_32_4_1_U34_n_23,mul_mul_16ns_16ns_32_4_1_U34_n_24,mul_mul_16ns_16ns_32_4_1_U34_n_25,mul_mul_16ns_16ns_32_4_1_U34_n_26,mul_mul_16ns_16ns_32_4_1_U34_n_27,mul_mul_16ns_16ns_32_4_1_U34_n_28,mul_mul_16ns_16ns_32_4_1_U34_n_29,mul_mul_16ns_16ns_32_4_1_U34_n_30,mul_mul_16ns_16ns_32_4_1_U34_n_31,mul_mul_16ns_16ns_32_4_1_U34_n_32,mul_mul_16ns_16ns_32_4_1_U34_n_33,mul_mul_16ns_16ns_32_4_1_U34_n_34}),
        .Q({Q[1],ap_CS_fsm_pp0_stage0,Q[0]}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s
   (CO,
    stream_out_TDATA,
    \B_V_data_1_state_reg[0] ,
    B_V_data_1_sel_wr01_out,
    i_1_reg_2600,
    Q,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
    int_ap_done_reg,
    stream_out_TUSER,
    stream_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    stream_out_TREADY,
    \ap_CS_fsm_reg[1]_0 ,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    img_out_rows_c_empty_n,
    img_out_cols_c_empty_n,
    img_out_data_empty_n,
    int_ap_done_reg_0,
    int_ap_done_reg_1,
    img_out_data_dout,
    D,
    \rows_reg_239_reg[31]_0 );
  output [0:0]CO;
  output [0:0]stream_out_TDATA;
  output \B_V_data_1_state_reg[0] ;
  output B_V_data_1_sel_wr01_out;
  output i_1_reg_2600;
  output [0:0]Q;
  output xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  output int_ap_done_reg;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input stream_out_TREADY;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input img_out_rows_c_empty_n;
  input img_out_cols_c_empty_n;
  input img_out_data_empty_n;
  input int_ap_done_reg_0;
  input [0:0]int_ap_done_reg_1;
  input [0:0]img_out_data_dout;
  input [31:0]D;
  input [31:0]\rows_reg_239_reg[31]_0 ;

  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_217_p2;
  wire axi_last_V_fu_217_p2_carry__0_i_1_n_3;
  wire axi_last_V_fu_217_p2_carry__0_i_2_n_3;
  wire axi_last_V_fu_217_p2_carry__0_i_3_n_3;
  wire axi_last_V_fu_217_p2_carry__0_i_4_n_3;
  wire axi_last_V_fu_217_p2_carry__0_n_3;
  wire axi_last_V_fu_217_p2_carry__0_n_4;
  wire axi_last_V_fu_217_p2_carry__0_n_5;
  wire axi_last_V_fu_217_p2_carry__0_n_6;
  wire axi_last_V_fu_217_p2_carry__1_i_1_n_3;
  wire axi_last_V_fu_217_p2_carry__1_i_2_n_3;
  wire axi_last_V_fu_217_p2_carry__1_i_3_n_3;
  wire axi_last_V_fu_217_p2_carry__1_n_5;
  wire axi_last_V_fu_217_p2_carry__1_n_6;
  wire axi_last_V_fu_217_p2_carry_i_1_n_3;
  wire axi_last_V_fu_217_p2_carry_i_2_n_3;
  wire axi_last_V_fu_217_p2_carry_i_3_n_3;
  wire axi_last_V_fu_217_p2_carry_i_4_n_3;
  wire axi_last_V_fu_217_p2_carry_n_3;
  wire axi_last_V_fu_217_p2_carry_n_4;
  wire axi_last_V_fu_217_p2_carry_n_5;
  wire axi_last_V_fu_217_p2_carry_n_6;
  wire axi_last_V_reg_283;
  wire cmp71_i_fu_179_p2;
  wire cmp71_i_fu_179_p2_carry__0_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry__0_n_3;
  wire cmp71_i_fu_179_p2_carry__0_n_4;
  wire cmp71_i_fu_179_p2_carry__0_n_5;
  wire cmp71_i_fu_179_p2_carry__0_n_6;
  wire cmp71_i_fu_179_p2_carry__1_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry__1_n_3;
  wire cmp71_i_fu_179_p2_carry__1_n_4;
  wire cmp71_i_fu_179_p2_carry__1_n_5;
  wire cmp71_i_fu_179_p2_carry__1_n_6;
  wire cmp71_i_fu_179_p2_carry__2_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry__2_n_4;
  wire cmp71_i_fu_179_p2_carry__2_n_5;
  wire cmp71_i_fu_179_p2_carry__2_n_6;
  wire cmp71_i_fu_179_p2_carry_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry_n_3;
  wire cmp71_i_fu_179_p2_carry_n_4;
  wire cmp71_i_fu_179_p2_carry_n_5;
  wire cmp71_i_fu_179_p2_carry_n_6;
  wire cmp71_i_reg_256;
  wire [31:0]cols_reg_244;
  wire [10:0]i_1_fu_184_p2;
  wire [10:0]i_1_reg_260;
  wire i_1_reg_2600;
  wire \i_1_reg_260[10]_i_3_n_3 ;
  wire i_reg_133;
  wire \i_reg_133_reg_n_3_[0] ;
  wire \i_reg_133_reg_n_3_[10] ;
  wire \i_reg_133_reg_n_3_[1] ;
  wire \i_reg_133_reg_n_3_[2] ;
  wire \i_reg_133_reg_n_3_[3] ;
  wire \i_reg_133_reg_n_3_[4] ;
  wire \i_reg_133_reg_n_3_[5] ;
  wire \i_reg_133_reg_n_3_[6] ;
  wire \i_reg_133_reg_n_3_[7] ;
  wire \i_reg_133_reg_n_3_[8] ;
  wire \i_reg_133_reg_n_3_[9] ;
  wire icmp_ln195_fu_197_p2_carry__0_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_n_4;
  wire icmp_ln195_fu_197_p2_carry__0_n_5;
  wire icmp_ln195_fu_197_p2_carry__0_n_6;
  wire icmp_ln195_fu_197_p2_carry__1_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_n_4;
  wire icmp_ln195_fu_197_p2_carry__1_n_5;
  wire icmp_ln195_fu_197_p2_carry__1_n_6;
  wire icmp_ln195_fu_197_p2_carry__2_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_n_4;
  wire icmp_ln195_fu_197_p2_carry__2_n_5;
  wire icmp_ln195_fu_197_p2_carry__2_n_6;
  wire icmp_ln195_fu_197_p2_carry_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry_n_3;
  wire icmp_ln195_fu_197_p2_carry_n_4;
  wire icmp_ln195_fu_197_p2_carry_n_5;
  wire icmp_ln195_fu_197_p2_carry_n_6;
  wire icmp_ln197_fu_212_p2;
  wire icmp_ln197_fu_212_p2_carry__0_i_1_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_i_2_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_i_3_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_i_4_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_n_4;
  wire icmp_ln197_fu_212_p2_carry__0_n_5;
  wire icmp_ln197_fu_212_p2_carry__0_n_6;
  wire icmp_ln197_fu_212_p2_carry__1_i_1_n_3;
  wire icmp_ln197_fu_212_p2_carry__1_i_2_n_3;
  wire icmp_ln197_fu_212_p2_carry__1_i_3_n_3;
  wire icmp_ln197_fu_212_p2_carry__1_n_5;
  wire icmp_ln197_fu_212_p2_carry__1_n_6;
  wire icmp_ln197_fu_212_p2_carry_i_1_n_3;
  wire icmp_ln197_fu_212_p2_carry_i_2_n_3;
  wire icmp_ln197_fu_212_p2_carry_i_3_n_3;
  wire icmp_ln197_fu_212_p2_carry_i_4_n_3;
  wire icmp_ln197_fu_212_p2_carry_n_3;
  wire icmp_ln197_fu_212_p2_carry_n_4;
  wire icmp_ln197_fu_212_p2_carry_n_5;
  wire icmp_ln197_fu_212_p2_carry_n_6;
  wire \icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln197_reg_279_reg_n_3_[0] ;
  wire img_out_cols_c_empty_n;
  wire [0:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire int_ap_done_reg;
  wire int_ap_done_reg_0;
  wire [0:0]int_ap_done_reg_1;
  wire [10:0]j_1_fu_202_p2;
  wire j_reg_1440;
  wire \j_reg_144[10]_i_4_n_3 ;
  wire \j_reg_144[2]_i_1_n_3 ;
  wire \j_reg_144[5]_i_1_n_3 ;
  wire \j_reg_144[8]_i_1_n_3 ;
  wire \j_reg_144[9]_i_1_n_3 ;
  wire \j_reg_144[9]_i_2_n_3 ;
  wire [10:0]j_reg_144_reg;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_21;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire [31:0]rows_reg_239;
  wire [31:0]\rows_reg_239_reg[31]_0 ;
  wire sof_3_reg_155;
  wire sof_fu_82;
  wire \sof_fu_82[0]_i_1_n_3 ;
  wire [0:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire [31:0]sub_i_fu_174_p2;
  wire [31:0]sub_i_reg_251;
  wire \sub_i_reg_251[12]_i_2_n_3 ;
  wire \sub_i_reg_251[12]_i_3_n_3 ;
  wire \sub_i_reg_251[12]_i_4_n_3 ;
  wire \sub_i_reg_251[12]_i_5_n_3 ;
  wire \sub_i_reg_251[16]_i_2_n_3 ;
  wire \sub_i_reg_251[16]_i_3_n_3 ;
  wire \sub_i_reg_251[16]_i_4_n_3 ;
  wire \sub_i_reg_251[16]_i_5_n_3 ;
  wire \sub_i_reg_251[20]_i_2_n_3 ;
  wire \sub_i_reg_251[20]_i_3_n_3 ;
  wire \sub_i_reg_251[20]_i_4_n_3 ;
  wire \sub_i_reg_251[20]_i_5_n_3 ;
  wire \sub_i_reg_251[24]_i_2_n_3 ;
  wire \sub_i_reg_251[24]_i_3_n_3 ;
  wire \sub_i_reg_251[24]_i_4_n_3 ;
  wire \sub_i_reg_251[24]_i_5_n_3 ;
  wire \sub_i_reg_251[28]_i_2_n_3 ;
  wire \sub_i_reg_251[28]_i_3_n_3 ;
  wire \sub_i_reg_251[28]_i_4_n_3 ;
  wire \sub_i_reg_251[28]_i_5_n_3 ;
  wire \sub_i_reg_251[31]_i_2_n_3 ;
  wire \sub_i_reg_251[31]_i_3_n_3 ;
  wire \sub_i_reg_251[31]_i_4_n_3 ;
  wire \sub_i_reg_251[4]_i_2_n_3 ;
  wire \sub_i_reg_251[4]_i_3_n_3 ;
  wire \sub_i_reg_251[4]_i_4_n_3 ;
  wire \sub_i_reg_251[4]_i_5_n_3 ;
  wire \sub_i_reg_251[8]_i_2_n_3 ;
  wire \sub_i_reg_251[8]_i_3_n_3 ;
  wire \sub_i_reg_251[8]_i_4_n_3 ;
  wire \sub_i_reg_251[8]_i_5_n_3 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[31]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[31]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_6 ;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  wire [3:0]NLW_axi_last_V_fu_217_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_217_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_axi_last_V_fu_217_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_217_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln197_fu_212_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln197_fu_212_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln197_fu_212_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln197_fu_212_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_sub_i_reg_251_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_i_reg_251_reg[31]_i_1_O_UNCONNECTED ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  CARRY4 axi_last_V_fu_217_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_217_p2_carry_n_3,axi_last_V_fu_217_p2_carry_n_4,axi_last_V_fu_217_p2_carry_n_5,axi_last_V_fu_217_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_217_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_217_p2_carry_i_1_n_3,axi_last_V_fu_217_p2_carry_i_2_n_3,axi_last_V_fu_217_p2_carry_i_3_n_3,axi_last_V_fu_217_p2_carry_i_4_n_3}));
  CARRY4 axi_last_V_fu_217_p2_carry__0
       (.CI(axi_last_V_fu_217_p2_carry_n_3),
        .CO({axi_last_V_fu_217_p2_carry__0_n_3,axi_last_V_fu_217_p2_carry__0_n_4,axi_last_V_fu_217_p2_carry__0_n_5,axi_last_V_fu_217_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_217_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_217_p2_carry__0_i_1_n_3,axi_last_V_fu_217_p2_carry__0_i_2_n_3,axi_last_V_fu_217_p2_carry__0_i_3_n_3,axi_last_V_fu_217_p2_carry__0_i_4_n_3}));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_1
       (.I0(sub_i_reg_251[22]),
        .I1(sub_i_reg_251[21]),
        .I2(sub_i_reg_251[23]),
        .O(axi_last_V_fu_217_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_2
       (.I0(sub_i_reg_251[19]),
        .I1(sub_i_reg_251[18]),
        .I2(sub_i_reg_251[20]),
        .O(axi_last_V_fu_217_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_3
       (.I0(sub_i_reg_251[16]),
        .I1(sub_i_reg_251[15]),
        .I2(sub_i_reg_251[17]),
        .O(axi_last_V_fu_217_p2_carry__0_i_3_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_4
       (.I0(sub_i_reg_251[13]),
        .I1(sub_i_reg_251[12]),
        .I2(sub_i_reg_251[14]),
        .O(axi_last_V_fu_217_p2_carry__0_i_4_n_3));
  CARRY4 axi_last_V_fu_217_p2_carry__1
       (.CI(axi_last_V_fu_217_p2_carry__0_n_3),
        .CO({NLW_axi_last_V_fu_217_p2_carry__1_CO_UNCONNECTED[3],axi_last_V_fu_217_p2,axi_last_V_fu_217_p2_carry__1_n_5,axi_last_V_fu_217_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_217_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,axi_last_V_fu_217_p2_carry__1_i_1_n_3,axi_last_V_fu_217_p2_carry__1_i_2_n_3,axi_last_V_fu_217_p2_carry__1_i_3_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    axi_last_V_fu_217_p2_carry__1_i_1
       (.I0(sub_i_reg_251[30]),
        .I1(sub_i_reg_251[31]),
        .O(axi_last_V_fu_217_p2_carry__1_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__1_i_2
       (.I0(sub_i_reg_251[28]),
        .I1(sub_i_reg_251[27]),
        .I2(sub_i_reg_251[29]),
        .O(axi_last_V_fu_217_p2_carry__1_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__1_i_3
       (.I0(sub_i_reg_251[25]),
        .I1(sub_i_reg_251[24]),
        .I2(sub_i_reg_251[26]),
        .O(axi_last_V_fu_217_p2_carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h00009009)) 
    axi_last_V_fu_217_p2_carry_i_1
       (.I0(sub_i_reg_251[9]),
        .I1(j_reg_144_reg[9]),
        .I2(j_reg_144_reg[10]),
        .I3(sub_i_reg_251[10]),
        .I4(sub_i_reg_251[11]),
        .O(axi_last_V_fu_217_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_217_p2_carry_i_2
       (.I0(sub_i_reg_251[8]),
        .I1(j_reg_144_reg[8]),
        .I2(j_reg_144_reg[7]),
        .I3(sub_i_reg_251[7]),
        .I4(j_reg_144_reg[6]),
        .I5(sub_i_reg_251[6]),
        .O(axi_last_V_fu_217_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_217_p2_carry_i_3
       (.I0(sub_i_reg_251[5]),
        .I1(j_reg_144_reg[5]),
        .I2(j_reg_144_reg[3]),
        .I3(sub_i_reg_251[3]),
        .I4(j_reg_144_reg[4]),
        .I5(sub_i_reg_251[4]),
        .O(axi_last_V_fu_217_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_217_p2_carry_i_4
       (.I0(sub_i_reg_251[2]),
        .I1(j_reg_144_reg[2]),
        .I2(j_reg_144_reg[0]),
        .I3(sub_i_reg_251[0]),
        .I4(j_reg_144_reg[1]),
        .I5(sub_i_reg_251[1]),
        .O(axi_last_V_fu_217_p2_carry_i_4_n_3));
  FDRE \axi_last_V_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(axi_last_V_reg_283),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry
       (.CI(1'b0),
        .CO({cmp71_i_fu_179_p2_carry_n_3,cmp71_i_fu_179_p2_carry_n_4,cmp71_i_fu_179_p2_carry_n_5,cmp71_i_fu_179_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry_i_1_n_3,cmp71_i_fu_179_p2_carry_i_2_n_3,cmp71_i_fu_179_p2_carry_i_3_n_3,cmp71_i_fu_179_p2_carry_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry_i_5_n_3,cmp71_i_fu_179_p2_carry_i_6_n_3,cmp71_i_fu_179_p2_carry_i_7_n_3,cmp71_i_fu_179_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry__0
       (.CI(cmp71_i_fu_179_p2_carry_n_3),
        .CO({cmp71_i_fu_179_p2_carry__0_n_3,cmp71_i_fu_179_p2_carry__0_n_4,cmp71_i_fu_179_p2_carry__0_n_5,cmp71_i_fu_179_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry__0_i_1_n_3,cmp71_i_fu_179_p2_carry__0_i_2_n_3,cmp71_i_fu_179_p2_carry__0_i_3_n_3,cmp71_i_fu_179_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry__0_i_5_n_3,cmp71_i_fu_179_p2_carry__0_i_6_n_3,cmp71_i_fu_179_p2_carry__0_i_7_n_3,cmp71_i_fu_179_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_1
       (.I0(cols_reg_244[15]),
        .I1(cols_reg_244[14]),
        .O(cmp71_i_fu_179_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_2
       (.I0(cols_reg_244[13]),
        .I1(cols_reg_244[12]),
        .O(cmp71_i_fu_179_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_3
       (.I0(cols_reg_244[11]),
        .I1(cols_reg_244[10]),
        .O(cmp71_i_fu_179_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_4
       (.I0(cols_reg_244[9]),
        .I1(cols_reg_244[8]),
        .O(cmp71_i_fu_179_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_5
       (.I0(cols_reg_244[14]),
        .I1(cols_reg_244[15]),
        .O(cmp71_i_fu_179_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_6
       (.I0(cols_reg_244[12]),
        .I1(cols_reg_244[13]),
        .O(cmp71_i_fu_179_p2_carry__0_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_7
       (.I0(cols_reg_244[10]),
        .I1(cols_reg_244[11]),
        .O(cmp71_i_fu_179_p2_carry__0_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_8
       (.I0(cols_reg_244[8]),
        .I1(cols_reg_244[9]),
        .O(cmp71_i_fu_179_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry__1
       (.CI(cmp71_i_fu_179_p2_carry__0_n_3),
        .CO({cmp71_i_fu_179_p2_carry__1_n_3,cmp71_i_fu_179_p2_carry__1_n_4,cmp71_i_fu_179_p2_carry__1_n_5,cmp71_i_fu_179_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry__1_i_1_n_3,cmp71_i_fu_179_p2_carry__1_i_2_n_3,cmp71_i_fu_179_p2_carry__1_i_3_n_3,cmp71_i_fu_179_p2_carry__1_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry__1_i_5_n_3,cmp71_i_fu_179_p2_carry__1_i_6_n_3,cmp71_i_fu_179_p2_carry__1_i_7_n_3,cmp71_i_fu_179_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_1
       (.I0(cols_reg_244[23]),
        .I1(cols_reg_244[22]),
        .O(cmp71_i_fu_179_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_2
       (.I0(cols_reg_244[21]),
        .I1(cols_reg_244[20]),
        .O(cmp71_i_fu_179_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_3
       (.I0(cols_reg_244[19]),
        .I1(cols_reg_244[18]),
        .O(cmp71_i_fu_179_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_4
       (.I0(cols_reg_244[17]),
        .I1(cols_reg_244[16]),
        .O(cmp71_i_fu_179_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_5
       (.I0(cols_reg_244[22]),
        .I1(cols_reg_244[23]),
        .O(cmp71_i_fu_179_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_6
       (.I0(cols_reg_244[20]),
        .I1(cols_reg_244[21]),
        .O(cmp71_i_fu_179_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_7
       (.I0(cols_reg_244[18]),
        .I1(cols_reg_244[19]),
        .O(cmp71_i_fu_179_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_8
       (.I0(cols_reg_244[16]),
        .I1(cols_reg_244[17]),
        .O(cmp71_i_fu_179_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry__2
       (.CI(cmp71_i_fu_179_p2_carry__1_n_3),
        .CO({cmp71_i_fu_179_p2,cmp71_i_fu_179_p2_carry__2_n_4,cmp71_i_fu_179_p2_carry__2_n_5,cmp71_i_fu_179_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry__2_i_1_n_3,cmp71_i_fu_179_p2_carry__2_i_2_n_3,cmp71_i_fu_179_p2_carry__2_i_3_n_3,cmp71_i_fu_179_p2_carry__2_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry__2_i_5_n_3,cmp71_i_fu_179_p2_carry__2_i_6_n_3,cmp71_i_fu_179_p2_carry__2_i_7_n_3,cmp71_i_fu_179_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp71_i_fu_179_p2_carry__2_i_1
       (.I0(cols_reg_244[30]),
        .I1(cols_reg_244[31]),
        .O(cmp71_i_fu_179_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__2_i_2
       (.I0(cols_reg_244[29]),
        .I1(cols_reg_244[28]),
        .O(cmp71_i_fu_179_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__2_i_3
       (.I0(cols_reg_244[27]),
        .I1(cols_reg_244[26]),
        .O(cmp71_i_fu_179_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__2_i_4
       (.I0(cols_reg_244[25]),
        .I1(cols_reg_244[24]),
        .O(cmp71_i_fu_179_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_5
       (.I0(cols_reg_244[30]),
        .I1(cols_reg_244[31]),
        .O(cmp71_i_fu_179_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_6
       (.I0(cols_reg_244[28]),
        .I1(cols_reg_244[29]),
        .O(cmp71_i_fu_179_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_7
       (.I0(cols_reg_244[26]),
        .I1(cols_reg_244[27]),
        .O(cmp71_i_fu_179_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_8
       (.I0(cols_reg_244[24]),
        .I1(cols_reg_244[25]),
        .O(cmp71_i_fu_179_p2_carry__2_i_8_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_1
       (.I0(cols_reg_244[7]),
        .I1(cols_reg_244[6]),
        .O(cmp71_i_fu_179_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_2
       (.I0(cols_reg_244[5]),
        .I1(cols_reg_244[4]),
        .O(cmp71_i_fu_179_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_3
       (.I0(cols_reg_244[3]),
        .I1(cols_reg_244[2]),
        .O(cmp71_i_fu_179_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_4
       (.I0(cols_reg_244[1]),
        .I1(cols_reg_244[0]),
        .O(cmp71_i_fu_179_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_5
       (.I0(cols_reg_244[6]),
        .I1(cols_reg_244[7]),
        .O(cmp71_i_fu_179_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_6
       (.I0(cols_reg_244[4]),
        .I1(cols_reg_244[5]),
        .O(cmp71_i_fu_179_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_7
       (.I0(cols_reg_244[2]),
        .I1(cols_reg_244[3]),
        .O(cmp71_i_fu_179_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_8
       (.I0(cols_reg_244[0]),
        .I1(cols_reg_244[1]),
        .O(cmp71_i_fu_179_p2_carry_i_8_n_3));
  FDRE \cmp71_i_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp71_i_fu_179_p2),
        .Q(cmp71_i_reg_256),
        .R(1'b0));
  FDRE \cols_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(cols_reg_244[0]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(cols_reg_244[10]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(cols_reg_244[11]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[12]),
        .Q(cols_reg_244[12]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[13]),
        .Q(cols_reg_244[13]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[14]),
        .Q(cols_reg_244[14]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[15]),
        .Q(cols_reg_244[15]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[16]),
        .Q(cols_reg_244[16]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[17]),
        .Q(cols_reg_244[17]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[18]),
        .Q(cols_reg_244[18]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[19]),
        .Q(cols_reg_244[19]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(cols_reg_244[1]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[20]),
        .Q(cols_reg_244[20]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[21]),
        .Q(cols_reg_244[21]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[22]),
        .Q(cols_reg_244[22]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[23]),
        .Q(cols_reg_244[23]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[24]),
        .Q(cols_reg_244[24]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[25]),
        .Q(cols_reg_244[25]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[26]),
        .Q(cols_reg_244[26]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[27]),
        .Q(cols_reg_244[27]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[28]),
        .Q(cols_reg_244[28]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[29]),
        .Q(cols_reg_244[29]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(cols_reg_244[2]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[30]),
        .Q(cols_reg_244[30]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[31]),
        .Q(cols_reg_244[31]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(cols_reg_244[3]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(cols_reg_244[4]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(cols_reg_244[5]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(cols_reg_244[6]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(cols_reg_244[7]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(cols_reg_244[8]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(cols_reg_244[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_260[0]_i_1 
       (.I0(\i_reg_133_reg_n_3_[0] ),
        .O(i_1_fu_184_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_1_reg_260[10]_i_2 
       (.I0(\i_reg_133_reg_n_3_[10] ),
        .I1(\i_reg_133_reg_n_3_[7] ),
        .I2(\i_1_reg_260[10]_i_3_n_3 ),
        .I3(\i_reg_133_reg_n_3_[6] ),
        .I4(\i_reg_133_reg_n_3_[8] ),
        .I5(\i_reg_133_reg_n_3_[9] ),
        .O(i_1_fu_184_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_260[10]_i_3 
       (.I0(\i_reg_133_reg_n_3_[4] ),
        .I1(\i_reg_133_reg_n_3_[2] ),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(\i_reg_133_reg_n_3_[1] ),
        .I4(\i_reg_133_reg_n_3_[3] ),
        .I5(\i_reg_133_reg_n_3_[5] ),
        .O(\i_1_reg_260[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_260[1]_i_1 
       (.I0(\i_reg_133_reg_n_3_[0] ),
        .I1(\i_reg_133_reg_n_3_[1] ),
        .O(i_1_fu_184_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_260[2]_i_1 
       (.I0(\i_reg_133_reg_n_3_[2] ),
        .I1(\i_reg_133_reg_n_3_[0] ),
        .I2(\i_reg_133_reg_n_3_[1] ),
        .O(i_1_fu_184_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_260[3]_i_1 
       (.I0(\i_reg_133_reg_n_3_[3] ),
        .I1(\i_reg_133_reg_n_3_[1] ),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(\i_reg_133_reg_n_3_[2] ),
        .O(i_1_fu_184_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_260[4]_i_1 
       (.I0(\i_reg_133_reg_n_3_[4] ),
        .I1(\i_reg_133_reg_n_3_[2] ),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(\i_reg_133_reg_n_3_[1] ),
        .I4(\i_reg_133_reg_n_3_[3] ),
        .O(i_1_fu_184_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_260[5]_i_1 
       (.I0(\i_reg_133_reg_n_3_[5] ),
        .I1(\i_reg_133_reg_n_3_[3] ),
        .I2(\i_reg_133_reg_n_3_[1] ),
        .I3(\i_reg_133_reg_n_3_[0] ),
        .I4(\i_reg_133_reg_n_3_[2] ),
        .I5(\i_reg_133_reg_n_3_[4] ),
        .O(i_1_fu_184_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_260[6]_i_1 
       (.I0(\i_reg_133_reg_n_3_[6] ),
        .I1(\i_1_reg_260[10]_i_3_n_3 ),
        .O(i_1_fu_184_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_1_reg_260[7]_i_1 
       (.I0(\i_reg_133_reg_n_3_[7] ),
        .I1(\i_1_reg_260[10]_i_3_n_3 ),
        .I2(\i_reg_133_reg_n_3_[6] ),
        .O(i_1_fu_184_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_1_reg_260[8]_i_1 
       (.I0(\i_reg_133_reg_n_3_[8] ),
        .I1(\i_reg_133_reg_n_3_[6] ),
        .I2(\i_1_reg_260[10]_i_3_n_3 ),
        .I3(\i_reg_133_reg_n_3_[7] ),
        .O(i_1_fu_184_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_1_reg_260[9]_i_1 
       (.I0(\i_reg_133_reg_n_3_[7] ),
        .I1(\i_1_reg_260[10]_i_3_n_3 ),
        .I2(\i_reg_133_reg_n_3_[6] ),
        .I3(\i_reg_133_reg_n_3_[8] ),
        .I4(\i_reg_133_reg_n_3_[9] ),
        .O(i_1_fu_184_p2[9]));
  FDRE \i_1_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[0]),
        .Q(i_1_reg_260[0]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[10]),
        .Q(i_1_reg_260[10]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[1]),
        .Q(i_1_reg_260[1]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[2]),
        .Q(i_1_reg_260[2]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[3]),
        .Q(i_1_reg_260[3]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[4]),
        .Q(i_1_reg_260[4]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[5]),
        .Q(i_1_reg_260[5]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[6]),
        .Q(i_1_reg_260[6]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[7]),
        .Q(i_1_reg_260[7]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[8]),
        .Q(i_1_reg_260[8]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[9]),
        .Q(i_1_reg_260[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_133[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_133));
  FDRE \i_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[0]),
        .Q(\i_reg_133_reg_n_3_[0] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[10]),
        .Q(\i_reg_133_reg_n_3_[10] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[1]),
        .Q(\i_reg_133_reg_n_3_[1] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[2]),
        .Q(\i_reg_133_reg_n_3_[2] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[3]),
        .Q(\i_reg_133_reg_n_3_[3] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[4]),
        .Q(\i_reg_133_reg_n_3_[4] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[5]),
        .Q(\i_reg_133_reg_n_3_[5] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[6]),
        .Q(\i_reg_133_reg_n_3_[6] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[7]),
        .Q(\i_reg_133_reg_n_3_[7] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[8]),
        .Q(\i_reg_133_reg_n_3_[8] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[9]),
        .Q(\i_reg_133_reg_n_3_[9] ),
        .R(i_reg_133));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln195_fu_197_p2_carry_n_3,icmp_ln195_fu_197_p2_carry_n_4,icmp_ln195_fu_197_p2_carry_n_5,icmp_ln195_fu_197_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry_i_1_n_3,icmp_ln195_fu_197_p2_carry_i_2_n_3,icmp_ln195_fu_197_p2_carry_i_3_n_3,icmp_ln195_fu_197_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry_i_5_n_3,icmp_ln195_fu_197_p2_carry_i_6_n_3,icmp_ln195_fu_197_p2_carry_i_7_n_3,icmp_ln195_fu_197_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry__0
       (.CI(icmp_ln195_fu_197_p2_carry_n_3),
        .CO({icmp_ln195_fu_197_p2_carry__0_n_3,icmp_ln195_fu_197_p2_carry__0_n_4,icmp_ln195_fu_197_p2_carry__0_n_5,icmp_ln195_fu_197_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry__0_i_1_n_3,icmp_ln195_fu_197_p2_carry__0_i_2_n_3,icmp_ln195_fu_197_p2_carry__0_i_3_n_3,icmp_ln195_fu_197_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry__0_i_5_n_3,icmp_ln195_fu_197_p2_carry__0_i_6_n_3,icmp_ln195_fu_197_p2_carry__0_i_7_n_3,icmp_ln195_fu_197_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__0_i_1
       (.I0(rows_reg_239[15]),
        .I1(rows_reg_239[14]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__0_i_2
       (.I0(rows_reg_239[13]),
        .I1(rows_reg_239[12]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln195_fu_197_p2_carry__0_i_3
       (.I0(rows_reg_239[11]),
        .I1(\i_reg_133_reg_n_3_[10] ),
        .I2(rows_reg_239[10]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry__0_i_4
       (.I0(rows_reg_239[9]),
        .I1(\i_reg_133_reg_n_3_[9] ),
        .I2(rows_reg_239[8]),
        .I3(\i_reg_133_reg_n_3_[8] ),
        .O(icmp_ln195_fu_197_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__0_i_5
       (.I0(rows_reg_239[14]),
        .I1(rows_reg_239[15]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__0_i_6
       (.I0(rows_reg_239[12]),
        .I1(rows_reg_239[13]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln195_fu_197_p2_carry__0_i_7
       (.I0(rows_reg_239[11]),
        .I1(\i_reg_133_reg_n_3_[10] ),
        .I2(rows_reg_239[10]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry__0_i_8
       (.I0(\i_reg_133_reg_n_3_[9] ),
        .I1(rows_reg_239[9]),
        .I2(\i_reg_133_reg_n_3_[8] ),
        .I3(rows_reg_239[8]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry__1
       (.CI(icmp_ln195_fu_197_p2_carry__0_n_3),
        .CO({icmp_ln195_fu_197_p2_carry__1_n_3,icmp_ln195_fu_197_p2_carry__1_n_4,icmp_ln195_fu_197_p2_carry__1_n_5,icmp_ln195_fu_197_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry__1_i_1_n_3,icmp_ln195_fu_197_p2_carry__1_i_2_n_3,icmp_ln195_fu_197_p2_carry__1_i_3_n_3,icmp_ln195_fu_197_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry__1_i_5_n_3,icmp_ln195_fu_197_p2_carry__1_i_6_n_3,icmp_ln195_fu_197_p2_carry__1_i_7_n_3,icmp_ln195_fu_197_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_1
       (.I0(rows_reg_239[23]),
        .I1(rows_reg_239[22]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_2
       (.I0(rows_reg_239[21]),
        .I1(rows_reg_239[20]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_3
       (.I0(rows_reg_239[19]),
        .I1(rows_reg_239[18]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_4
       (.I0(rows_reg_239[17]),
        .I1(rows_reg_239[16]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_5
       (.I0(rows_reg_239[22]),
        .I1(rows_reg_239[23]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_6
       (.I0(rows_reg_239[20]),
        .I1(rows_reg_239[21]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_7
       (.I0(rows_reg_239[18]),
        .I1(rows_reg_239[19]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_8
       (.I0(rows_reg_239[16]),
        .I1(rows_reg_239[17]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry__2
       (.CI(icmp_ln195_fu_197_p2_carry__1_n_3),
        .CO({CO,icmp_ln195_fu_197_p2_carry__2_n_4,icmp_ln195_fu_197_p2_carry__2_n_5,icmp_ln195_fu_197_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry__2_i_1_n_3,icmp_ln195_fu_197_p2_carry__2_i_2_n_3,icmp_ln195_fu_197_p2_carry__2_i_3_n_3,icmp_ln195_fu_197_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry__2_i_5_n_3,icmp_ln195_fu_197_p2_carry__2_i_6_n_3,icmp_ln195_fu_197_p2_carry__2_i_7_n_3,icmp_ln195_fu_197_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln195_fu_197_p2_carry__2_i_1
       (.I0(rows_reg_239[30]),
        .I1(rows_reg_239[31]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__2_i_2
       (.I0(rows_reg_239[29]),
        .I1(rows_reg_239[28]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__2_i_3
       (.I0(rows_reg_239[27]),
        .I1(rows_reg_239[26]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__2_i_4
       (.I0(rows_reg_239[25]),
        .I1(rows_reg_239[24]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_5
       (.I0(rows_reg_239[30]),
        .I1(rows_reg_239[31]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_6
       (.I0(rows_reg_239[28]),
        .I1(rows_reg_239[29]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_7
       (.I0(rows_reg_239[26]),
        .I1(rows_reg_239[27]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_8
       (.I0(rows_reg_239[24]),
        .I1(rows_reg_239[25]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_1
       (.I0(rows_reg_239[7]),
        .I1(\i_reg_133_reg_n_3_[7] ),
        .I2(rows_reg_239[6]),
        .I3(\i_reg_133_reg_n_3_[6] ),
        .O(icmp_ln195_fu_197_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_2
       (.I0(rows_reg_239[5]),
        .I1(\i_reg_133_reg_n_3_[5] ),
        .I2(rows_reg_239[4]),
        .I3(\i_reg_133_reg_n_3_[4] ),
        .O(icmp_ln195_fu_197_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_3
       (.I0(rows_reg_239[3]),
        .I1(\i_reg_133_reg_n_3_[3] ),
        .I2(rows_reg_239[2]),
        .I3(\i_reg_133_reg_n_3_[2] ),
        .O(icmp_ln195_fu_197_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_4
       (.I0(rows_reg_239[1]),
        .I1(\i_reg_133_reg_n_3_[1] ),
        .I2(rows_reg_239[0]),
        .I3(\i_reg_133_reg_n_3_[0] ),
        .O(icmp_ln195_fu_197_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_5
       (.I0(\i_reg_133_reg_n_3_[7] ),
        .I1(rows_reg_239[7]),
        .I2(\i_reg_133_reg_n_3_[6] ),
        .I3(rows_reg_239[6]),
        .O(icmp_ln195_fu_197_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_6
       (.I0(\i_reg_133_reg_n_3_[5] ),
        .I1(rows_reg_239[5]),
        .I2(\i_reg_133_reg_n_3_[4] ),
        .I3(rows_reg_239[4]),
        .O(icmp_ln195_fu_197_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_7
       (.I0(\i_reg_133_reg_n_3_[3] ),
        .I1(rows_reg_239[3]),
        .I2(\i_reg_133_reg_n_3_[2] ),
        .I3(rows_reg_239[2]),
        .O(icmp_ln195_fu_197_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_8
       (.I0(\i_reg_133_reg_n_3_[1] ),
        .I1(rows_reg_239[1]),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(rows_reg_239[0]),
        .O(icmp_ln195_fu_197_p2_carry_i_8_n_3));
  CARRY4 icmp_ln197_fu_212_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln197_fu_212_p2_carry_n_3,icmp_ln197_fu_212_p2_carry_n_4,icmp_ln197_fu_212_p2_carry_n_5,icmp_ln197_fu_212_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln197_fu_212_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln197_fu_212_p2_carry_i_1_n_3,icmp_ln197_fu_212_p2_carry_i_2_n_3,icmp_ln197_fu_212_p2_carry_i_3_n_3,icmp_ln197_fu_212_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln197_fu_212_p2_carry__0
       (.CI(icmp_ln197_fu_212_p2_carry_n_3),
        .CO({icmp_ln197_fu_212_p2_carry__0_n_3,icmp_ln197_fu_212_p2_carry__0_n_4,icmp_ln197_fu_212_p2_carry__0_n_5,icmp_ln197_fu_212_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln197_fu_212_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln197_fu_212_p2_carry__0_i_1_n_3,icmp_ln197_fu_212_p2_carry__0_i_2_n_3,icmp_ln197_fu_212_p2_carry__0_i_3_n_3,icmp_ln197_fu_212_p2_carry__0_i_4_n_3}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_1
       (.I0(cols_reg_244[23]),
        .I1(cols_reg_244[22]),
        .I2(cols_reg_244[21]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_2
       (.I0(cols_reg_244[19]),
        .I1(cols_reg_244[18]),
        .I2(cols_reg_244[20]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_3
       (.I0(cols_reg_244[17]),
        .I1(cols_reg_244[16]),
        .I2(cols_reg_244[15]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_3_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_4
       (.I0(cols_reg_244[13]),
        .I1(cols_reg_244[12]),
        .I2(cols_reg_244[14]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln197_fu_212_p2_carry__1
       (.CI(icmp_ln197_fu_212_p2_carry__0_n_3),
        .CO({NLW_icmp_ln197_fu_212_p2_carry__1_CO_UNCONNECTED[3],icmp_ln197_fu_212_p2,icmp_ln197_fu_212_p2_carry__1_n_5,icmp_ln197_fu_212_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln197_fu_212_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln197_fu_212_p2_carry__1_i_1_n_3,icmp_ln197_fu_212_p2_carry__1_i_2_n_3,icmp_ln197_fu_212_p2_carry__1_i_3_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln197_fu_212_p2_carry__1_i_1
       (.I0(cols_reg_244[30]),
        .I1(cols_reg_244[31]),
        .O(icmp_ln197_fu_212_p2_carry__1_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__1_i_2
       (.I0(cols_reg_244[29]),
        .I1(cols_reg_244[28]),
        .I2(cols_reg_244[27]),
        .O(icmp_ln197_fu_212_p2_carry__1_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__1_i_3
       (.I0(cols_reg_244[25]),
        .I1(cols_reg_244[24]),
        .I2(cols_reg_244[26]),
        .O(icmp_ln197_fu_212_p2_carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h00009009)) 
    icmp_ln197_fu_212_p2_carry_i_1
       (.I0(cols_reg_244[9]),
        .I1(j_reg_144_reg[9]),
        .I2(j_reg_144_reg[10]),
        .I3(cols_reg_244[10]),
        .I4(cols_reg_244[11]),
        .O(icmp_ln197_fu_212_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln197_fu_212_p2_carry_i_2
       (.I0(cols_reg_244[8]),
        .I1(j_reg_144_reg[8]),
        .I2(j_reg_144_reg[6]),
        .I3(cols_reg_244[6]),
        .I4(j_reg_144_reg[7]),
        .I5(cols_reg_244[7]),
        .O(icmp_ln197_fu_212_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln197_fu_212_p2_carry_i_3
       (.I0(cols_reg_244[5]),
        .I1(j_reg_144_reg[5]),
        .I2(j_reg_144_reg[4]),
        .I3(cols_reg_244[4]),
        .I4(j_reg_144_reg[3]),
        .I5(cols_reg_244[3]),
        .O(icmp_ln197_fu_212_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln197_fu_212_p2_carry_i_4
       (.I0(cols_reg_244[2]),
        .I1(j_reg_144_reg[2]),
        .I2(j_reg_144_reg[1]),
        .I3(cols_reg_244[1]),
        .I4(j_reg_144_reg[0]),
        .I5(cols_reg_244[0]),
        .O(icmp_ln197_fu_212_p2_carry_i_4_n_3));
  FDRE \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(\icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln197_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .Q(\icmp_ln197_reg_279_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_144[0]_i_1 
       (.I0(j_reg_144_reg[0]),
        .O(j_1_fu_202_p2[0]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_reg_144[10]_i_3 
       (.I0(j_reg_144_reg[10]),
        .I1(\j_reg_144[10]_i_4_n_3 ),
        .I2(j_reg_144_reg[8]),
        .I3(j_reg_144_reg[9]),
        .O(j_1_fu_202_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \j_reg_144[10]_i_4 
       (.I0(j_reg_144_reg[6]),
        .I1(\j_reg_144[9]_i_2_n_3 ),
        .I2(j_reg_144_reg[5]),
        .I3(j_reg_144_reg[7]),
        .O(\j_reg_144[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_144[1]_i_1 
       (.I0(j_reg_144_reg[0]),
        .I1(j_reg_144_reg[1]),
        .O(j_1_fu_202_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_144[2]_i_1 
       (.I0(j_reg_144_reg[2]),
        .I1(j_reg_144_reg[1]),
        .I2(j_reg_144_reg[0]),
        .O(\j_reg_144[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_144[3]_i_1 
       (.I0(j_reg_144_reg[3]),
        .I1(j_reg_144_reg[1]),
        .I2(j_reg_144_reg[0]),
        .I3(j_reg_144_reg[2]),
        .O(j_1_fu_202_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_144[4]_i_1 
       (.I0(j_reg_144_reg[4]),
        .I1(j_reg_144_reg[2]),
        .I2(j_reg_144_reg[0]),
        .I3(j_reg_144_reg[1]),
        .I4(j_reg_144_reg[3]),
        .O(j_1_fu_202_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_144[5]_i_1 
       (.I0(j_reg_144_reg[5]),
        .I1(j_reg_144_reg[4]),
        .I2(j_reg_144_reg[2]),
        .I3(j_reg_144_reg[0]),
        .I4(j_reg_144_reg[1]),
        .I5(j_reg_144_reg[3]),
        .O(\j_reg_144[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_144[6]_i_1 
       (.I0(j_reg_144_reg[6]),
        .I1(\j_reg_144[9]_i_2_n_3 ),
        .I2(j_reg_144_reg[5]),
        .O(j_1_fu_202_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_144[7]_i_1 
       (.I0(j_reg_144_reg[7]),
        .I1(j_reg_144_reg[5]),
        .I2(\j_reg_144[9]_i_2_n_3 ),
        .I3(j_reg_144_reg[6]),
        .O(j_1_fu_202_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \j_reg_144[8]_i_1 
       (.I0(j_reg_144_reg[8]),
        .I1(j_reg_144_reg[7]),
        .I2(j_reg_144_reg[5]),
        .I3(\j_reg_144[9]_i_2_n_3 ),
        .I4(j_reg_144_reg[6]),
        .O(\j_reg_144[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_reg_144[9]_i_1 
       (.I0(j_reg_144_reg[9]),
        .I1(j_reg_144_reg[8]),
        .I2(j_reg_144_reg[6]),
        .I3(\j_reg_144[9]_i_2_n_3 ),
        .I4(j_reg_144_reg[5]),
        .I5(j_reg_144_reg[7]),
        .O(\j_reg_144[9]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \j_reg_144[9]_i_2 
       (.I0(j_reg_144_reg[3]),
        .I1(j_reg_144_reg[1]),
        .I2(j_reg_144_reg[0]),
        .I3(j_reg_144_reg[2]),
        .I4(j_reg_144_reg[4]),
        .O(\j_reg_144[9]_i_2_n_3 ));
  FDRE \j_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[0]),
        .Q(j_reg_144_reg[0]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[10]),
        .Q(j_reg_144_reg[10]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[1]),
        .Q(j_reg_144_reg[1]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[2]_i_1_n_3 ),
        .Q(j_reg_144_reg[2]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[3]),
        .Q(j_reg_144_reg[3]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[4]),
        .Q(j_reg_144_reg[4]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[5]_i_1_n_3 ),
        .Q(j_reg_144_reg[5]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[6]),
        .Q(j_reg_144_reg[6]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[7]),
        .Q(j_reg_144_reg[7]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[8]_i_1_n_3 ),
        .Q(j_reg_144_reg[8]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[9]_i_1_n_3 ),
        .Q(j_reg_144_reg[9]),
        .R(ap_NS_fsm112_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .CO(CO),
        .D({ap_NS_fsm[4:2],ap_NS_fsm[0]}),
        .E(i_1_reg_2600),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .\ap_CS_fsm_reg[3]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(j_reg_1440),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_283(axi_last_V_reg_283),
        .\axi_last_V_reg_283_reg[0] (icmp_ln197_fu_212_p2),
        .\axi_last_V_reg_283_reg[0]_0 (axi_last_V_fu_217_p2),
        .cmp71_i_reg_256(cmp71_i_reg_256),
        .\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] (\icmp_ln197_reg_279_reg_n_3_[0] ),
        .\icmp_ln197_reg_279_reg[0] (B_V_data_1_sel_wr01_out),
        .\icmp_ln197_reg_279_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_dout(img_out_data_dout),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .int_ap_done_reg(int_ap_done_reg),
        .int_ap_done_reg_0(int_ap_done_reg_0),
        .int_ap_done_reg_1(int_ap_done_reg_1),
        .sof_3_reg_155(sof_3_reg_155),
        .\sof_3_reg_155_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .\sof_3_reg_155_reg[0]_0 (\icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ),
        .sof_fu_82(sof_fu_82),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TREADY(stream_out_TREADY),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_283(axi_last_V_reg_283),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel_regslice_both__parameterized1_4 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ),
        .\B_V_data_1_payload_A_reg[0]_1 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sof_3_reg_155(sof_3_reg_155),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER));
  FDRE \rows_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [0]),
        .Q(rows_reg_239[0]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [10]),
        .Q(rows_reg_239[10]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [11]),
        .Q(rows_reg_239[11]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [12]),
        .Q(rows_reg_239[12]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [13]),
        .Q(rows_reg_239[13]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [14]),
        .Q(rows_reg_239[14]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [15]),
        .Q(rows_reg_239[15]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [16]),
        .Q(rows_reg_239[16]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [17]),
        .Q(rows_reg_239[17]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [18]),
        .Q(rows_reg_239[18]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [19]),
        .Q(rows_reg_239[19]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [1]),
        .Q(rows_reg_239[1]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [20]),
        .Q(rows_reg_239[20]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [21]),
        .Q(rows_reg_239[21]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [22]),
        .Q(rows_reg_239[22]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [23]),
        .Q(rows_reg_239[23]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [24]),
        .Q(rows_reg_239[24]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [25]),
        .Q(rows_reg_239[25]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [26]),
        .Q(rows_reg_239[26]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [27]),
        .Q(rows_reg_239[27]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [28]),
        .Q(rows_reg_239[28]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [29]),
        .Q(rows_reg_239[29]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [2]),
        .Q(rows_reg_239[2]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [30]),
        .Q(rows_reg_239[30]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [31]),
        .Q(rows_reg_239[31]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [3]),
        .Q(rows_reg_239[3]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [4]),
        .Q(rows_reg_239[4]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [5]),
        .Q(rows_reg_239[5]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [6]),
        .Q(rows_reg_239[6]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [7]),
        .Q(rows_reg_239[7]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [8]),
        .Q(rows_reg_239[8]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [9]),
        .Q(rows_reg_239[9]),
        .R(1'b0));
  FDRE \sof_3_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .Q(sof_3_reg_155),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF70)) 
    \sof_fu_82[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(cmp71_i_reg_256),
        .I2(sof_fu_82),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(\sof_fu_82[0]_i_1_n_3 ));
  FDRE \sof_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_82[0]_i_1_n_3 ),
        .Q(sof_fu_82),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[0]_i_1 
       (.I0(cols_reg_244[0]),
        .O(sub_i_fu_174_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_2 
       (.I0(cols_reg_244[12]),
        .O(\sub_i_reg_251[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_3 
       (.I0(cols_reg_244[11]),
        .O(\sub_i_reg_251[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_4 
       (.I0(cols_reg_244[10]),
        .O(\sub_i_reg_251[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_5 
       (.I0(cols_reg_244[9]),
        .O(\sub_i_reg_251[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_2 
       (.I0(cols_reg_244[16]),
        .O(\sub_i_reg_251[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_3 
       (.I0(cols_reg_244[15]),
        .O(\sub_i_reg_251[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_4 
       (.I0(cols_reg_244[14]),
        .O(\sub_i_reg_251[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_5 
       (.I0(cols_reg_244[13]),
        .O(\sub_i_reg_251[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_2 
       (.I0(cols_reg_244[20]),
        .O(\sub_i_reg_251[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_3 
       (.I0(cols_reg_244[19]),
        .O(\sub_i_reg_251[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_4 
       (.I0(cols_reg_244[18]),
        .O(\sub_i_reg_251[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_5 
       (.I0(cols_reg_244[17]),
        .O(\sub_i_reg_251[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_2 
       (.I0(cols_reg_244[24]),
        .O(\sub_i_reg_251[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_3 
       (.I0(cols_reg_244[23]),
        .O(\sub_i_reg_251[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_4 
       (.I0(cols_reg_244[22]),
        .O(\sub_i_reg_251[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_5 
       (.I0(cols_reg_244[21]),
        .O(\sub_i_reg_251[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_2 
       (.I0(cols_reg_244[28]),
        .O(\sub_i_reg_251[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_3 
       (.I0(cols_reg_244[27]),
        .O(\sub_i_reg_251[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_4 
       (.I0(cols_reg_244[26]),
        .O(\sub_i_reg_251[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_5 
       (.I0(cols_reg_244[25]),
        .O(\sub_i_reg_251[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[31]_i_2 
       (.I0(cols_reg_244[31]),
        .O(\sub_i_reg_251[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[31]_i_3 
       (.I0(cols_reg_244[30]),
        .O(\sub_i_reg_251[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[31]_i_4 
       (.I0(cols_reg_244[29]),
        .O(\sub_i_reg_251[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_2 
       (.I0(cols_reg_244[4]),
        .O(\sub_i_reg_251[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_3 
       (.I0(cols_reg_244[3]),
        .O(\sub_i_reg_251[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_4 
       (.I0(cols_reg_244[2]),
        .O(\sub_i_reg_251[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_5 
       (.I0(cols_reg_244[1]),
        .O(\sub_i_reg_251[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_2 
       (.I0(cols_reg_244[8]),
        .O(\sub_i_reg_251[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_3 
       (.I0(cols_reg_244[7]),
        .O(\sub_i_reg_251[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_4 
       (.I0(cols_reg_244[6]),
        .O(\sub_i_reg_251[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_5 
       (.I0(cols_reg_244[5]),
        .O(\sub_i_reg_251[8]_i_5_n_3 ));
  FDRE \sub_i_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[0]),
        .Q(sub_i_reg_251[0]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[10]),
        .Q(sub_i_reg_251[10]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[11]),
        .Q(sub_i_reg_251[11]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[12]),
        .Q(sub_i_reg_251[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[12]_i_1 
       (.CI(\sub_i_reg_251_reg[8]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[12]_i_1_n_3 ,\sub_i_reg_251_reg[12]_i_1_n_4 ,\sub_i_reg_251_reg[12]_i_1_n_5 ,\sub_i_reg_251_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[12:9]),
        .O(sub_i_fu_174_p2[12:9]),
        .S({\sub_i_reg_251[12]_i_2_n_3 ,\sub_i_reg_251[12]_i_3_n_3 ,\sub_i_reg_251[12]_i_4_n_3 ,\sub_i_reg_251[12]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[13]),
        .Q(sub_i_reg_251[13]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[14]),
        .Q(sub_i_reg_251[14]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[15]),
        .Q(sub_i_reg_251[15]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[16]),
        .Q(sub_i_reg_251[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[16]_i_1 
       (.CI(\sub_i_reg_251_reg[12]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[16]_i_1_n_3 ,\sub_i_reg_251_reg[16]_i_1_n_4 ,\sub_i_reg_251_reg[16]_i_1_n_5 ,\sub_i_reg_251_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[16:13]),
        .O(sub_i_fu_174_p2[16:13]),
        .S({\sub_i_reg_251[16]_i_2_n_3 ,\sub_i_reg_251[16]_i_3_n_3 ,\sub_i_reg_251[16]_i_4_n_3 ,\sub_i_reg_251[16]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[17]),
        .Q(sub_i_reg_251[17]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[18]),
        .Q(sub_i_reg_251[18]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[19]),
        .Q(sub_i_reg_251[19]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[1]),
        .Q(sub_i_reg_251[1]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[20]),
        .Q(sub_i_reg_251[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[20]_i_1 
       (.CI(\sub_i_reg_251_reg[16]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[20]_i_1_n_3 ,\sub_i_reg_251_reg[20]_i_1_n_4 ,\sub_i_reg_251_reg[20]_i_1_n_5 ,\sub_i_reg_251_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[20:17]),
        .O(sub_i_fu_174_p2[20:17]),
        .S({\sub_i_reg_251[20]_i_2_n_3 ,\sub_i_reg_251[20]_i_3_n_3 ,\sub_i_reg_251[20]_i_4_n_3 ,\sub_i_reg_251[20]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[21]),
        .Q(sub_i_reg_251[21]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[22]),
        .Q(sub_i_reg_251[22]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[23]),
        .Q(sub_i_reg_251[23]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[24]),
        .Q(sub_i_reg_251[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[24]_i_1 
       (.CI(\sub_i_reg_251_reg[20]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[24]_i_1_n_3 ,\sub_i_reg_251_reg[24]_i_1_n_4 ,\sub_i_reg_251_reg[24]_i_1_n_5 ,\sub_i_reg_251_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[24:21]),
        .O(sub_i_fu_174_p2[24:21]),
        .S({\sub_i_reg_251[24]_i_2_n_3 ,\sub_i_reg_251[24]_i_3_n_3 ,\sub_i_reg_251[24]_i_4_n_3 ,\sub_i_reg_251[24]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[25]),
        .Q(sub_i_reg_251[25]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[26]),
        .Q(sub_i_reg_251[26]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[27]),
        .Q(sub_i_reg_251[27]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[28]),
        .Q(sub_i_reg_251[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[28]_i_1 
       (.CI(\sub_i_reg_251_reg[24]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[28]_i_1_n_3 ,\sub_i_reg_251_reg[28]_i_1_n_4 ,\sub_i_reg_251_reg[28]_i_1_n_5 ,\sub_i_reg_251_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[28:25]),
        .O(sub_i_fu_174_p2[28:25]),
        .S({\sub_i_reg_251[28]_i_2_n_3 ,\sub_i_reg_251[28]_i_3_n_3 ,\sub_i_reg_251[28]_i_4_n_3 ,\sub_i_reg_251[28]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[29]),
        .Q(sub_i_reg_251[29]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[2]),
        .Q(sub_i_reg_251[2]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[30]),
        .Q(sub_i_reg_251[30]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[31]),
        .Q(sub_i_reg_251[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[31]_i_1 
       (.CI(\sub_i_reg_251_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_i_reg_251_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_i_reg_251_reg[31]_i_1_n_5 ,\sub_i_reg_251_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_reg_244[30:29]}),
        .O({\NLW_sub_i_reg_251_reg[31]_i_1_O_UNCONNECTED [3],sub_i_fu_174_p2[31:29]}),
        .S({1'b0,\sub_i_reg_251[31]_i_2_n_3 ,\sub_i_reg_251[31]_i_3_n_3 ,\sub_i_reg_251[31]_i_4_n_3 }));
  FDRE \sub_i_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[3]),
        .Q(sub_i_reg_251[3]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[4]),
        .Q(sub_i_reg_251[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_reg_251_reg[4]_i_1_n_3 ,\sub_i_reg_251_reg[4]_i_1_n_4 ,\sub_i_reg_251_reg[4]_i_1_n_5 ,\sub_i_reg_251_reg[4]_i_1_n_6 }),
        .CYINIT(cols_reg_244[0]),
        .DI(cols_reg_244[4:1]),
        .O(sub_i_fu_174_p2[4:1]),
        .S({\sub_i_reg_251[4]_i_2_n_3 ,\sub_i_reg_251[4]_i_3_n_3 ,\sub_i_reg_251[4]_i_4_n_3 ,\sub_i_reg_251[4]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[5]),
        .Q(sub_i_reg_251[5]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[6]),
        .Q(sub_i_reg_251[6]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[7]),
        .Q(sub_i_reg_251[7]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[8]),
        .Q(sub_i_reg_251[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[8]_i_1 
       (.CI(\sub_i_reg_251_reg[4]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[8]_i_1_n_3 ,\sub_i_reg_251_reg[8]_i_1_n_4 ,\sub_i_reg_251_reg[8]_i_1_n_5 ,\sub_i_reg_251_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[8:5]),
        .O(sub_i_fu_174_p2[8:5]),
        .S({\sub_i_reg_251[8]_i_2_n_3 ,\sub_i_reg_251[8]_i_3_n_3 ,\sub_i_reg_251[8]_i_4_n_3 ,\sub_i_reg_251[8]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[9]),
        .Q(sub_i_reg_251[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "video_cp_colorthresholding_accel_0,colorthresholding_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "colorthresholding_accel,Vivado 2020.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TVALID,
    stream_out_TREADY,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 142857132, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) input stream_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input [0:0]stream_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TVALID" *) output stream_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TREADY" *) input stream_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDATA" *) output [23:0]stream_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TKEEP" *) output [2:0]stream_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TSTRB" *) output [2:0]stream_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TUSER" *) output [0:0]stream_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TLAST" *) output [0:0]stream_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TID" *) output [0:0]stream_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0" *) output [0:0]stream_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [7:0]\^stream_out_TDATA ;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [23:8]NLW_inst_stream_out_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TID_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TSTRB_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDATA[23] = \<const0> ;
  assign stream_out_TDATA[22] = \<const0> ;
  assign stream_out_TDATA[21] = \<const0> ;
  assign stream_out_TDATA[20] = \<const0> ;
  assign stream_out_TDATA[19] = \<const0> ;
  assign stream_out_TDATA[18] = \<const0> ;
  assign stream_out_TDATA[17] = \<const0> ;
  assign stream_out_TDATA[16] = \<const0> ;
  assign stream_out_TDATA[15] = \<const0> ;
  assign stream_out_TDATA[14] = \<const0> ;
  assign stream_out_TDATA[13] = \<const0> ;
  assign stream_out_TDATA[12] = \<const0> ;
  assign stream_out_TDATA[11] = \<const0> ;
  assign stream_out_TDATA[10] = \<const0> ;
  assign stream_out_TDATA[9] = \<const0> ;
  assign stream_out_TDATA[8] = \<const0> ;
  assign stream_out_TDATA[7:0] = \^stream_out_TDATA [7:0];
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const1> ;
  assign stream_out_TKEEP[1] = \<const1> ;
  assign stream_out_TKEEP[0] = \<const1> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colorthresholding_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TDEST(1'b0),
        .stream_in_TID(1'b0),
        .stream_in_TKEEP({1'b0,1'b0,1'b0}),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB({1'b0,1'b0,1'b0}),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_out_TDATA({NLW_inst_stream_out_TDATA_UNCONNECTED[23:8],\^stream_out_TDATA }),
        .stream_out_TDEST(NLW_inst_stream_out_TDEST_UNCONNECTED[0]),
        .stream_out_TID(NLW_inst_stream_out_TID_UNCONNECTED[0]),
        .stream_out_TKEEP(NLW_inst_stream_out_TKEEP_UNCONNECTED[2:0]),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TSTRB(NLW_inst_stream_out_TSTRB_UNCONNECTED[2:0]),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
