// Seed: 3373895265
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0 `timescale 1ps / 1ps
module module_0;
  logic id_1 = 1;
  assign id_1 = 1;
  reg id_2;
  type_15(
      id_1, id_0 / 1, 1
  );
  logic id_3;
  logic id_4 = id_1 == id_1;
  logic id_5;
  assign id_4 = 1'b0 ? 1'h0 : id_3;
  assign id_5 = id_5;
  logic id_6;
  reg id_7, id_8, id_9, id_10, id_11, id_12;
  type_21(
      1, id_2, id_10
  );
  assign id_6 = id_6;
  initial begin
    id_2 <= id_11;
  end
endmodule
