{
  "module_name": "dwxgmac2.h",
  "hash_id": "0fc17d6641278e08dfa4b0ce5de0e1434487f91cfc05f59577ff28132143f0ad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/dwxgmac2.h",
  "human_readable_source": " \n \n\n#ifndef __STMMAC_DWXGMAC2_H__\n#define __STMMAC_DWXGMAC2_H__\n\n#include \"common.h\"\n\n \n#define XGMAC_JUMBO_LEN\t\t\t16368\n\n \n#define XGMAC_TX_CONFIG\t\t\t0x00000000\n#define XGMAC_CONFIG_SS_OFF\t\t29\n#define XGMAC_CONFIG_SS_MASK\t\tGENMASK(31, 29)\n#define XGMAC_CONFIG_SS_10000\t\t(0x0 << XGMAC_CONFIG_SS_OFF)\n#define XGMAC_CONFIG_SS_2500_GMII\t(0x2 << XGMAC_CONFIG_SS_OFF)\n#define XGMAC_CONFIG_SS_1000_GMII\t(0x3 << XGMAC_CONFIG_SS_OFF)\n#define XGMAC_CONFIG_SS_100_MII\t\t(0x4 << XGMAC_CONFIG_SS_OFF)\n#define XGMAC_CONFIG_SS_5000\t\t(0x5 << XGMAC_CONFIG_SS_OFF)\n#define XGMAC_CONFIG_SS_2500\t\t(0x6 << XGMAC_CONFIG_SS_OFF)\n#define XGMAC_CONFIG_SS_10_MII\t\t(0x7 << XGMAC_CONFIG_SS_OFF)\n#define XGMAC_CONFIG_SARC\t\tGENMASK(22, 20)\n#define XGMAC_CONFIG_SARC_SHIFT\t\t20\n#define XGMAC_CONFIG_JD\t\t\tBIT(16)\n#define XGMAC_CONFIG_TE\t\t\tBIT(0)\n#define XGMAC_CORE_INIT_TX\t\t(XGMAC_CONFIG_JD)\n#define XGMAC_RX_CONFIG\t\t\t0x00000004\n#define XGMAC_CONFIG_ARPEN\t\tBIT(31)\n#define XGMAC_CONFIG_GPSL\t\tGENMASK(29, 16)\n#define XGMAC_CONFIG_GPSL_SHIFT\t\t16\n#define XGMAC_CONFIG_HDSMS\t\tGENMASK(14, 12)\n#define XGMAC_CONFIG_HDSMS_SHIFT\t12\n#define XGMAC_CONFIG_HDSMS_256\t\t(0x2 << XGMAC_CONFIG_HDSMS_SHIFT)\n#define XGMAC_CONFIG_S2KP\t\tBIT(11)\n#define XGMAC_CONFIG_LM\t\t\tBIT(10)\n#define XGMAC_CONFIG_IPC\t\tBIT(9)\n#define XGMAC_CONFIG_JE\t\t\tBIT(8)\n#define XGMAC_CONFIG_WD\t\t\tBIT(7)\n#define XGMAC_CONFIG_GPSLCE\t\tBIT(6)\n#define XGMAC_CONFIG_CST\t\tBIT(2)\n#define XGMAC_CONFIG_ACS\t\tBIT(1)\n#define XGMAC_CONFIG_RE\t\t\tBIT(0)\n#define XGMAC_CORE_INIT_RX\t\t(XGMAC_CONFIG_GPSLCE | XGMAC_CONFIG_WD | \\\n\t\t\t\t\t (XGMAC_JUMBO_LEN << XGMAC_CONFIG_GPSL_SHIFT))\n#define XGMAC_PACKET_FILTER\t\t0x00000008\n#define XGMAC_FILTER_RA\t\t\tBIT(31)\n#define XGMAC_FILTER_IPFE\t\tBIT(20)\n#define XGMAC_FILTER_VTFE\t\tBIT(16)\n#define XGMAC_FILTER_HPF\t\tBIT(10)\n#define XGMAC_FILTER_PCF\t\tBIT(7)\n#define XGMAC_FILTER_PM\t\t\tBIT(4)\n#define XGMAC_FILTER_HMC\t\tBIT(2)\n#define XGMAC_FILTER_PR\t\t\tBIT(0)\n#define XGMAC_HASH_TABLE(x)\t\t(0x00000010 + (x) * 4)\n#define XGMAC_MAX_HASH_TABLE\t\t8\n#define XGMAC_VLAN_TAG\t\t\t0x00000050\n#define XGMAC_VLAN_EDVLP\t\tBIT(26)\n#define XGMAC_VLAN_VTHM\t\t\tBIT(25)\n#define XGMAC_VLAN_DOVLTC\t\tBIT(20)\n#define XGMAC_VLAN_ESVL\t\t\tBIT(18)\n#define XGMAC_VLAN_ETV\t\t\tBIT(16)\n#define XGMAC_VLAN_VID\t\t\tGENMASK(15, 0)\n#define XGMAC_VLAN_HASH_TABLE\t\t0x00000058\n#define XGMAC_VLAN_INCL\t\t\t0x00000060\n#define XGMAC_VLAN_VLTI\t\t\tBIT(20)\n#define XGMAC_VLAN_CSVL\t\t\tBIT(19)\n#define XGMAC_VLAN_VLC\t\t\tGENMASK(17, 16)\n#define XGMAC_VLAN_VLC_SHIFT\t\t16\n#define XGMAC_RXQ_CTRL0\t\t\t0x000000a0\n#define XGMAC_RXQEN(x)\t\t\tGENMASK((x) * 2 + 1, (x) * 2)\n#define XGMAC_RXQEN_SHIFT(x)\t\t((x) * 2)\n#define XGMAC_RXQ_CTRL1\t\t\t0x000000a4\n#define XGMAC_AVCPQ\t\t\tGENMASK(31, 28)\n#define XGMAC_AVCPQ_SHIFT\t\t28\n#define XGMAC_PTPQ\t\t\tGENMASK(27, 24)\n#define XGMAC_PTPQ_SHIFT\t\t24\n#define XGMAC_TACPQE\t\t\tBIT(23)\n#define XGMAC_DCBCPQ\t\t\tGENMASK(19, 16)\n#define XGMAC_DCBCPQ_SHIFT\t\t16\n#define XGMAC_MCBCQEN\t\t\tBIT(15)\n#define XGMAC_MCBCQ\t\t\tGENMASK(11, 8)\n#define XGMAC_MCBCQ_SHIFT\t\t8\n#define XGMAC_RQ\t\t\tGENMASK(7, 4)\n#define XGMAC_RQ_SHIFT\t\t\t4\n#define XGMAC_UPQ\t\t\tGENMASK(3, 0)\n#define XGMAC_UPQ_SHIFT\t\t\t0\n#define XGMAC_RXQ_CTRL2\t\t\t0x000000a8\n#define XGMAC_RXQ_CTRL3\t\t\t0x000000ac\n#define XGMAC_PSRQ(x)\t\t\tGENMASK((x) * 8 + 7, (x) * 8)\n#define XGMAC_PSRQ_SHIFT(x)\t\t((x) * 8)\n#define XGMAC_INT_STATUS\t\t0x000000b0\n#define XGMAC_LPIIS\t\t\tBIT(5)\n#define XGMAC_PMTIS\t\t\tBIT(4)\n#define XGMAC_INT_EN\t\t\t0x000000b4\n#define XGMAC_TSIE\t\t\tBIT(12)\n#define XGMAC_LPIIE\t\t\tBIT(5)\n#define XGMAC_PMTIE\t\t\tBIT(4)\n#define XGMAC_INT_DEFAULT_EN\t\t(XGMAC_LPIIE | XGMAC_PMTIE)\n#define XGMAC_Qx_TX_FLOW_CTRL(x)\t(0x00000070 + (x) * 4)\n#define XGMAC_PT\t\t\tGENMASK(31, 16)\n#define XGMAC_PT_SHIFT\t\t\t16\n#define XGMAC_TFE\t\t\tBIT(1)\n#define XGMAC_RX_FLOW_CTRL\t\t0x00000090\n#define XGMAC_RFE\t\t\tBIT(0)\n#define XGMAC_PMT\t\t\t0x000000c0\n#define XGMAC_GLBLUCAST\t\t\tBIT(9)\n#define XGMAC_RWKPKTEN\t\t\tBIT(2)\n#define XGMAC_MGKPKTEN\t\t\tBIT(1)\n#define XGMAC_PWRDWN\t\t\tBIT(0)\n#define XGMAC_LPI_CTRL\t\t\t0x000000d0\n#define XGMAC_TXCGE\t\t\tBIT(21)\n#define XGMAC_LPITXA\t\t\tBIT(19)\n#define XGMAC_PLS\t\t\tBIT(17)\n#define XGMAC_LPITXEN\t\t\tBIT(16)\n#define XGMAC_RLPIEX\t\t\tBIT(3)\n#define XGMAC_RLPIEN\t\t\tBIT(2)\n#define XGMAC_TLPIEX\t\t\tBIT(1)\n#define XGMAC_TLPIEN\t\t\tBIT(0)\n#define XGMAC_LPI_TIMER_CTRL\t\t0x000000d4\n#define XGMAC_HW_FEATURE0\t\t0x0000011c\n#define XGMAC_HWFEAT_EDMA\t\tBIT(31)\n#define XGMAC_HWFEAT_EDIFFC\t\tBIT(30)\n#define XGMAC_HWFEAT_VXN\t\tBIT(29)\n#define XGMAC_HWFEAT_SAVLANINS\t\tBIT(27)\n#define XGMAC_HWFEAT_TSSTSSEL\t\tGENMASK(26, 25)\n#define XGMAC_HWFEAT_ADDMACADRSEL\tGENMASK(22, 18)\n#define XGMAC_HWFEAT_RXCOESEL\t\tBIT(16)\n#define XGMAC_HWFEAT_TXCOESEL\t\tBIT(14)\n#define XGMAC_HWFEAT_EEESEL\t\tBIT(13)\n#define XGMAC_HWFEAT_TSSEL\t\tBIT(12)\n#define XGMAC_HWFEAT_AVSEL\t\tBIT(11)\n#define XGMAC_HWFEAT_RAVSEL\t\tBIT(10)\n#define XGMAC_HWFEAT_ARPOFFSEL\t\tBIT(9)\n#define XGMAC_HWFEAT_MMCSEL\t\tBIT(8)\n#define XGMAC_HWFEAT_MGKSEL\t\tBIT(7)\n#define XGMAC_HWFEAT_RWKSEL\t\tBIT(6)\n#define XGMAC_HWFEAT_SMASEL\t\tBIT(5)\n#define XGMAC_HWFEAT_VLHASH\t\tBIT(4)\n#define XGMAC_HWFEAT_HDSEL\t\tBIT(3)\n#define XGMAC_HWFEAT_GMIISEL\t\tBIT(1)\n#define XGMAC_HW_FEATURE1\t\t0x00000120\n#define XGMAC_HWFEAT_L3L4FNUM\t\tGENMASK(30, 27)\n#define XGMAC_HWFEAT_HASHTBLSZ\t\tGENMASK(25, 24)\n#define XGMAC_HWFEAT_NUMTC\t\tGENMASK(23, 21)\n#define XGMAC_HWFEAT_RSSEN\t\tBIT(20)\n#define XGMAC_HWFEAT_DBGMEMA\t\tBIT(19)\n#define XGMAC_HWFEAT_TSOEN\t\tBIT(18)\n#define XGMAC_HWFEAT_SPHEN\t\tBIT(17)\n#define XGMAC_HWFEAT_DCBEN\t\tBIT(16)\n#define XGMAC_HWFEAT_ADDR64\t\tGENMASK(15, 14)\n#define XGMAC_HWFEAT_ADVTHWORD\t\tBIT(13)\n#define XGMAC_HWFEAT_PTOEN\t\tBIT(12)\n#define XGMAC_HWFEAT_OSTEN\t\tBIT(11)\n#define XGMAC_HWFEAT_TXFIFOSIZE\t\tGENMASK(10, 6)\n#define XGMAC_HWFEAT_PFCEN\t\tBIT(5)\n#define XGMAC_HWFEAT_RXFIFOSIZE\t\tGENMASK(4, 0)\n#define XGMAC_HW_FEATURE2\t\t0x00000124\n#define XGMAC_HWFEAT_AUXSNAPNUM\t\tGENMASK(30, 28)\n#define XGMAC_HWFEAT_PPSOUTNUM\t\tGENMASK(26, 24)\n#define XGMAC_HWFEAT_TXCHCNT\t\tGENMASK(21, 18)\n#define XGMAC_HWFEAT_RXCHCNT\t\tGENMASK(15, 12)\n#define XGMAC_HWFEAT_TXQCNT\t\tGENMASK(9, 6)\n#define XGMAC_HWFEAT_RXQCNT\t\tGENMASK(3, 0)\n#define XGMAC_HW_FEATURE3\t\t0x00000128\n#define XGMAC_HWFEAT_TBSCH\t\tGENMASK(31, 28)\n#define XGMAC_HWFEAT_TBSSEL\t\tBIT(27)\n#define XGMAC_HWFEAT_FPESEL\t\tBIT(26)\n#define XGMAC_HWFEAT_SGFSEL\t\tBIT(25)\n#define XGMAC_HWFEAT_ESTWID\t\tGENMASK(24, 23)\n#define XGMAC_HWFEAT_ESTDEP\t\tGENMASK(22, 20)\n#define XGMAC_HWFEAT_ESTSEL\t\tBIT(19)\n#define XGMAC_HWFEAT_TTSFD\t\tGENMASK(18, 16)\n#define XGMAC_HWFEAT_ASP\t\tGENMASK(15, 14)\n#define XGMAC_HWFEAT_DVLAN\t\tBIT(13)\n#define XGMAC_HWFEAT_FRPES\t\tGENMASK(12, 11)\n#define XGMAC_HWFEAT_FRPPB\t\tGENMASK(10, 9)\n#define XGMAC_HWFEAT_POUOST\t\tBIT(8)\n#define XGMAC_HWFEAT_FRPPIPE\t\tGENMASK(7, 5)\n#define XGMAC_HWFEAT_CBTISEL\t\tBIT(4)\n#define XGMAC_HWFEAT_FRPSEL\t\tBIT(3)\n#define XGMAC_HWFEAT_NRVF\t\tGENMASK(2, 0)\n#define XGMAC_HW_FEATURE4\t\t0x0000012c\n#define XGMAC_HWFEAT_EASP\t\tBIT(4)\n#define XGMAC_HWFEAT_PCSEL\t\tGENMASK(1, 0)\n#define XGMAC_MAC_DPP_FSM_INT_STATUS\t0x00000150\n#define XGMAC_MAC_FSM_CONTROL\t\t0x00000158\n#define XGMAC_PRTYEN\t\t\tBIT(1)\n#define XGMAC_TMOUTEN\t\t\tBIT(0)\n#define XGMAC_MDIO_ADDR\t\t\t0x00000200\n#define XGMAC_MDIO_DATA\t\t\t0x00000204\n#define XGMAC_MDIO_C22P\t\t\t0x00000220\n#define XGMAC_FPE_CTRL_STS\t\t0x00000280\n#define XGMAC_EFPE\t\t\tBIT(0)\n#define XGMAC_ADDRx_HIGH(x)\t\t(0x00000300 + (x) * 0x8)\n#define XGMAC_ADDR_MAX\t\t\t32\n#define XGMAC_AE\t\t\tBIT(31)\n#define XGMAC_DCS\t\t\tGENMASK(19, 16)\n#define XGMAC_DCS_SHIFT\t\t\t16\n#define XGMAC_ADDRx_LOW(x)\t\t(0x00000304 + (x) * 0x8)\n#define XGMAC_L3L4_ADDR_CTRL\t\t0x00000c00\n#define XGMAC_IDDR\t\t\tGENMASK(16, 8)\n#define XGMAC_IDDR_SHIFT\t\t8\n#define XGMAC_IDDR_FNUM\t\t\t4\n#define XGMAC_TT\t\t\tBIT(1)\n#define XGMAC_XB\t\t\tBIT(0)\n#define XGMAC_L3L4_DATA\t\t\t0x00000c04\n#define XGMAC_L3L4_CTRL\t\t\t0x0\n#define XGMAC_L4DPIM0\t\t\tBIT(21)\n#define XGMAC_L4DPM0\t\t\tBIT(20)\n#define XGMAC_L4SPIM0\t\t\tBIT(19)\n#define XGMAC_L4SPM0\t\t\tBIT(18)\n#define XGMAC_L4PEN0\t\t\tBIT(16)\n#define XGMAC_L3HDBM0\t\t\tGENMASK(15, 11)\n#define XGMAC_L3HSBM0\t\t\tGENMASK(10, 6)\n#define XGMAC_L3DAIM0\t\t\tBIT(5)\n#define XGMAC_L3DAM0\t\t\tBIT(4)\n#define XGMAC_L3SAIM0\t\t\tBIT(3)\n#define XGMAC_L3SAM0\t\t\tBIT(2)\n#define XGMAC_L3PEN0\t\t\tBIT(0)\n#define XGMAC_L4_ADDR\t\t\t0x1\n#define XGMAC_L4DP0\t\t\tGENMASK(31, 16)\n#define XGMAC_L4DP0_SHIFT\t\t16\n#define XGMAC_L4SP0\t\t\tGENMASK(15, 0)\n#define XGMAC_L3_ADDR0\t\t\t0x4\n#define XGMAC_L3_ADDR1\t\t\t0x5\n#define XGMAC_L3_ADDR2\t\t\t0x6\n#define XMGAC_L3_ADDR3\t\t\t0x7\n#define XGMAC_ARP_ADDR\t\t\t0x00000c10\n#define XGMAC_RSS_CTRL\t\t\t0x00000c80\n#define XGMAC_UDP4TE\t\t\tBIT(3)\n#define XGMAC_TCP4TE\t\t\tBIT(2)\n#define XGMAC_IP2TE\t\t\tBIT(1)\n#define XGMAC_RSSE\t\t\tBIT(0)\n#define XGMAC_RSS_ADDR\t\t\t0x00000c88\n#define XGMAC_RSSIA_SHIFT\t\t8\n#define XGMAC_ADDRT\t\t\tBIT(2)\n#define XGMAC_CT\t\t\tBIT(1)\n#define XGMAC_OB\t\t\tBIT(0)\n#define XGMAC_RSS_DATA\t\t\t0x00000c8c\n#define XGMAC_TIMESTAMP_STATUS\t\t0x00000d20\n#define XGMAC_TXTSC\t\t\tBIT(15)\n#define XGMAC_TXTIMESTAMP_NSEC\t\t0x00000d30\n#define XGMAC_TXTSSTSLO\t\t\tGENMASK(30, 0)\n#define XGMAC_TXTIMESTAMP_SEC\t\t0x00000d34\n#define XGMAC_PPS_CONTROL\t\t0x00000d70\n#define XGMAC_PPS_MAXIDX(x)\t\t((((x) + 1) * 8) - 1)\n#define XGMAC_PPS_MINIDX(x)\t\t((x) * 8)\n#define XGMAC_PPSx_MASK(x)\t\t\\\n\tGENMASK(XGMAC_PPS_MAXIDX(x), XGMAC_PPS_MINIDX(x))\n#define XGMAC_TRGTMODSELx(x, val)\t\\\n\tGENMASK(XGMAC_PPS_MAXIDX(x) - 1, XGMAC_PPS_MAXIDX(x) - 2) & \\\n\t((val) << (XGMAC_PPS_MAXIDX(x) - 2))\n#define XGMAC_PPSCMDx(x, val)\t\t\\\n\tGENMASK(XGMAC_PPS_MINIDX(x) + 3, XGMAC_PPS_MINIDX(x)) & \\\n\t((val) << XGMAC_PPS_MINIDX(x))\n#define XGMAC_PPSCMD_START\t\t0x2\n#define XGMAC_PPSCMD_STOP\t\t0x5\n#define XGMAC_PPSENx(x)\t\t\tBIT(4 + (x) * 8)\n#define XGMAC_PPSx_TARGET_TIME_SEC(x)\t(0x00000d80 + (x) * 0x10)\n#define XGMAC_PPSx_TARGET_TIME_NSEC(x)\t(0x00000d84 + (x) * 0x10)\n#define XGMAC_TRGTBUSY0\t\t\tBIT(31)\n#define XGMAC_PPSx_INTERVAL(x)\t\t(0x00000d88 + (x) * 0x10)\n#define XGMAC_PPSx_WIDTH(x)\t\t(0x00000d8c + (x) * 0x10)\n\n \n#define XGMAC_MTL_OPMODE\t\t0x00001000\n#define XGMAC_FRPE\t\t\tBIT(15)\n#define XGMAC_ETSALG\t\t\tGENMASK(6, 5)\n#define XGMAC_WRR\t\t\t(0x0 << 5)\n#define XGMAC_WFQ\t\t\t(0x1 << 5)\n#define XGMAC_DWRR\t\t\t(0x2 << 5)\n#define XGMAC_RAA\t\t\tBIT(2)\n#define XGMAC_MTL_INT_STATUS\t\t0x00001020\n#define XGMAC_MTL_RXQ_DMA_MAP0\t\t0x00001030\n#define XGMAC_MTL_RXQ_DMA_MAP1\t\t0x00001034\n#define XGMAC_QxMDMACH(x)\t\tGENMASK((x) * 8 + 7, (x) * 8)\n#define XGMAC_QxMDMACH_SHIFT(x)\t\t((x) * 8)\n#define XGMAC_QDDMACH\t\t\tBIT(7)\n#define XGMAC_TC_PRTY_MAP0\t\t0x00001040\n#define XGMAC_TC_PRTY_MAP1\t\t0x00001044\n#define XGMAC_PSTC(x)\t\t\tGENMASK((x) * 8 + 7, (x) * 8)\n#define XGMAC_PSTC_SHIFT(x)\t\t((x) * 8)\n#define XGMAC_MTL_EST_CONTROL\t\t0x00001050\n#define XGMAC_PTOV\t\t\tGENMASK(31, 23)\n#define XGMAC_PTOV_SHIFT\t\t23\n#define XGMAC_SSWL\t\t\tBIT(1)\n#define XGMAC_EEST\t\t\tBIT(0)\n#define XGMAC_MTL_EST_GCL_CONTROL\t0x00001080\n#define XGMAC_BTR_LOW\t\t\t0x0\n#define XGMAC_BTR_HIGH\t\t\t0x1\n#define XGMAC_CTR_LOW\t\t\t0x2\n#define XGMAC_CTR_HIGH\t\t\t0x3\n#define XGMAC_TER\t\t\t0x4\n#define XGMAC_LLR\t\t\t0x5\n#define XGMAC_ADDR_SHIFT\t\t8\n#define XGMAC_GCRR\t\t\tBIT(2)\n#define XGMAC_SRWO\t\t\tBIT(0)\n#define XGMAC_MTL_EST_GCL_DATA\t\t0x00001084\n#define XGMAC_MTL_RXP_CONTROL_STATUS\t0x000010a0\n#define XGMAC_RXPI\t\t\tBIT(31)\n#define XGMAC_NPE\t\t\tGENMASK(23, 16)\n#define XGMAC_NVE\t\t\tGENMASK(7, 0)\n#define XGMAC_MTL_RXP_IACC_CTRL_ST\t0x000010b0\n#define XGMAC_STARTBUSY\t\t\tBIT(31)\n#define XGMAC_WRRDN\t\t\tBIT(16)\n#define XGMAC_ADDR\t\t\tGENMASK(9, 0)\n#define XGMAC_MTL_RXP_IACC_DATA\t\t0x000010b4\n#define XGMAC_MTL_ECC_CONTROL\t\t0x000010c0\n#define XGMAC_MTL_SAFETY_INT_STATUS\t0x000010c4\n#define XGMAC_MEUIS\t\t\tBIT(1)\n#define XGMAC_MECIS\t\t\tBIT(0)\n#define XGMAC_MTL_ECC_INT_ENABLE\t0x000010c8\n#define XGMAC_RPCEIE\t\t\tBIT(12)\n#define XGMAC_ECEIE\t\t\tBIT(8)\n#define XGMAC_RXCEIE\t\t\tBIT(4)\n#define XGMAC_TXCEIE\t\t\tBIT(0)\n#define XGMAC_MTL_ECC_INT_STATUS\t0x000010cc\n#define XGMAC_MTL_TXQ_OPMODE(x)\t\t(0x00001100 + (0x80 * (x)))\n#define XGMAC_TQS\t\t\tGENMASK(25, 16)\n#define XGMAC_TQS_SHIFT\t\t\t16\n#define XGMAC_Q2TCMAP\t\t\tGENMASK(10, 8)\n#define XGMAC_Q2TCMAP_SHIFT\t\t8\n#define XGMAC_TTC\t\t\tGENMASK(6, 4)\n#define XGMAC_TTC_SHIFT\t\t\t4\n#define XGMAC_TXQEN\t\t\tGENMASK(3, 2)\n#define XGMAC_TXQEN_SHIFT\t\t2\n#define XGMAC_TSF\t\t\tBIT(1)\n#define XGMAC_MTL_TCx_ETS_CONTROL(x)\t(0x00001110 + (0x80 * (x)))\n#define XGMAC_MTL_TCx_QUANTUM_WEIGHT(x)\t(0x00001118 + (0x80 * (x)))\n#define XGMAC_MTL_TCx_SENDSLOPE(x)\t(0x0000111c + (0x80 * (x)))\n#define XGMAC_MTL_TCx_HICREDIT(x)\t(0x00001120 + (0x80 * (x)))\n#define XGMAC_MTL_TCx_LOCREDIT(x)\t(0x00001124 + (0x80 * (x)))\n#define XGMAC_CC\t\t\tBIT(3)\n#define XGMAC_TSA\t\t\tGENMASK(1, 0)\n#define XGMAC_SP\t\t\t(0x0 << 0)\n#define XGMAC_CBS\t\t\t(0x1 << 0)\n#define XGMAC_ETS\t\t\t(0x2 << 0)\n#define XGMAC_MTL_RXQ_OPMODE(x)\t\t(0x00001140 + (0x80 * (x)))\n#define XGMAC_RQS\t\t\tGENMASK(25, 16)\n#define XGMAC_RQS_SHIFT\t\t\t16\n#define XGMAC_EHFC\t\t\tBIT(7)\n#define XGMAC_RSF\t\t\tBIT(5)\n#define XGMAC_RTC\t\t\tGENMASK(1, 0)\n#define XGMAC_RTC_SHIFT\t\t\t0\n#define XGMAC_MTL_RXQ_FLOW_CONTROL(x)\t(0x00001150 + (0x80 * (x)))\n#define XGMAC_RFD\t\t\tGENMASK(31, 17)\n#define XGMAC_RFD_SHIFT\t\t\t17\n#define XGMAC_RFA\t\t\tGENMASK(15, 1)\n#define XGMAC_RFA_SHIFT\t\t\t1\n#define XGMAC_MTL_QINTEN(x)\t\t(0x00001170 + (0x80 * (x)))\n#define XGMAC_RXOIE\t\t\tBIT(16)\n#define XGMAC_MTL_QINT_STATUS(x)\t(0x00001174 + (0x80 * (x)))\n#define XGMAC_RXOVFIS\t\t\tBIT(16)\n#define XGMAC_ABPSIS\t\t\tBIT(1)\n#define XGMAC_TXUNFIS\t\t\tBIT(0)\n#define XGMAC_MAC_REGSIZE\t\t(XGMAC_MTL_QINT_STATUS(15) / 4)\n\n \n#define XGMAC_DMA_MODE\t\t\t0x00003000\n#define XGMAC_SWR\t\t\tBIT(0)\n#define XGMAC_DMA_SYSBUS_MODE\t\t0x00003004\n#define XGMAC_WR_OSR_LMT\t\tGENMASK(29, 24)\n#define XGMAC_WR_OSR_LMT_SHIFT\t\t24\n#define XGMAC_RD_OSR_LMT\t\tGENMASK(21, 16)\n#define XGMAC_RD_OSR_LMT_SHIFT\t\t16\n#define XGMAC_EN_LPI\t\t\tBIT(15)\n#define XGMAC_LPI_XIT_PKT\t\tBIT(14)\n#define XGMAC_AAL\t\t\tBIT(12)\n#define XGMAC_EAME\t\t\tBIT(11)\n#define XGMAC_BLEN\t\t\tGENMASK(7, 1)\n#define XGMAC_BLEN256\t\t\tBIT(7)\n#define XGMAC_BLEN128\t\t\tBIT(6)\n#define XGMAC_BLEN64\t\t\tBIT(5)\n#define XGMAC_BLEN32\t\t\tBIT(4)\n#define XGMAC_BLEN16\t\t\tBIT(3)\n#define XGMAC_BLEN8\t\t\tBIT(2)\n#define XGMAC_BLEN4\t\t\tBIT(1)\n#define XGMAC_UNDEF\t\t\tBIT(0)\n#define XGMAC_TX_EDMA_CTRL\t\t0x00003040\n#define XGMAC_TDPS\t\t\tGENMASK(29, 0)\n#define XGMAC_RX_EDMA_CTRL\t\t0x00003044\n#define XGMAC_RDPS\t\t\tGENMASK(29, 0)\n#define XGMAC_DMA_TBS_CTRL0\t\t0x00003054\n#define XGMAC_DMA_TBS_CTRL1\t\t0x00003058\n#define XGMAC_DMA_TBS_CTRL2\t\t0x0000305c\n#define XGMAC_DMA_TBS_CTRL3\t\t0x00003060\n#define XGMAC_FTOS\t\t\tGENMASK(31, 8)\n#define XGMAC_FTOV\t\t\tBIT(0)\n#define XGMAC_DEF_FTOS\t\t\t(XGMAC_FTOS | XGMAC_FTOV)\n#define XGMAC_DMA_SAFETY_INT_STATUS\t0x00003064\n#define XGMAC_MCSIS\t\t\tBIT(31)\n#define XGMAC_MSUIS\t\t\tBIT(29)\n#define XGMAC_MSCIS\t\t\tBIT(28)\n#define XGMAC_DEUIS\t\t\tBIT(1)\n#define XGMAC_DECIS\t\t\tBIT(0)\n#define XGMAC_DMA_ECC_INT_ENABLE\t0x00003068\n#define XGMAC_DCEIE\t\t\tBIT(1)\n#define XGMAC_TCEIE\t\t\tBIT(0)\n#define XGMAC_DMA_ECC_INT_STATUS\t0x0000306c\n#define XGMAC_DMA_CH_CONTROL(x)\t\t(0x00003100 + (0x80 * (x)))\n#define XGMAC_SPH\t\t\tBIT(24)\n#define XGMAC_PBLx8\t\t\tBIT(16)\n#define XGMAC_DMA_CH_TX_CONTROL(x)\t(0x00003104 + (0x80 * (x)))\n#define XGMAC_EDSE\t\t\tBIT(28)\n#define XGMAC_TxPBL\t\t\tGENMASK(21, 16)\n#define XGMAC_TxPBL_SHIFT\t\t16\n#define XGMAC_TSE\t\t\tBIT(12)\n#define XGMAC_OSP\t\t\tBIT(4)\n#define XGMAC_TXST\t\t\tBIT(0)\n#define XGMAC_DMA_CH_RX_CONTROL(x)\t(0x00003108 + (0x80 * (x)))\n#define XGMAC_RxPBL\t\t\tGENMASK(21, 16)\n#define XGMAC_RxPBL_SHIFT\t\t16\n#define XGMAC_RBSZ\t\t\tGENMASK(14, 1)\n#define XGMAC_RBSZ_SHIFT\t\t1\n#define XGMAC_RXST\t\t\tBIT(0)\n#define XGMAC_DMA_CH_TxDESC_HADDR(x)\t(0x00003110 + (0x80 * (x)))\n#define XGMAC_DMA_CH_TxDESC_LADDR(x)\t(0x00003114 + (0x80 * (x)))\n#define XGMAC_DMA_CH_RxDESC_HADDR(x)\t(0x00003118 + (0x80 * (x)))\n#define XGMAC_DMA_CH_RxDESC_LADDR(x)\t(0x0000311c + (0x80 * (x)))\n#define XGMAC_DMA_CH_TxDESC_TAIL_LPTR(x)\t(0x00003124 + (0x80 * (x)))\n#define XGMAC_DMA_CH_RxDESC_TAIL_LPTR(x)\t(0x0000312c + (0x80 * (x)))\n#define XGMAC_DMA_CH_TxDESC_RING_LEN(x)\t\t(0x00003130 + (0x80 * (x)))\n#define XGMAC_DMA_CH_RxDESC_RING_LEN(x)\t\t(0x00003134 + (0x80 * (x)))\n#define XGMAC_DMA_CH_INT_EN(x)\t\t(0x00003138 + (0x80 * (x)))\n#define XGMAC_NIE\t\t\tBIT(15)\n#define XGMAC_AIE\t\t\tBIT(14)\n#define XGMAC_RBUE\t\t\tBIT(7)\n#define XGMAC_RIE\t\t\tBIT(6)\n#define XGMAC_TBUE\t\t\tBIT(2)\n#define XGMAC_TIE\t\t\tBIT(0)\n#define XGMAC_DMA_INT_DEFAULT_EN\t(XGMAC_NIE | XGMAC_AIE | XGMAC_RBUE | \\\n\t\t\t\t\tXGMAC_RIE | XGMAC_TIE)\n#define XGMAC_DMA_INT_DEFAULT_RX\t(XGMAC_RBUE | XGMAC_RIE)\n#define XGMAC_DMA_INT_DEFAULT_TX\t(XGMAC_TIE)\n#define XGMAC_DMA_CH_Rx_WATCHDOG(x)\t(0x0000313c + (0x80 * (x)))\n#define XGMAC_RWT\t\t\tGENMASK(7, 0)\n#define XGMAC_DMA_CH_STATUS(x)\t\t(0x00003160 + (0x80 * (x)))\n#define XGMAC_NIS\t\t\tBIT(15)\n#define XGMAC_AIS\t\t\tBIT(14)\n#define XGMAC_FBE\t\t\tBIT(12)\n#define XGMAC_RBU\t\t\tBIT(7)\n#define XGMAC_RI\t\t\tBIT(6)\n#define XGMAC_TBU\t\t\tBIT(2)\n#define XGMAC_TPS\t\t\tBIT(1)\n#define XGMAC_TI\t\t\tBIT(0)\n#define XGMAC_REGSIZE\t\t\t((0x0000317c + (0x80 * 15)) / 4)\n\n#define XGMAC_DMA_STATUS_MSK_COMMON\t(XGMAC_NIS | XGMAC_AIS | XGMAC_FBE)\n#define XGMAC_DMA_STATUS_MSK_RX\t\t(XGMAC_RBU | XGMAC_RI | \\\n\t\t\t\t\t XGMAC_DMA_STATUS_MSK_COMMON)\n#define XGMAC_DMA_STATUS_MSK_TX\t\t(XGMAC_TBU | XGMAC_TPS | XGMAC_TI | \\\n\t\t\t\t\t XGMAC_DMA_STATUS_MSK_COMMON)\n\n \n#define XGMAC_TDES0_LTV\t\t\tBIT(31)\n#define XGMAC_TDES0_LT\t\t\tGENMASK(7, 0)\n#define XGMAC_TDES1_LT\t\t\tGENMASK(31, 8)\n#define XGMAC_TDES2_IVT\t\t\tGENMASK(31, 16)\n#define XGMAC_TDES2_IVT_SHIFT\t\t16\n#define XGMAC_TDES2_IOC\t\t\tBIT(31)\n#define XGMAC_TDES2_TTSE\t\tBIT(30)\n#define XGMAC_TDES2_B2L\t\t\tGENMASK(29, 16)\n#define XGMAC_TDES2_B2L_SHIFT\t\t16\n#define XGMAC_TDES2_VTIR\t\tGENMASK(15, 14)\n#define XGMAC_TDES2_VTIR_SHIFT\t\t14\n#define XGMAC_TDES2_B1L\t\t\tGENMASK(13, 0)\n#define XGMAC_TDES3_OWN\t\t\tBIT(31)\n#define XGMAC_TDES3_CTXT\t\tBIT(30)\n#define XGMAC_TDES3_FD\t\t\tBIT(29)\n#define XGMAC_TDES3_LD\t\t\tBIT(28)\n#define XGMAC_TDES3_CPC\t\t\tGENMASK(27, 26)\n#define XGMAC_TDES3_CPC_SHIFT\t\t26\n#define XGMAC_TDES3_TCMSSV\t\tBIT(26)\n#define XGMAC_TDES3_SAIC\t\tGENMASK(25, 23)\n#define XGMAC_TDES3_SAIC_SHIFT\t\t23\n#define XGMAC_TDES3_TBSV\t\tBIT(24)\n#define XGMAC_TDES3_THL\t\t\tGENMASK(22, 19)\n#define XGMAC_TDES3_THL_SHIFT\t\t19\n#define XGMAC_TDES3_IVTIR\t\tGENMASK(19, 18)\n#define XGMAC_TDES3_IVTIR_SHIFT\t\t18\n#define XGMAC_TDES3_TSE\t\t\tBIT(18)\n#define XGMAC_TDES3_IVLTV\t\tBIT(17)\n#define XGMAC_TDES3_CIC\t\t\tGENMASK(17, 16)\n#define XGMAC_TDES3_CIC_SHIFT\t\t16\n#define XGMAC_TDES3_TPL\t\t\tGENMASK(17, 0)\n#define XGMAC_TDES3_VLTV\t\tBIT(16)\n#define XGMAC_TDES3_VT\t\t\tGENMASK(15, 0)\n#define XGMAC_TDES3_FL\t\t\tGENMASK(14, 0)\n#define XGMAC_RDES2_HL\t\t\tGENMASK(9, 0)\n#define XGMAC_RDES3_OWN\t\t\tBIT(31)\n#define XGMAC_RDES3_CTXT\t\tBIT(30)\n#define XGMAC_RDES3_IOC\t\t\tBIT(30)\n#define XGMAC_RDES3_LD\t\t\tBIT(28)\n#define XGMAC_RDES3_CDA\t\t\tBIT(27)\n#define XGMAC_RDES3_RSV\t\t\tBIT(26)\n#define XGMAC_RDES3_L34T\t\tGENMASK(23, 20)\n#define XGMAC_RDES3_L34T_SHIFT\t\t20\n#define XGMAC_L34T_IP4TCP\t\t0x1\n#define XGMAC_L34T_IP4UDP\t\t0x2\n#define XGMAC_L34T_IP6TCP\t\t0x9\n#define XGMAC_L34T_IP6UDP\t\t0xA\n#define XGMAC_RDES3_ES\t\t\tBIT(15)\n#define XGMAC_RDES3_PL\t\t\tGENMASK(13, 0)\n#define XGMAC_RDES3_TSD\t\t\tBIT(6)\n#define XGMAC_RDES3_TSA\t\t\tBIT(4)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}