{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620181190140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620181190145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 09:19:50 2021 " "Processing started: Wed May 05 09:19:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620181190145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181190145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181190145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620181190399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620181190399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file t_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_shifter " "Found entity 1: t_shifter" {  } { { "t_shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/t_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 bound_flasher " "Found entity 1: bound_flasher" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file t_bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_bound_flasher " "Found entity 1: t_bound_flasher" {  } { { "t_bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/t_bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file t_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_processor " "Found entity 1: t_processor" {  } { { "t_processor.v" "" { Text "D:/Quang/202/Verilog/lab1/t_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_run.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2i_run " "Found entity 1: DE2i_run" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196956 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_div.v(13) " "Verilog HDL information at clock_div.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "clock_div.v" "" { Text "D:/Quang/202/Verilog/lab1/clock_div.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620181196957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "D:/Quang/202/Verilog/lab1/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620181196957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196957 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE2i_run.v(13) " "Verilog HDL Instantiation warning at DE2i_run.v(13): instance has no name" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1620181196958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2i_run " "Elaborating entity \"DE2i_run\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620181196975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clk1 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clk1\"" {  } { { "DE2i_run.v" "clk1" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620181196976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 clock_div.v(23) " "Verilog HDL assignment warning at clock_div.v(23): truncated value with size 32 to match size of target (31)" {  } { { "clock_div.v" "" { Text "D:/Quang/202/Verilog/lab1/clock_div.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620181196976 "|DE2i_run|clock_div:clk1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bound_flasher bound_flasher:comb_5 " "Elaborating entity \"bound_flasher\" for hierarchy \"bound_flasher:comb_5\"" {  } { { "DE2i_run.v" "comb_5" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620181196977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor bound_flasher:comb_5\|processor:p0 " "Elaborating entity \"processor\" for hierarchy \"bound_flasher:comb_5\|processor:p0\"" {  } { { "bound_flasher.v" "p0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_min processor.v(10) " "Verilog HDL or VHDL warning at processor.v(10): object \"pre_min\" assigned a value but never read" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre_state processor.v(85) " "Verilog HDL Always Construct warning at processor.v(85): variable \"pre_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(92) " "Verilog HDL Always Construct warning at processor.v(92): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(109) " "Verilog HDL Always Construct warning at processor.v(109): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state processor.v(111) " "Verilog HDL Always Construct warning at processor.v(111): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(131) " "Verilog HDL Always Construct warning at processor.v(131): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(133) " "Verilog HDL Always Construct warning at processor.v(133): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(140) " "Verilog HDL Always Construct warning at processor.v(140): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(145) " "Verilog HDL Always Construct warning at processor.v(145): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state processor.v(147) " "Verilog HDL Always Construct warning at processor.v(147): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(161) " "Verilog HDL Always Construct warning at processor.v(161): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isEnd processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"isEnd\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isFlick processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"isFlick\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"increase\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620181196978 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state processor.v(169) " "Verilog HDL Always Construct warning at processor.v(169): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620181196979 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase processor.v(131) " "Inferred latch for \"increase\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196979 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 processor.v(131) " "Inferred latch for \"next_state.10\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196979 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 processor.v(131) " "Inferred latch for \"next_state.01\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196979 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 processor.v(131) " "Inferred latch for \"next_state.00\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196979 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isEnd processor.v(131) " "Inferred latch for \"isEnd\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181196979 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter bound_flasher:comb_5\|shifter:s0 " "Elaborating entity \"shifter\" for hierarchy \"bound_flasher:comb_5\|shifter:s0\"" {  } { { "bound_flasher.v" "s0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620181196979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(17) " "Verilog HDL assignment warning at shifter.v(17): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620181196980 "|bound_flasher|shifter:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620181196980 "|bound_flasher|shifter:s0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620181197267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:comb_5\|processor:p0\|increase " "Latch bound_flasher:comb_5\|processor:p0\|increase has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bound_flasher:comb_5\|processor:p0\|increase " "Ports D and ENA on the latch are fed by the same signal bound_flasher:comb_5\|processor:p0\|increase" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620181197270 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620181197270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:comb_5\|processor:p0\|state.01 " "Latch bound_flasher:comb_5\|processor:p0\|state.01 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bound_flasher:comb_5\|processor:p0\|state.01 " "Ports D and ENA on the latch are fed by the same signal bound_flasher:comb_5\|processor:p0\|state.01" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620181197271 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620181197271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:comb_5\|processor:p0\|state.10 " "Latch bound_flasher:comb_5\|processor:p0\|state.10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bound_flasher:comb_5\|processor:p0\|state.01 " "Ports D and ENA on the latch are fed by the same signal bound_flasher:comb_5\|processor:p0\|state.01" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620181197271 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620181197271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:comb_5\|processor:p0\|state.00 " "Latch bound_flasher:comb_5\|processor:p0\|state.00 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620181197271 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620181197271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:comb_5\|processor:p0\|isEnd " "Latch bound_flasher:comb_5\|processor:p0\|isEnd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620181197271 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620181197271 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620181197271 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620181197271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620181197358 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bound_flasher:comb_5\|processor:p0\|enable High " "Register bound_flasher:comb_5\|processor:p0\|enable will power up to High" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620181197452 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1620181197452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quang/202/Verilog/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file D:/Quang/202/Verilog/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181197649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620181197740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620181197740 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620181197759 "|DE2i_run|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620181197759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620181197759 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620181197759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620181197759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620181197759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620181197773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 09:19:57 2021 " "Processing ended: Wed May 05 09:19:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620181197773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620181197773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620181197773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620181197773 ""}
