<?xml version="1.0" encoding="UTF-8"?>
<Peripherals chip="netx90_rev1,netx90" version="3.0.17">
	<!-- ##################################################################################### 
	                                     Register model
	     ##################################################################################### -->
	<Registers>
	<!--  Based on verilog file from: 180531_0800 -->
	<!--  SVN Revision: $Rev: 898 $        Release-1.2.0.0 -->
	<Register path="register/asic_ctrl_com/split_sdram" address="0xff0016c4">
	    <Bitfield id="split" start="0" width="4" default="0" />
	</Register>
	<Register path="register/asic_ctrl_com/netx_lock" address="0xff0016cc">
	    <Bitfield id="unlock_dpm"             start="0" width="1" default="0" />
	    <Bitfield id="lock_register"          start="1" width="1" default="0" />
	    <Bitfield id="lock_system_cfg"        start="2" width="1" default="0" />
	    <Bitfield id="lock_firewall"          start="3" width="1" default="0" />
	    <Bitfield id="lock_id_regs"           start="4" width="1" default="0" />
	    <Bitfield id="lock_iflash0_info_prot" start="6" width="1" default="0" />
	    <Bitfield id="lock_iflash1_info_prot" start="7" width="1" default="0" />
	    <Bitfield id="lock_iflash2_info_prot" start="8" width="1" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_cfg0x0" address="0xff001900">
	    <Bitfield id="mode"   start="0" width="4" default="0" />
	    <Bitfield id="endian" start="4" width="2" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_if_cfg" address="0xff001904">
	    <Bitfield id="dir_ctrl"  start="0"  width="2" default="0" />
	    <Bitfield id="be_sel"    start="4"  width="1" default="0" />
	    <Bitfield id="be_rd_dis" start="6"  width="1" default="0" />
	    <Bitfield id="be_wr_dis" start="7"  width="1" default="0" />
	    <Bitfield id="be_pol"    start="8"  width="2" default="0" />
	    <Bitfield id="aen_sel"   start="12" width="2" default="0" />
	    <Bitfield id="aen_pol"   start="14" width="1" default="0" />
	    <Bitfield id="addr_sh"   start="15" width="1" default="0" />
	    <Bitfield id="cs_ctrl"   start="16" width="3" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_pio_cfg0" address="0xff001908">
	    <Bitfield id="sel_d_pio" start="0" width="16" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_pio_cfg1" address="0xff00190c">
	    <Bitfield id="sel_a_pio"    start="0"  width="20" default="0" />
	    <Bitfield id="sel_bhe1_pio" start="24" width="1"  default="0" />
	    <Bitfield id="sel_csn_pio"  start="26" width="1"  default="0" />
	    <Bitfield id="sel_rdn_pio"  start="27" width="1"  default="0" />
	    <Bitfield id="sel_wrn_pio"  start="28" width="1"  default="0" />
	    <Bitfield id="sel_rdy_pio"  start="29" width="1"  default="1" />
	    <Bitfield id="sel_dirq_pio" start="30" width="1"  default="1" />
	    <Bitfield id="sel_sirq_pio" start="31" width="1"  default="1" />
	</Register>
	<Register path="register/dpm0_com/dpm_addr_cfg" address="0xff001910">
	    <Bitfield id="addr_range"       start="0" width="4" default="2" />
	    <Bitfield id="cfg_win_addr_cfg" start="4" width="2" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_timing_cfg" address="0xff001914">
	    <Bitfield id="t_osa"             start="0"  width="2" default="3" />
	    <Bitfield id="filter"            start="2"  width="1" default="1" />
	    <Bitfield id="t_rds"             start="4"  width="3" default="2" />
	    <Bitfield id="rd_burst_en"       start="7"  width="1" default="0" />
	    <Bitfield id="en_dpm_serial_sqi" start="30" width="1" default="0" />
	    <Bitfield id="sdpm_miso_early"   start="31" width="1" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_rdy_cfg" address="0xff001918">
	    <Bitfield id="rdy_pol"      start="0" width="1" default="1" />
	    <Bitfield id="rdy_drv_mode" start="1" width="2" default="0" />
	    <Bitfield id="rdy_sig_mode" start="3" width="1" default="0" />
	    <Bitfield id="rdy_to_cfg"   start="4" width="2" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_misc_cfg" address="0xff001928">
	    <Bitfield id="enable_flag_reset_on_rd"     start="0" width="1" default="0" />
	    <Bitfield id="dis_access_err_halt"         start="1" width="1" default="1" />
	    <Bitfield id="dis_bus_conflict_err_detect" start="2" width="1" default="1" />
	</Register>
	<Register path="register/dpm0_com/dpm_io_cfg_misc" address="0xff00192c">
	    <Bitfield id="irq_pol" start="4" width="1" default="0" />
	    <Bitfield id="irq_oec" start="5" width="1" default="1" />
	    <Bitfield id="fiq_pol" start="6" width="1" default="0" />
	    <Bitfield id="fiq_oec" start="7" width="1" default="1" />
	</Register>
	<Register path="register/dpm0_com/dpm_tunnel_cfg" address="0xff001938">
	    <Bitfield id="wp_data"      start="0"  width="1"  default="1" />
	    <Bitfield id="wp_itbaddr"   start="1"  width="1"  default="0" />
	    <Bitfield id="enable"       start="2"  width="1"  default="0" />
	    <Bitfield id="tunnel_all"   start="3"  width="1"  default="0" />
	    <Bitfield id="byte_area"    start="4"  width="1"  default="0" />
	    <Bitfield id="dis_rd_latch" start="5"  width="1"  default="0" />
	    <Bitfield id="base"         start="6"  width="14" default="4" />
	    <Bitfield id="wp_cfg_win"   start="31" width="1"  default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_itbaddr" address="0xff00193c">
	    <Bitfield id="wp_data_ro"    start="0" width="1"  default="1" />
	    <Bitfield id="wp_itbaddr_ro" start="1" width="1"  default="0" />
	    <Bitfield id="map"           start="2" width="4"  default="0" />
	    <Bitfield id="base"          start="6" width="26" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_win1_end" address="0xff001940">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_win1_map" address="0xff001944">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="wp_cfg_win"   start="5"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm0_com/dpm_win2_end" address="0xff001948">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_win2_map" address="0xff00194c">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm0_com/dpm_win3_end" address="0xff001950">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_win3_map" address="0xff001954">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm0_com/dpm_win4_end" address="0xff001958">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_win4_map" address="0xff00195c">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm0_com/dpm_irq_host_sirq_mask_set0" address="0xff001988">
	    <Bitfield id="dpm_sw"        start="0"  width="1" default="0" />
	    <Bitfield id="dpm_err"       start="1"  width="1" default="0" />
	    <Bitfield id="firmware"      start="2"  width="1" default="0" />
	    <Bitfield id="host_hsc0"     start="8"  width="1" default="0" />
	    <Bitfield id="host_hsc1"     start="9"  width="1" default="0" />
	    <Bitfield id="host_hsc2"     start="10" width="1" default="0" />
	    <Bitfield id="host_hsc3"     start="11" width="1" default="0" />
	    <Bitfield id="host_hsc4"     start="12" width="1" default="0" />
	    <Bitfield id="host_hsc5"     start="13" width="1" default="0" />
	    <Bitfield id="host_hsc6"     start="14" width="1" default="0" />
	    <Bitfield id="host_hsc7"     start="15" width="1" default="0" />
	    <Bitfield id="host_hsc8to15" start="16" width="1" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_irq_host_sirq_mask_set1" address="0xff00198c">
	    <Bitfield id="ARM_TIMER"           start="0"  width="1" default="0" />
	    <Bitfield id="timer_com_systime_s" start="1"  width="1" default="0" />
	    <Bitfield id="wdg_com"             start="2"  width="1" default="0" />
	    <Bitfield id="dmac_com"            start="3"  width="1" default="0" />
	    <Bitfield id="mcp_com"             start="4"  width="1" default="0" />
	    <Bitfield id="uart"                start="5"  width="1" default="0" />
	    <Bitfield id="i2c0_com"            start="6"  width="1" default="0" />
	    <Bitfield id="i2c1_com"            start="7"  width="1" default="0" />
	    <Bitfield id="ecc_com"             start="8"  width="1" default="0" />
	    <Bitfield id="xpic_debug_com"      start="9"  width="1" default="0" />
	    <Bitfield id="wdg_xpic_com_arm"    start="10" width="1" default="0" />
	    <Bitfield id="nfifo_arm_com"       start="11" width="1" default="0" />
	    <Bitfield id="com0"                start="12" width="1" default="0" />
	    <Bitfield id="com1"                start="13" width="1" default="0" />
	    <Bitfield id="msync0"              start="14" width="1" default="0" />
	    <Bitfield id="msync1"              start="15" width="1" default="0" />
	    <Bitfield id="trigger_lt"          start="16" width="1" default="0" />
	    <Bitfield id="lvds2mii0_com"       start="17" width="1" default="0" />
	    <Bitfield id="lvds2mii1_com"       start="18" width="1" default="0" />
	    <Bitfield id="sqi"                 start="19" width="1" default="0" />
	    <Bitfield id="hif_pio_arm"         start="20" width="1" default="0" />
	    <Bitfield id="eth"                 start="21" width="1" default="0" />
	    <Bitfield id="madc_seq0"           start="22" width="1" default="0" />
	    <Bitfield id="madc_seq1"           start="23" width="1" default="0" />
	    <Bitfield id="madc_seq2"           start="24" width="1" default="0" />
	    <Bitfield id="madc_seq3"           start="25" width="1" default="0" />
	    <Bitfield id="GPIO_COM"            start="26" width="1" default="0" />
	    <Bitfield id="CRYPT"               start="27" width="1" default="0" />
	    <Bitfield id="bod"                 start="28" width="1" default="0" />
	    <Bitfield id="clksup"              start="29" width="1" default="0" />
	    <Bitfield id="phy"                 start="30" width="1" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_irq_host_dirq_mask_set0" address="0xff0019a0">
	    <Bitfield id="dpm_sw"        start="0"  width="1" default="0" />
	    <Bitfield id="dpm_err"       start="1"  width="1" default="0" />
	    <Bitfield id="firmware"      start="2"  width="1" default="0" />
	    <Bitfield id="host_hsc0"     start="8"  width="1" default="0" />
	    <Bitfield id="host_hsc1"     start="9"  width="1" default="0" />
	    <Bitfield id="host_hsc2"     start="10" width="1" default="0" />
	    <Bitfield id="host_hsc3"     start="11" width="1" default="0" />
	    <Bitfield id="host_hsc4"     start="12" width="1" default="0" />
	    <Bitfield id="host_hsc5"     start="13" width="1" default="0" />
	    <Bitfield id="host_hsc6"     start="14" width="1" default="0" />
	    <Bitfield id="host_hsc7"     start="15" width="1" default="0" />
	    <Bitfield id="host_hsc8to15" start="16" width="1" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_irq_host_dirq_mask_set1" address="0xff0019a4">
	    <Bitfield id="ARM_TIMER"           start="0"  width="1" default="0" />
	    <Bitfield id="timer_com_systime_s" start="1"  width="1" default="0" />
	    <Bitfield id="wdg_com"             start="2"  width="1" default="0" />
	    <Bitfield id="dmac_com"            start="3"  width="1" default="0" />
	    <Bitfield id="mcp_com"             start="4"  width="1" default="0" />
	    <Bitfield id="uart"                start="5"  width="1" default="0" />
	    <Bitfield id="i2c0_com"            start="6"  width="1" default="0" />
	    <Bitfield id="i2c1_com"            start="7"  width="1" default="0" />
	    <Bitfield id="ecc_com"             start="8"  width="1" default="0" />
	    <Bitfield id="xpic_debug_com"      start="9"  width="1" default="0" />
	    <Bitfield id="wdg_xpic_com_arm"    start="10" width="1" default="0" />
	    <Bitfield id="nfifo_arm_com"       start="11" width="1" default="0" />
	    <Bitfield id="com0"                start="12" width="1" default="0" />
	    <Bitfield id="com1"                start="13" width="1" default="0" />
	    <Bitfield id="msync0"              start="14" width="1" default="0" />
	    <Bitfield id="msync1"              start="15" width="1" default="0" />
	    <Bitfield id="trigger_lt"          start="16" width="1" default="0" />
	    <Bitfield id="lvds2mii0_com"       start="17" width="1" default="0" />
	    <Bitfield id="lvds2mii1_com"       start="18" width="1" default="0" />
	    <Bitfield id="sqi"                 start="19" width="1" default="0" />
	    <Bitfield id="hif_pio_arm"         start="20" width="1" default="0" />
	    <Bitfield id="eth"                 start="21" width="1" default="0" />
	    <Bitfield id="madc_seq0"           start="22" width="1" default="0" />
	    <Bitfield id="madc_seq1"           start="23" width="1" default="0" />
	    <Bitfield id="madc_seq2"           start="24" width="1" default="0" />
	    <Bitfield id="madc_seq3"           start="25" width="1" default="0" />
	    <Bitfield id="GPIO_COM"            start="26" width="1" default="0" />
	    <Bitfield id="CRYPT"               start="27" width="1" default="0" />
	    <Bitfield id="bod"                 start="28" width="1" default="0" />
	    <Bitfield id="clksup"              start="29" width="1" default="0" />
	    <Bitfield id="phy"                 start="30" width="1" default="0" />
	</Register>
	<Register path="register/dpm0_com/dpm_firmware_irq_mask" address="0xff0019f0">
	    <Bitfield id="HS_EVENT0"       start="0"  width="1" default="0" />
	    <Bitfield id="HS_EVENT1"       start="1"  width="1" default="0" />
	    <Bitfield id="HS_EVENT2"       start="2"  width="1" default="0" />
	    <Bitfield id="HS_EVENT3"       start="3"  width="1" default="0" />
	    <Bitfield id="HS_EVENT4"       start="4"  width="1" default="0" />
	    <Bitfield id="HS_EVENT5"       start="5"  width="1" default="0" />
	    <Bitfield id="HS_EVENT6"       start="6"  width="1" default="0" />
	    <Bitfield id="HS_EVENT7"       start="7"  width="1" default="0" />
	    <Bitfield id="HS_EVENT8"       start="8"  width="1" default="0" />
	    <Bitfield id="HS_EVENT9"       start="9"  width="1" default="0" />
	    <Bitfield id="HS_EVENT10"      start="10" width="1" default="0" />
	    <Bitfield id="HS_EVENT11"      start="11" width="1" default="0" />
	    <Bitfield id="HS_EVENT12"      start="12" width="1" default="0" />
	    <Bitfield id="HS_EVENT13"      start="13" width="1" default="0" />
	    <Bitfield id="HS_EVENT14"      start="14" width="1" default="0" />
	    <Bitfield id="HS_EVENT15"      start="15" width="1" default="0" />
	    <Bitfield id="res_TMR_ro"      start="25" width="1" default="0" />
	    <Bitfield id="SYS_STA"         start="26" width="1" default="0" />
	    <Bitfield id="RDY_TIMEOUT"     start="28" width="1" default="0" />
	    <Bitfield id="res_WDG_NETX_ro" start="29" width="1" default="0" />
	    <Bitfield id="res_MEM_LCK_ro"  start="30" width="1" default="0" />
	    <Bitfield id="INT_EN"          start="31" width="1" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_cfg0x0" address="0xff001a00">
	    <Bitfield id="mode"   start="0" width="4" default="0" />
	    <Bitfield id="endian" start="4" width="2" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_if_cfg" address="0xff001a04">
	    <Bitfield id="dir_ctrl"  start="0"  width="2" default="0" />
	    <Bitfield id="be_sel"    start="4"  width="1" default="0" />
	    <Bitfield id="be_rd_dis" start="6"  width="1" default="0" />
	    <Bitfield id="be_wr_dis" start="7"  width="1" default="0" />
	    <Bitfield id="be_pol"    start="8"  width="2" default="0" />
	    <Bitfield id="aen_sel"   start="12" width="2" default="0" />
	    <Bitfield id="aen_pol"   start="14" width="1" default="0" />
	    <Bitfield id="addr_sh"   start="15" width="1" default="0" />
	    <Bitfield id="cs_ctrl"   start="16" width="3" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_pio_cfg0" address="0xff001a08">
	    <Bitfield id="sel_d_pio" start="0" width="16" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_pio_cfg1" address="0xff001a0c">
	    <Bitfield id="sel_a_pio"    start="0"  width="20" default="0" />
	    <Bitfield id="sel_bhe1_pio" start="24" width="1"  default="0" />
	    <Bitfield id="sel_csn_pio"  start="26" width="1"  default="0" />
	    <Bitfield id="sel_rdn_pio"  start="27" width="1"  default="0" />
	    <Bitfield id="sel_wrn_pio"  start="28" width="1"  default="0" />
	    <Bitfield id="sel_rdy_pio"  start="29" width="1"  default="1" />
	    <Bitfield id="sel_dirq_pio" start="30" width="1"  default="1" />
	    <Bitfield id="sel_sirq_pio" start="31" width="1"  default="1" />
	</Register>
	<Register path="register/dpm1_com/dpm_addr_cfg" address="0xff001a10">
	    <Bitfield id="addr_range"       start="0" width="4" default="2" />
	    <Bitfield id="cfg_win_addr_cfg" start="4" width="2" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_timing_cfg" address="0xff001a14">
	    <Bitfield id="t_osa"             start="0"  width="2" default="3" />
	    <Bitfield id="filter"            start="2"  width="1" default="1" />
	    <Bitfield id="t_rds"             start="4"  width="3" default="2" />
	    <Bitfield id="rd_burst_en"       start="7"  width="1" default="0" />
	    <Bitfield id="en_dpm_serial_sqi" start="30" width="1" default="0" />
	    <Bitfield id="sdpm_miso_early"   start="31" width="1" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_rdy_cfg" address="0xff001a18">
	    <Bitfield id="rdy_pol"      start="0" width="1" default="1" />
	    <Bitfield id="rdy_drv_mode" start="1" width="2" default="0" />
	    <Bitfield id="rdy_sig_mode" start="3" width="1" default="0" />
	    <Bitfield id="rdy_to_cfg"   start="4" width="2" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_misc_cfg" address="0xff001a28">
	    <Bitfield id="enable_flag_reset_on_rd"     start="0" width="1" default="0" />
	    <Bitfield id="dis_access_err_halt"         start="1" width="1" default="1" />
	    <Bitfield id="dis_bus_conflict_err_detect" start="2" width="1" default="1" />
	</Register>
	<Register path="register/dpm1_com/dpm_io_cfg_misc" address="0xff001a2c">
	    <Bitfield id="irq_pol" start="4" width="1" default="0" />
	    <Bitfield id="irq_oec" start="5" width="1" default="1" />
	    <Bitfield id="fiq_pol" start="6" width="1" default="0" />
	    <Bitfield id="fiq_oec" start="7" width="1" default="1" />
	</Register>
	<Register path="register/dpm1_com/dpm_tunnel_cfg" address="0xff001a38">
	    <Bitfield id="wp_data"      start="0"  width="1"  default="1" />
	    <Bitfield id="wp_itbaddr"   start="1"  width="1"  default="0" />
	    <Bitfield id="enable"       start="2"  width="1"  default="0" />
	    <Bitfield id="tunnel_all"   start="3"  width="1"  default="0" />
	    <Bitfield id="byte_area"    start="4"  width="1"  default="0" />
	    <Bitfield id="dis_rd_latch" start="5"  width="1"  default="0" />
	    <Bitfield id="base"         start="6"  width="14" default="4" />
	    <Bitfield id="wp_cfg_win"   start="31" width="1"  default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_itbaddr" address="0xff001a3c">
	    <Bitfield id="wp_data_ro"    start="0" width="1"  default="1" />
	    <Bitfield id="wp_itbaddr_ro" start="1" width="1"  default="0" />
	    <Bitfield id="map"           start="2" width="4"  default="0" />
	    <Bitfield id="base"          start="6" width="26" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_win1_end" address="0xff001a40">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_win1_map" address="0xff001a44">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="wp_cfg_win"   start="5"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm1_com/dpm_win2_end" address="0xff001a48">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_win2_map" address="0xff001a4c">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm1_com/dpm_win3_end" address="0xff001a50">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_win3_map" address="0xff001a54">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm1_com/dpm_win4_end" address="0xff001a58">
	    <Bitfield id="win_end" start="7" width="14" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_win4_map" address="0xff001a5c">
	    <Bitfield id="byte_area"    start="0"  width="1"  default="0"  />
	    <Bitfield id="read_ahead"   start="1"  width="1"  default="0"  />
	    <Bitfield id="win_map_alt"  start="2"  width="2"  default="0"  />
	    <Bitfield id="dis_rd_latch" start="4"  width="1"  default="0"  />
	    <Bitfield id="win_map"      start="7"  width="13" default="0"  />
	    <Bitfield id="win_page"     start="20" width="12" default="24" />
	</Register>
	<Register path="register/dpm1_com/dpm_irq_host_sirq_mask_set0" address="0xff001a88">
	    <Bitfield id="dpm_sw"        start="0"  width="1" default="0" />
	    <Bitfield id="dpm_err"       start="1"  width="1" default="0" />
	    <Bitfield id="firmware"      start="2"  width="1" default="0" />
	    <Bitfield id="host_hsc0"     start="8"  width="1" default="0" />
	    <Bitfield id="host_hsc1"     start="9"  width="1" default="0" />
	    <Bitfield id="host_hsc2"     start="10" width="1" default="0" />
	    <Bitfield id="host_hsc3"     start="11" width="1" default="0" />
	    <Bitfield id="host_hsc4"     start="12" width="1" default="0" />
	    <Bitfield id="host_hsc5"     start="13" width="1" default="0" />
	    <Bitfield id="host_hsc6"     start="14" width="1" default="0" />
	    <Bitfield id="host_hsc7"     start="15" width="1" default="0" />
	    <Bitfield id="host_hsc8to15" start="16" width="1" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_irq_host_sirq_mask_set1" address="0xff001a8c">
	    <Bitfield id="ARM_TIMER"           start="0"  width="1" default="0" />
	    <Bitfield id="timer_com_systime_s" start="1"  width="1" default="0" />
	    <Bitfield id="wdg_com"             start="2"  width="1" default="0" />
	    <Bitfield id="dmac_com"            start="3"  width="1" default="0" />
	    <Bitfield id="mcp_com"             start="4"  width="1" default="0" />
	    <Bitfield id="uart"                start="5"  width="1" default="0" />
	    <Bitfield id="i2c0_com"            start="6"  width="1" default="0" />
	    <Bitfield id="i2c1_com"            start="7"  width="1" default="0" />
	    <Bitfield id="ecc_com"             start="8"  width="1" default="0" />
	    <Bitfield id="xpic_debug_com"      start="9"  width="1" default="0" />
	    <Bitfield id="wdg_xpic_com_arm"    start="10" width="1" default="0" />
	    <Bitfield id="nfifo_arm_com"       start="11" width="1" default="0" />
	    <Bitfield id="com0"                start="12" width="1" default="0" />
	    <Bitfield id="com1"                start="13" width="1" default="0" />
	    <Bitfield id="msync0"              start="14" width="1" default="0" />
	    <Bitfield id="msync1"              start="15" width="1" default="0" />
	    <Bitfield id="trigger_lt"          start="16" width="1" default="0" />
	    <Bitfield id="lvds2mii0_com"       start="17" width="1" default="0" />
	    <Bitfield id="lvds2mii1_com"       start="18" width="1" default="0" />
	    <Bitfield id="sqi"                 start="19" width="1" default="0" />
	    <Bitfield id="hif_pio_arm"         start="20" width="1" default="0" />
	    <Bitfield id="eth"                 start="21" width="1" default="0" />
	    <Bitfield id="madc_seq0"           start="22" width="1" default="0" />
	    <Bitfield id="madc_seq1"           start="23" width="1" default="0" />
	    <Bitfield id="madc_seq2"           start="24" width="1" default="0" />
	    <Bitfield id="madc_seq3"           start="25" width="1" default="0" />
	    <Bitfield id="GPIO_COM"            start="26" width="1" default="0" />
	    <Bitfield id="CRYPT"               start="27" width="1" default="0" />
	    <Bitfield id="bod"                 start="28" width="1" default="0" />
	    <Bitfield id="clksup"              start="29" width="1" default="0" />
	    <Bitfield id="phy"                 start="30" width="1" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_irq_host_dirq_mask_set0" address="0xff001aa0">
	    <Bitfield id="dpm_sw"        start="0"  width="1" default="0" />
	    <Bitfield id="dpm_err"       start="1"  width="1" default="0" />
	    <Bitfield id="firmware"      start="2"  width="1" default="0" />
	    <Bitfield id="host_hsc0"     start="8"  width="1" default="0" />
	    <Bitfield id="host_hsc1"     start="9"  width="1" default="0" />
	    <Bitfield id="host_hsc2"     start="10" width="1" default="0" />
	    <Bitfield id="host_hsc3"     start="11" width="1" default="0" />
	    <Bitfield id="host_hsc4"     start="12" width="1" default="0" />
	    <Bitfield id="host_hsc5"     start="13" width="1" default="0" />
	    <Bitfield id="host_hsc6"     start="14" width="1" default="0" />
	    <Bitfield id="host_hsc7"     start="15" width="1" default="0" />
	    <Bitfield id="host_hsc8to15" start="16" width="1" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_irq_host_dirq_mask_set1" address="0xff001aa4">
	    <Bitfield id="ARM_TIMER"           start="0"  width="1" default="0" />
	    <Bitfield id="timer_com_systime_s" start="1"  width="1" default="0" />
	    <Bitfield id="wdg_com"             start="2"  width="1" default="0" />
	    <Bitfield id="dmac_com"            start="3"  width="1" default="0" />
	    <Bitfield id="mcp_com"             start="4"  width="1" default="0" />
	    <Bitfield id="uart"                start="5"  width="1" default="0" />
	    <Bitfield id="i2c0_com"            start="6"  width="1" default="0" />
	    <Bitfield id="i2c1_com"            start="7"  width="1" default="0" />
	    <Bitfield id="ecc_com"             start="8"  width="1" default="0" />
	    <Bitfield id="xpic_debug_com"      start="9"  width="1" default="0" />
	    <Bitfield id="wdg_xpic_com_arm"    start="10" width="1" default="0" />
	    <Bitfield id="nfifo_arm_com"       start="11" width="1" default="0" />
	    <Bitfield id="com0"                start="12" width="1" default="0" />
	    <Bitfield id="com1"                start="13" width="1" default="0" />
	    <Bitfield id="msync0"              start="14" width="1" default="0" />
	    <Bitfield id="msync1"              start="15" width="1" default="0" />
	    <Bitfield id="trigger_lt"          start="16" width="1" default="0" />
	    <Bitfield id="lvds2mii0_com"       start="17" width="1" default="0" />
	    <Bitfield id="lvds2mii1_com"       start="18" width="1" default="0" />
	    <Bitfield id="sqi"                 start="19" width="1" default="0" />
	    <Bitfield id="hif_pio_arm"         start="20" width="1" default="0" />
	    <Bitfield id="eth"                 start="21" width="1" default="0" />
	    <Bitfield id="madc_seq0"           start="22" width="1" default="0" />
	    <Bitfield id="madc_seq1"           start="23" width="1" default="0" />
	    <Bitfield id="madc_seq2"           start="24" width="1" default="0" />
	    <Bitfield id="madc_seq3"           start="25" width="1" default="0" />
	    <Bitfield id="GPIO_COM"            start="26" width="1" default="0" />
	    <Bitfield id="CRYPT"               start="27" width="1" default="0" />
	    <Bitfield id="bod"                 start="28" width="1" default="0" />
	    <Bitfield id="clksup"              start="29" width="1" default="0" />
	    <Bitfield id="phy"                 start="30" width="1" default="0" />
	</Register>
	<Register path="register/dpm1_com/dpm_firmware_irq_mask" address="0xff001af0">
	    <Bitfield id="HS_EVENT0"       start="0"  width="1" default="0" />
	    <Bitfield id="HS_EVENT1"       start="1"  width="1" default="0" />
	    <Bitfield id="HS_EVENT2"       start="2"  width="1" default="0" />
	    <Bitfield id="HS_EVENT3"       start="3"  width="1" default="0" />
	    <Bitfield id="HS_EVENT4"       start="4"  width="1" default="0" />
	    <Bitfield id="HS_EVENT5"       start="5"  width="1" default="0" />
	    <Bitfield id="HS_EVENT6"       start="6"  width="1" default="0" />
	    <Bitfield id="HS_EVENT7"       start="7"  width="1" default="0" />
	    <Bitfield id="HS_EVENT8"       start="8"  width="1" default="0" />
	    <Bitfield id="HS_EVENT9"       start="9"  width="1" default="0" />
	    <Bitfield id="HS_EVENT10"      start="10" width="1" default="0" />
	    <Bitfield id="HS_EVENT11"      start="11" width="1" default="0" />
	    <Bitfield id="HS_EVENT12"      start="12" width="1" default="0" />
	    <Bitfield id="HS_EVENT13"      start="13" width="1" default="0" />
	    <Bitfield id="HS_EVENT14"      start="14" width="1" default="0" />
	    <Bitfield id="HS_EVENT15"      start="15" width="1" default="0" />
	    <Bitfield id="res_TMR_ro"      start="25" width="1" default="0" />
	    <Bitfield id="SYS_STA"         start="26" width="1" default="0" />
	    <Bitfield id="RDY_TIMEOUT"     start="28" width="1" default="0" />
	    <Bitfield id="res_WDG_NETX_ro" start="29" width="1" default="0" />
	    <Bitfield id="res_MEM_LCK_ro"  start="30" width="1" default="0" />
	    <Bitfield id="INT_EN"          start="31" width="1" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_cfg0x0" address="0xff001b00">
	    <Bitfield id="enable" start="0" width="1" default="0" />
	    <Bitfield id="endian" start="4" width="2" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_addr_cfg" address="0xff001b10">
	    <Bitfield id="cfg_win_addr_cfg" start="4" width="2" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_tunnel_cfg" address="0xff001b38">
	    <Bitfield id="wp_data"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_itbaddr" start="1"  width="1" default="0" />
	    <Bitfield id="enable"     start="2"  width="1" default="0" />
	    <Bitfield id="tunnel_all" start="3"  width="1" default="0" />
	    <Bitfield id="base"       start="6"  width="9" default="4" />
	    <Bitfield id="wp_cfg_win" start="31" width="1" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_itbaddr" address="0xff001b3c">
	    <Bitfield id="wp_data_ro"    start="0" width="1"  default="1" />
	    <Bitfield id="wp_itbaddr_ro" start="1" width="1"  default="0" />
	    <Bitfield id="map"           start="2" width="4"  default="0" />
	    <Bitfield id="base"          start="6" width="26" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win1_end" address="0xff001b40">
	    <Bitfield id="win_end" start="7" width="9" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win1_map" address="0xff001b44">
	    <Bitfield id="win_map_alt" start="2" width="2" default="0" />
	    <Bitfield id="wp_cfg_win"  start="5" width="1" default="0" />
	    <Bitfield id="win_map"     start="7" width="8" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win2_end" address="0xff001b48">
	    <Bitfield id="win_end" start="7" width="9" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win2_map" address="0xff001b4c">
	    <Bitfield id="win_map_alt" start="2" width="2" default="0" />
	    <Bitfield id="win_map"     start="7" width="8" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win3_end" address="0xff001b50">
	    <Bitfield id="win_end" start="7" width="9" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win3_map" address="0xff001b54">
	    <Bitfield id="win_map_alt" start="2" width="2" default="0" />
	    <Bitfield id="win_map"     start="7" width="8" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win4_end" address="0xff001b58">
	    <Bitfield id="win_end" start="7" width="9" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_win4_map" address="0xff001b5c">
	    <Bitfield id="win_map_alt" start="2" width="2" default="0" />
	    <Bitfield id="win_map"     start="7" width="8" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_irq_host_mask_set" address="0xff001b84">
	    <Bitfield id="dpm_sw"   start="0" width="1" default="0" />
	    <Bitfield id="firmware" start="2" width="1" default="0" />
	</Register>
	<Register path="register/idpm_com/idpm_irq_host_mask_reset" address="0xff001b88">
	    <Bitfield id="dpm_sw"   start="0" width="1" default="0" />
	    <Bitfield id="firmware" start="2" width="1" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_cfg" address="0xff001100">
	    <Bitfield id="enable"               start="0"  width="1"  default="0"     />
	    <Bitfield id="prescale_counter_max" start="1"  width="10" default="0x3ff" />
	    <Bitfield id="blink_counter_max"    start="11" width="9"  default="49"    />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel0" address="0xff001104">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel1" address="0xff001108">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel2" address="0xff00110c">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel3" address="0xff001110">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel4" address="0xff001114">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel5" address="0xff001118">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel6" address="0xff00111c">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_sel7" address="0xff001120">
	    <Bitfield id="inv" start="0" width="1" default="0" />
	    <Bitfield id="sel" start="1" width="5" default="0" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time0" address="0xff001124">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time1" address="0xff001128">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time2" address="0xff00112c">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time3" address="0xff001130">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time4" address="0xff001134">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time5" address="0xff001138">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time6" address="0xff00113c">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_output_on_time7" address="0xff001140">
	    <Bitfield id="val" start="0" width="8" default="0xff" />
	</Register>
	<Register path="register/mled_ctrl_com/mled_ctrl_line0" address="0xff001144">
	    <Bitfield id="val" start="0" width="8" default="0" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_rdy_n" address="0xff401000">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_run_n" address="0xff401004">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mled0" address="0xff401008">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="0" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mled1" address="0xff40100c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="0" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mled2" address="0xff401010">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="0" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mled3" address="0xff401014">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="0" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_uart_rxd" address="0xff401028">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_uart_txd" address="0xff40102c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_rxclk" address="0xff401030">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_rxd0" address="0xff401034">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_rxd1" address="0xff401038">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_rxd2" address="0xff40103c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_rxd3" address="0xff401040">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_rxdv" address="0xff401044">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_rxer" address="0xff401048">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_txclk" address="0xff40104c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_txen" address="0xff401060">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_col" address="0xff401064">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_crs" address="0xff401068">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_phy0_led_link_in" address="0xff40106c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_rxclk" address="0xff401070">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_rxdv" address="0xff401084">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_rxer" address="0xff401088">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_col" address="0xff4010a4">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_crs" address="0xff4010a8">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_phy1_led_link_in" address="0xff4010ac">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_rst_out_n" address="0xff4010b8">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_clk25out" address="0xff4010bc">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_txen_bga2" address="0xff4010c0">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_col_bga2" address="0xff4010c4">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii0_crs_bga2" address="0xff4010c8">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_phy0_led_link_in_bga2" address="0xff4010cc">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_rxer_bga2" address="0xff4010d0">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_col_bga2" address="0xff4010d4">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_mii1_crs_bga2" address="0xff4010d8">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_phy1_led_link_in_bga2" address="0xff4010dc">
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_sqi_clk" address="0xff401100">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_sqi_cs0n" address="0xff401104">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_sqi_mosi" address="0xff401108">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_sqi_miso" address="0xff40110c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_sqi_sio2" address="0xff401110">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_sqi_sio3" address="0xff401114">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a0" address="0xff401118">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a1" address="0xff40111c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a2" address="0xff401120">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a3" address="0xff401124">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a4" address="0xff401128">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a5" address="0xff40112c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a6" address="0xff401130">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a7" address="0xff401134">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a8" address="0xff401138">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a9" address="0xff40113c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a10" address="0xff401140">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a11" address="0xff401144">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a12" address="0xff401148">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a13" address="0xff40114c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a14" address="0xff401150">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a15" address="0xff401154">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a16" address="0xff401158">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_a17" address="0xff40115c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d0" address="0xff401160">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d1" address="0xff401164">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d2" address="0xff401168">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d3" address="0xff40116c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d4" address="0xff401170">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d5" address="0xff401174">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d6" address="0xff401178">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d7" address="0xff40117c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d8" address="0xff401180">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d9" address="0xff401184">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d10" address="0xff401188">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d11" address="0xff40118c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d12" address="0xff401190">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d13" address="0xff401194">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d14" address="0xff401198">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_d15" address="0xff40119c">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_bhen" address="0xff4011a0">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_csn" address="0xff4011a4">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_rdn" address="0xff4011a8">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_wrn" address="0xff4011ac">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_rdy" address="0xff4011b0">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_dirq" address="0xff4011b4">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/pad_ctrl/pad_ctrl_hif_sdclk" address="0xff4011b8">
	    <Bitfield id="ds" start="0" width="1" default="0" />
	    <Bitfield id="pe" start="4" width="1" default="1" />
	    <Bitfield id="ie" start="6" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/io_config0" address="0xff401200">
	    <Bitfield id="sel_xm0_tx"         start="0"  width="1" default="0" />
	    <Bitfield id="sel_xm0_txoe"       start="1"  width="1" default="0" />
	    <Bitfield id="sel_xm0_eclk"       start="2"  width="1" default="0" />
	    <Bitfield id="sel_xm0_io"         start="3"  width="6" default="0" />
	    <Bitfield id="sel_fb0clk"         start="9"  width="1" default="0" />
	    <Bitfield id="sel_xm0_mii_cfg"    start="10" width="4" default="0" />
	    <Bitfield id="sel_xc0_mdio"       start="14" width="2" default="0" />
	    <Bitfield id="sel_xm0_tx_wm"      start="16" width="1" default="0" />
	    <Bitfield id="sel_xm0_txoe_wm"    start="17" width="1" default="0" />
	    <Bitfield id="sel_xm0_eclk_wm"    start="18" width="1" default="0" />
	    <Bitfield id="sel_xm0_io_wm"      start="19" width="6" default="0" />
	    <Bitfield id="sel_fb0clk_wm"      start="25" width="1" default="0" />
	    <Bitfield id="sel_xm0_mii_cfg_wm" start="26" width="4" default="0" />
	    <Bitfield id="sel_xc0_mdio_wm"    start="30" width="2" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config0_mask" address="0xff401204">
	    <Bitfield id="sel_xm0_tx"      start="0"  width="1" default="1"    />
	    <Bitfield id="sel_xm0_txoe"    start="1"  width="1" default="1"    />
	    <Bitfield id="sel_xm0_eclk"    start="2"  width="1" default="1"    />
	    <Bitfield id="sel_xm0_io"      start="3"  width="6" default="0x3f" />
	    <Bitfield id="sel_fb0clk"      start="9"  width="1" default="1"    />
	    <Bitfield id="sel_xm0_mii_cfg" start="10" width="4" default="0xf"  />
	    <Bitfield id="sel_xc0_mdio"    start="14" width="2" default="3"    />
	</Register>
	<Register path="register/asic_ctrl/io_config1" address="0xff401208">
	    <Bitfield id="sel_xm1_tx"         start="0"  width="1" default="0" />
	    <Bitfield id="sel_xm1_txoe"       start="1"  width="1" default="0" />
	    <Bitfield id="sel_xm1_eclk"       start="2"  width="1" default="0" />
	    <Bitfield id="sel_xm1_io"         start="3"  width="6" default="0" />
	    <Bitfield id="sel_fb1clk"         start="9"  width="1" default="0" />
	    <Bitfield id="sel_xm1_mii_cfg"    start="10" width="4" default="0" />
	    <Bitfield id="sel_xc1_mdio"       start="14" width="2" default="0" />
	    <Bitfield id="sel_xm1_tx_wm"      start="16" width="1" default="0" />
	    <Bitfield id="sel_xm1_txoe_wm"    start="17" width="1" default="0" />
	    <Bitfield id="sel_xm1_eclk_wm"    start="18" width="1" default="0" />
	    <Bitfield id="sel_xm1_io_wm"      start="19" width="6" default="0" />
	    <Bitfield id="sel_fb1clk_wm"      start="25" width="1" default="0" />
	    <Bitfield id="sel_xm1_mii_cfg_wm" start="26" width="4" default="0" />
	    <Bitfield id="sel_xc1_mdio_wm"    start="30" width="2" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config1_mask" address="0xff40120c">
	    <Bitfield id="sel_xm1_tx"      start="0"  width="1" default="1"    />
	    <Bitfield id="sel_xm1_txoe"    start="1"  width="1" default="1"    />
	    <Bitfield id="sel_xm1_eclk"    start="2"  width="1" default="1"    />
	    <Bitfield id="sel_xm1_io"      start="3"  width="6" default="0x3f" />
	    <Bitfield id="sel_fb1clk"      start="9"  width="1" default="1"    />
	    <Bitfield id="sel_xm1_mii_cfg" start="10" width="4" default="0xf"  />
	    <Bitfield id="sel_xc1_mdio"    start="14" width="2" default="3"    />
	</Register>
	<Register path="register/asic_ctrl/io_config2" address="0xff401210">
	    <Bitfield id="sel_gpio8"                   start="0"  width="1" default="0" />
	    <Bitfield id="sel_gpio9"                   start="1"  width="1" default="0" />
	    <Bitfield id="sel_gpio10"                  start="2"  width="1" default="0" />
	    <Bitfield id="sel_gpio11"                  start="3"  width="1" default="0" />
	    <Bitfield id="sel_xc_trigger0_hif_sirq"    start="4"  width="1" default="0" />
	    <Bitfield id="sel_phy_devel"               start="5"  width="1" default="0" />
	    <Bitfield id="sel_ephy0"                   start="6"  width="1" default="0" />
	    <Bitfield id="sel_ephy1"                   start="7"  width="1" default="0" />
	    <Bitfield id="sel_ephy_mdio"               start="8"  width="1" default="0" />
	    <Bitfield id="sel_fo0"                     start="9"  width="1" default="0" />
	    <Bitfield id="sel_fo1"                     start="10" width="1" default="0" />
	    <Bitfield id="sel_i2c0_com"                start="11" width="1" default="0" />
	    <Bitfield id="sel_i2c1_com"                start="12" width="1" default="0" />
	    <Bitfield id="sel_uart_rctsn"              start="13" width="1" default="0" />
	    <Bitfield id="clk25out_oe"                 start="14" width="1" default="0" />
	    <Bitfield id="dcdc_enable_n"               start="15" width="1" default="0" />
	    <Bitfield id="sel_gpio8_wm"                start="16" width="1" default="0" />
	    <Bitfield id="sel_gpio9_wm"                start="17" width="1" default="0" />
	    <Bitfield id="sel_gpio10_wm"               start="18" width="1" default="0" />
	    <Bitfield id="sel_gpio11_wm"               start="19" width="1" default="0" />
	    <Bitfield id="sel_xc_trigger0_hif_sirq_wm" start="20" width="1" default="0" />
	    <Bitfield id="sel_phy_devel_wm"            start="21" width="1" default="0" />
	    <Bitfield id="sel_ephy0_wm"                start="22" width="1" default="0" />
	    <Bitfield id="sel_ephy1_wm"                start="23" width="1" default="0" />
	    <Bitfield id="sel_ephy_mdio_wm"            start="24" width="1" default="0" />
	    <Bitfield id="sel_fo0_wm"                  start="25" width="1" default="0" />
	    <Bitfield id="sel_fo1_wm"                  start="26" width="1" default="0" />
	    <Bitfield id="sel_i2c0_com_wm"             start="27" width="1" default="0" />
	    <Bitfield id="sel_i2c1_com_wm"             start="28" width="1" default="0" />
	    <Bitfield id="sel_uart_rctsn_wm"           start="29" width="1" default="0" />
	    <Bitfield id="clk25out_oe_wm"              start="30" width="1" default="0" />
	    <Bitfield id="dcdc_enable_n_wm"            start="31" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config2_mask" address="0xff401214">
	    <Bitfield id="sel_gpio8"                start="0"  width="1" default="1" />
	    <Bitfield id="sel_gpio9"                start="1"  width="1" default="1" />
	    <Bitfield id="sel_gpio10"               start="2"  width="1" default="1" />
	    <Bitfield id="sel_gpio11"               start="3"  width="1" default="1" />
	    <Bitfield id="sel_xc_trigger0_hif_sirq" start="4"  width="1" default="1" />
	    <Bitfield id="sel_phy_devel"            start="5"  width="1" default="1" />
	    <Bitfield id="sel_ephy0"                start="6"  width="1" default="1" />
	    <Bitfield id="sel_ephy1"                start="7"  width="1" default="1" />
	    <Bitfield id="sel_ephy_mdio"            start="8"  width="1" default="1" />
	    <Bitfield id="sel_fo0"                  start="9"  width="1" default="1" />
	    <Bitfield id="sel_fo1"                  start="10" width="1" default="1" />
	    <Bitfield id="sel_i2c0_com"             start="11" width="1" default="1" />
	    <Bitfield id="sel_i2c1_com"             start="12" width="1" default="1" />
	    <Bitfield id="sel_uart_rctsn"           start="13" width="1" default="1" />
	    <Bitfield id="clk25out_oe"              start="14" width="1" default="1" />
	    <Bitfield id="dcdc_enable_n"            start="15" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/io_config3" address="0xff401218">
	    <Bitfield id="sel_gpio0"           start="0"  width="1" default="0" />
	    <Bitfield id="sel_gpio1"           start="1"  width="1" default="0" />
	    <Bitfield id="sel_gpio2"           start="2"  width="1" default="0" />
	    <Bitfield id="sel_gpio3"           start="3"  width="1" default="0" />
	    <Bitfield id="sel_gpio4"           start="4"  width="1" default="0" />
	    <Bitfield id="sel_gpio5"           start="5"  width="1" default="0" />
	    <Bitfield id="sel_gpio6"           start="6"  width="1" default="0" />
	    <Bitfield id="sel_gpio7"           start="7"  width="1" default="0" />
	    <Bitfield id="sel_endat0"          start="8"  width="1" default="0" />
	    <Bitfield id="sel_endat0_devel"    start="9"  width="1" default="0" />
	    <Bitfield id="sel_endat1"          start="10" width="1" default="0" />
	    <Bitfield id="sel_endat1_devel"    start="11" width="1" default="0" />
	    <Bitfield id="sel_biss0"           start="12" width="1" default="0" />
	    <Bitfield id="sel_biss0_mo"        start="13" width="1" default="0" />
	    <Bitfield id="sel_biss1"           start="14" width="1" default="0" />
	    <Bitfield id="sel_biss1_mo"        start="15" width="1" default="0" />
	    <Bitfield id="sel_gpio0_wm"        start="16" width="1" default="0" />
	    <Bitfield id="sel_gpio1_wm"        start="17" width="1" default="0" />
	    <Bitfield id="sel_gpio2_wm"        start="18" width="1" default="0" />
	    <Bitfield id="sel_gpio3_wm"        start="19" width="1" default="0" />
	    <Bitfield id="sel_gpio4_wm"        start="20" width="1" default="0" />
	    <Bitfield id="sel_gpio5_wm"        start="21" width="1" default="0" />
	    <Bitfield id="sel_gpio6_wm"        start="22" width="1" default="0" />
	    <Bitfield id="sel_gpio7_wm"        start="23" width="1" default="0" />
	    <Bitfield id="sel_endat0_wm"       start="24" width="1" default="0" />
	    <Bitfield id="sel_endat0_devel_wm" start="25" width="1" default="0" />
	    <Bitfield id="sel_endat1_wm"       start="26" width="1" default="0" />
	    <Bitfield id="sel_endat1_devel_wm" start="27" width="1" default="0" />
	    <Bitfield id="sel_biss0_wm"        start="28" width="1" default="0" />
	    <Bitfield id="sel_biss0_mo_wm"     start="29" width="1" default="0" />
	    <Bitfield id="sel_biss1_wm"        start="30" width="1" default="0" />
	    <Bitfield id="sel_biss1_mo_wm"     start="31" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config3_mask" address="0xff40121c">
	    <Bitfield id="sel_gpio0"        start="0"  width="1" default="1" />
	    <Bitfield id="sel_gpio1"        start="1"  width="1" default="1" />
	    <Bitfield id="sel_gpio2"        start="2"  width="1" default="1" />
	    <Bitfield id="sel_gpio3"        start="3"  width="1" default="1" />
	    <Bitfield id="sel_gpio4"        start="4"  width="1" default="1" />
	    <Bitfield id="sel_gpio5"        start="5"  width="1" default="1" />
	    <Bitfield id="sel_gpio6"        start="6"  width="1" default="1" />
	    <Bitfield id="sel_gpio7"        start="7"  width="1" default="1" />
	    <Bitfield id="sel_endat0"       start="8"  width="1" default="1" />
	    <Bitfield id="sel_endat0_devel" start="9"  width="1" default="1" />
	    <Bitfield id="sel_endat1"       start="10" width="1" default="1" />
	    <Bitfield id="sel_endat1_devel" start="11" width="1" default="1" />
	    <Bitfield id="sel_biss0"        start="12" width="1" default="1" />
	    <Bitfield id="sel_biss0_mo"     start="13" width="1" default="1" />
	    <Bitfield id="sel_biss1"        start="14" width="1" default="1" />
	    <Bitfield id="sel_biss1_mo"     start="15" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/io_config4" address="0xff401220">
	    <Bitfield id="sel_i2c_app"                start="0"  width="1" default="0" />
	    <Bitfield id="sel_uart_app"               start="1"  width="1" default="0" />
	    <Bitfield id="sel_uart_app_rctsn"         start="2"  width="1" default="0" />
	    <Bitfield id="sel_uart_xpic_app"          start="3"  width="1" default="0" />
	    <Bitfield id="sel_uart_xpic_app_rctsn"    start="4"  width="1" default="0" />
	    <Bitfield id="sel_spi0_app"               start="5"  width="1" default="0" />
	    <Bitfield id="sel_spi0_app_cs1"           start="6"  width="1" default="0" />
	    <Bitfield id="sel_spi2_app"               start="7"  width="1" default="0" />
	    <Bitfield id="sel_spi2_app_cs1"           start="8"  width="1" default="0" />
	    <Bitfield id="sel_spi2_app_cs2"           start="9"  width="1" default="0" />
	    <Bitfield id="sel_can0_app"               start="10" width="1" default="0" />
	    <Bitfield id="sel_can1_app"               start="11" width="1" default="0" />
	    <Bitfield id="sel_i2c_app_wm"             start="16" width="1" default="0" />
	    <Bitfield id="sel_uart_app_wm"            start="17" width="1" default="0" />
	    <Bitfield id="sel_uart_app_rctsn_wm"      start="18" width="1" default="0" />
	    <Bitfield id="sel_uart_xpic_app_wm"       start="19" width="1" default="0" />
	    <Bitfield id="sel_uart_xpic_app_rctsn_wm" start="20" width="1" default="0" />
	    <Bitfield id="sel_spi0_app_wm"            start="21" width="1" default="0" />
	    <Bitfield id="sel_spi0_app_cs1_wm"        start="22" width="1" default="0" />
	    <Bitfield id="sel_spi2_app_wm"            start="23" width="1" default="0" />
	    <Bitfield id="sel_spi2_app_cs1_wm"        start="24" width="1" default="0" />
	    <Bitfield id="sel_spi2_app_cs2_wm"        start="25" width="1" default="0" />
	    <Bitfield id="sel_can0_app_wm"            start="26" width="1" default="0" />
	    <Bitfield id="sel_can1_app_wm"            start="27" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config4_mask" address="0xff401224">
	    <Bitfield id="sel_i2c_app"             start="0"  width="1" default="1" />
	    <Bitfield id="sel_uart_app"            start="1"  width="1" default="1" />
	    <Bitfield id="sel_uart_app_rctsn"      start="2"  width="1" default="1" />
	    <Bitfield id="sel_uart_xpic_app"       start="3"  width="1" default="1" />
	    <Bitfield id="sel_uart_xpic_app_rctsn" start="4"  width="1" default="1" />
	    <Bitfield id="sel_spi0_app"            start="5"  width="1" default="1" />
	    <Bitfield id="sel_spi0_app_cs1"        start="6"  width="1" default="1" />
	    <Bitfield id="sel_spi2_app"            start="7"  width="1" default="1" />
	    <Bitfield id="sel_spi2_app_cs1"        start="8"  width="1" default="1" />
	    <Bitfield id="sel_spi2_app_cs2"        start="9"  width="1" default="1" />
	    <Bitfield id="sel_can0_app"            start="10" width="1" default="1" />
	    <Bitfield id="sel_can1_app"            start="11" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/io_config5" address="0xff401228">
	    <Bitfield id="sel_mpwm"          start="0"  width="6" default="0" />
	    <Bitfield id="sel_mpwm_brake"    start="6"  width="1" default="0" />
	    <Bitfield id="sel_mled4"         start="8"  width="1" default="0" />
	    <Bitfield id="sel_mled5"         start="9"  width="1" default="0" />
	    <Bitfield id="sel_mled6"         start="10" width="1" default="0" />
	    <Bitfield id="sel_mled7"         start="11" width="1" default="0" />
	    <Bitfield id="sel_mled8"         start="12" width="1" default="0" />
	    <Bitfield id="sel_mled9"         start="13" width="1" default="0" />
	    <Bitfield id="sel_mled10"        start="14" width="1" default="0" />
	    <Bitfield id="sel_mled11"        start="15" width="1" default="0" />
	    <Bitfield id="sel_mpwm_wm"       start="16" width="6" default="0" />
	    <Bitfield id="sel_mpwm_brake_wm" start="22" width="1" default="0" />
	    <Bitfield id="sel_mled4_wm"      start="24" width="1" default="0" />
	    <Bitfield id="sel_mled5_wm"      start="25" width="1" default="0" />
	    <Bitfield id="sel_mled6_wm"      start="26" width="1" default="0" />
	    <Bitfield id="sel_mled7_wm"      start="27" width="1" default="0" />
	    <Bitfield id="sel_mled8_wm"      start="28" width="1" default="0" />
	    <Bitfield id="sel_mled9_wm"      start="29" width="1" default="0" />
	    <Bitfield id="sel_mled10_wm"     start="30" width="1" default="0" />
	    <Bitfield id="sel_mled11_wm"     start="31" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config5_mask" address="0xff40122c">
	    <Bitfield id="sel_mpwm"       start="0"  width="6" default="0x3f" />
	    <Bitfield id="sel_mpwm_brake" start="6"  width="1" default="1"    />
	    <Bitfield id="sel_mled4"      start="8"  width="1" default="1"    />
	    <Bitfield id="sel_mled5"      start="9"  width="1" default="1"    />
	    <Bitfield id="sel_mled6"      start="10" width="1" default="1"    />
	    <Bitfield id="sel_mled7"      start="11" width="1" default="1"    />
	    <Bitfield id="sel_mled8"      start="12" width="1" default="1"    />
	    <Bitfield id="sel_mled9"      start="13" width="1" default="1"    />
	    <Bitfield id="sel_mled10"     start="14" width="1" default="1"    />
	    <Bitfield id="sel_mled11"     start="15" width="1" default="1"    />
	</Register>
	<Register path="register/asic_ctrl/io_config6" address="0xff401230">
	    <Bitfield id="sel_io_link0"           start="0"  width="1" default="0" />
	    <Bitfield id="sel_io_link1"           start="1"  width="1" default="0" />
	    <Bitfield id="sel_io_link2"           start="2"  width="1" default="0" />
	    <Bitfield id="sel_io_link3"           start="3"  width="1" default="0" />
	    <Bitfield id="sel_io_link4"           start="4"  width="1" default="0" />
	    <Bitfield id="sel_io_link5"           start="5"  width="1" default="0" />
	    <Bitfield id="sel_io_link6"           start="6"  width="1" default="0" />
	    <Bitfield id="sel_io_link7"           start="7"  width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup0"    start="8"  width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup1"    start="9"  width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup2"    start="10" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup3"    start="11" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup4"    start="12" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup5"    start="13" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup6"    start="14" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup7"    start="15" width="1" default="0" />
	    <Bitfield id="sel_io_link0_wm"        start="16" width="1" default="0" />
	    <Bitfield id="sel_io_link1_wm"        start="17" width="1" default="0" />
	    <Bitfield id="sel_io_link2_wm"        start="18" width="1" default="0" />
	    <Bitfield id="sel_io_link3_wm"        start="19" width="1" default="0" />
	    <Bitfield id="sel_io_link4_wm"        start="20" width="1" default="0" />
	    <Bitfield id="sel_io_link5_wm"        start="21" width="1" default="0" />
	    <Bitfield id="sel_io_link6_wm"        start="22" width="1" default="0" />
	    <Bitfield id="sel_io_link7_wm"        start="23" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup0_wm" start="24" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup1_wm" start="25" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup2_wm" start="26" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup3_wm" start="27" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup4_wm" start="28" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup5_wm" start="29" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup6_wm" start="30" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup7_wm" start="31" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config6_mask" address="0xff401234">
	    <Bitfield id="sel_io_link0"        start="0"  width="1" default="1" />
	    <Bitfield id="sel_io_link1"        start="1"  width="1" default="1" />
	    <Bitfield id="sel_io_link2"        start="2"  width="1" default="1" />
	    <Bitfield id="sel_io_link3"        start="3"  width="1" default="1" />
	    <Bitfield id="sel_io_link4"        start="4"  width="1" default="1" />
	    <Bitfield id="sel_io_link5"        start="5"  width="1" default="1" />
	    <Bitfield id="sel_io_link6"        start="6"  width="1" default="1" />
	    <Bitfield id="sel_io_link7"        start="7"  width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup0" start="8"  width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup1" start="9"  width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup2" start="10" width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup3" start="11" width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup4" start="12" width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup5" start="13" width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup6" start="14" width="1" default="1" />
	    <Bitfield id="sel_io_link_wakeup7" start="15" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/io_config7" address="0xff401238">
	    <Bitfield id="sel_eth_cfg"             start="0"  width="5" default="0" />
	    <Bitfield id="sel_eth_mdio"            start="5"  width="2" default="0" />
	    <Bitfield id="sel_sqi_cs1"             start="7"  width="1" default="0" />
	    <Bitfield id="sel_sqi_cs2"             start="8"  width="1" default="0" />
	    <Bitfield id="sel_io_link0b"           start="9"  width="1" default="0" />
	    <Bitfield id="sel_io_link1b"           start="10" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup0b"    start="11" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup1b"    start="12" width="1" default="0" />
	    <Bitfield id="sel_eth_cfg_wm"          start="16" width="5" default="0" />
	    <Bitfield id="sel_eth_mdio_wm"         start="21" width="2" default="0" />
	    <Bitfield id="sel_sqi_cs1_wm"          start="23" width="1" default="0" />
	    <Bitfield id="sel_sqi_cs2_wm"          start="24" width="1" default="0" />
	    <Bitfield id="sel_io_link0b_wm"        start="25" width="1" default="0" />
	    <Bitfield id="sel_io_link1b_wm"        start="26" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup0b_wm" start="27" width="1" default="0" />
	    <Bitfield id="sel_io_link_wakeup1b_wm" start="28" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config7_mask" address="0xff40123c">
	    <Bitfield id="sel_eth_cfg"          start="0"  width="5" default="0x1f" />
	    <Bitfield id="sel_eth_mdio"         start="5"  width="2" default="3"    />
	    <Bitfield id="sel_sqi_cs1"          start="7"  width="1" default="1"    />
	    <Bitfield id="sel_sqi_cs2"          start="8"  width="1" default="1"    />
	    <Bitfield id="sel_io_link0b"        start="9"  width="1" default="1"    />
	    <Bitfield id="sel_io_link1b"        start="10" width="1" default="1"    />
	    <Bitfield id="sel_io_link_wakeup0b" start="11" width="1" default="1"    />
	    <Bitfield id="sel_io_link_wakeup1b" start="12" width="1" default="1"    />
	</Register>
	<Register path="register/asic_ctrl/io_config8" address="0xff401240">
	    <Bitfield id="sel_arm_trace_cfg"    start="0"  width="2" default="0" />
	    <Bitfield id="sel_extphy"           start="2"  width="1" default="0" />
	    <Bitfield id="sel_bga2"             start="3"  width="1" default="0" />
	    <Bitfield id="sel_arm_trace_cfg_wm" start="16" width="2" default="0" />
	    <Bitfield id="sel_extphy_wm"        start="18" width="1" default="0" />
	    <Bitfield id="sel_bga2_wm"          start="19" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config8_mask" address="0xff401244">
	    <Bitfield id="sel_arm_trace_cfg" start="0" width="2" default="3" />
	    <Bitfield id="sel_extphy"        start="2" width="1" default="1" />
	    <Bitfield id="sel_bga2"          start="3" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/io_config9_mask" address="0xff40124c">
	    <Bitfield id="sel_pio_app" start="0" width="16" default="0xffff" />
	</Register>
	<Register path="register/asic_ctrl/io_config10_mask" address="0xff401254">
	    <Bitfield id="sel_pio_app" start="0" width="13" default="0x1fff" />
	</Register>
	<Register path="register/asic_ctrl/io_config11" address="0xff401258">
	    <Bitfield id="sel_sqi0_app"          start="0"  width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_sio"      start="1"  width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_b"        start="2"  width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_cs1_b"    start="3"  width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_cs2_b"    start="4"  width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_sio_b"    start="5"  width="1" default="0" />
	    <Bitfield id="sel_sqi1_app"          start="6"  width="1" default="0" />
	    <Bitfield id="sel_sqi1_app_sio"      start="7"  width="1" default="0" />
	    <Bitfield id="sel_menc1"             start="9"  width="1" default="0" />
	    <Bitfield id="sel_menc_mp"           start="10" width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_wm"       start="16" width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_sio_wm"   start="17" width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_b_wm"     start="18" width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_cs1_b_wm" start="19" width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_cs2_b_wm" start="20" width="1" default="0" />
	    <Bitfield id="sel_sqi0_app_sio_b_wm" start="21" width="1" default="0" />
	    <Bitfield id="sel_sqi1_app_wm"       start="22" width="1" default="0" />
	    <Bitfield id="sel_sqi1_app_sio_wm"   start="23" width="1" default="0" />
	    <Bitfield id="sel_menc1_wm"          start="25" width="1" default="0" />
	    <Bitfield id="sel_menc_mp_wm"        start="26" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/io_config11_mask" address="0xff40125c">
	    <Bitfield id="sel_sqi0_app"       start="0"  width="1" default="1" />
	    <Bitfield id="sel_sqi0_app_sio"   start="1"  width="1" default="1" />
	    <Bitfield id="sel_sqi0_app_b"     start="2"  width="1" default="1" />
	    <Bitfield id="sel_sqi0_app_cs1_b" start="3"  width="1" default="1" />
	    <Bitfield id="sel_sqi0_app_cs2_b" start="4"  width="1" default="1" />
	    <Bitfield id="sel_sqi0_app_sio_b" start="5"  width="1" default="1" />
	    <Bitfield id="sel_sqi1_app"       start="6"  width="1" default="1" />
	    <Bitfield id="sel_sqi1_app_sio"   start="7"  width="1" default="1" />
	    <Bitfield id="sel_menc1"          start="9"  width="1" default="1" />
	    <Bitfield id="sel_menc_mp"        start="10" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/phy_ctrl0_mask" address="0xff401264">
	    <Bitfield id="phy0_led_invert" start="0" width="6" default="0x3f" />
	    <Bitfield id="phy1_led_invert" start="6" width="6" default="0x3f" />
	</Register>
	<Register path="register/asic_ctrl/clock_enable0" address="0xff401268">
	    <Bitfield id="rpec0"      start="0"  width="1" default="0" />
	    <Bitfield id="rpec1"      start="1"  width="1" default="0" />
	    <Bitfield id="tpec0"      start="2"  width="1" default="0" />
	    <Bitfield id="tpec1"      start="3"  width="1" default="0" />
	    <Bitfield id="xmac0"      start="4"  width="1" default="0" />
	    <Bitfield id="xmac1"      start="5"  width="1" default="0" />
	    <Bitfield id="fb0"        start="6"  width="1" default="0" />
	    <Bitfield id="fb1"        start="7"  width="1" default="0" />
	    <Bitfield id="xc_misc"    start="8"  width="1" default="0" />
	    <Bitfield id="xpic0"      start="9"  width="1" default="0" />
	    <Bitfield id="dma_com"    start="10" width="1" default="0" />
	    <Bitfield id="arm_app"    start="11" width="1" default="0" />
	    <Bitfield id="dpm"        start="13" width="1" default="0" />
	    <Bitfield id="rpec0_wm"   start="16" width="1" default="0" />
	    <Bitfield id="rpec1_wm"   start="17" width="1" default="0" />
	    <Bitfield id="tpec0_wm"   start="18" width="1" default="0" />
	    <Bitfield id="tpec1_wm"   start="19" width="1" default="0" />
	    <Bitfield id="xmac0_wm"   start="20" width="1" default="0" />
	    <Bitfield id="xmac1_wm"   start="21" width="1" default="0" />
	    <Bitfield id="fb0_wm"     start="22" width="1" default="0" />
	    <Bitfield id="fb1_wm"     start="23" width="1" default="0" />
	    <Bitfield id="xc_misc_wm" start="24" width="1" default="0" />
	    <Bitfield id="xpic0_wm"   start="25" width="1" default="0" />
	    <Bitfield id="dma_com_wm" start="26" width="1" default="0" />
	    <Bitfield id="arm_app_wm" start="27" width="1" default="0" />
	    <Bitfield id="dpm_wm"     start="29" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/clock_enable0_mask" address="0xff40126c">
	    <Bitfield id="rpec0"   start="0"  width="1" default="1" />
	    <Bitfield id="rpec1"   start="1"  width="1" default="1" />
	    <Bitfield id="tpec0"   start="2"  width="1" default="1" />
	    <Bitfield id="tpec1"   start="3"  width="1" default="1" />
	    <Bitfield id="xmac0"   start="4"  width="1" default="1" />
	    <Bitfield id="xmac1"   start="5"  width="1" default="1" />
	    <Bitfield id="fb0"     start="6"  width="1" default="1" />
	    <Bitfield id="fb1"     start="7"  width="1" default="1" />
	    <Bitfield id="xc_misc" start="8"  width="1" default="1" />
	    <Bitfield id="xpic0"   start="9"  width="1" default="1" />
	    <Bitfield id="dma_com" start="10" width="1" default="1" />
	    <Bitfield id="arm_app" start="11" width="1" default="1" />
	    <Bitfield id="dpm"     start="13" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/clock_enable1" address="0xff401270">
	    <Bitfield id="xpic1"      start="0"  width="1" default="0" />
	    <Bitfield id="dma_app"    start="1"  width="1" default="0" />
	    <Bitfield id="crypt"      start="2"  width="1" default="0" />
	    <Bitfield id="ipc"        start="3"  width="1" default="0" />
	    <Bitfield id="xpic1_wm"   start="16" width="1" default="0" />
	    <Bitfield id="dma_app_wm" start="17" width="1" default="0" />
	    <Bitfield id="crypt_wm"   start="18" width="1" default="0" />
	    <Bitfield id="ipc_wm"     start="19" width="1" default="0" />
	</Register>
	<Register path="register/asic_ctrl/clock_enable1_mask" address="0xff401274">
	    <Bitfield id="xpic1"   start="0" width="1" default="1" />
	    <Bitfield id="dma_app" start="1" width="1" default="1" />
	    <Bitfield id="crypt"   start="2" width="1" default="1" />
	    <Bitfield id="ipc"     start="3" width="1" default="1" />
	</Register>
	<Register path="register/asic_ctrl/systime_eth_system_ctrl_mask" address="0xff40127c">
	    <Bitfield id="eth_system" start="0" width="2" default="3" />
	</Register>
	<Register path="register/asic_ctrl/systime_gpio_com_ctrl_mask" address="0xff401284">
	    <Bitfield id="gpio_com" start="0" width="2" default="3" />
	</Register>
	<Register path="register/asic_ctrl/systime_gpio_app_ctrl_mask" address="0xff40128c">
	    <Bitfield id="gpio_app" start="0" width="2" default="3" />
	</Register>
	<Register path="register/mmio_ctrl/mmio0_cfg" address="0xff401300">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio1_cfg" address="0xff401304">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio2_cfg" address="0xff401308">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio3_cfg" address="0xff40130c">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio4_cfg" address="0xff401310">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio5_cfg" address="0xff401314">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio6_cfg" address="0xff401318">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio7_cfg" address="0xff40131c">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="pio_oe"       start="16" width="1" default="0"    />
	    <Bitfield id="pio_out"      start="17" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio8_cfg" address="0xff401320">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio9_cfg" address="0xff401324">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio10_cfg" address="0xff401328">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio11_cfg" address="0xff40132c">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio12_cfg" address="0xff401330">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio13_cfg" address="0xff401334">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio14_cfg" address="0xff401338">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio15_cfg" address="0xff40133c">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio16_cfg" address="0xff401340">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/mmio_ctrl/mmio17_cfg" address="0xff401344">
	    <Bitfield id="mmio_sel"     start="0"  width="6" default="0x3f" />
	    <Bitfield id="mmio_out_inv" start="9"  width="1" default="0"    />
	    <Bitfield id="mmio_in_inv"  start="10" width="1" default="0"    />
	    <Bitfield id="status_in_ro" start="18" width="1" default="0"    />
	</Register>
	<Register path="register/hif_io_ctrl/hif_io_cfg" address="0xff401480">
	    <Bitfield id="sel_hif_dpm"            start="0"  width="1" default="0" />
	    <Bitfield id="sel_dpm_serial"         start="1"  width="1" default="0" />
	    <Bitfield id="sel_dpm_serial_sph"     start="2"  width="1" default="0" />
	    <Bitfield id="sel_dpm_serial_spo"     start="3"  width="1" default="0" />
	    <Bitfield id="en_sdpm1"               start="4"  width="1" default="0" />
	    <Bitfield id="hif_mi_cfg"             start="5"  width="2" default="3" />
	    <Bitfield id="en_hif_sdram_mi"        start="7"  width="1" default="0" />
	    <Bitfield id="sel_hif_a_width"        start="8"  width="4" default="0" />
	    <Bitfield id="en_hif_rdy_pio_mi"      start="24" width="1" default="1" />
	    <Bitfield id="en_hif_wdg_sys_hif_d19" start="25" width="1" default="0" />
	</Register>
	<Register path="register/hif_io_ctrl/hif_pio_cfg" address="0xff401484">
	    <Bitfield id="in_ctrl"          start="0"  width="2" default="0" />
	    <Bitfield id="filter_en_in"     start="3"  width="1" default="1" />
	    <Bitfield id="irq_hif_d12_cfg"  start="16" width="2" default="0" />
	    <Bitfield id="irq_hif_a16_cfg"  start="18" width="2" default="0" />
	    <Bitfield id="irq_hif_a17_cfg"  start="20" width="2" default="0" />
	    <Bitfield id="irq_hif_dirq_cfg" start="26" width="2" default="0" />
	    <Bitfield id="filter_irqs"      start="31" width="1" default="1" />
	</Register>
	<Register path="register/hif_io_ctrl/hif_pio_out0" address="0xff401488">
	    <Bitfield id="hif_d0"  start="0"  width="1" default="0" />
	    <Bitfield id="hif_d1"  start="1"  width="1" default="0" />
	    <Bitfield id="hif_d2"  start="2"  width="1" default="0" />
	    <Bitfield id="hif_d3"  start="3"  width="1" default="0" />
	    <Bitfield id="hif_d4"  start="4"  width="1" default="0" />
	    <Bitfield id="hif_d5"  start="5"  width="1" default="0" />
	    <Bitfield id="hif_d6"  start="6"  width="1" default="0" />
	    <Bitfield id="hif_d7"  start="7"  width="1" default="0" />
	    <Bitfield id="hif_d8"  start="8"  width="1" default="0" />
	    <Bitfield id="hif_d9"  start="9"  width="1" default="0" />
	    <Bitfield id="hif_d10" start="10" width="1" default="0" />
	    <Bitfield id="hif_d11" start="11" width="1" default="0" />
	    <Bitfield id="hif_d12" start="12" width="1" default="0" />
	    <Bitfield id="hif_d13" start="13" width="1" default="0" />
	    <Bitfield id="hif_d14" start="14" width="1" default="0" />
	    <Bitfield id="hif_d15" start="15" width="1" default="0" />
	</Register>
	<Register path="register/hif_io_ctrl/hif_pio_out1" address="0xff40148c">
	    <Bitfield id="hif_a0"    start="0"  width="1" default="0" />
	    <Bitfield id="hif_a1"    start="1"  width="1" default="0" />
	    <Bitfield id="hif_a2"    start="2"  width="1" default="0" />
	    <Bitfield id="hif_a3"    start="3"  width="1" default="0" />
	    <Bitfield id="hif_a4"    start="4"  width="1" default="0" />
	    <Bitfield id="hif_a5"    start="5"  width="1" default="0" />
	    <Bitfield id="hif_a6"    start="6"  width="1" default="0" />
	    <Bitfield id="hif_a7"    start="7"  width="1" default="0" />
	    <Bitfield id="hif_a8"    start="8"  width="1" default="0" />
	    <Bitfield id="hif_a9"    start="9"  width="1" default="0" />
	    <Bitfield id="hif_a10"   start="10" width="1" default="0" />
	    <Bitfield id="hif_a11"   start="11" width="1" default="0" />
	    <Bitfield id="hif_a12"   start="12" width="1" default="0" />
	    <Bitfield id="hif_a13"   start="13" width="1" default="0" />
	    <Bitfield id="hif_a14"   start="14" width="1" default="0" />
	    <Bitfield id="hif_a15"   start="15" width="1" default="0" />
	    <Bitfield id="hif_a16"   start="16" width="1" default="0" />
	    <Bitfield id="hif_a17"   start="17" width="1" default="0" />
	    <Bitfield id="hif_bhen"  start="25" width="1" default="0" />
	    <Bitfield id="hif_rdn"   start="26" width="1" default="0" />
	    <Bitfield id="hif_wrn"   start="27" width="1" default="0" />
	    <Bitfield id="hif_csn"   start="28" width="1" default="0" />
	    <Bitfield id="hif_rdy"   start="29" width="1" default="0" />
	    <Bitfield id="hif_dirq"  start="30" width="1" default="0" />
	    <Bitfield id="hif_sdclk" start="31" width="1" default="0" />
	</Register>
	<Register path="register/hif_io_ctrl/hif_pio_oe0" address="0xff401490">
	    <Bitfield id="hif_d0"  start="0"  width="1" default="0" />
	    <Bitfield id="hif_d1"  start="1"  width="1" default="0" />
	    <Bitfield id="hif_d2"  start="2"  width="1" default="0" />
	    <Bitfield id="hif_d3"  start="3"  width="1" default="0" />
	    <Bitfield id="hif_d4"  start="4"  width="1" default="0" />
	    <Bitfield id="hif_d5"  start="5"  width="1" default="0" />
	    <Bitfield id="hif_d6"  start="6"  width="1" default="0" />
	    <Bitfield id="hif_d7"  start="7"  width="1" default="0" />
	    <Bitfield id="hif_d8"  start="8"  width="1" default="0" />
	    <Bitfield id="hif_d9"  start="9"  width="1" default="0" />
	    <Bitfield id="hif_d10" start="10" width="1" default="0" />
	    <Bitfield id="hif_d11" start="11" width="1" default="0" />
	    <Bitfield id="hif_d12" start="12" width="1" default="0" />
	    <Bitfield id="hif_d13" start="13" width="1" default="0" />
	    <Bitfield id="hif_d14" start="14" width="1" default="0" />
	    <Bitfield id="hif_d15" start="15" width="1" default="0" />
	</Register>
	<Register path="register/hif_io_ctrl/hif_pio_oe1" address="0xff401494">
	    <Bitfield id="hif_a0"    start="0"  width="1" default="0" />
	    <Bitfield id="hif_a1"    start="1"  width="1" default="0" />
	    <Bitfield id="hif_a2"    start="2"  width="1" default="0" />
	    <Bitfield id="hif_a3"    start="3"  width="1" default="0" />
	    <Bitfield id="hif_a4"    start="4"  width="1" default="0" />
	    <Bitfield id="hif_a5"    start="5"  width="1" default="0" />
	    <Bitfield id="hif_a6"    start="6"  width="1" default="0" />
	    <Bitfield id="hif_a7"    start="7"  width="1" default="0" />
	    <Bitfield id="hif_a8"    start="8"  width="1" default="0" />
	    <Bitfield id="hif_a9"    start="9"  width="1" default="0" />
	    <Bitfield id="hif_a10"   start="10" width="1" default="0" />
	    <Bitfield id="hif_a11"   start="11" width="1" default="0" />
	    <Bitfield id="hif_a12"   start="12" width="1" default="0" />
	    <Bitfield id="hif_a13"   start="13" width="1" default="0" />
	    <Bitfield id="hif_a14"   start="14" width="1" default="0" />
	    <Bitfield id="hif_a15"   start="15" width="1" default="0" />
	    <Bitfield id="hif_a16"   start="16" width="1" default="0" />
	    <Bitfield id="hif_a17"   start="17" width="1" default="0" />
	    <Bitfield id="hif_bhen"  start="25" width="1" default="0" />
	    <Bitfield id="hif_rdn"   start="26" width="1" default="0" />
	    <Bitfield id="hif_wrn"   start="27" width="1" default="0" />
	    <Bitfield id="hif_csn"   start="28" width="1" default="0" />
	    <Bitfield id="hif_rdy"   start="29" width="1" default="0" />
	    <Bitfield id="hif_dirq"  start="30" width="1" default="0" />
	    <Bitfield id="hif_sdclk" start="31" width="1" default="0" />
	</Register>
	<Register path="register/hif_asyncmem_ctrl/extsram0_ctrl" address="0xff401500">
	    <Bitfield id="ws"               start="0"  width="6" default="0x3f" />
	    <Bitfield id="p_pre"            start="8"  width="2" default="3"    />
	    <Bitfield id="p_post"           start="16" width="2" default="3"    />
	    <Bitfield id="dwidth"           start="24" width="2" default="3"    />
	    <Bitfield id="no_p_pre_seq_rd"  start="28" width="1" default="0"    />
	    <Bitfield id="no_p_post_seq_rd" start="29" width="1" default="0"    />
	    <Bitfield id="static_cs"        start="30" width="1" default="0"    />
	    <Bitfield id="ready_en"         start="31" width="1" default="0"    />
	</Register>
	<Register path="register/hif_asyncmem_ctrl/extsram1_ctrl" address="0xff401504">
	    <Bitfield id="ws"               start="0"  width="6" default="0x3f" />
	    <Bitfield id="p_pre"            start="8"  width="2" default="3"    />
	    <Bitfield id="p_post"           start="16" width="2" default="3"    />
	    <Bitfield id="dwidth"           start="24" width="2" default="3"    />
	    <Bitfield id="no_p_pre_seq_rd"  start="28" width="1" default="0"    />
	    <Bitfield id="no_p_post_seq_rd" start="29" width="1" default="0"    />
	    <Bitfield id="static_cs"        start="30" width="1" default="0"    />
	    <Bitfield id="ready_en"         start="31" width="1" default="0"    />
	</Register>
	<Register path="register/hif_asyncmem_ctrl/extsram2_ctrl" address="0xff401508">
	    <Bitfield id="ws"               start="0"  width="6" default="0x3f" />
	    <Bitfield id="p_pre"            start="8"  width="2" default="3"    />
	    <Bitfield id="p_post"           start="16" width="2" default="3"    />
	    <Bitfield id="dwidth"           start="24" width="2" default="3"    />
	    <Bitfield id="no_p_pre_seq_rd"  start="28" width="1" default="0"    />
	    <Bitfield id="no_p_post_seq_rd" start="29" width="1" default="0"    />
	    <Bitfield id="static_cs"        start="30" width="1" default="0"    />
	    <Bitfield id="ready_en"         start="31" width="1" default="0"    />
	</Register>
	<Register path="register/hif_asyncmem_ctrl/extsram3_ctrl" address="0xff40150c">
	    <Bitfield id="ws"               start="0"  width="6" default="0x3f" />
	    <Bitfield id="p_pre"            start="8"  width="2" default="3"    />
	    <Bitfield id="p_post"           start="16" width="2" default="3"    />
	    <Bitfield id="dwidth"           start="24" width="2" default="3"    />
	    <Bitfield id="no_p_pre_seq_rd"  start="28" width="1" default="0"    />
	    <Bitfield id="no_p_post_seq_rd" start="29" width="1" default="0"    />
	    <Bitfield id="static_cs"        start="30" width="1" default="0"    />
	    <Bitfield id="ready_en"         start="31" width="1" default="0"    />
	</Register>
	<Register path="register/hif_asyncmem_ctrl/ext_cs0_apm_ctrl" address="0xff401510">
	    <Bitfield id="ws_apm"  start="0" width="4" default="0xf" />
	    <Bitfield id="apm_cfg" start="8" width="3" default="0"   />
	</Register>
	<Register path="register/hif_asyncmem_ctrl/ext_rdy_cfg" address="0xff401520">
	    <Bitfield id="rdy_act_level" start="0"  width="1" default="1" />
	    <Bitfield id="rdy_filter"    start="4"  width="2" default="0" />
	    <Bitfield id="rdy_to_irq_en" start="8"  width="1" default="0" />
	    <Bitfield id="rdy_to_dis"    start="11" width="1" default="0" />
	</Register>
	<Register path="register/hif_sdram_ctrl/sdram_general_ctrl" address="0xff401540">
	    <Bitfield id="banks"          start="0"  width="2" default="1" />
	    <Bitfield id="rows"           start="4"  width="2" default="0" />
	    <Bitfield id="columns"        start="8"  width="3" default="0" />
	    <Bitfield id="dbus16"         start="16" width="1" default="0" />
	    <Bitfield id="sdram_pwdn"     start="17" width="1" default="0" />
	    <Bitfield id="extclk_en"      start="18" width="1" default="0" />
	    <Bitfield id="ctrl_en"        start="19" width="1" default="0" />
	    <Bitfield id="refresh_mode"   start="24" width="2" default="1" />
	    <Bitfield id="sdram_ready"    start="30" width="1" default="0" />
	    <Bitfield id="refresh_status" start="31" width="1" default="0" />
	</Register>
	<Register path="register/hif_sdram_ctrl/sdram_timing_ctrl" address="0xff401544">
	    <Bitfield id="t_RCD"             start="0"  width="2" default="3"   />
	    <Bitfield id="t_WR"              start="4"  width="2" default="3"   />
	    <Bitfield id="t_RP"              start="6"  width="2" default="3"   />
	    <Bitfield id="t_RAS"             start="8"  width="3" default="7"   />
	    <Bitfield id="t_RFC"             start="12" width="4" default="0xf" />
	    <Bitfield id="t_REFI"            start="16" width="2" default="1"   />
	    <Bitfield id="mem_sdclk_phase"   start="20" width="3" default="0"   />
	    <Bitfield id="data_sample_phase" start="24" width="3" default="3"   />
	    <Bitfield id="bypass_neg_delay"  start="28" width="1" default="0"   />
	</Register>
	<Register path="register/hif_sdram_ctrl/sdram_mr" address="0xff401548">
	    <Bitfield id="MR" start="0" width="14" default="51" />
	</Register>
	<Register path="register/hifmem_priority_ctrl/extmem_prio_timslot_ctrl" address="0xff401580">
	    <Bitfield id="ts_length_arm_com_d" start="0"  width="3" default="7" />
	    <Bitfield id="ts_length_arm_com_i" start="4"  width="3" default="7" />
	    <Bitfield id="ts_length_arm_app_d" start="8"  width="3" default="7" />
	    <Bitfield id="ts_length_arm_app_i" start="12" width="3" default="7" />
	    <Bitfield id="ts_length_shared_mi" start="16" width="3" default="7" />
	</Register>
	<Register path="register/hifmem_priority_ctrl/extmem_prio_accesstime_ctrl" address="0xff401584">
	    <Bitfield id="ts_accessrate_arm_com_d" start="0"  width="6" default="0x3f" />
	    <Bitfield id="ts_accessrate_arm_com_i" start="6"  width="6" default="0x3f" />
	    <Bitfield id="ts_accessrate_arm_app_d" start="12" width="6" default="0x3f" />
	    <Bitfield id="ts_accessrate_arm_app_i" start="18" width="6" default="0x3f" />
	    <Bitfield id="ts_accessrate_shared_mi" start="24" width="6" default="0x3f" />
	</Register>
	<Register path="register/slave_firewall_ctrl/firewall_cfg_crypt_system" address="0xff401700">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/slave_firewall_ctrl/firewall_cfg_debug_slave" address="0xff401704">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/slave_firewall_ctrl/firewall_cfg_eth_system" address="0xff401708">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/slave_firewall_ctrl/firewall_cfg_sqirom" address="0xff40170c">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/slave_firewall_ctrl/firewall_cfg_hifmem_amem" address="0xff401710">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/slave_firewall_ctrl/firewall_cfg_hifmem_sdram" address="0xff401714">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_pad_ctrl" address="0xff401740">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_sqi" address="0xff401744">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_uart" address="0xff401748">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_ecc_ctrl" address="0xff40174c">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc" address="0xff401750">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq0" address="0xff401754">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq1" address="0xff401758">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq2" address="0xff40175c">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq3" address="0xff401760">
	    <Bitfield id="wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="rp_com"    start="4"  width="1" default="1" />
	    <Bitfield id="rp_app"    start="5"  width="1" default="1" />
	    <Bitfield id="stat_com"  start="8"  width="1" default="0" />
	    <Bitfield id="stat_app"  start="9"  width="1" default="0" />
	    <Bitfield id="abort_dis" start="31" width="1" default="0" />
	</Register>
	<Register path="register/module_firewall_ctrl/firewall_cfg_hifmemctrl" address="0xff40177c">
	    <Bitfield id="ext_rdy_cfg_wp_com"    start="0"  width="1" default="1" />
	    <Bitfield id="ext_rdy_cfg_wp_app"    start="1"  width="1" default="1" />
	    <Bitfield id="ext_rdy_status_wp_com" start="4"  width="1" default="1" />
	    <Bitfield id="ext_rdy_status_wp_app" start="5"  width="1" default="1" />
	    <Bitfield id="extsram0_ctrl_wp_com"  start="8"  width="1" default="1" />
	    <Bitfield id="extsram0_ctrl_wp_app"  start="9"  width="1" default="1" />
	    <Bitfield id="extsram1_ctrl_wp_com"  start="12" width="1" default="1" />
	    <Bitfield id="extsram1_ctrl_wp_app"  start="13" width="1" default="1" />
	    <Bitfield id="extsram2_ctrl_wp_com"  start="16" width="1" default="1" />
	    <Bitfield id="extsram2_ctrl_wp_app"  start="17" width="1" default="1" />
	    <Bitfield id="extsram3_ctrl_wp_com"  start="20" width="1" default="1" />
	    <Bitfield id="extsram3_ctrl_wp_app"  start="21" width="1" default="1" />
	    <Bitfield id="sdram_ctrl_wp_com"     start="24" width="1" default="1" />
	    <Bitfield id="sdram_ctrl_wp_app"     start="25" width="1" default="1" />
	    <Bitfield id="stat_com"              start="28" width="1" default="0" />
	    <Bitfield id="stat_app"              start="29" width="1" default="0" />
	    <Bitfield id="abort_dis"             start="31" width="1" default="0" />
	</Register>
	<Register path="register/sqi/sqi_sqirom_cfg" address="0xff401678">
	    <Bitfield id="enable"          start="0"  width="1" default="0" />
	    <Bitfield id="addr_before_cmd" start="1"  width="1" default="0" />
	    <Bitfield id="addr_nibbles"    start="2"  width="2" default="1" />
	    <Bitfield id="addr_bits"       start="4"  width="3" default="0" />
	    <Bitfield id="cmd_byte"        start="8"  width="8" default="0" />
	    <Bitfield id="dummy_cycles"    start="16" width="4" default="2" />
	    <Bitfield id="t_csh"           start="20" width="2" default="0" />
	    <Bitfield id="clk_div_val"     start="24" width="8" default="2" />
	</Register>
	<!-- ######################################################################## 
	     All pads which are double-bonded with an ADC or LVDS pad have their 
	     input function turned off by default. 
	     We turn it on by default and disable it when the pad is configured as ADC/LVDS.
	     ######################################################################## --> 
	
		<Register path="register/pad_ctrl/pad_ctrl_mmio0" address="0xff4010e0">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mmio1" address="0xff4010e4">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mmio2" address="0xff4010e8">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mmio3" address="0xff4010ec">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mmio4" address="0xff4010f0">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mmio5" address="0xff4010f4">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mmio6" address="0xff4010f8">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mmio7" address="0xff4010fc">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
	
		<Register path="register/pad_ctrl/pad_ctrl_com_io0" address="0xff401018">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_com_io1" address="0xff40101c">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_com_io2" address="0xff401020">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_com_io3" address="0xff401024">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
	   
		<Register path="register/pad_ctrl/pad_ctrl_mii0_txd0" address="0xff401050">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii0_txd1" address="0xff401054">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii0_txd2" address="0xff401058">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii0_txd3" address="0xff40105c">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
	    
		<Register path="register/pad_ctrl/pad_ctrl_mii1_txclk" address="0xff40108c">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii1_txen" address="0xff4010a0">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii_mdc" address="0xff4010b0">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii_mdio" address="0xff4010b4">
		    <Bitfield id="ds" start="0" width="1" default="0" />
		    <Bitfield id="pe" start="4" width="1" default="1" />
		    <Bitfield id="ie" start="6" width="1" default="1" />  <!-- changed from 0 to 1 -->
		</Register>
	
		<!-- pads double-bonded with LVDS -->
		<Register path="register/pad_ctrl/pad_ctrl_mii1_rxd0" address="0xff401074">
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii1_rxd1" address="0xff401078">
			<Bitfield id="ds" start="0" width="1" default="0" />
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii1_rxd2" address="0xff40107c">
			<Bitfield id="ds" start="0" width="1" default="0" />
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii1_rxd3" address="0xff401080">
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
	
		<Register path="register/pad_ctrl/pad_ctrl_mii1_txd0" address="0xff401090">
			<Bitfield id="ds" start="0" width="1" default="0" />
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii1_txd1" address="0xff401094">
			<Bitfield id="ds" start="0" width="1" default="0" />
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii1_txd2" address="0xff401098">
			<Bitfield id="ds" start="0" width="1" default="0" />
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
		<Register path="register/pad_ctrl/pad_ctrl_mii1_txd3" address="0xff40109c">
			<Bitfield id="ds" start="0" width="1" default="0" />
			<Bitfield id="pe" start="4" width="1" default="0" />
			<Bitfield id="ie" start="6" width="1" default="1" /> <!-- changed from 0 to 1 -->
		</Register>
	
	<!-- ######################################################################## 
	                        asic ctrl IO config 9/10 for App PIOs
	     ######################################################################## --> 
	
		<Register path="register/asic_ctrl/io_config9" address="0xff401248">
		    <Bitfield id="sel_pio_app0"      start="0"   width="1" default="0" />
		    <Bitfield id="sel_pio_app1"      start="1"   width="1" default="0" />
		    <Bitfield id="sel_pio_app2"      start="2"   width="1" default="0" />
		    <Bitfield id="sel_pio_app3"      start="3"   width="1" default="0" />
		    <Bitfield id="sel_pio_app4"      start="4"   width="1" default="0" />
		    <Bitfield id="sel_pio_app5"      start="5"   width="1" default="0" />
		    <Bitfield id="sel_pio_app6"      start="6"   width="1" default="0" />
		    <Bitfield id="sel_pio_app7"      start="7"   width="1" default="0" />
		    <Bitfield id="sel_pio_app8"      start="8"   width="1" default="0" />
		    <Bitfield id="sel_pio_app9"      start="9"   width="1" default="0" />
		    <Bitfield id="sel_pio_app10"     start="10"  width="1" default="0" />
		    <Bitfield id="sel_pio_app11"     start="11"  width="1" default="0" />
		    <Bitfield id="sel_pio_app12"     start="12"  width="1" default="0" />
		    <Bitfield id="sel_pio_app13"     start="13"  width="1" default="0" />
		    <Bitfield id="sel_pio_app14"     start="14"  width="1" default="0" />
		    <Bitfield id="sel_pio_app15"     start="15"  width="1" default="0" />
	        
		    <Bitfield id="sel_pio_app0_wm"   start="16"  width="1" default="0" />
		    <Bitfield id="sel_pio_app1_wm"   start="17"  width="1" default="0" />
		    <Bitfield id="sel_pio_app2_wm"   start="18"  width="1" default="0" />
		    <Bitfield id="sel_pio_app3_wm"   start="19"  width="1" default="0" />
		    <Bitfield id="sel_pio_app4_wm"   start="20"  width="1" default="0" />
		    <Bitfield id="sel_pio_app5_wm"   start="21"  width="1" default="0" />
		    <Bitfield id="sel_pio_app6_wm"   start="22"  width="1" default="0" />
		    <Bitfield id="sel_pio_app7_wm"   start="23"  width="1" default="0" />
		    <Bitfield id="sel_pio_app8_wm"   start="24"  width="1" default="0" />
		    <Bitfield id="sel_pio_app9_wm"   start="25"  width="1" default="0" />
		    <Bitfield id="sel_pio_app10_wm"  start="26"  width="1" default="0" />
		    <Bitfield id="sel_pio_app11_wm"  start="27"  width="1" default="0" />
		    <Bitfield id="sel_pio_app12_wm"  start="28"  width="1" default="0" />
		    <Bitfield id="sel_pio_app13_wm"  start="29"  width="1" default="0" />
		    <Bitfield id="sel_pio_app14_wm"  start="30"  width="1" default="0" />
		    <Bitfield id="sel_pio_app15_wm"  start="31"  width="1" default="0" />
		</Register>
	    
		<Register path="register/asic_ctrl/io_config10" address="0xff401250">
		    <Bitfield id="sel_pio_app16"     start="0"    width="1" default="0" />
		    <Bitfield id="sel_pio_app17"     start="1"    width="1" default="0" />
		    <Bitfield id="sel_pio_app18"     start="2"    width="1" default="0" />
		    <Bitfield id="sel_pio_app19"     start="3"    width="1" default="0" />
		    <Bitfield id="sel_pio_app20"     start="4"    width="1" default="0" />
		    <Bitfield id="sel_pio_app21"     start="5"    width="1" default="0" />
		    <Bitfield id="sel_pio_app22"     start="6"    width="1" default="0" />
		    <Bitfield id="sel_pio_app23"     start="7"    width="1" default="0" />
		    <Bitfield id="sel_pio_app24"     start="8"    width="1" default="0" />
		    <Bitfield id="sel_pio_app25"     start="9"    width="1" default="0" />
		    <Bitfield id="sel_pio_app26"     start="10"   width="1" default="0" />
		    <Bitfield id="sel_pio_app27"     start="11"   width="1" default="0" />
		    <Bitfield id="sel_pio_app28"     start="12"   width="1" default="0" />
		    <Bitfield id="reserved"          start="13"   width="3" default="0" />
	                                                
		    <Bitfield id="sel_pio_app16_wm"  start="16"   width="1" default="0" />
		    <Bitfield id="sel_pio_app17_wm"  start="17"   width="1" default="0" />
		    <Bitfield id="sel_pio_app18_wm"  start="18"   width="1" default="0" />
		    <Bitfield id="sel_pio_app19_wm"  start="19"   width="1" default="0" />
		    <Bitfield id="sel_pio_app20_wm"  start="20"   width="1" default="0" />
		    <Bitfield id="sel_pio_app21_wm"  start="21"   width="1" default="0" />
		    <Bitfield id="sel_pio_app22_wm"  start="22"   width="1" default="0" />
		    <Bitfield id="sel_pio_app23_wm"  start="23"   width="1" default="0" />
		    <Bitfield id="sel_pio_app24_wm"  start="24"   width="1" default="0" />
		    <Bitfield id="sel_pio_app25_wm"  start="25"   width="1" default="0" />
		    <Bitfield id="sel_pio_app26_wm"  start="26"   width="1" default="0" />
		    <Bitfield id="sel_pio_app27_wm"  start="27"   width="1" default="0" />
		    <Bitfield id="sel_pio_app28_wm"  start="28"   width="1" default="0" />
		    <Bitfield id="reserved_wm"       start="29"   width="3" default="0" />
		</Register>
	
	<!-- ######################################################################## 
	                     Helper registers
	     ######################################################################## --> 
	
		<Register path="helper/mmio/mmio8">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio9">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio10">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio11">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio12">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio13">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio14">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio15">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio16">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/mmio/mmio17">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
	
		<!--
		dpm0_enable: 1 when HW unit DPM0 is configured as 8 bit, 16 bit or serial dpm
		dpm1_enable: 1 when HW unit DPM1 is configured as 8 bit, 16 bit or serial dpm
		idpm_enable: 1 when HW unit IDPM is enabled
		spm0_enable: 1 when HW unit DPM0 is configured as SDPM
		spm1_enable: 1 when HW unit DPM1 is configured as SDPM
		--> 
		<Register path="helper/dpm/dpm0_enable">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/dpm/spm0_enable">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/dpm/dpm1_enable">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/dpm/spm1_enable">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/idpm/idpm_enable">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		
		<Register path="helper/sqi/sqirom_cs0_enable">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/sqi/freq_fifo_mhz">
			<Bitfield id="freq" start="0" width="32" default="0"/>
		</Register>
		<Register path="helper/sqi/freq_fifo_khz">
			<Bitfield id="freq" start="0" width="32" default="0"/>
		</Register>
		<Register path="helper/sqi/xip_possible">
			<Bitfield id="xip" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/sqi/freq_xip_mhz">
			<Bitfield id="freq" start="0" width="32" default="0"/>
		</Register>
		<Register path="helper/sqi/freq_xip_khz">
			<Bitfield id="freq" start="0" width="32" default="0"/>
		</Register>
		
		<Register path="helper/sqi/bWriteEnable">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bPageProgram">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bSectorErase">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bRead">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bQuadRead">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bReadStatus1">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bWriteStatus1">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bReadStatus2">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bWriteStatus2">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bAddrBytes">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bQERType">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bEntryType">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
	 	<Register path="helper/sqi/bExitType">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bPollingMethod">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/sqi/bSpiFifoMode">
			<Bitfield id="val"       start="0" width="8" default="0"/>
		</Register>
	    
		<Register path="helper/sqi/ulPageSize">
			<Bitfield id="val"       start="0" width="32" default="0"/>
		</Register>
		<Register path="helper/sqi/ulSectorSize">
			<Bitfield id="val"       start="0" width="32" default="0"/>
		</Register>
		<Register path="helper/sqi/ulSectorCount">
			<Bitfield id="val"       start="0" width="32" default="0"/>
		</Register>
	   
	     
		<Register path="helper/sdram/sdram_enable">
			<Bitfield id="active" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/sdram/sdram_size">
			<Bitfield id="active" start="0" width="8" default="0"/>
		</Register>
		<!-- Flags to indicate which sides may access the SDRAM.
			 If no firewall settings are present, the default is to split between COM and APP side. -->
		<Register path="helper/sdram/sdram_split">
			<Bitfield id="com" start="0" width="1" default="1"/>
			<Bitfield id="app" start="1" width="1" default="1"/>
		</Register>
		<Register path="helper/sdram/sdram_setup_timeout_ms">
			<Bitfield id="active" start="0" width="16" default="200"/>
		</Register>
	
		<Register path="helper/handover/hw_option_aifxv2">
			<Bitfield id="hw_option_autodetect" start="0" width="1" default="0"/>
		</Register>
	
		<Register path="helper/handover/hw_option_xc0">
			<Bitfield id="hw_option" start="0" width="16" default="0"/>
		</Register>
		<Register path="helper/handover/hw_option_xc1">
			<Bitfield id="hw_option" start="0" width="16" default="0"/>
		</Register>
	
	    <!-- 0 = available without HW flow control
	         1 = not available (default)
	         2 = available with HW flow control
	    -->
		<Register path="helper/handover/uart">
			<Bitfield id="com_uart_available" start="0" width="8" default="1"/>
		</Register>
	
		<!-- Helper registers for the file info block -->    
		<Register path="helper/file_info/active">
			<Bitfield id="val" start="0" width="1" default="0"/>
		</Register>
		<Register path="helper/file_info/struct_version">
			<Bitfield id="val" start="0" width="8" default="0"/>
		</Register>
		<Register path="helper/file_info/file_version">
			<Bitfield id="val" start="0" width="8" default="0"/>
		</Register>
		<!-- hacks, hacks: the owners of the bit fields are used to store strings -->
		<Register path="helper/file_info/strings">
			<Bitfield id="file_text" start="0" width="1" default="0"/>
		</Register>
	 
	</Registers>

	<!-- ##################################################################################### 
	                                     IO Configurations
	     ##################################################################################### -->
	<IoConfigurations>
	<!--  Based on verilog file from: 180531_0800 -->
	<!--  SVN Revision: $Rev: 898 $        Release-1.2.0.0 -->
	<IoConfig id="biss0">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss0" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss0_wm" value="1" />
	    <AffectedPin id="MMIO0" value="biss0_sl"/>
	    <AffectedPin id="MMIO3" value="biss0_ma"/>
	</IoConfig>
	<IoConfig id="biss0_mo">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss0_mo" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss0_mo_wm" value="1" />
	    <AffectedPin id="MMIO1" value="biss0_mo"/>
	</IoConfig>
	<IoConfig id="biss1">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss1_wm" value="1" />
	    <AffectedPin id="MMIO4" value="biss1_sl"/>
	    <AffectedPin id="MMIO7" value="biss1_ma"/>
	</IoConfig>
	<IoConfig id="biss1_mo">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss1_mo" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_biss1_mo_wm" value="1" />
	    <AffectedPin id="MMIO5" value="biss1_mo"/>
	</IoConfig>
	<IoConfig id="can0_app">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_can0_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_can0_app_wm" value="1" />
	    <AffectedPin id="HIF_A1" value="can0_app_rx"/>
	    <AffectedPin id="HIF_A2" value="can0_app_tx"/>
	</IoConfig>
	<IoConfig id="can1_app">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_can1_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_can1_app_wm" value="1" />
	    <AffectedPin id="HIF_D6" value="can1_app_rx"/>
	    <AffectedPin id="HIF_D7" value="can1_app_tx"/>
	</IoConfig>
	<IoConfig id="endat0">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat0" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat0_wm" value="1" />
	    <AffectedPin id="MMIO0" value="endat0_in"/>
	    <AffectedPin id="MMIO1" value="endat0_out"/>
	    <AffectedPin id="MMIO2" value="endat0_oe"/>
	    <AffectedPin id="MMIO3" value="endat0_clk"/>
	</IoConfig>
	<IoConfig id="endat0_devel">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat0_devel" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat0_devel_wm" value="1" />
	    <AffectedPin id="MMIO5" value="endat0_tst_out_pin"/>
	    <AffectedPin id="MMIO6" value="endat0_dui"/>
	    <AffectedPin id="MMIO7" value="endat0_n_si"/>
	</IoConfig>
	<IoConfig id="endat1">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat1_wm" value="1" />
	    <AffectedPin id="MMIO4" value="endat1_in"/>
	    <AffectedPin id="MMIO5" value="endat1_out"/>
	    <AffectedPin id="MMIO6" value="endat1_oe"/>
	    <AffectedPin id="MMIO7" value="endat1_clk"/>
	</IoConfig>
	<IoConfig id="endat1_devel">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat1_devel" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_endat1_devel_wm" value="1" />
	    <AffectedPin id="MMIO1" value="endat1_tst_out_pin"/>
	    <AffectedPin id="MMIO2" value="endat1_dui"/>
	    <AffectedPin id="MMIO3" value="endat1_n_si"/>
	</IoConfig>
	<IoConfig id="eth_mdio">
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_eth_mdio" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_eth_mdio_wm" value="1" />
	    <AffectedPin id="HIF_RDN" value="eth_mdc"/>
	    <AffectedPin id="HIF_WRN" value="eth_mdio"/>
	</IoConfig>
	<IoConfig id="extphy">
	    <RegisterValue path="register/asic_ctrl/io_config8/sel_extphy" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config8/sel_extphy_wm" value="1" />
	    <AffectedPin id="HIF_D13" value="mii0_txen(extphy)"/>
	    <AffectedPin id="HIF_D14" value="mii0_col(extphy)"/>
	    <AffectedPin id="HIF_D15" value="mii0_crs(extphy)"/>
	    <AffectedPin id="HIF_RDN" value="mii1_col(extphy)"/>
	    <AffectedPin id="HIF_DIRQ" value="phy0_led_link_in(extphy)"/>
	    <AffectedPin id="COM_IO0" value="mii1_rxer(extphy)"/>
	    <AffectedPin id="COM_IO1" value="mii1_crs(extphy)"/>
	    <AffectedPin id="HIF_A12" value="phy1_led_link_in(extphy)"/>
	</IoConfig>
	<IoConfig id="fb0clk">
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_fb0clk" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_fb0clk_wm" value="1" />
	    <AffectedPin id="MII0_RXCLK" value="fb0clk"/>
	</IoConfig>
	<IoConfig id="fb1clk">
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_fb1clk" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_fb1clk_wm" value="1" />
	    <AffectedPin id="MII1_RXCLK" value="fb1clk"/>
	</IoConfig>
	<IoConfig id="fo0">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_fo0" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_fo0_wm" value="1" />
	    <AffectedPin id="MII0_RXCLK" value="phy0_fsd"/>
	    <AffectedPin id="MII0_RXD0" value="phy0_frx"/>
	    <AffectedPin id="MII0_RXD1" value="phy0_ftx"/>
	    <AffectedPin id="MII0_RXD2" value="phy0_fxen"/>
	</IoConfig>
	<IoConfig id="fo1">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_fo1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_fo1_wm" value="1" />
	    <AffectedPin id="MII1_RXCLK" value="phy1_fsd"/>
	    <AffectedPin id="MII1_RXD0" value="phy1_frx"/>
	    <AffectedPin id="MII1_RXD1" value="phy1_ftx"/>
	    <AffectedPin id="MII1_RXD2" value="phy1_fxen"/>
	</IoConfig>
	<IoConfig id="gpio0">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio0" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio0_wm" value="1" />
	    <AffectedPin id="HIF_A3" value="gpio0"/>
	</IoConfig>
	<IoConfig id="gpio1">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio1_wm" value="1" />
	    <AffectedPin id="HIF_A4" value="gpio1"/>
	</IoConfig>
	<IoConfig id="gpio10">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio10" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio10_wm" value="1" />
	    <AffectedPin id="COM_IO2" value="gpio10"/>
	</IoConfig>
	<IoConfig id="gpio11">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio11" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio11_wm" value="1" />
	    <AffectedPin id="COM_IO3" value="gpio11"/>
	</IoConfig>
	<IoConfig id="gpio2">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio2" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio2_wm" value="1" />
	    <AffectedPin id="HIF_A5" value="gpio2"/>
	</IoConfig>
	<IoConfig id="gpio3">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio3" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio3_wm" value="1" />
	    <AffectedPin id="HIF_A6" value="gpio3"/>
	</IoConfig>
	<IoConfig id="gpio4">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio4" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio4_wm" value="1" />
	    <AffectedPin id="HIF_A7" value="gpio4"/>
	</IoConfig>
	<IoConfig id="gpio5">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio5" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio5_wm" value="1" />
	    <AffectedPin id="HIF_A8" value="gpio5"/>
	</IoConfig>
	<IoConfig id="gpio6">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio6" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio6_wm" value="1" />
	    <AffectedPin id="HIF_A9" value="gpio6"/>
	</IoConfig>
	<IoConfig id="gpio7">
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio7" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config3/sel_gpio7_wm" value="1" />
	    <AffectedPin id="HIF_A10" value="gpio7"/>
	</IoConfig>
	<IoConfig id="gpio8">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio8" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio8_wm" value="1" />
	    <AffectedPin id="COM_IO0" value="gpio8"/>
	</IoConfig>
	<IoConfig id="gpio9">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio9" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_gpio9_wm" value="1" />
	    <AffectedPin id="COM_IO1" value="gpio9"/>
	</IoConfig>
	<IoConfig id="i2c0_com">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_i2c0_com" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_i2c0_com_wm" value="1" />
	    <AffectedPin id="COM_IO0" value="i2c0_com_scl"/>
	    <AffectedPin id="COM_IO1" value="i2c0_com_sda"/>
	</IoConfig>
	<IoConfig id="i2c1_com">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_i2c1_com" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_i2c1_com_wm" value="1" />
	    <AffectedPin id="COM_IO2" value="i2c1_com_scl"/>
	    <AffectedPin id="COM_IO3" value="i2c1_com_sda"/>
	</IoConfig>
	<IoConfig id="i2c_app">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_i2c_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_i2c_app_wm" value="1" />
	    <AffectedPin id="HIF_A16" value="i2c_app_scl"/>
	    <AffectedPin id="HIF_A17" value="i2c_app_sda"/>
	</IoConfig>
	<IoConfig id="io_link0">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link0" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link0_wm" value="1" />
	    <AffectedPin id="MMIO0" value="io_link0_in"/>
	    <AffectedPin id="MMIO1" value="io_link0_out"/>
	    <AffectedPin id="MMIO2" value="io_link0_oe"/>
	</IoConfig>
	<IoConfig id="io_link0b">
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link0b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link0b_wm" value="1" />
	    <AffectedPin id="HIF_A0" value="io_link0_in(b)"/>
	    <AffectedPin id="HIF_A1" value="io_link0_out(b)"/>
	    <AffectedPin id="HIF_A2" value="io_link0_oe(b)"/>
	</IoConfig>
	<IoConfig id="io_link1">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link1_wm" value="1" />
	    <AffectedPin id="MMIO4" value="io_link1_in"/>
	    <AffectedPin id="MMIO5" value="io_link1_out"/>
	    <AffectedPin id="MMIO6" value="io_link1_oe"/>
	</IoConfig>
	<IoConfig id="io_link1b">
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link1b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link1b_wm" value="1" />
	    <AffectedPin id="HIF_A4" value="io_link1_in(b)"/>
	    <AffectedPin id="HIF_A5" value="io_link1_out(b)"/>
	    <AffectedPin id="HIF_A6" value="io_link1_oe(b)"/>
	</IoConfig>
	<IoConfig id="io_link2">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link2" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link2_wm" value="1" />
	    <AffectedPin id="MII0_RXD3" value="io_link2_in"/>
	    <AffectedPin id="MII0_TXCLK" value="io_link2_out"/>
	    <AffectedPin id="MII0_TXD1" value="io_link2_oe"/>
	</IoConfig>
	<IoConfig id="io_link3">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link3" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link3_wm" value="1" />
	    <AffectedPin id="MII0_RXDV" value="io_link3_in"/>
	    <AffectedPin id="MII0_TXD2" value="io_link3_out"/>
	    <AffectedPin id="MII0_TXD3" value="io_link3_oe"/>
	</IoConfig>
	<IoConfig id="io_link4">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link4" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link4_wm" value="1" />
	    <AffectedPin id="MII0_RXER" value="io_link4_in"/>
	    <AffectedPin id="MII1_TXCLK" value="io_link4_out"/>
	    <AffectedPin id="MII1_TXD1" value="io_link4_oe"/>
	</IoConfig>
	<IoConfig id="io_link5">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link5" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link5_wm" value="1" />
	    <AffectedPin id="MII1_RXD3" value="io_link5_in"/>
	    <AffectedPin id="MII1_TXD2" value="io_link5_out"/>
	    <AffectedPin id="MII1_TXD3" value="io_link5_oe"/>
	</IoConfig>
	<IoConfig id="io_link6">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link6" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link6_wm" value="1" />
	    <AffectedPin id="MII1_RXDV" value="io_link6_in"/>
	    <AffectedPin id="MII1_TXEN" value="io_link6_out"/>
	    <AffectedPin id="MII_MDC" value="io_link6_oe"/>
	</IoConfig>
	<IoConfig id="io_link7">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link7" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link7_wm" value="1" />
	    <AffectedPin id="MII_MDIO" value="io_link7_in"/>
	    <AffectedPin id="RST_OUT_N" value="io_link7_out"/>
	    <AffectedPin id="CLK25OUT" value="io_link7_oe"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup0">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup0" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup0_wm" value="1" />
	    <AffectedPin id="MMIO3" value="io_link0_wakeup"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup0b">
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link_wakeup0b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link_wakeup0b_wm" value="1" />
	    <AffectedPin id="HIF_A3" value="io_link0_wakeup(b)"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup1">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup1_wm" value="1" />
	    <AffectedPin id="MMIO7" value="io_link1_wakeup"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup1b">
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link_wakeup1b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_io_link_wakeup1b_wm" value="1" />
	    <AffectedPin id="HIF_A7" value="io_link1_wakeup(b)"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup2">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup2" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup2_wm" value="1" />
	    <AffectedPin id="HIF_D10" value="io_link2_wakeup"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup3">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup3" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup3_wm" value="1" />
	    <AffectedPin id="HIF_D11" value="io_link3_wakeup"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup4">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup4" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup4_wm" value="1" />
	    <AffectedPin id="HIF_D12" value="io_link4_wakeup"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup5">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup5" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup5_wm" value="1" />
	    <AffectedPin id="HIF_D13" value="io_link5_wakeup"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup6">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup6" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup6_wm" value="1" />
	    <AffectedPin id="HIF_D14" value="io_link6_wakeup"/>
	</IoConfig>
	<IoConfig id="io_link_wakeup7">
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup7" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config6/sel_io_link_wakeup7_wm" value="1" />
	    <AffectedPin id="HIF_D15" value="io_link7_wakeup"/>
	</IoConfig>
	<IoConfig id="menc1">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_menc1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_menc1_wm" value="1" />
	    <AffectedPin id="MII1_RXD0" value="menc1_a"/>
	    <AffectedPin id="MII1_RXD2" value="menc1_n"/>
	    <AffectedPin id="MII1_RXD3" value="menc1_b"/>
	</IoConfig>
	<IoConfig id="menc_mp">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_menc_mp" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_menc_mp_wm" value="1" />
	    <AffectedPin id="MII1_RXD1" value="menc_mp0"/>
	    <AffectedPin id="CLK25OUT" value="menc_mp1"/>
	</IoConfig>
	<IoConfig id="mled10">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled10" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled10_wm" value="1" />
	    <AffectedPin id="HIF_D14" value="mled10"/>
	</IoConfig>
	<IoConfig id="mled11">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled11" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled11_wm" value="1" />
	    <AffectedPin id="HIF_D15" value="mled11"/>
	</IoConfig>
	<IoConfig id="mled4">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled4" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled4_wm" value="1" />
	    <AffectedPin id="HIF_D8" value="mled4"/>
	</IoConfig>
	<IoConfig id="mled5">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled5" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled5_wm" value="1" />
	    <AffectedPin id="HIF_D9" value="mled5"/>
	</IoConfig>
	<IoConfig id="mled6">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled6" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled6_wm" value="1" />
	    <AffectedPin id="HIF_D10" value="mled6"/>
	</IoConfig>
	<IoConfig id="mled7">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled7" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled7_wm" value="1" />
	    <AffectedPin id="HIF_D11" value="mled7"/>
	</IoConfig>
	<IoConfig id="mled8">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled8" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled8_wm" value="1" />
	    <AffectedPin id="HIF_D12" value="mled8"/>
	</IoConfig>
	<IoConfig id="mled9">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled9" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mled9_wm" value="1" />
	    <AffectedPin id="HIF_D13" value="mled9"/>
	</IoConfig>
	<IoConfig id="mpwm_brake">
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mpwm_brake" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config5/sel_mpwm_brake_wm" value="1" />
	    <AffectedPin id="MII0_TXCLK" value="mpwm_brake"/>
	</IoConfig>
	<IoConfig id="phy_devel">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_phy_devel" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_phy_devel_wm" value="1" />
	    <AffectedPin id="MII0_COL" value="phy0_txen"/>
	    <AffectedPin id="MII1_COL" value="phy1_txen"/>
	</IoConfig>
	<IoConfig id="spi0_app">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi0_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi0_app_wm" value="1" />
	    <AffectedPin id="HIF_A11" value="spi0_app_clk"/>
	    <AffectedPin id="HIF_A13" value="spi0_app_cs0n"/>
	    <AffectedPin id="HIF_A14" value="spi0_app_mosi"/>
	    <AffectedPin id="HIF_A15" value="spi0_app_miso"/>
	</IoConfig>
	<IoConfig id="spi0_app_cs1">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi0_app_cs1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi0_app_cs1_wm" value="1" />
	    <AffectedPin id="HIF_A12" value="spi0_app_cs1n"/>
	</IoConfig>
	<IoConfig id="spi2_app">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi2_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi2_app_wm" value="1" />
	    <AffectedPin id="HIF_D0" value="spi2_app_miso"/>
	    <AffectedPin id="HIF_D1" value="spi2_app_mosi"/>
	    <AffectedPin id="HIF_D2" value="spi2_app_cs0n"/>
	    <AffectedPin id="HIF_D3" value="spi2_app_clk"/>
	</IoConfig>
	<IoConfig id="spi2_app_cs1">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi2_app_cs1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi2_app_cs1_wm" value="1" />
	    <AffectedPin id="HIF_D4" value="spi2_app_cs1n"/>
	</IoConfig>
	<IoConfig id="spi2_app_cs2">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi2_app_cs2" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_spi2_app_cs2_wm" value="1" />
	    <AffectedPin id="HIF_D5" value="spi2_app_cs2n"/>
	</IoConfig>
	<IoConfig id="sqi0_app">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_wm" value="1" />
	    <AffectedPin id="HIF_D0" value="sqi0_app_miso"/>
	    <AffectedPin id="HIF_D1" value="sqi0_app_mosi"/>
	    <AffectedPin id="HIF_D2" value="sqi0_app_cs0n"/>
	    <AffectedPin id="HIF_D3" value="sqi0_app_clk"/>
	</IoConfig>
	<IoConfig id="sqi0_app_b">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_b_wm" value="1" />
	    <AffectedPin id="MII1_TXD0" value="sqi0_app_clk(b)"/>
	    <AffectedPin id="MII1_TXD1" value="sqi0_app_cs0n(b)"/>
	    <AffectedPin id="MII1_TXD2" value="sqi0_app_miso(b)"/>
	    <AffectedPin id="MII1_TXD3" value="sqi0_app_mosi(b)"/>
	</IoConfig>
	<IoConfig id="sqi0_app_cs1_b">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_cs1_b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_cs1_b_wm" value="1" />
	    <AffectedPin id="MII1_RXD1" value="sqi0_app_cs1n"/>
	</IoConfig>
	<IoConfig id="sqi0_app_cs2_b">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_cs2_b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_cs2_b_wm" value="1" />
	    <AffectedPin id="MII1_RXD2" value="sqi0_app_cs2n"/>
	</IoConfig>
	<IoConfig id="sqi0_app_sio">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_sio" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_sio_wm" value="1" />
	    <AffectedPin id="HIF_D4" value="sqi0_app_sio2"/>
	    <AffectedPin id="HIF_D5" value="sqi0_app_sio3"/>
	</IoConfig>
	<IoConfig id="sqi0_app_sio_b">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_sio_b" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi0_app_sio_b_wm" value="1" />
	    <AffectedPin id="MII1_RXD1" value="sqi0_app_sio2(b)"/>
	    <AffectedPin id="MII1_RXD2" value="sqi0_app_sio3(b)"/>
	</IoConfig>
	<IoConfig id="sqi1_app">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi1_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi1_app_wm" value="1" />
	    <AffectedPin id="HIF_D12" value="sqi1_app_cs0n"/>
	    <AffectedPin id="HIF_D13" value="sqi1_app_clk"/>
	    <AffectedPin id="HIF_D14" value="sqi1_app_miso"/>
	    <AffectedPin id="HIF_D15" value="sqi1_app_mosi"/>
	</IoConfig>
	<IoConfig id="sqi1_app_sio">
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi1_app_sio" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config11/sel_sqi1_app_sio_wm" value="1" />
	    <AffectedPin id="HIF_RDN" value="sqi1_app_sio2"/>
	    <AffectedPin id="HIF_DIRQ" value="sqi1_app_sio3"/>
	</IoConfig>
	<IoConfig id="sqi_cs1">
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_sqi_cs1" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_sqi_cs1_wm" value="1" />
	    <AffectedPin id="COM_IO0" value="sqi_cs1n"/>
	</IoConfig>
	<IoConfig id="sqi_cs2">
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_sqi_cs2" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config7/sel_sqi_cs2_wm" value="1" />
	    <AffectedPin id="SQI_SIO3" value="sqi_cs2n"/>
	</IoConfig>
	<IoConfig id="uart_app">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_app_wm" value="1" />
	    <AffectedPin id="HIF_BHEN" value="uart_app_rxd"/>
	    <AffectedPin id="HIF_CSN" value="uart_app_txd"/>
	</IoConfig>
	<IoConfig id="uart_app_rctsn">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_app_rctsn" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_app_rctsn_wm" value="1" />
	    <AffectedPin id="HIF_RDN" value="uart_app_rtsn"/>
	    <AffectedPin id="HIF_WRN" value="uart_app_ctsn"/>
	</IoConfig>
	<IoConfig id="uart_rctsn">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_uart_rctsn" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_uart_rctsn_wm" value="1" />
	    <AffectedPin id="COM_IO2" value="uart_rtsn"/>
	    <AffectedPin id="COM_IO3" value="uart_ctsn"/>
	</IoConfig>
	<IoConfig id="uart_xpic_app">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_xpic_app" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_xpic_app_wm" value="1" />
	    <AffectedPin id="HIF_A0" value="uart_xpic_app_txd"/>
	    <AffectedPin id="HIF_RDY" value="uart_xpic_app_rxd"/>
	</IoConfig>
	<IoConfig id="uart_xpic_app_rctsn">
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_xpic_app_rctsn" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config4/sel_uart_xpic_app_rctsn_wm" value="1" />
	    <AffectedPin id="HIF_DIRQ" value="uart_xpic_app_ctsn"/>
	    <AffectedPin id="HIF_SDCLK" value="uart_xpic_app_rtsn"/>
	</IoConfig>
	<IoConfig id="xc_trigger0_hif_sirq">
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_xc_trigger0_hif_sirq" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config2/sel_xc_trigger0_hif_sirq_wm" value="1" />
	    <AffectedPin id="HIF_SDCLK" value="xc_trigger0"/>
	</IoConfig>
	<IoConfig id="xm0_eclk">
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_eclk" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_eclk_wm" value="1" />
	    <AffectedPin id="MII0_RXCLK" value="xm0_eclk"/>
	</IoConfig>
	<IoConfig id="xm0_tx">
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_tx" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_tx_wm" value="1" />
	    <AffectedPin id="MII0_RXD1" value="xm0_tx"/>
	</IoConfig>
	<IoConfig id="xm0_txoe">
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_txoe" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_txoe_wm" value="1" />
	    <AffectedPin id="MII0_TXD0" value="xm0_txoe"/>
	</IoConfig>
	<IoConfig id="xm1_eclk">
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_eclk" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_eclk_wm" value="1" />
	    <AffectedPin id="MII1_RXCLK" value="xm1_eclk"/>
	</IoConfig>
	<IoConfig id="xm1_tx">
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_tx" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_tx_wm" value="1" />
	    <AffectedPin id="MII1_RXD1" value="xm1_tx"/>
	</IoConfig>
	<IoConfig id="xm1_txoe">
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_txoe" value="1" />
	    <RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_txoe_wm" value="1" />
	    <AffectedPin id="MII1_TXD0" value="xm1_txoe"/>
	</IoConfig>
		<IoConfig id="clk25out">
			<RegisterValue path="register/asic_ctrl/io_config2/clk25out_oe" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config2/clk25out_oe_wm" value="1"/>
			<AffectedPin id="CLK25OUT" value="clk25out"/>
		</IoConfig>
	
		<IoConfig id="rst_out_n">
		    <AffectedPin id="RST_OUT_N" value="rst_out_n"/>
		</IoConfig>
	
		<!-- SQI interface: default Mux setting	-->
		<IoConfig id="sqi">
			<AffectedPin id="SQI_CLK"  value="sqi_clk"/>
			<AffectedPin id="SQI_CS0N" value="sqi_cs0n"/>
			<AffectedPin id="SQI_MOSI" value="sqi_mosi"/>
			<AffectedPin id="SQI_MISO" value="sqi_miso"/>
			<AffectedPin id="SQI_SIO2" value="sqi_sio2"/>
			<AffectedPin id="SQI_SIO3" value="sqi_sio3"/>
		</IoConfig>
		
		<!-- UART interface -->
		<IoConfig id="uart">
			<AffectedPin id="UART_RXD"  value="uart_rxd"/>
			<AffectedPin id="UART_TXD" value="uart_txd"/>
		</IoConfig>
	    
		<!-- =================================================================
		                              MPWM/MENC
		     ================================================================= -->
	         
		<IoConfig id="mpwm_0_5">
		    <RegisterValue path="register/asic_ctrl/io_config5/sel_mpwm" value="0x3f" />
		    <RegisterValue path="register/asic_ctrl/io_config5/sel_mpwm_wm" value="0x3f" />
		    <AffectedPin id="MII1_RXCLK" value="mpwm0"/>
		    <AffectedPin id="MII1_TXD0"  value="mpwm1"/>
		    <AffectedPin id="MII1_TXD1"  value="mpwm2"/>
		    <AffectedPin id="MII1_TXD2"  value="mpwm3"/>
		    <AffectedPin id="MII1_TXD3"  value="mpwm4"/>
		    <AffectedPin id="RST_OUT_N"  value="mpwm5"/>
		</IoConfig>
	
		<IoConfig id="mpwm_fail">
		    <AffectedPin id="MII1_RXDV" value="mpwm_fail"/>
		</IoConfig>
	    
		<!-- ioconfig for mpwm_brake is generated -->
	
		<!-- There is no select signal for menc0. -->
		<IoConfig id="menc0">
		    <AffectedPin id="MII0_RXD3" value="menc0_a"/>
		    <AffectedPin id="MII0_RXDV" value="menc0_n"/>
		    <AffectedPin id="MII0_RXER" value="menc0_b"/>
		</IoConfig>
	    
		<!-- =================================================================
		                              SDRAM
		     ================================================================= -->
		<IoConfig id="sdram">
			<AffectedPin id="HIF_A0"               value="sd_a0"/>    
			<AffectedPin id="HIF_A1"               value="sd_a1"/>    
			<AffectedPin id="HIF_A2"               value="sd_a2"/>    
			<AffectedPin id="HIF_A3"               value="sd_a3"/>    
			<AffectedPin id="HIF_A4"               value="sd_a4"/>    
			<AffectedPin id="HIF_A5"               value="sd_a5"/>    
			<AffectedPin id="HIF_A6"               value="sd_a6"/>    
			<AffectedPin id="HIF_A7"               value="sd_a7"/>    
			<AffectedPin id="HIF_A8"               value="sd_a8"/>    
			<AffectedPin id="HIF_A9"               value="sd_a9"/>    
			<AffectedPin id="HIF_A10"              value="sd_a10"/>   
			<AffectedPin id="HIF_A11"              value="sd_a11"/>   
			<AffectedPin id="HIF_A13"              value="sd_ba0"/>   
			<AffectedPin id="HIF_A14"              value="sd_ba1"/>   
			<AffectedPin id="HIF_A15"              value="sd_rasn"/>  
			<AffectedPin id="HIF_A16"              value="sd_casn"/>  
			<AffectedPin id="HIF_A17"              value="sd_dqm0"/>  
			
			<AffectedPin id="MII0_TXEN"            value="sd_d5"/>    
			<AffectedPin id="MII0_COL"             value="sd_d6"/>    
			<AffectedPin id="MII0_CRS"             value="sd_d7"/>    
			<AffectedPin id="PHY0_LED_LINK_IN"     value="sd_d3"/>    
			<AffectedPin id="MII1_RXER"            value="sd_d0"/>    
			<AffectedPin id="MII1_COL"             value="sd_d2"/>    
			<AffectedPin id="MII1_CRS"             value="sd_d1"/>    
			<AffectedPin id="PHY1_LED_LINK_IN"     value="sd_d4"/>    
			
			<AffectedPin id="HIF_BHEN"             value="sd_dqm1"/>  
			<AffectedPin id="HIF_CSN"              value="sd_csn"/>   
			<AffectedPin id="HIF_WRN"              value="sd_wen"/>   
			<AffectedPin id="HIF_RDY"              value="sd_cke"/>   
			<AffectedPin id="HIF_SDCLK"            value="sd_clk"/>   
		</IoConfig>
		
		<IoConfig id="sdram_a12">
			<AffectedPin id="HIF_A12"              value="sd_a12"/>
		</IoConfig>
	
		<IoConfig id="sdram_d8_d15">
			<AffectedPin id="HIF_D0"               value="sd_d8"/>
			<AffectedPin id="HIF_D1"               value="sd_d9"/>    
			<AffectedPin id="HIF_D2"               value="sd_d10"/>   
			<AffectedPin id="HIF_D3"               value="sd_d11"/>   
			<AffectedPin id="HIF_D4"               value="sd_d12"/>   
			<AffectedPin id="HIF_D5"               value="sd_d13"/>   
			<AffectedPin id="HIF_D6"               value="sd_d14"/>   
			<AffectedPin id="HIF_D7"               value="sd_d15"/>   
		</IoConfig>
	
		<!-- =================================================================
		                              DPM
		     ================================================================= -->
		<IoConfig id="dpm">
			<AffectedPin id="HIF_A0"      value="dpm_a0"/>
			<AffectedPin id="HIF_A1"      value="dpm_a1"/>
			<AffectedPin id="HIF_A2"      value="dpm_a2"/>
			<AffectedPin id="HIF_A3"      value="dpm_a3"/>
			<AffectedPin id="HIF_A4"      value="dpm_a4"/>
			<AffectedPin id="HIF_A5"      value="dpm_a5"/>
			<AffectedPin id="HIF_A6"      value="dpm_a6"/>
			<AffectedPin id="HIF_A7"      value="dpm_a7"/>
			<AffectedPin id="HIF_A8"      value="dpm_a8"/>
			<AffectedPin id="HIF_A9"      value="dpm_a9"/>
			<AffectedPin id="HIF_A10"     value="dpm_a10"/>
	<!--
			<AffectedPin id="HIF_A11"     value="dpm_a11"/>
			<AffectedPin id="HIF_A12"     value="dpm_a12"/>
			<AffectedPin id="HIF_A13"     value="dpm_a13"/>
			<AffectedPin id="HIF_A14"     value="dpm_a14"/>
			<AffectedPin id="HIF_A15"     value="dpm_a15"/>
			<AffectedPin id="HIF_A16"     value="dpm_a16"/>
			<AffectedPin id="HIF_A17"     value="dpm_a17"/> -->
			<AffectedPin id="HIF_D0"      value="dpm_d0"/>
			<AffectedPin id="HIF_D1"      value="dpm_d1"/>
			<AffectedPin id="HIF_D2"      value="dpm_d2"/>
			<AffectedPin id="HIF_D3"      value="dpm_d3"/>
			<AffectedPin id="HIF_D4"      value="dpm_d4"/>
			<AffectedPin id="HIF_D5"      value="dpm_d5"/>
			<AffectedPin id="HIF_D6"      value="dpm_d6"/>
			<AffectedPin id="HIF_D7"      value="dpm_d7"/>
			<AffectedPin id="HIF_BHEN"    value="dpm_bhen"/>
			<AffectedPin id="HIF_CSN"     value="dpm_csn"/>
			<AffectedPin id="HIF_RDN"     value="dpm_rdn"/>
			<AffectedPin id="HIF_WRN"     value="dpm_wrn"/>
			<AffectedPin id="HIF_RDY"     value="dpm_rdy"/>
			<AffectedPin id="HIF_DIRQ"    value="dpm_dirq"/>
			<AffectedPin id="HIF_SDCLK"   value="dpm_sirq"/>
		</IoConfig>
		
		<IoConfig id="dpm_d8_d15">
			<AffectedPin id="HIF_D8"      value="dpm_d8"/>
			<AffectedPin id="HIF_D9"      value="dpm_d9"/>
			<AffectedPin id="HIF_D10"     value="dpm_d10"/>
			<AffectedPin id="HIF_D11"     value="dpm_d11"/>
			<AffectedPin id="HIF_D12"     value="dpm_d12"/>
			<AffectedPin id="HIF_D13"     value="dpm_d13"/>
			<AffectedPin id="HIF_D14"     value="dpm_d14"/>
			<AffectedPin id="HIF_D15"     value="dpm_d15"/>
		</IoConfig>
		
		<!-- =================================================================
		                              SPM
		     ================================================================= -->
	
		<IoConfig id="spm1">
			<AffectedPin id="HIF_D0"  value="dpm1_spi_miso"/>
			<AffectedPin id="HIF_D1"  value="dpm1_spi_mosi"/>
			<AffectedPin id="HIF_D2"  value="dpm1_spi_csn"/>
			<AffectedPin id="HIF_D3"  value="dpm1_spi_clk"/>
		</IoConfig>
			
		<IoConfig id="spm1_sqi">
			<AffectedPin id="HIF_D6"  value="dpm1_sqi_sio2"/>
			<AffectedPin id="HIF_D7"  value="dpm1_sqi_sio3"/>
		</IoConfig>
			
		<IoConfig id="spm0">
			<AffectedPin id="HIF_D8"  value="dpm0_spi_miso"/>
			<AffectedPin id="HIF_D9"  value="dpm0_spi_mosi"/>
			<AffectedPin id="HIF_D10" value="dpm0_spi_csn"/>
			<AffectedPin id="HIF_D11" value="dpm0_spi_clk"/>
		</IoConfig>
			
		<IoConfig id="spm0_sqi">
			<AffectedPin id="HIF_D14" value="dpm0_sqi_sio2"/>
			<AffectedPin id="HIF_D15" value="dpm0_sqi_sio3"/>
		</IoConfig>
	
		<!-- =================================================================
		                              APP PIO
		     ================================================================= -->
		<IoConfig id="pio_app0">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app0" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app0_wm" value="1"/>
			<AffectedPin id="HIF_D0" value="pio_app0"/>]
		</IoConfig>
	
		<IoConfig id="pio_app1">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app1" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app1_wm" value="1"/>
			<AffectedPin id="HIF_D1" value="pio_app1"/>]
		</IoConfig>
	
		<IoConfig id="pio_app2">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app2" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app2_wm" value="1"/>
			<AffectedPin id="HIF_D2" value="pio_app2"/>]
		</IoConfig>
	
		<IoConfig id="pio_app3">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app3" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app3_wm" value="1"/>
			<AffectedPin id="HIF_D3" value="pio_app3"/>]
		</IoConfig>
	
		<IoConfig id="pio_app4">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app4" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app4_wm" value="1"/>
			<AffectedPin id="HIF_D4" value="pio_app4"/>]
		</IoConfig>
	
		<IoConfig id="pio_app5">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app5" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app5_wm" value="1"/>
			<AffectedPin id="HIF_D5" value="pio_app5"/>]
		</IoConfig>
	
		<IoConfig id="pio_app6">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app6" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app6_wm" value="1"/>
			<AffectedPin id="HIF_D6" value="pio_app6"/>]
		</IoConfig>
	
		<IoConfig id="pio_app7">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app7" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app7_wm" value="1"/>
			<AffectedPin id="HIF_D7" value="pio_app7"/>]
		</IoConfig>
	
		<IoConfig id="pio_app8">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app8" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app8_wm" value="1"/>
			<AffectedPin id="MII0_RXCLK" value="pio_app8"/>]
		</IoConfig>
	
		<IoConfig id="pio_app9">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app9" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app9_wm" value="1"/>
			<AffectedPin id="MII0_RXD1" value="pio_app9"/>]
		</IoConfig>
	
		<IoConfig id="pio_app10">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app10" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app10_wm" value="1"/>
			<AffectedPin id="MII0_RXD2" value="pio_app10"/>]
		</IoConfig>
	
		<IoConfig id="pio_app11">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app11" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app11_wm" value="1"/>
			<AffectedPin id="MII0_TXCLK" value="pio_app11"/>]
		</IoConfig>
	
		<IoConfig id="pio_app12">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app12" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app12_wm" value="1"/>
			<AffectedPin id="MII0_TXD0" value="pio_app12"/>]
		</IoConfig>
	
		<IoConfig id="pio_app13">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app13" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app13_wm" value="1"/>
			<AffectedPin id="MII0_TXD1" value="pio_app13"/>]
		</IoConfig>
	
		<IoConfig id="pio_app14">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app14" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app14_wm" value="1"/>
			<AffectedPin id="MII0_TXD2" value="pio_app14"/>]
		</IoConfig>
	
		<IoConfig id="pio_app15">
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app15" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config9/sel_pio_app15_wm" value="1"/>
			<AffectedPin id="MII0_TXD3" value="pio_app15"/>]
		</IoConfig>
	
		<IoConfig id="pio_app16">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app16" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app16_wm" value="1"/>
			<AffectedPin id="MII1_RXCLK" value="pio_app16"/>]
		</IoConfig>
	
		<IoConfig id="pio_app17">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app17" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app17_wm" value="1"/>
			<AffectedPin id="MII1_RXD1" value="pio_app17"/>]
		</IoConfig>
	
		<IoConfig id="pio_app18">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app18" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app18_wm" value="1"/>
			<AffectedPin id="MII1_RXD2" value="pio_app18"/>]
		</IoConfig>
	
		<IoConfig id="pio_app19">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app19" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app19_wm" value="1"/>
			<AffectedPin id="MII1_TXCLK" value="pio_app19"/>]
		</IoConfig>
	
		<IoConfig id="pio_app20">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app20" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app20_wm" value="1"/>
			<AffectedPin id="MII1_TXD0" value="pio_app20"/>]
		</IoConfig>
	
		<IoConfig id="pio_app21">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app21" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app21_wm" value="1"/>
			<AffectedPin id="MII1_TXD1" value="pio_app21"/>]
		</IoConfig>
	
		<IoConfig id="pio_app22">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app22" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app22_wm" value="1"/>
			<AffectedPin id="MII1_TXD2" value="pio_app22"/>]
		</IoConfig>
	
		<IoConfig id="pio_app23">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app23" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app23_wm" value="1"/>
			<AffectedPin id="MII1_TXD3" value="pio_app23"/>]
		</IoConfig>
	
		<IoConfig id="pio_app24">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app24" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app24_wm" value="1"/>
			<AffectedPin id="MII1_TXEN" value="pio_app24"/>]
		</IoConfig>
	
		<IoConfig id="pio_app25">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app25" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app25_wm" value="1"/>
			<AffectedPin id="MII_MDC" value="pio_app25"/>]
		</IoConfig>
	
		<IoConfig id="pio_app26">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app26" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app26_wm" value="1"/>
			<AffectedPin id="MII_MDIO" value="pio_app26"/>]
		</IoConfig>
	
		<IoConfig id="pio_app27">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app27" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app27_wm" value="1"/>
			<AffectedPin id="RST_OUT_N" value="pio_app27"/>]
		</IoConfig>
	
		<IoConfig id="pio_app28">
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app28" value="1"/>
			<RegisterValue path="register/asic_ctrl/io_config10/sel_pio_app28_wm" value="1"/>
			<AffectedPin id="CLK25OUT" value="pio_app28"/>]
		</IoConfig>
	
		<!-- =================================================================
		                              ADC
		     ================================================================= -->
		<IoConfig id="adc0_in0">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio4/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio4/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio4/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio4_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio4_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO4" value="adc0_in0"/>]
		</IoConfig>
	
		<IoConfig id="adc0_in1">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio5/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio5/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio5/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio5_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio5_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO5" value="adc0_in1"/>]
		</IoConfig>
	
		<IoConfig id="adc1_in0">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio6/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio6/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio6/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio6_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio6_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO6" value="adc1_in0"/>]
		</IoConfig>
	
		<IoConfig id="adc1_in1">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio7/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio7/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio7/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio7_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio7_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO7" value="adc1_in1"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in0">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio0/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio0/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio0/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio0_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio0_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO0" value="adc2_in0"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in1">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio1/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio1/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio1/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio1_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio1_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO1" value="adc2_in1"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in2">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii1_txclk/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii1_txclk/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii1_txclk/ie" value="0"/>
			<AffectedPin id="MII1_TXCLK" value="adc2_in2"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in3">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii1_txen/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii1_txen/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii1_txen/ie" value="0"/>
			<AffectedPin id="MII1_TXEN" value="adc2_in3"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in4">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd2/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd2/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd2/ie" value="0"/>
			<AffectedPin id="MII0_TXD2" value="adc2_in4"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in5">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii_mdc/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii_mdc/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii_mdc/ie" value="0"/>
			<AffectedPin id="MII_MDC" value="adc2_in5"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in6">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii_mdio/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii_mdio/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii_mdio/ie" value="0"/>
			<AffectedPin id="MII_MDIO" value="adc2_in6"/>]
		</IoConfig>
	
		<IoConfig id="adc2_in7">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd0/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd0/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd0/ie" value="0"/>
			<AffectedPin id="MII0_TXD0" value="adc2_in7"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in0">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio2/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio2/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio2/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio2_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio2_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO2" value="adc3_in0"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in1">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio3/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio3/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mmio3/ie" value="0"/>
			<RegisterValue path="register/mmio_ctrl/mmio3_cfg/mmio_sel" value="0x3f"/>
			<RegisterValue path="register/mmio_ctrl/mmio3_cfg/pio_oe" value="0"/>
			<AffectedPin id="MMIO3" value="adc3_in1"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in2">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io0/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io0/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io0/ie" value="0"/>
			<AffectedPin id="COM_IO0" value="adc3_in2"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in3">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io1/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io1/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io1/ie" value="0"/>
			<AffectedPin id="COM_IO1" value="adc3_in3"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in4">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd1/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd1/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd1/ie" value="0"/>
			<AffectedPin id="MII0_TXD1" value="adc3_in4"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in5">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd3/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd3/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_mii0_txd3/ie" value="0"/>
			<AffectedPin id="MII0_TXD3" value="adc3_in5"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in6">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io2/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io2/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io2/ie" value="0"/>
			<AffectedPin id="COM_IO2" value="adc3_in6"/>]
		</IoConfig>
	
		<IoConfig id="adc3_in7">
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io3/ds" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io3/pe" value="0"/>
			<RegisterValue path="register/pad_ctrl/pad_ctrl_com_io3/ie" value="0"/>
			<AffectedPin id="COM_IO3" value="adc3_in7"/>]
		</IoConfig>
	
	    
		<!-- =================================================================
		                             Phy
		     ================================================================= -->
		<IoConfig id="com_mled">
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel0/sel"     value="20"/> <!-- mled0 hi: blink 1 -->
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel0/inv"     value="1"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time0/val" value="0xff"/>
			
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel1/sel"     value="19"/> <!-- mled0 lo: blink 0 -->
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel1/inv"     value="1"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time1/val" value="0xff"/>
	
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel2/sel"     value="22"/> <!-- mled1 hi: blink 3 --> 
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel2/inv"     value="1"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time2/val" value="0xff"/>
	
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel3/sel"     value="21"/> <!-- mled1 lo: blink 2 --> 
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel3/inv"     value="1"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time3/val" value="0xff"/>
			
	        <RegisterValue path="register/mled_ctrl_com/mled_ctrl_cfg/enable"          value="1"/>
	        
			<AffectedPin id="MLED1"            value="mled1"/>
			<AffectedPin id="MLED0"            value="mled0"/>
		</IoConfig>
				
		<IoConfig id="phy0">
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xc0_mdio"           value="2"/> <!-- Connect MDIO to internal PHY -->
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_mii_cfg"        value="8"/> <!-- Connect MII to internal PHY --> 
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xc0_mdio_wm"        value="2"/> <!-- Connect MDIO to internal PHY -->
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_mii_cfg_wm"     value="8"/> <!-- Connect MII to internal PHY --> 
			
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel4/sel"     value="16"/> <!-- MLED_CTRL_SEL_PHY_CTRL0_LED1 -->
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel4/inv"     value="0"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time4/val" value="0xff"/>
			
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel5/sel"     value="15"/>  <!-- MLED_CTRL_SEL_PHY_CTRL0_LED0 -->
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel5/inv"     value="0"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time5/val" value="0xff"/>
						
			<AffectedPin id="MLED2"            value="mled2"/>
			<AffectedPin id="PHY0_RXN"         value="PHY0_RXN"/>
			<AffectedPin id="PHY0_RXP"         value="PHY0_RXP"/>
			<AffectedPin id="PHY0_TXN"         value="PHY0_TXN"/>
			<AffectedPin id="PHY0_TXP"         value="PHY0_TXP"/>
		</IoConfig>
		
		<IoConfig id="phy1">
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xc1_mdio"           value="2"/> <!-- Connect MDIO to internal PHY -->
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_mii_cfg"        value="8"/> <!-- Connect MII to internal PHY --> 
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xc1_mdio_wm"        value="2"/> <!-- Connect MDIO to internal PHY -->
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_mii_cfg_wm"     value="8"/> <!-- Connect MII to internal PHY --> 
	
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel6/sel"     value="18"/> <!-- MLED_CTRL_SEL_PHY_CTRL1_LED1 -->
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel6/inv"     value="0"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time6/val" value="0xff"/>
			
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel7/sel"     value="17"/>  <!-- MLED_CTRL_SEL_PHY_CTRL1_LED0 -->
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_sel7/inv"     value="0"/>
			<RegisterValue path="register/mled_ctrl_com/mled_ctrl_output_on_time7/val" value="0xff"/>
						
			<AffectedPin id="MLED3"            value="mled3"/>
			<AffectedPin id="PHY1_RXN"         value="PHY1_RXN"/>
			<AffectedPin id="PHY1_RXP"         value="PHY1_RXP"/>
			<AffectedPin id="PHY1_TXN"         value="PHY1_TXN"/>
			<AffectedPin id="PHY1_TXP"         value="PHY1_TXP"/>
		</IoConfig>
	    
	
		<!-- =================================================================
		                              XM0/1
		     ================================================================= -->    
		<IoConfig id="xm0">
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_tx"           value="1"/>    <!-- XM0_TX -->
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_mii_cfg"      value="0"/>    <!-- MII not connected -->
		
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_tx_wm"        value="1"/>    <!-- write mask -->
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_mii_cfg_wm"   value="0xf"/>  <!-- write mask -->
		
			<AffectedPin id="MII0_RXD0"         value="xm0_rx"/>
			<AffectedPin id="MII0_RXD1"         value="xm0_tx"/>
		</IoConfig>
	
		<!-- pins only, without the MII setting. -->
		<IoConfig id="xm0_pins">
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_tx"           value="1"/>    <!-- XM0_TX -->
		
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_tx_wm"        value="1"/>    <!-- write mask -->
		
			<AffectedPin id="MII0_RXD0"         value="xm0_rx"/>
			<AffectedPin id="MII0_RXD1"         value="xm0_tx"/>
		</IoConfig>
	
		<IoConfig id="xm0_io0">
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_io"           value="1"/>    <!-- XM0_IO0 -->
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_io_wm"        value="0x3f"/> <!-- write mask -->
			<AffectedPin id="MII0_RXD2"         value="xm0_io0"/>
		</IoConfig>
	
		<IoConfig id="xm0_io0_1">
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_io"           value="3"/>    <!-- XM0_IO0 + XM0_IO1 -->
			<RegisterValue path="register/asic_ctrl/io_config0/sel_xm0_io_wm"        value="0x3f"/> <!-- write mask -->
			<AffectedPin id="MII0_RXD2"         value="xm0_io0"/>
			<AffectedPin id="MII0_TXD1"         value="xm0_io1"/>
		</IoConfig>
	
		<IoConfig id="xm1">
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_tx"           value="1"/>    <!-- XM1_TX -->
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_io"           value="3"/>    <!-- XM1_IO0, XM1_IO1 -->
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_mii_cfg"      value="0"/>    <!-- MII not connected -->
	
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_tx_wm"        value="1"/>    <!-- write mask -->
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_io_wm"        value="0x3f"/> <!-- write mask -->
			<RegisterValue path="register/asic_ctrl/io_config1/sel_xm1_mii_cfg_wm"   value="0xf"/>  <!-- write mask -->
	
			<AffectedPin id="MII1_RXD0"         value="xm1_rx"/>
			<AffectedPin id="MII1_RXD1"         value="xm1_tx"/>
			<AffectedPin id="MII1_RXD2"         value="xm1_io0"/>
			<AffectedPin id="MII1_TXD1"         value="xm1_io1"/>
		</IoConfig>
	</IoConfigurations>

	<!-- ##################################################################################### 
	                                     Peripherals
	     ##################################################################################### -->
	<Peripherals>
	<!-- #################################################################### 
                               General peripheral
     #################################################################### -->        

		<Peripheral id="general"><![CDATA[
show_parameters(atConfig, strConfigID)
strOwner = 'pseudo_peripheral_general'

if 'struct_version' in atConfig:
    if 'file_version' not in atConfig:
        raise Exception('Parameter "file_version" missing from general config')
    if 'file_text' not in atConfig:
        raise Exception('Parameter "file_text" missing from general config')

    strStructVersion = atConfig['struct_version']
    strFileVersion = atConfig['file_version']
    strFileText = atConfig['file_text']

    uStructVersion = int(strStructVersion, 0)
    uFileVersion = int(strFileVersion, 0)
    
    uStructVersionExpected = 2
    if uStructVersion!=uStructVersionExpected:
        raise Exception('Parameter "struct_version" has value %d, expected: %d' % (uStructVersion, uStructVersionExpected))
    
    iLen = len(strFileText)
    iMaxLen = 108
    if iLen>iMaxLen:
        raise Exception('Parameter "file_text" must not be longer than %d characters, but is %d chars' % (iMaxLen, iLen))
    elif iLen<iMaxLen:
        strFileText += ' ' * (iMaxLen - iLen)
        
    set_register('helper/file_info/active', 1, strOwner)
    set_register('helper/file_info/struct_version', uStructVersion, strOwner)
    set_register('helper/file_info/file_version', uFileVersion, strOwner)
    set_register('helper/file_info/strings/file_text', 0, strFileText)

    
fAppCpuEnable = getparam_bool(atConfig, 'app_cpu_enable')
if fAppCpuEnable == False:
    set_register('register/asic_ctrl/clock_enable0_mask/arm_app', 0, strOwner)


ulIdpmEnable = getparam_bool(atConfig, 'idpm_enable') and 1 or 0
set_register('helper/idpm/idpm_enable', ulIdpmEnable, strOwner)

if ulIdpmEnable==1 :
    set_register('register/idpm_com/idpm_cfg0x0',            0x01, strOwner) 
    set_register('register/idpm_com/idpm_addr_cfg',          0x30, strOwner)
    # Enable the DPM clock and unlock the DPM
    set_register_preowned('register/asic_ctrl/clock_enable0/dpm',        1, strOwner)
    set_register_preowned('register/asic_ctrl/clock_enable0/dpm_wm',     1, strOwner)
    set_register_preowned('register/asic_ctrl_com/netx_lock/unlock_dpm', 1, strOwner)

# Parameters for firewall chunk 
atParam2Regs = [
    {'reg':'register/slave_firewall_ctrl/firewall_cfg_crypt_system'           , 'param':'firewall_crypt_system' },
    {'reg':'register/slave_firewall_ctrl/firewall_cfg_debug_slave'            , 'param':'firewall_debug_slave'  },
    {'reg':'register/slave_firewall_ctrl/firewall_cfg_eth_system'             , 'param':'firewall_eth_mac'      },
    {'reg':'register/slave_firewall_ctrl/firewall_cfg_sqirom'                 , 'param':'firewall_sqi_flash'    },
    {'reg':'register/slave_firewall_ctrl/firewall_cfg_hifmem_amem'            , 'param':'firewall_extmem'       },
    {'reg':'register/slave_firewall_ctrl/firewall_cfg_hifmem_sdram'           , 'param':'firewall_sdram'        },
    
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_pad_ctrl' , 'param':'firewall_pad_ctrl'     },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_sqi'      , 'param':'firewall_sqi_flash'    },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_uart'     , 'param':'firewall_uart'         },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_ecc_ctrl',  'val':'com_and_app'             },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc'     , 'param':'firewall_madc'         },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq0', 'param':'firewall_madc'         },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq1', 'param':'firewall_madc'         },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq2', 'param':'firewall_madc'         },
    {'reg':'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq3', 'param':'firewall_madc'         },
]
 
atAccess2Flags = {
    'no_access':   {'com': 0, 'app': 0},
    'com_only':    {'com': 1, 'app': 0},
    'app_only':    {'com': 0, 'app': 1},
    'com_and_app': {'com': 1, 'app': 1},
}    

# Check if any firewall parameters are present. 
# We require that either all of them or none of them are specified.
fFirewallParams = False
for tParam in atParam2Regs:
    if 'param' in tParam:
        strParamName = tParam['param']
        if strParamName in atConfig: 
            fFirewallParams = True
        
if fFirewallParams == False:
    print('No firewall parameters found, skipping')
else:
    for tParam in atParam2Regs:
        strRegName = tParam['reg']
        strVal = None
    
        if 'param' in tParam:
            strParamName = tParam['param']
            if strParamName in atConfig:
                strVal = atConfig[strParamName]
            else:
                raise Exception('Missing parameter in general config (%s): %s' % (strOwner, strParamName))
                
        else: 
            strVal = tParam['val']
        
        if strVal in atAccess2Flags:
            tFlags = atAccess2Flags[strVal]
            uiCom = tFlags['com']
            uiApp = tFlags['app']
            set_register(strRegName + '/wp_com', uiCom, strOwner)
            set_register(strRegName + '/rp_com', uiCom, strOwner)
            set_register(strRegName + '/wp_app', uiApp, strOwner)
            set_register(strRegName + '/rp_app', uiApp, strOwner)
        
        else:
            raise Exception('Parameter %s in general config has invalid value: %s' % (strParamName, strVal))
    
    # register/asic_ctrl_com/netx_lock
    # lock_firewall + lock_register
    set_register('register/asic_ctrl_com/netx_lock/lock_firewall', 1, strOwner)
    set_register('register/asic_ctrl_com/netx_lock/lock_register', 1, strOwner)

    # register/asic_ctrl_com/split_sdram
    strVal = atConfig['firewall_sdram']
    tFlags = atAccess2Flags[strVal]
    uiSdramCom = tFlags['com']
    uiSdramApp = tFlags['app']
    set_register('helper/sdram/sdram_split/com', uiSdramCom, strOwner)
    set_register('helper/sdram/sdram_split/app', uiSdramApp, strOwner)
    
    # register/module_firewall_ctrl/firewall_cfg_hifmemctrl
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/sdram_ctrl_wp_com', uiSdramCom, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/sdram_ctrl_wp_app', uiSdramApp, strOwner)
    
    strVal = atConfig['firewall_extmem']
    tFlags = atAccess2Flags[strVal]
    uiExtMemCom = tFlags['com']
    uiExtMemApp = tFlags['app']
    
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram0_ctrl_wp_com', uiExtMemCom, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram0_ctrl_wp_app', uiExtMemApp, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram1_ctrl_wp_com', uiExtMemCom, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram1_ctrl_wp_app', uiExtMemApp, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram2_ctrl_wp_com', uiExtMemCom, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram2_ctrl_wp_app', uiExtMemApp, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram3_ctrl_wp_com', uiExtMemCom, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/extsram3_ctrl_wp_app', uiExtMemApp, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/ext_rdy_status_wp_com', uiExtMemCom, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/ext_rdy_status_wp_app', uiExtMemApp, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/ext_rdy_cfg_wp_com', uiExtMemCom, strOwner)
    set_register('register/module_firewall_ctrl/firewall_cfg_hifmemctrl/ext_rdy_cfg_wp_app', uiExtMemApp, strOwner)
		]]></Peripheral>


<!-- #################################################################### 
                                   SDRAM 
     #################################################################### -->        

		<Peripheral id="sdram_16_bit"><![CDATA[
apply_ioconfig('sdram')
apply_ioconfig('sdram_d8_d15')

show_parameters(atConfig, strConfigID)

# Set HIF IO config
# <parameter id="sd_a12" value="enabled"/> (default is disabled)
if 'sd_a12' in atConfig and atConfig['sd_a12'] == "enabled":
    hif_a_width = 2 # A0..A12
    apply_ioconfig('sdram_a12')
else:
    hif_a_width = 1 # A0..A11

strOwner = 'peripheral_sdram_16_bit'
set_register('register/hif_io_ctrl/hif_io_cfg/sel_hif_a_width', hif_a_width, strOwner)
set_register('register/hif_io_ctrl/hif_io_cfg/en_hif_sdram_mi', 1, strOwner)
set_register('register/hif_io_ctrl/hif_io_cfg/hif_mi_cfg', 1, strOwner)


# Get the "general_ctrl", "timing_ctrl" and "mode_register" parameters from the configuration
# and set the respective register.  
# Raise an error if any of the parameters are missing.
if 'general_ctrl' in atConfig and 'timing_ctrl' in atConfig and 'mode_register' in atConfig and 'sdram_size' in atConfig:
    ulGeneralCtrl = int(atConfig['general_ctrl'], 0)
    ulTimingCtrl = int(atConfig['timing_ctrl'], 0)
    ulModeReg = int(atConfig['mode_register'], 0)
    bSize = int(atConfig['sdram_size'], 0)
    # Mask out bit 23 of the timing_ctrl register. This is set to 1 in earlier releases. 
    ulTimingCtrl=int(ulTimingCtrl&0xff7fffff)
    set_register('register/hif_sdram_ctrl/sdram_general_ctrl', ulGeneralCtrl, strOwner)
    set_register('register/hif_sdram_ctrl/sdram_timing_ctrl', ulTimingCtrl, strOwner)
    set_register('register/hif_sdram_ctrl/sdram_mr', ulModeReg, strOwner)
    set_register('helper/sdram/sdram_size', bSize, strOwner)
    set_register('helper/sdram/sdram_enable', 1, strOwner)

else:
    raise Exception('SDRAM parameters are incomplete!')

ulDbus16 = get_register('register/hif_sdram_ctrl/sdram_general_ctrl/dbus16')
if ulDbus16 == 0:
    raise Exception('Trying to configure 16 bit SDRAM interface, but parameter dbus16 is 0!')
		]]></Peripheral>

<!-- #################################################################### -->        
		
		<Peripheral id="sdram_8_bit"><![CDATA[
apply_ioconfig('sdram')

show_parameters(atConfig, strConfigID)

# Set HIF IO config
# <parameter id="sd_a12" value="enabled"/> (default is disabled)
if 'sd_a12' in atConfig and atConfig['sd_a12'] == "enabled":
    hif_a_width = 2 # A0..A12
    #set_pin('HIF_A12', 'sdram_8_bit')
    apply_ioconfig('sdram_a12')

else:
    hif_a_width = 1 # A0..A11

strOwner = 'peripheral_sdram_8_bit'
set_register('register/hif_io_ctrl/hif_io_cfg/sel_hif_a_width', hif_a_width, strOwner)
set_register('register/hif_io_ctrl/hif_io_cfg/en_hif_sdram_mi', 1, strOwner)
set_register('register/hif_io_ctrl/hif_io_cfg/hif_mi_cfg', 0, strOwner)

# Get the "general_ctrl", "timing_ctrl" and "mode_register" parameters from the configuration
# and set the respective register.  
# Raise an error if any of the parameters are missing.
if 'general_ctrl' in atConfig and 'timing_ctrl' in atConfig and 'mode_register' in atConfig and 'sdram_size' in atConfig:
    ulGeneralCtrl = int(atConfig['general_ctrl'], 0)
    ulTimingCtrl = int(atConfig['timing_ctrl'], 0)
    ulModeReg = int(atConfig['mode_register'], 0)
    bSize = int(atConfig['sdram_size'], 0)	
    # Mask out bit 23 of the timing_ctrl register. This is set to 1 in earlier releases. 
    ulTimingCtrl=int(ulTimingCtrl&0xff7fffff)
    set_register('register/hif_sdram_ctrl/sdram_general_ctrl', ulGeneralCtrl, strOwner)
    set_register('register/hif_sdram_ctrl/sdram_timing_ctrl', ulTimingCtrl, strOwner)
    set_register('register/hif_sdram_ctrl/sdram_mr', ulModeReg, strOwner)
    set_register('helper/sdram/sdram_size', bSize, strOwner)
    set_register('helper/sdram/sdram_enable', 1, strOwner)
    
else:
    raise Exception('SDRAM parameters are incomplete!')

ulDbus16 = get_register('register/hif_sdram_ctrl/sdram_general_ctrl/dbus16')
if ulDbus16 == 1:
    raise Exception('Trying to configure 8 bit SDRAM interface, but parameter dbus16 is 1!')
		]]></Peripheral>
		
		

<!-- #################################################################### 
                                 DPM 
     #################################################################### -->        

		<Peripheral id="dpm_8_bit"><![CDATA[
show_parameters(atConfig, strConfigID)

# Get the parameters from the configuration. 
# If any parameter is not specified, raise an error.

astrParamNames = [
    {'name':'hif_io_cfg',       'reg':'register/hif_io_ctrl/hif_io_cfg' },
    {'name':'dpm_pio_cfg0',     'reg':'register/dpm0_com/dpm_pio_cfg0',     },
    {'name':'dpm_addr_cfg',     'reg':'register/dpm0_com/dpm_addr_cfg',     },
    {'name':'dpm_rdy_cfg',      'reg':'register/dpm0_com/dpm_rdy_cfg',      },
    {'name':'dpm_pio_cfg1',     'reg':'register/dpm0_com/dpm_pio_cfg1',     },
    {'name':'dpm_timing_cfg',   'reg':'register/dpm0_com/dpm_timing_cfg',   },
    {'name':'dpm_if_cfg',       'reg':'register/dpm0_com/dpm_if_cfg',       },
    {'name':'dpm_misc_cfg',     'reg':'register/dpm0_com/dpm_misc_cfg',     },
    {'name':'dpm_io_cfg_misc',  'reg':'register/dpm0_com/dpm_io_cfg_misc',  },
    {'name':'dpm_cfg0x0',       'reg':'register/dpm0_com/dpm_cfg0x0',       },
]

strOwner = 'peripheral_dpm_8_bit'

# Mark DPM0 as configured
set_register('helper/dpm/dpm0_enable', 1, strOwner)

for tParam in astrParamNames:
    strParamName = tParam['name']
    strReg = tParam['reg']
    if strParamName in atConfig: 
        ulVal = int(atConfig[strParamName], 0)
        set_register(strReg, ulVal, strOwner)
    else: 
        raise Exception('Missing parameter in DPM config %s: %s' % (strParamName, strOwner))

# Enable the DPM clock and unlock the DPM
set_register_preowned('register/asic_ctrl/clock_enable0/dpm',        1, strOwner)
set_register_preowned('register/asic_ctrl/clock_enable0/dpm_wm',     1, strOwner)
set_register_preowned('register/asic_ctrl_com/netx_lock/unlock_dpm', 1, strOwner)


# Mark the mandatory pins as used.
apply_ioconfig('dpm')

# Get the optional pins from the parameters.
# if the signal name is in the parameters and the value is "enabled": mark the pin as used by "dpm_8_bit".
# if the signal name is in the parameters and the value is "disabled": skip the pin.
# if the signal name is NOT in the parameters: mark the pin as used by "dpm_8_bit".

atOptPins = [
    {'pin': 'HIF_A11',  'signal': 'dpm_a11', },
    {'pin': 'HIF_A12',  'signal': 'dpm_a12', },
    {'pin': 'HIF_A13',  'signal': 'dpm_a13', },
    {'pin': 'HIF_A14',  'signal': 'dpm_a14', },
    {'pin': 'HIF_A16',  'signal': 'dpm_ale', },
    {'pin': 'HIF_A17',  'signal': 'dpm_wrhn',},
]

for tOptPin in atOptPins:
    strPinName = tOptPin['pin']
    strSignalName = tOptPin['signal']
    if tOptPin['signal'] in atConfig:
        strEnabled = atConfig[strSignalName]
        if 'enabled' == strEnabled:
            set_pin(strPinName, strSignalName) #'dpm_8_bit')
        elif 'disabled' != strEnabled:
            # unknown value - raise error
            raise Exception('Invalid pin status in DPM config %s: %s' % (strPinName, strEnabled))
    else:
        set_pin(strPinName, strSignalName) #'dpm_8_bit')

		]]></Peripheral>

<!-- #################################################################### -->        

		<Peripheral id="dpm_16_bit"><![CDATA[
show_parameters(atConfig, strConfigID)

# Get the parameters from the configuration. 
# If any parameter is not specified, raise an error.

astrParamNames = [
    {'name':'hif_io_cfg',       'reg':'register/hif_io_ctrl/hif_io_cfg' },
    {'name':'dpm_pio_cfg0',     'reg':'register/dpm0_com/dpm_pio_cfg0',     },
    {'name':'dpm_addr_cfg',     'reg':'register/dpm0_com/dpm_addr_cfg',     },
    {'name':'dpm_rdy_cfg',      'reg':'register/dpm0_com/dpm_rdy_cfg',      },
    {'name':'dpm_pio_cfg1',     'reg':'register/dpm0_com/dpm_pio_cfg1',     },
    {'name':'dpm_timing_cfg',   'reg':'register/dpm0_com/dpm_timing_cfg',   },
    {'name':'dpm_if_cfg',       'reg':'register/dpm0_com/dpm_if_cfg',       },
    {'name':'dpm_misc_cfg',     'reg':'register/dpm0_com/dpm_misc_cfg',     },
    {'name':'dpm_io_cfg_misc',  'reg':'register/dpm0_com/dpm_io_cfg_misc',  },
    {'name':'dpm_cfg0x0',       'reg':'register/dpm0_com/dpm_cfg0x0',       },
]

strOwner = 'peripheral_dpm_16_bit'

# Mark DPM0 as configured
set_register('helper/dpm/dpm0_enable', 1, strOwner)

for tParam in astrParamNames:
    strParamName = tParam['name']
    strReg = tParam['reg']
    if strParamName in atConfig: 
        ulVal = int(atConfig[strParamName], 0)
        set_register(strReg, ulVal, strOwner)
    else: 
        raise Exception('Missing parameter in DPM config %s: %s' % (strParamName, strOwner))

# Enable the DPM clock and unlock the DPM
set_register_preowned('register/asic_ctrl/clock_enable0/dpm',        1, strOwner)
set_register_preowned('register/asic_ctrl/clock_enable0/dpm_wm',     1, strOwner)
set_register_preowned('register/asic_ctrl_com/netx_lock/unlock_dpm', 1, strOwner)
        
# Mark the mandatory pins as used.
apply_ioconfig('dpm')
apply_ioconfig('dpm_d8_d15')

# Get the optional pins from the parameters.
# if the signal name is in the parameters and the value is "enabled": mark the pin as used by "dpm_8_bit".
# if the signal name is in the parameters and the value is "disabled": skip the pin.
# if the signal name is NOT in the parameters: mark the pin as used by "dpm_8_bit".

atOptPins = [
    {'pin': 'HIF_A11',  'signal': 'dpm_a11', },
    {'pin': 'HIF_A12',  'signal': 'dpm_a12', },
    {'pin': 'HIF_A13',  'signal': 'dpm_a13', },
    {'pin': 'HIF_A14',  'signal': 'dpm_a14', },
    {'pin': 'HIF_A16',  'signal': 'dpm_ale', },
    {'pin': 'HIF_A17',  'signal': 'dpm_wrhn',},
]

for tOptPin in atOptPins:
    strPinName = tOptPin['pin']
    strSignalName = tOptPin['signal']
    if tOptPin['signal'] in atConfig:
        strEnabled = atConfig[strSignalName]
        if 'enabled' == strEnabled:
            set_pin(strPinName, 'dpm_16_bit')
        elif 'disabled' != strEnabled:
            # unknown value - raise error
            raise Exception('Invalid pin status in DPM config %s: %s' % (strPinName, strEnabled))
    else:
        set_pin(strPinName, 'dpm_16_bit')

		]]></Peripheral>


<!-- #################################################################### -->        

		<Peripheral id="spm0"><![CDATA[
# Configure SPM0

show_parameters(atConfig, strConfigID)

strOwner = 'peripheral_spm0'

# Mark DPM0 as configured
set_register('helper/dpm/dpm0_enable', 1, strOwner)
set_register('helper/dpm/spm0_enable', 1, strOwner)

# Set SPI mode in /hif_io_ctrl/hif_io_cfg/sel_dpm_serial_spo/sph
# Get the "mode" parameter from the configuration. If the mode was not
# specified use the default value of "3".
if 'mode' in atConfig:
    uiSPIMode = int(atConfig['mode'], 0)
else:
    uiSPIMode = 3

print('The mode is %d.' % uiSPIMode)

# Split the mode in SPO and SPH values.
# SPO is more commonly known as CPOL, and SPH as CPHA.
uiSPO = (uiSPIMode & 2) >> 1
uiSPH = uiSPIMode & 1

# SPM0 and SPM1 share the SPO and SPH setting. Accept already defined values if
# they match our values.
strSpoOwner = get_owner('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_spo')
if strSpoOwner is not None:
    # SPO is already set. Compare the values.
    uiSpoExistingValue = get_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_spo')
    if uiSpoExistingValue != uiSPO:
        # The values differ. This is an error.
        raise Exception('SPO for SPM0 is already set to %d by %s.' % (uiSpoExistingValue, strSpoOwner))
else:
    # The bitfield is not set yet. Do this now.
    set_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_spo', uiSPO, strOwner)

strSphOwner = get_owner('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_sph')
if strSphOwner is not None:
    # SPH is already set. Compare the values.
    uiSphExistingValue = get_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_sph')
    if uiSphExistingValue != uiSPH:
        # The values differ. This is an error.
        raise Exception('SPH for SPM0 is already set to %d by %s.' % (uiSphExistingValue, strSphOwner))
else:
    # The bitfield is not set yet. Do this now.
    set_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_sph', uiSPH, strOwner)

set_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial', 1, strOwner)
set_register('register/hif_io_ctrl/hif_io_cfg/sel_hif_dpm', 1, strOwner)

astrPins = [
    'HIF_D8',
    'HIF_D9',
    'HIF_D10',
    'HIF_D11',
]

# <parameter id="dpm0_spi_dirq" value="enabled"/>
# If the dpm0_spi_dirq signal is enabled:
# Mark the DIRQ/HIF_D12 pin as used.
# clear dpm_pio_cfg1/sel_dirq_pio (bit 30)
# Set DIRQ pin to always drive, normal polarity.
# Todo: Pass these settings from netx Studio
if getparam_isenabled(atConfig, 'dpm0_spi_dirq'):
    astrPins.append('HIF_D12')
    set_register('register/dpm0_com/dpm_pio_cfg1/sel_dirq_pio', 0, strOwner)
    set_register('register/dpm0_com/dpm_io_cfg_misc/irq_oec', 0, strOwner)
    set_register('register/dpm0_com/dpm_io_cfg_misc/irq_pol', 0, strOwner)

# <parameter id="dpm0_spi_sirq" value="enabled"/>
# If the dpm0_spi_sirq signal is enabled:
# Mark the SIRQ/HIF_D13 pin as used.
# clear dpm_pio_cfg1/sel_sirq_pio (bit 31)
# Set SIRQ pin to always drive, normal polarity.
# Todo: Pass these settings from netx Studio
if getparam_isenabled(atConfig, 'dpm0_spi_sirq'):
    astrPins.append('HIF_D13')
    set_register('register/dpm0_com/dpm_pio_cfg1/sel_sirq_pio', 0, strOwner)
    set_register('register/dpm0_com/dpm_io_cfg_misc/fiq_oec', 0, strOwner)
    set_register('register/dpm0_com/dpm_io_cfg_misc/fiq_pol', 0, strOwner)

# <parameter id="sdpm_miso_early" value="1"/>
# Set register/dpm0_com/dpm_timing_cfg/sdpm_miso_early to the value.
# If the parameter is not present, raise an error.
if 'sdpm_miso_early' in atConfig:
    ui_miso_early = int(atConfig['sdpm_miso_early'])
    set_register('register/dpm0_com/dpm_timing_cfg/sdpm_miso_early', ui_miso_early, strOwner)
else:
    raise Exception('Parameter sdpm_miso_early is missing!')

# <config id="spm_sqi">
# If SQI mode is enabled:
# Mark the SIO2/3 pins (HIF_D14, HIF_D15) as used.
# Set dpm_timing_cfg/en_dpm_serial_sqi (bit 30) to 1.
if not (strConfigID in ['spm_spi', 'spm_sqi']):
    raise Exception('SPM config ID is must be spm_spi or spm_sqi')
if strConfigID == "spm_sqi":
    astrPins.append('HIF_D14')
    astrPins.append('HIF_D15')
    # set dpm_timing_cfg, bit 30 (en_dpm_serial_sqi) to 1
    set_register('register/dpm0_com/dpm_timing_cfg/en_dpm_serial_sqi', 1, strOwner)

# Set dpm_addr_cfg, dpm_timing_cfg
# Todo: Pass these settings from netx Studio in a configuration
set_register('register/dpm0_com/dpm_addr_cfg/cfg_win_addr_cfg', 3, strOwner) # disable config area
set_register('register/dpm0_com/dpm_addr_cfg/addr_range',       6, strOwner) # 32 KB range

set_register('register/dpm0_com/dpm_timing_cfg/t_rds',          2, strOwner)
set_register('register/dpm0_com/dpm_misc_cfg',                      0, strOwner)

for strPin in astrPins:
    set_pin(strPin, 'spm0_spi')

		]]></Peripheral>





		
<!-- #################################################################### -->        
		<Peripheral id="spm1"><![CDATA[
show_parameters(atConfig, strConfigID)

strOwner = 'peripheral_spm1'

# Mark DPM1 as configured
set_register('helper/dpm/dpm1_enable', 1, strOwner)
set_register('helper/dpm/spm1_enable', 1, strOwner)

# Get the "mode" parameter from the configuration. If the mode was not
# specified use the default value of "3".
if 'mode' in atConfig:
    uiSPIMode = int(atConfig['mode'], 0)
else:
    uiSPIMode = 3

print('The mode is %d.' % uiSPIMode)

# Split the mode in SPO and SPH values.
# SPO is more commonly known as CPOL, and SPH as CPHA.
uiSPO = (uiSPIMode & 2) >> 1
uiSPH = uiSPIMode & 1

# SPM0 and SPM1 share the SPO and SPH setting. Accept already defined values if
# they match our values.
strSpoOwner = get_owner('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_spo')
if strSpoOwner is not None:
    # SPO is already set. Compare the values.
    uiSpoExistingValue = get_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_spo')
    if uiSpoExistingValue != uiSPO:
        # The values differ. This is an error.
        raise Exception('SPO for SPM1 is already set to %d by %s.' % (uiSpoExistingValue, strSpoOwner))
else:
    # The bitfield is not set yet. Do this now.
    set_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_spo', uiSPO, strOwner)

strSphOwner = get_owner('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_sph')
if strSphOwner is not None:
    # SPH is already set. Compare the values.
    uiSphExistingValue = get_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_sph')
    if uiSphExistingValue != uiSPH:
        # The values differ. This is an error.
        raise Exception('SPH for SPM1 is already set to %d by %s.' % (uiSphExistingValue, strSphOwner))
else:
    # The bitfield is not set yet. Do this now.
    set_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial_sph', uiSPH, strOwner)

set_register('register/hif_io_ctrl/hif_io_cfg/en_sdpm1', 1, strOwner)
# sDPM1 can only be used with sDPM0. In this case sel_hif_dpm and sel_hif_dpm and sel_dpm_serial are already set.
#set_register('register/hif_io_ctrl/hif_io_cfg/sel_dpm_serial', 1, strOwner)
#set_register('register/hif_io_ctrl/hif_io_cfg/sel_hif_dpm', 1, strOwner)

astrPins = [
    'HIF_D0',
    'HIF_D1',
    'HIF_D2',
    'HIF_D3',
]
    
# <parameter id="dpm1_spi_dirq" value="enabled"/>
# If the dpm1_spi_dirq signal is enabled:
# Mark the DIRQ/HIF_D4 pin as used.
# clear dpm_pio_cfg1/sel_dirq_pio (bit 30)
# Set DIRQ pin to always drive, normal polarity.
# Todo: Pass these settings from netx Studio
if getparam_isenabled(atConfig, 'dpm1_spi_dirq'):
    astrPins.append('HIF_D4')
    set_register('register/dpm1_com/dpm_pio_cfg1/sel_dirq_pio', 0, strOwner)
    set_register('register/dpm1_com/dpm_io_cfg_misc/irq_oec', 0, strOwner)
    set_register('register/dpm1_com/dpm_io_cfg_misc/irq_pol', 0, strOwner)

# <parameter id="dpm1_spi_sirq" value="enabled"/>
# If the dpm1_spi_sirq signal is enabled:
# Mark the SIRQ/HIF_D5 pin as used.
# clear dpm_pio_cfg1/sel_sirq_pio (bit 31)
# Set SIRQ pin to always drive, normal polarity.
# Todo: Pass these settings from netx Studio
if getparam_isenabled(atConfig, 'dpm1_spi_sirq'):
    astrPins.append('HIF_D5')
    set_register('register/dpm1_com/dpm_pio_cfg1/sel_sirq_pio', 0, strOwner)
    set_register('register/dpm1_com/dpm_io_cfg_misc/fiq_oec', 0, strOwner)
    set_register('register/dpm1_com/dpm_io_cfg_misc/fiq_pol', 0, strOwner)

# <parameter id="sdpm_miso_early" value="1"/>
# Set register/dpm1_com/dpm_timing_cfg/sdpm_miso_early to the value.
# If the parameter is not present, raise an error.
if 'sdpm_miso_early' in atConfig:
    ui_miso_early = int(atConfig['sdpm_miso_early'])
    set_register('register/dpm1_com/dpm_timing_cfg/sdpm_miso_early', ui_miso_early, strOwner)
else:
    raise Exception('Parameter sdpm_miso_early is missing!')

# <config id="spm_sqi">
# If SQI mode is enabled:
# Mark the SIO2/3 pins (HIF_D14, HIF_D15) as used.
# Set dpm_timing_cfg/en_dpm_serial_sqi (bit 30) to 1.
if not (strConfigID in ['spm_spi', 'spm_sqi']):
    raise Exception('SPM config ID is must be spm_spi or spm_sqi')
if strConfigID == "spm_sqi":
    astrPins.append('HIF_D6')
    astrPins.append('HIF_D7')
    # set dpm_timing_cfg, bit 30 (en_dpm_serial_sqi) to 1
    set_register('register/dpm1_com/dpm_timing_cfg/en_dpm_serial_sqi', 1, strOwner)
    

# Set dpm_addr_cfg, dpm_timing_cfg
# Todo: Pass these settings from netx Studio in a configuration
set_register('register/dpm1_com/dpm_addr_cfg/cfg_win_addr_cfg', 3, strOwner) # disable config area
set_register('register/dpm1_com/dpm_addr_cfg/addr_range',       6, strOwner) # 32 KB range

set_register('register/dpm1_com/dpm_timing_cfg/t_rds',          2, strOwner)
set_register('register/dpm1_com/dpm_misc_cfg',                      0, strOwner)

for strPin in astrPins:
    set_pin(strPin, 'spm1_spi')
 
		]]></Peripheral>


<!-- ####################################################################
                                  SQI/SPI
     #################################################################### -->

		<Peripheral id="sqi"><![CDATA[
import xml.etree.ElementTree
import math

show_parameters(atConfig, strConfigID)
strOwner="sqi"
set_register('helper/sqi/sqirom_cs0_enable', 1, strOwner)

apply_ioconfig('sqi')

if 'freq_fifo_mhz' in atConfig:
	ulFreq_MHz = int(atConfig['freq_fifo_mhz'], 0)
	
	set_register('helper/sqi/freq_fifo_mhz', ulFreq_MHz, strOwner)
	set_register('helper/sqi/freq_fifo_khz', ulFreq_MHz*1000, strOwner)
else:
	raise Exception('Parameter freq_fifo_mhz in peripheral sqi is missing')
	
# read Flash command/capacity parameters
astrSqiParams = [
	"bWriteEnable"   ,
	"bPageProgram"   ,
	"bSectorErase"   ,
	"bRead"          ,
	"bQuadRead"      ,
	"bReadStatus1"   ,
	"bWriteStatus1"  ,
	"bReadStatus2"   ,
	"bWriteStatus2"  ,
	"bAddrBytes"     ,
	"bQERType"       ,
	"bEntryType"     ,
	"bExitType"      ,
	"bPollingMethod" ,
	"bSpiFifoMode"   ,
	"ulPageSize"     ,
	"ulSectorSize"   ,
	"ulSectorCount"  ,
]
	
for strParamName in astrSqiParams:
	if strParamName in atConfig:
		val = int(atConfig[strParamName], 0)
		set_register('helper/sqi/%s' % (strParamName), val, strOwner)
	else:
		raise Exception('Parameter %s in peripheral SQI is missing.' % (strParamName))
	
	
# If XIP mode is possible, get SQIROM/XIP parameters 
if getparam_bool(atConfig, 'xip_possible'):
	set_register('helper/sqi/xip_possible/xip', 1, strOwner)
	
	# Get the XIP frequency and calculate the correct clock divider.
	if 'freq_xip_mhz' in atConfig:
		ulFreq_MHz = int(atConfig['freq_xip_mhz'], 0)
		
		set_register('helper/sqi/freq_xip_mhz', ulFreq_MHz, strOwner)
		set_register('helper/sqi/freq_xip_khz', ulFreq_MHz*1000, strOwner)
		
		bClkDivVal = 0
		
		if ulFreq_MHz != 0:
			# clk_div_val = 0   -> freq = 133 MHz
			# clk_div_val = 255 -> freq = 1.55 MHz
			if ulFreq_MHz < 2 or ulFreq_MHz > 133:
				raise Exception('Parameter freq_xip_mhz in peripheral sqi must be in the range [2..133] MHz')
		
			bClkDivVal = 400/ulFreq_MHz - 3
			
		set_register('register/sqi/sqi_sqirom_cfg/clk_div_val', bClkDivVal, strOwner)
	
	else:
		raise Exception('Parameter freq_xip_mhz in peripheral sqi is missing')
	
	# Error if any verbatim nodes are present
	if len(atVerbatimNodes)!=0:
		raise Exception('No verbatim nodes are allowed in SQI configuration. Use the update_hwconfig function.')
        
	# Read the SQIROM_CFG parameters.
	aSqiromParams = [
		#"enable",          set to 1
		"addr_before_cmd",
		"addr_nibbles",
		#"addr_bits",       calculate from capacity
		"cmd_byte",
		"dummy_cycles",
		"t_csh",
		#"clk_div_val",     calculated from xip frequency (see above)
	]
	
	for strParamName in aSqiromParams:
		if strParamName in atConfig:
			val = int(atConfig[strParamName], 0)
			set_register('register/sqi/sqi_sqirom_cfg/%s' % (strParamName), val, strOwner)
		else:
			raise Exception('Parameter %s in peripheral sqi is missing' % strParamName)

	# set addr_bits
	ulSectorSize = get_register('helper/sqi/ulSectorSize')
	ulSectorCount = get_register('helper/sqi/ulSectorCount')
	ulFlashSize = ulSectorSize*ulSectorCount
	nBits = int(math.ceil(math.log(ulFlashSize, 2)))
	
	if nBits < 20:
		nBits = 20
	elif nBits > 26:
		raise Exception('The flash size is too large to be addressed in SQIROM mode.')
		
	set_register('register/sqi/sqi_sqirom_cfg/addr_bits', nBits-20, strOwner)
	
	# set enable
	set_register('register/sqi/sqi_sqirom_cfg/enable', 1, strOwner)
	
		]]></Peripheral>

		<Peripheral id="spi0_app"><![CDATA[
apply_ioconfig('spi0_app')
if getparam_isenabled(atConfig, 'spi0_app_cs1n'):
    apply_ioconfig('spi0_app_cs1')
		]]></Peripheral>
		
		<Peripheral id="spi2_app"><![CDATA[
apply_ioconfig('spi2_app')
if getparam_isenabled(atConfig, 'spi2_app_cs1n'):
    apply_ioconfig('spi2_app_cs1')
if getparam_isenabled(atConfig, 'spi2_app_cs2n'):
    apply_ioconfig('spi2_app_cs2')
		]]></Peripheral>
		
		<Peripheral id="sqi0"><![CDATA[
# SQI0: 1 bit or 4 bit mode AND optional CS1/CS2
# Configure 1- or 4-bit mode.
if strConfigID == "sqi0_spi":
    apply_ioconfig('sqi0_app')
elif strConfigID == "sqi0_sqi":
    apply_ioconfig('sqi0_app')
    apply_ioconfig('sqi0_app_sio')
else:
    raise Exception('SQI0 config ID is must be sqi0_spi or sqi0_sqi')

# Configure additional CS signals    
if getparam_isenabled(atConfig, 'sqi0_app_cs1n'):
    apply_ioconfig('sqi0_app_cs1_b')
if getparam_isenabled(atConfig, 'sqi0_app_cs2n'):
    apply_ioconfig('sqi0_app_cs2_b')
		]]></Peripheral>
		
		<Peripheral id="sqi0_b_spi"><![CDATA[
# SQI0_B in 1 bit mode with optional CS1/CS2
apply_ioconfig('sqi0_app_b')
# Configure additional CS signals    
if getparam_isenabled(atConfig, 'sqi0_app_cs1n'):
    apply_ioconfig('sqi0_app_cs1_b')
if getparam_isenabled(atConfig, 'sqi0_app_cs2n'):
    apply_ioconfig('sqi0_app_cs2_b')
		]]></Peripheral>
        
		<Peripheral id="sqi0_b_sqi"><![CDATA[
# SQI0_B in 4 bit mode
apply_ioconfig('sqi0_app_b')
apply_ioconfig('sqi0_app_sio_b')
		]]></Peripheral>

		<Peripheral id="sqi1"><![CDATA[
# SQI1: 1 bit or 4 bit mode, no additional CS
# Configure 1- or 4-bit mode.
if strConfigID == "sqi1_spi":
    apply_ioconfig('sqi1_app')
elif strConfigID == "sqi1_sqi":
    apply_ioconfig('sqi1_app')
    apply_ioconfig('sqi1_app_sio')
else:
    raise Exception('SQI1 config ID is must be sqi1_spi or sqi1_sqi')
		]]></Peripheral>

<!-- #################################################################### 
                           CAN, I2C_App, BISS, Endat
     #################################################################### -->        

		<Peripheral id="can0_app"><![CDATA[
apply_ioconfig('can0_app')
		]]></Peripheral>
		
		<Peripheral id="can1_app"><![CDATA[
apply_ioconfig('can1_app')
		]]></Peripheral>
     
		<Peripheral id="i2c_app"><![CDATA[
apply_ioconfig('i2c_app')
		]]></Peripheral>
		
		<Peripheral id="biss0"><![CDATA[
apply_ioconfig('biss0')
apply_ioconfig('biss0_mo')
		]]></Peripheral>
		
		<Peripheral id="biss1"><![CDATA[
apply_ioconfig('biss1')
apply_ioconfig('biss1_mo')
		]]></Peripheral>

		<Peripheral id="endat0"><![CDATA[
apply_ioconfig('endat0')
		]]></Peripheral>
		
		<Peripheral id="endat1"><![CDATA[
apply_ioconfig('endat1')
		]]></Peripheral>
     
<!-- #################################################################### 
                                  UART
     #################################################################### -->        

	<Peripheral id="uart"><![CDATA[
if strConfigID=="uart":
    apply_ioconfig('uart')
    set_register("helper/handover/uart/com_uart_available", 0, "uart")
elif strConfigID=="uart_rctsn":
    apply_ioconfig('uart')
    apply_ioconfig('uart_rctsn')
    set_register("helper/handover/uart/com_uart_available", 2, "uart_rctsn")
else:
    raise Exception('Unknown UART configuration, must be uart or uart_rctsn')
	]]></Peripheral>

	<Peripheral id="uart_app"><![CDATA[
apply_ioconfig('uart_app')
if strConfigID=="uart_rctsn":
	apply_ioconfig('uart_app_rctsn')
	]]></Peripheral>

	<Peripheral id="uart_xpic_app"><![CDATA[
apply_ioconfig('uart_xpic_app')
if strConfigID=="uart_rctsn":
	apply_ioconfig('uart_xpic_app_rctsn')
	]]></Peripheral>
	
<!-- #################################################################### 
                                     MMIO
     #################################################################### -->        

		<Peripheral id="mmio0"><![CDATA[
set_pin('MMIO0', 'mmio0')
		]]></Peripheral>
		<Peripheral id="mmio1"><![CDATA[
set_pin('MMIO1', 'mmio1')
		]]></Peripheral>
		<Peripheral id="mmio2"><![CDATA[
set_pin('MMIO2', 'mmio2')
		]]></Peripheral>
		<Peripheral id="mmio3"><![CDATA[
set_pin('MMIO3', 'mmio3')
		]]></Peripheral>
		<Peripheral id="mmio4"><![CDATA[
set_pin('MMIO4', 'mmio4')
		]]></Peripheral>
		<Peripheral id="mmio5"><![CDATA[
set_pin('MMIO5', 'mmio5')
		]]></Peripheral>
		<Peripheral id="mmio6"><![CDATA[
set_pin('MMIO6', 'mmio6')
		]]></Peripheral>
		<Peripheral id="mmio7"><![CDATA[
set_pin('MMIO7', 'mmio7')
		]]></Peripheral>
		<Peripheral id="mmio8"><![CDATA[
set_register('helper/mmio/mmio8/active', 1, 'peripheral_mmio8')
set_pin('HIF_D8', 'mmio8')
		]]></Peripheral>
		<Peripheral id="mmio9"><![CDATA[
set_register('helper/mmio/mmio9/active', 1, 'peripheral_mmio9')
set_pin('HIF_D9', 'mmio9')
		]]></Peripheral>
		<Peripheral id="mmio10"><![CDATA[
set_register('helper/mmio/mmio10/active', 1, 'peripheral_mmio10')
set_pin('HIF_D10', 'mmio10')
		]]></Peripheral>
		<Peripheral id="mmio11"><![CDATA[
set_register('helper/mmio/mmio11/active', 1, 'peripheral_mmio11')
set_pin('HIF_D11', 'mmio11')
		]]></Peripheral>
		<Peripheral id="mmio12"><![CDATA[
set_register('helper/mmio/mmio12/active', 1, 'peripheral_mmio12')
set_pin('HIF_D12', 'mmio12')
		]]></Peripheral>
		<Peripheral id="mmio13"><![CDATA[
set_register('helper/mmio/mmio13/active', 1, 'peripheral_mmio13')
set_pin('HIF_D13', 'mmio13')
		]]></Peripheral>
		<Peripheral id="mmio14"><![CDATA[
set_register('helper/mmio/mmio14/active', 1, 'peripheral_mmio14')
set_pin('HIF_D14', 'mmio14')
		]]></Peripheral>
		<Peripheral id="mmio15"><![CDATA[
set_register('helper/mmio/mmio15/active', 1, 'peripheral_mmio15')
set_pin('HIF_D15', 'mmio15')
		]]></Peripheral>
		<Peripheral id="mmio16"><![CDATA[
set_register('helper/mmio/mmio16/active', 1, 'peripheral_mmio16')
set_pin('HIF_RDN', 'mmio16')
		]]></Peripheral>
		<Peripheral id="mmio17"><![CDATA[
set_register('helper/mmio/mmio17/active', 1, 'peripheral_mmio17')
set_pin('HIF_DIRQ', 'mmio17')
		]]></Peripheral>

<!-- #################################################################### 
                                     GPIO
     #################################################################### -->        

		<Peripheral id="gpio0"><![CDATA[
apply_ioconfig('gpio0')
		]]></Peripheral>
		<Peripheral id="gpio1"><![CDATA[
apply_ioconfig('gpio1')
		]]></Peripheral>
		<Peripheral id="gpio2"><![CDATA[
apply_ioconfig('gpio2')
		]]></Peripheral>
		<Peripheral id="gpio3"><![CDATA[
apply_ioconfig('gpio3')
		]]></Peripheral>
		<Peripheral id="gpio4"><![CDATA[
apply_ioconfig('gpio4')
		]]></Peripheral>
		<Peripheral id="gpio5"><![CDATA[
apply_ioconfig('gpio5')
		]]></Peripheral>
		<Peripheral id="gpio6"><![CDATA[
apply_ioconfig('gpio6')
		]]></Peripheral>
		<Peripheral id="gpio7"><![CDATA[
apply_ioconfig('gpio7')
		]]></Peripheral>
		<Peripheral id="gpio8"><![CDATA[
apply_ioconfig('gpio8')
		]]></Peripheral>
		<Peripheral id="gpio9"><![CDATA[
apply_ioconfig('gpio9')
		]]></Peripheral>
		<Peripheral id="gpio10"><![CDATA[
apply_ioconfig('gpio10')
		]]></Peripheral>
		<Peripheral id="gpio11"><![CDATA[
apply_ioconfig('gpio11')
		]]></Peripheral>
    
<!-- #################################################################### 
                                      ADC
     #################################################################### -->        

        <Peripheral id="adc0_in0"><![CDATA[
apply_ioconfig('adc0_in0')
        ]]></Peripheral>

        <Peripheral id="adc0_in1"><![CDATA[
apply_ioconfig('adc0_in1')
        ]]></Peripheral>

        <Peripheral id="adc1_in0"><![CDATA[
apply_ioconfig('adc1_in0')
        ]]></Peripheral>

        <Peripheral id="adc1_in1"><![CDATA[
apply_ioconfig('adc1_in1')
        ]]></Peripheral>

        <Peripheral id="adc2_in0"><![CDATA[
apply_ioconfig('adc2_in0')
        ]]></Peripheral>

        <Peripheral id="adc2_in1"><![CDATA[
apply_ioconfig('adc2_in1')
        ]]></Peripheral>

        <Peripheral id="adc2_in2"><![CDATA[
apply_ioconfig('adc2_in2')
        ]]></Peripheral>

        <Peripheral id="adc2_in3"><![CDATA[
apply_ioconfig('adc2_in3')
        ]]></Peripheral>

        <Peripheral id="adc2_in4"><![CDATA[
apply_ioconfig('adc2_in4')
        ]]></Peripheral>

        <Peripheral id="adc2_in5"><![CDATA[
apply_ioconfig('adc2_in5')
        ]]></Peripheral>

        <Peripheral id="adc2_in6"><![CDATA[
apply_ioconfig('adc2_in6')
        ]]></Peripheral>

        <Peripheral id="adc2_in7"><![CDATA[
apply_ioconfig('adc2_in7')
        ]]></Peripheral>

        <Peripheral id="adc3_in0"><![CDATA[
apply_ioconfig('adc3_in0')
        ]]></Peripheral>

        <Peripheral id="adc3_in1"><![CDATA[
apply_ioconfig('adc3_in1')
        ]]></Peripheral>

        <Peripheral id="adc3_in2"><![CDATA[
apply_ioconfig('adc3_in2')
        ]]></Peripheral>

        <Peripheral id="adc3_in3"><![CDATA[
apply_ioconfig('adc3_in3')
        ]]></Peripheral>

        <Peripheral id="adc3_in4"><![CDATA[
apply_ioconfig('adc3_in4')
        ]]></Peripheral>

        <Peripheral id="adc3_in5"><![CDATA[
apply_ioconfig('adc3_in5')
        ]]></Peripheral>

        <Peripheral id="adc3_in6"><![CDATA[
apply_ioconfig('adc3_in6')
        ]]></Peripheral>

        <Peripheral id="adc3_in7"><![CDATA[
apply_ioconfig('adc3_in7')
        ]]></Peripheral>

<!-- #################################################################### 
                                 Phy
     #################################################################### -->        

		<Peripheral id="phy0"><![CDATA[
apply_ioconfig('com_mled')
apply_ioconfig('phy0')
if 'hw_option' in atConfig:
	usHwOption = int(atConfig['hw_option'], 0)
	set_register('helper/handover/hw_option_xc0', usHwOption, "xm0_xm1")
else:
    raise Exception ('Hardware option parameter missing from peripheral phy0')
		]]></Peripheral>
		
		<Peripheral id="phy0_phy1"><![CDATA[
apply_ioconfig('com_mled')
apply_ioconfig('phy0')
apply_ioconfig('phy1')
if 'hw_option' in atConfig:
	usHwOption = int(atConfig['hw_option'], 0)
	set_register('helper/handover/hw_option_xc0', usHwOption, "xm0_xm1")
	set_register('helper/handover/hw_option_xc1', usHwOption, "xm0_xm1")
else:
    raise Exception ('Hardware option parameter missing from peripheral phy0_phy1')
		]]></Peripheral>

<!-- #################################################################### 
                                 AIFX
     #################################################################### -->        

		<Peripheral id="phy0_phy1_xm0_aifxv2"><![CDATA[
apply_ioconfig('com_mled')
apply_ioconfig('phy0')
apply_ioconfig('phy1')
apply_ioconfig('xm0_pins')
apply_ioconfig('xm0_io0_1')
apply_ioconfig('i2c0_com')
set_register('helper/handover/hw_option_aifxv2', 1, "aifxv2")
		]]></Peripheral>

<!-- #################################################################### 
                                 XM0
     #################################################################### -->        
     
		<Peripheral id="xm0"><![CDATA[
apply_ioconfig('com_mled')
apply_ioconfig('xm0')

print (strConfigID)
if strConfigID=="default":
    apply_ioconfig('xm0_io0')
else:
    fIo0Enabled = getparam_isenabled(atConfig, 'xm0_io0')
    if fIo0Enabled == True:
        apply_ioconfig('xm0_io0')

if 'hw_option' in atConfig:
    usHwOption = int(atConfig['hw_option'], 0)
    set_register('helper/handover/hw_option_xc0', usHwOption, "xm0")
else:
    raise Exception ('Hardware option parameter missing from peripheral xm0')
		]]></Peripheral>
     
		<Peripheral id="xm0_xm1"><![CDATA[
apply_ioconfig('com_mled')
apply_ioconfig('xm0')
apply_ioconfig('xm1')

if 'hw_option' in atConfig:
	usHwOption = int(atConfig['hw_option'], 0)
	set_register('helper/handover/hw_option_xc0', usHwOption, "xm0_xm1")
	set_register('helper/handover/hw_option_xc1', usHwOption, "xm0_xm1")
else:
    raise Exception ('Hardware option parameter missing from peripheral xm0_xm1')
		]]></Peripheral>

<!-- #################################################################### 
                                 MPWM
     #################################################################### -->        
     
		<Peripheral id="mpwm"><![CDATA[
apply_ioconfig('mpwm_0_5')
apply_ioconfig('mpwm_fail')
apply_ioconfig('mpwm_brake')
		]]></Peripheral>
        
		<Peripheral id="menc"><![CDATA[
print (strConfigID)
if strConfigID=="menc0":
    apply_ioconfig('menc0')
elif strConfigID=="menc01mp":
    apply_ioconfig('menc0')
    apply_ioconfig('menc1')
    apply_ioconfig('menc_mp')
else:
    raise Exception ('Unknown config ID in peripheral menc')
		]]></Peripheral>
        

<!-- #################################################################### 
                                 IO Link
     #################################################################### -->        
		<Peripheral id="io_link0"><![CDATA[
apply_ioconfig('io_link0')
if getparam_isenabled(atConfig, 'io_link0_wakeup'):
    apply_ioconfig('io_link_wakeup0')
		]]></Peripheral>
        
		<Peripheral id="io_link1"><![CDATA[
apply_ioconfig('io_link1')
if getparam_isenabled(atConfig, 'io_link1_wakeup'):
    apply_ioconfig('io_link_wakeup1')
		]]></Peripheral>

		<Peripheral id="io_link_0b"><![CDATA[
apply_ioconfig('io_link0b')
if getparam_isenabled(atConfig, 'io_link0b_wakeup'):
    apply_ioconfig('io_link_wakeup0b')
		]]></Peripheral>

		<Peripheral id="io_link_1b"><![CDATA[
apply_ioconfig('io_link1b')
if getparam_isenabled(atConfig, 'io_link1b_wakeup'):
    apply_ioconfig('io_link_wakeup1b')
		]]></Peripheral>

		<Peripheral id="io_link_2"><![CDATA[
apply_ioconfig('io_link2')
if getparam_isenabled(atConfig, 'io_link2_wakeup'):
    apply_ioconfig('io_link_wakeup2')
		]]></Peripheral>

		<Peripheral id="io_link_3"><![CDATA[
apply_ioconfig('io_link3')
if getparam_isenabled(atConfig, 'io_link3_wakeup'):
    apply_ioconfig('io_link_wakeup3')
		]]></Peripheral>

		<Peripheral id="io_link_4"><![CDATA[
apply_ioconfig('io_link4')
if getparam_isenabled(atConfig, 'io_link4_wakeup'):
    apply_ioconfig('io_link_wakeup4')
# enable input on MII1_TXD1 
set_register('register/pad_ctrl/pad_ctrl_mii1_txd1/ie', 1, 'io_link4')
		]]></Peripheral>
        
		<Peripheral id="io_link_5"><![CDATA[
apply_ioconfig('io_link5')
if getparam_isenabled(atConfig, 'io_link5_wakeup'):
    apply_ioconfig('io_link_wakeup5')
# enable input on MII1 RXD3, TXD2, TXD3 
set_register('register/pad_ctrl/pad_ctrl_mii1_rxd3/ie', 1, 'io_link5')
set_register('register/pad_ctrl/pad_ctrl_mii1_txd2/ie', 1, 'io_link5')
set_register('register/pad_ctrl/pad_ctrl_mii1_txd3/ie', 1, 'io_link5')
		]]></Peripheral>

		<Peripheral id="io_link_6"><![CDATA[
apply_ioconfig('io_link6')
if getparam_isenabled(atConfig, 'io_link6_wakeup'):
    apply_ioconfig('io_link_wakeup6')
		]]></Peripheral>
        
		<Peripheral id="io_link_7"><![CDATA[
apply_ioconfig('io_link7')
if getparam_isenabled(atConfig, 'io_link7_wakeup'):
    apply_ioconfig('io_link_wakeup7')
		]]></Peripheral>


<!-- #################################################################### 
                                 MLED 4-11 (App)
     #################################################################### -->        
        
		<Peripheral id="mled4"><![CDATA[
apply_ioconfig('mled4')
		]]></Peripheral>
		<Peripheral id="mled5"><![CDATA[
apply_ioconfig('mled5')
		]]></Peripheral>
		<Peripheral id="mled6"><![CDATA[
apply_ioconfig('mled6')
		]]></Peripheral>
		<Peripheral id="mled7"><![CDATA[
apply_ioconfig('mled7')
		]]></Peripheral>
		<Peripheral id="mled8"><![CDATA[
apply_ioconfig('mled8')
		]]></Peripheral>
		<Peripheral id="mled9"><![CDATA[
apply_ioconfig('mled9')
		]]></Peripheral>
		<Peripheral id="mled10"><![CDATA[
apply_ioconfig('mled10')
		]]></Peripheral>
		<Peripheral id="mled11"><![CDATA[
apply_ioconfig('mled11')
		]]></Peripheral>

<!-- #################################################################### 
                                 APP PIO
     #################################################################### -->        

		<Peripheral id="pio0"><![CDATA[
apply_ioconfig('pio_app0')
		]]></Peripheral>

		<Peripheral id="pio1"><![CDATA[
apply_ioconfig('pio_app1')
		]]></Peripheral>

		<Peripheral id="pio2"><![CDATA[
apply_ioconfig('pio_app2')
		]]></Peripheral>

		<Peripheral id="pio3"><![CDATA[
apply_ioconfig('pio_app3')
		]]></Peripheral>

		<Peripheral id="pio4"><![CDATA[
apply_ioconfig('pio_app4')
		]]></Peripheral>

		<Peripheral id="pio5"><![CDATA[
apply_ioconfig('pio_app5')
		]]></Peripheral>

		<Peripheral id="pio6"><![CDATA[
apply_ioconfig('pio_app6')
		]]></Peripheral>

		<Peripheral id="pio7"><![CDATA[
apply_ioconfig('pio_app7')
		]]></Peripheral>

		<Peripheral id="pio8"><![CDATA[
apply_ioconfig('pio_app8')
		]]></Peripheral>

		<Peripheral id="pio9"><![CDATA[
apply_ioconfig('pio_app9')
		]]></Peripheral>

		<Peripheral id="pio10"><![CDATA[
apply_ioconfig('pio_app10')
		]]></Peripheral>

		<Peripheral id="pio11"><![CDATA[
apply_ioconfig('pio_app11')
		]]></Peripheral>

		<Peripheral id="pio12"><![CDATA[
apply_ioconfig('pio_app12')
		]]></Peripheral>

		<Peripheral id="pio13"><![CDATA[
apply_ioconfig('pio_app13')
		]]></Peripheral>

		<Peripheral id="pio14"><![CDATA[
apply_ioconfig('pio_app14')
		]]></Peripheral>

		<Peripheral id="pio15"><![CDATA[
apply_ioconfig('pio_app15')
		]]></Peripheral>

		<Peripheral id="pio16"><![CDATA[
apply_ioconfig('pio_app16')
		]]></Peripheral>

		<Peripheral id="pio17"><![CDATA[
apply_ioconfig('pio_app17')
		]]></Peripheral>

		<Peripheral id="pio18"><![CDATA[
apply_ioconfig('pio_app18')
		]]></Peripheral>

		<Peripheral id="pio19"><![CDATA[
apply_ioconfig('pio_app19')
		]]></Peripheral>

		<Peripheral id="pio20"><![CDATA[
apply_ioconfig('pio_app20')
		]]></Peripheral>

		<Peripheral id="pio21"><![CDATA[
apply_ioconfig('pio_app21')
		]]></Peripheral>

		<Peripheral id="pio22"><![CDATA[
apply_ioconfig('pio_app22')
		]]></Peripheral>

		<Peripheral id="pio23"><![CDATA[
apply_ioconfig('pio_app23')
		]]></Peripheral>

		<Peripheral id="pio24"><![CDATA[
apply_ioconfig('pio_app24')
		]]></Peripheral>

		<Peripheral id="pio25"><![CDATA[
apply_ioconfig('pio_app25')
		]]></Peripheral>

		<Peripheral id="pio26"><![CDATA[
apply_ioconfig('pio_app26')
		]]></Peripheral>

		<Peripheral id="pio27"><![CDATA[
apply_ioconfig('pio_app27')
		]]></Peripheral>

		<Peripheral id="pio28"><![CDATA[
apply_ioconfig('pio_app28')
		]]></Peripheral>

<!-- #################################################################### 
                                 MISC IOs
     #################################################################### -->        
		<Peripheral id="clk25out"><![CDATA[
apply_ioconfig('clk25out')
		]]></Peripheral>

		<Peripheral id="rst_out_n"><![CDATA[
apply_ioconfig('rst_out_n')
		]]></Peripheral>
	</Peripherals>

	<!-- ##################################################################################### 
	                                     Constraints
	     ##################################################################################### -->
	<Constraints>
			<!-- MMIO 0-17: The signal selection register of an MMIO must be valid. -->
		<Constraint id="mmio0_value">
			<Description><![CDATA[
The signal selection for MMIO0 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio0_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO0 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio1_value">
			<Description><![CDATA[
The signal selection for MMIO1 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio1_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO1 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio2_value">
			<Description><![CDATA[
The signal selection for MMIO2 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio2_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO2 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio3_value">
			<Description><![CDATA[
The signal selection for MMIO3 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio3_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO3 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio4_value">
			<Description><![CDATA[
The signal selection for MMIO4 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio4_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO4 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio5_value">
			<Description><![CDATA[
The signal selection for MMIO5 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio5_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO5 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio6_value">
			<Description><![CDATA[
The signal selection for MMIO6 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio6_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO6 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio7_value">
			<Description><![CDATA[
The signal selection for MMIO7 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio7_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO7 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio8_value">
			<Description><![CDATA[
The signal selection for MMIO8 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio8_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO8 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio9_value">
			<Description><![CDATA[
The signal selection for MMIO9 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio9_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO9 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio10_value">
			<Description><![CDATA[
The signal selection for MMIO10 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio10_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO10 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio11_value">
			<Description><![CDATA[
The signal selection for MMIO11 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio11_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO11 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio12_value">
			<Description><![CDATA[
The signal selection for MMIO12 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio12_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO12 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio13_value">
			<Description><![CDATA[
The signal selection for MMIO13 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio13_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO13 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio14_value">
			<Description><![CDATA[
The signal selection for MMIO14 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio14_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO14 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio15_value">
			<Description><![CDATA[
The signal selection for MMIO15 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio15_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO15 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio16_value">
			<Description><![CDATA[
The signal selection for MMIO16 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio16_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO16 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio17_value">
			<Description><![CDATA[
The signal selection for MMIO17 must be in a valid range.
			]]></Description>
			<Code><![CDATA[
mmio_sel = get_register('register/mmio_ctrl/mmio17_cfg/mmio_sel')
if mmio_sel not in MMIO_SIGNALS.values():
    raise Exception('The field mmio_sel of MMIO17 is set to an invalid value of 0x%02x.' % mmio_sel)
			]]></Code>
		</Constraint>

		<!-- MMIO 8-17: If an MMIO is selected, a signal must be selected. -->
		<Constraint id="mmio8_active">
			<Description><![CDATA[
MMIO8 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO8 is active.
This rule checks that the signal selection is not PIO if MMIO8 is requested.
			]]></Description>
			<Code><![CDATA[
mmio8_active = get_register('helper/mmio/mmio8/active')
if mmio8_active!=0:
    mmio8_sel = get_register('register/mmio_ctrl/mmio8_cfg/mmio_sel')
    if mmio8_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO8 is selected, but not mapped to a signal. Select a signal for MMIO8.')
			]]></Code>
		</Constraint>
		
		<Constraint id="mmio9_active">
			<Description><![CDATA[
MMIO9 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO9 is active.
This rule checks that the signal selection is not PIO if MMIO9 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio9/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio9_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO9 is selected, but not mapped to a signal. Select a signal for MMIO9.')
			]]></Code>
		</Constraint>
		
		<Constraint id="mmio10_active">
			<Description><![CDATA[
MMIO10 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO10 is active.
This rule checks that the signal selection is not PIO if MMIO10 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio10/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio10_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO10 is selected, but not mapped to a signal. Select a signal for MMIO10.')
			]]></Code>
		</Constraint>
		
		<Constraint id="mmio11_active">
			<Description><![CDATA[
MMIO11 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO11 is active.
This rule checks that the signal selection is not PIO if MMIO11 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio11/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio11_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO11 is selected, but not mapped to a signal. Select a signal for MMIO11.')
			]]></Code>
		</Constraint>
		
		<Constraint id="mmio12_active">
			<Description><![CDATA[
MMIO12 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO12 is active.
This rule checks that the signal selection is not PIO if MMIO12 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio12/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio12_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO12 is selected, but not mapped to a signal. Select a signal for MMIO12.')
			]]></Code>
		</Constraint>
		
		<Constraint id="mmio13_active">
			<Description><![CDATA[
MMIO13 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO13 is active.
This rule checks that the signal selection is not PIO if MMIO13 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio13/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio13_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO13 is selected, but not mapped to a signal. Select a signal for MMIO13.')
			]]></Code>
		</Constraint>
		
		<Constraint id="mmio14_active">
			<Description><![CDATA[
MMIO14 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO14 is active.
This rule checks that the signal selection is not PIO if MMIO14 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio14/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio14_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO14 is selected, but not mapped to a signal. Select a signal for MMIO14.')
			]]></Code>
		</Constraint>
		
		<Constraint id="mmio15_active">
			<Description><![CDATA[
MMIO15 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO15 is active.
This rule checks that the signal selection is not PIO if MMIO15 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio15/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio15_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO15 is selected, but not mapped to a signal. Select a signal for MMIO15.')
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio16_active">
			<Description><![CDATA[
MMIO16 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO16 is active.
This rule checks that the signal selection is not PIO if MMIO16 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio16/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio16_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO16 is selected, but not mapped to a signal. Select a signal for MMIO16.')
			]]></Code>
		</Constraint>
        
		<Constraint id="mmio17_active">
			<Description><![CDATA[
MMIO17 is a multiplex option activated by the signal selection. If it is programmed to non-PIO mode, MMIO17 is active.
This rule checks that the signal selection is not PIO if MMIO17 is requested.
			]]></Description>
			<Code><![CDATA[
mmio_active = get_register('helper/mmio/mmio17/active')
if mmio_active!=0:
    mmio_sel = get_register('register/mmio_ctrl/mmio17_cfg/mmio_sel')
    if mmio_sel==MMIO_SIGNALS['PIO']:
        raise Exception('MMIO17 is selected, but not mapped to a signal. Select a signal for MMIO17.')
			]]></Code>
		</Constraint>
		
		<Constraint id="sdram_a12">
			<Description><![CDATA[
Depending on the row/column count of the SDRAM, A12 may or may not be required. hif_io_cfg.hif_a_width must be set accordingly.
			]]></Description>
			<Code><![CDATA[
sdram_active = get_register('register/hif_io_ctrl/hif_io_cfg/en_hif_sdram_mi')
if sdram_active!=0:
    hif_a_width = get_register('register/hif_io_ctrl/hif_io_cfg/sel_hif_a_width')
    ulRows = get_register('register/hif_sdram_ctrl/sdram_general_ctrl/rows') 
    ulRowAddr = ulRows + 10 ;# 10: uses A0-A10  11: uses A0-A11 etc.
    ulColumns = get_register('register/hif_sdram_ctrl/sdram_general_ctrl/columns')
    ulColumnAddr = ulColumns + 7 ;# 7: uses A0-A7, 8: uses A0-A8 etc.
    
    print('Rows: %d Columns %d hif_a_width: %d' % (ulRowAddr, ulColumnAddr, hif_a_width))
    
    if hif_a_width == 1 and (ulRowAddr >= 12   or  ulColumnAddr >= 12):
        raise Exception('Mismatch between hif_a_width and row/column count! SDRAM row/column count requires A12 line but hif_io_cfg.hif_a_width does not select it.')
			]]></Code>
		</Constraint>
		
		
		<Constraint id="sdram_size">
			<Description><![CDATA[
The SDRAM size in megabyte must be a power of two, since 1) half of the size is to be inserted into the handover parameters, 2) the SDRAM split parameter is the logarithm of the size in megabytes to base two, and 3) it usually is anyway. The size must also be in less or equal to 256 MB since that is the address range for SDRAM.
			]]></Description>
			<Code><![CDATA[
bSdramEnable = get_register('helper/sdram/sdram_enable')
if bSdramEnable != 0:
	bSdramSize = get_register('helper/sdram/sdram_size')
	allowed_sdram_sizes = (2, 4, 8, 16, 32, 64, 128, 256)
	print('Constraint sdram_size: %d' % bSdramSize)
	if bSdramSize not in allowed_sdram_sizes:
		raise Exception('The SDRAM size in megabytes must be a power of two and at most 256 MB.')
			]]></Code>
		</Constraint>

	</Constraints>

	<!-- ##################################################################################### 
	                                     Boot image template  
	     ##################################################################################### -->
	<Template><![CDATA[
from string import Template;  # For SQI configuration

if 'netx90_rev0' in PERIPHERALS_XML_CHIPTYPES and 'netx90_rev1' in PERIPHERALS_XML_CHIPTYPES:
    raise Exception('Chip type in peripherals file is ambiguous!')
elif 'netx90_rev0' in PERIPHERALS_XML_CHIPTYPES:
    print('Generating boot image for netx90_rev0')
elif 'netx90_rev1' in PERIPHERALS_XML_CHIPTYPES:
    print('Generating boot image for netx90_rev1')
else:
    raise Exception('Unknown chip type in peripherals definition')

# ===========================================================================
#                            HWC info
# ===========================================================================

def serialize_uint(uint, iNumBytes):
    str = ''
    for i in range(iNumBytes):
        bByte = uint & 0xff 
        uint >>= 8
        str += chr(bByte)
        
    print(uint, len(str))
    return str
    

ulFileInfoPresent  = get_register('helper/file_info/active')
ucStructVersion    = get_register('helper/file_info/struct_version')
ucFileVersion      = get_register('helper/file_info/file_version')
strFileText        = get_owner('helper/file_info/strings/file_text')

astrHwcInfoPlain = [
    '<!--',
    'Structure version: %03d' % (ucStructVersion),
    'File version:      %02d' % (ucFileVersion),
    'Description:       %s' % (strFileText),
    '-->'
]

strHwcInfoXml = [
    '<XIP>',
    '    <Concat address="%%HWC_INFO_ADDRESS%%">',
    '        <!-- FileType -->',
    '        <String>%%HWC_TYPE%%</String>',
    '        <!-- StructVersion -->',
    '        <String>S</String>  <UInt8>%d</UInt8>' % ucStructVersion,
    '        <!-- FileVersion -->',
    '        <String>V</String>  <UInt8>%d</UInt8>' % ucFileVersion,
    '        <!-- FileText -->',
    '        <String>:</String>  <String>%s</String>' % strFileText,
    '    </Concat>',
    '</XIP>',
]



# ===========================================================================
#                   Get handover parameters for SQI/XIP
# ===========================================================================

bHandoverSqi    = 0
bHandoverSqiXip = 0
bSqiFreqFifoMHz = 0
ulSqiRomCfg     = 0
ulSQIActive = get_register('helper/sqi/sqirom_cs0_enable/active')
ulXIPActive = get_register('helper/sqi/xip_possible/xip')

def firewall_com_has_access(strReg):
    uc_wp_com = get_register(strReg + '/wp_com')
    uc_rp_com = get_register(strReg + '/rp_com')
    return uc_wp_com == 1 and uc_rp_com == 1

# Set the flags for SQI/XIP in the handover parameters if they are accessible to the COM CPU.
if ulSQIActive == 1:
    bSqiFreqFifoMHz = get_register('helper/sqi/freq_fifo_mhz')
    if firewall_com_has_access('register/module_firewall_ctrl/firewall_cfg_intlogic_shd_sqi'):
        bHandoverSqi = 1

if ulXIPActive == 1:
    ulSqiRomCfg = get_register('register/sqi/sqi_sqirom_cfg')
    if firewall_com_has_access('register/slave_firewall_ctrl/firewall_cfg_sqirom'):
        bHandoverSqiXip = 1

bHandoverSqi_mwc    = ulSQIActive
bHandoverSqiXip_mwc = ulXIPActive

bWriteEnable    = get_register('helper/sqi/bWriteEnable')
bPageProgram    = get_register('helper/sqi/bPageProgram')
bSectorErase    = get_register('helper/sqi/bSectorErase')
bRead           = get_register('helper/sqi/bRead')
bQuadRead       = get_register('helper/sqi/bQuadRead')
bReadStatus1    = get_register('helper/sqi/bReadStatus1')
bWriteStatus1   = get_register('helper/sqi/bWriteStatus1')
bReadStatus2    = get_register('helper/sqi/bReadStatus2')
bWriteStatus2   = get_register('helper/sqi/bWriteStatus2')
bAddrBytes      = get_register('helper/sqi/bAddrBytes')
bQERType        = get_register('helper/sqi/bQERType')
bEntryType      = get_register('helper/sqi/bEntryType')
bExitType       = get_register('helper/sqi/bExitType')
bPollingMethod  = get_register('helper/sqi/bPollingMethod')
bSpiFifoMode    = get_register('helper/sqi/bSpiFifoMode')

ulPageSize      = get_register('helper/sqi/ulPageSize')
ulSectorSize    = get_register('helper/sqi/ulSectorSize')
ulSectorCount   = get_register('helper/sqi/ulSectorCount')

addr_before_cmd = get_register('register/sqi/sqi_sqirom_cfg/addr_before_cmd')
addr_nibbles    = get_register('register/sqi/sqi_sqirom_cfg/addr_nibbles')
cmd_byte        = get_register('register/sqi/sqi_sqirom_cfg/cmd_byte')
dummy_cycles    = get_register('register/sqi/sqi_sqirom_cfg/dummy_cycles')
t_csh           = get_register('register/sqi/sqi_sqirom_cfg/t_csh')

# ===========================================================================
#                            Header
# ===========================================================================

output('<!-- Hardware config for %s' % HWCONFIG_CHIP_TYPE)
output('     HWConfig document version %s' % HWCONFIG_DOC_VERSION)
output('     Generated by HWConfig tool version %s' % HWCONFIG_TOOL_VERSION)
output('     using peripherals.xml version %s for chip type %s -->' 
    % (PERIPHERALS_XML_VERSION, PERIPHERALS_XML_CHIPTYPE))
output('')

# ===========================================================================
#                            Options
# ===========================================================================


# Get the pad control values.

# Use the ordering in PAD_CTRL, assume it is ordered by address.
# For each pad, get the register name, get the value and write it as a byte.
# Write each byte into its own line and add the reg. name in a comment.
# Note: collect all options into one option chunk.
# <Option id="padcontrol" value="66">
#   <Element id="/tPadCtrlDefaults/aucValues" size="111" type="2"/>
# </Option>

# <Option id="padcontrol_mled">
#   <U08>
#     0x01, <!-- pad: MLED0 reg: register/pad_ctrl/pad_ctrl_mled0 -->
#     0x01, <!-- pad: MLED1 reg: register/pad_ctrl/pad_ctrl_mled1 -->
#     0x01, <!-- pad: MLED2 reg: register/pad_ctrl/pad_ctrl_mled2 -->
#     0x01  <!-- pad: MLED3 reg: register/pad_ctrl/pad_ctrl_mled3 -->
#   </U08>
# </Option>

# options
#     option 
#         option element 
#             valuelist 
#                 value element


astrHbootOptionsXml = []

astrHbootOptionsXml.extend ([
    '<Options>',
    '<!-- boot order - use intflash only -->',
    '<Option id="bootdev">',
    '    <U08>',
    '        BOOTDEV_INTFLASH0,',
    '        BOOTDEV_NONE,',
    '        BOOTDEV_NONE,',
    '        BOOTDEV_NONE,',
    '        BOOTDEV_NONE,',
    '        BOOTDEV_NONE,',
    '        BOOTDEV_NONE,',
    '        BOOTDEV_NONE ',
    '    </U08>',
    '</Option>',
    '<Option id="padcontrol">',
    '    <U08>'
])
    
for iCnt in range(0, len(PAD_CTRL)):
    tPadCtrl = PAD_CTRL[iCnt]
    strId = tPadCtrl['id']
    strPath = tPadCtrl['path']
    cVal = get_register(strPath)
    strCom = (iCnt+1 < len(PAD_CTRL)) and "," or " "
    strLine = "        0x%02x%s <!-- pad: %-25s  path: %s -->" % (cVal, strCom, strId, strPath)
    astrHbootOptionsXml.append(strLine)
    
astrHbootOptionsXml.extend([
    '     </U08>',
    '</Option>'
])

tOption_netx_hif_sdram = {
    'id':'netx_hif_sdram',
    'elt_prefix':'/tNetxHifSdram',
    'elements': [
        {'id':'ul_general_ctrl',           'type':'U32', 'reg':'register/hif_sdram_ctrl/sdram_general_ctrl'},
        {'id':'ul_timing_ctrl',            'type':'U32', 'reg':'register/hif_sdram_ctrl/sdram_timing_ctrl'},
        {'id':'ul_mr',                     'type':'U32', 'reg':'register/hif_sdram_ctrl/sdram_mr'},
        {'id':'us_sdram_setup_timeout_ms', 'type':'U16', 'reg':'helper/sdram/sdram_setup_timeout_ms'}
    ]
}

# netx90_rev0
tOption_hif_dpm_all_cfg_netx90A = {
        'id':'hif_dpm_all_cfg',
        'elt_prefix':'/t_hif_options/',
        'elements': [
            {'id':'ulHifIoCfg',                'type':'U32', 'reg':'register/hif_io_ctrl/hif_io_cfg'},
            {'id':'ulFirmwareIrqMask',         'type':'U32', 'reg':'register/dpm0_com/dpm_firmware_irq_mask'},
            {'id':'ulDpmIfCfg',                'type':'U32', 'reg':'register/dpm0_com/dpm_if_cfg'},
            {'id':'ulDpmPioCfg0',              'type':'U32', 'reg':'register/dpm0_com/dpm_pio_cfg0'},
            {'id':'ulDpmPioCfg1',              'type':'U32', 'reg':'register/dpm0_com/dpm_pio_cfg1'},
            {'id':'ulDpmTimingCfg',            'type':'U32', 'reg':'register/dpm0_com/dpm_timing_cfg'},
            {'id':'ulDpmIrqHostSirq0',         'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_sirq_mask_set0'},
            {'id':'ulDpmIrqHostSirq1',         'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_sirq_mask_set1'},
            {'id':'ulDpmIrqHostDirq0',         'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_dirq_mask_set0'},
            {'id':'ulDpmIrqHostDirq1',         'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_dirq_mask_set1'},
            {'id':'ucDpmCfg0x0',               'type':'U08', 'reg':'register/dpm0_com/dpm_cfg0x0'},
            {'id':'ucDpmAddrCfg',              'type':'U08', 'reg':'register/dpm0_com/dpm_addr_cfg'},
            {'id':'ucDpmRdyCfg',               'type':'U08', 'reg':'register/dpm0_com/dpm_rdy_cfg'},
            {'id':'ucDpmMiscCfg',              'type':'U08', 'reg':'register/dpm0_com/dpm_misc_cfg'},
            {'id':'ucDpmIoCfgMisc',            'type':'U08', 'reg':'register/dpm0_com/dpm_io_cfg_misc'},
            {'id':'ucIdpmIrqHost',             'type':'U08', 'reg':'register/idpm_com/idpm_irq_host_mask_set'},
        ]
    }

# netx90_rev1
tOption_hif_dpm_all_cfg_netx90B = {
        'id':'hif_hif_io',
        'elt_prefix':'/t_hif_options/',
        'elements': [
            {'id':'ulHifIoCfg',                'type':'U32', 'reg':'register/hif_io_ctrl/hif_io_cfg'},
        ]
    }

tOption_dpm0_all_netx90B = {
        'id':'dpm0_all',
        'elt_prefix':'/atDpmOptions/',
        'elements': [
            {'id':'ulIfCfg',              'type':'U32', 'reg':'register/dpm0_com/dpm_if_cfg'},
            {'id':'ulPioCfg0',            'type':'U32', 'reg':'register/dpm0_com/dpm_pio_cfg0'},
            {'id':'ulPioCfg1',            'type':'U32', 'reg':'register/dpm0_com/dpm_pio_cfg1'},
            {'id':'ulTimingCfg',          'type':'U32', 'reg':'register/dpm0_com/dpm_timing_cfg'},
            {'id':'ulTunnelCfg',          'type':'U32', 'reg':'register/dpm0_com/dpm_tunnel_cfg'},
            {'id':'ulItbAddr',            'type':'U32', 'reg':'register/dpm0_com/dpm_itbaddr'},
            {'id':'ulWin1End',            'type':'U32', 'reg':'register/dpm0_com/dpm_win1_end'},
            {'id':'ulWin1Map',            'type':'U32', 'reg':'register/dpm0_com/dpm_win1_map'},
            {'id':'ulWin2End',            'type':'U32', 'reg':'register/dpm0_com/dpm_win2_end'},
            {'id':'ulWin2Map',            'type':'U32', 'reg':'register/dpm0_com/dpm_win2_map'},
            {'id':'ulWin3End',            'type':'U32', 'reg':'register/dpm0_com/dpm_win3_end'},
            {'id':'ulWin3Map',            'type':'U32', 'reg':'register/dpm0_com/dpm_win3_map'},
            {'id':'ulWin4End',            'type':'U32', 'reg':'register/dpm0_com/dpm_win4_end'},
            {'id':'ulWin4Map',            'type':'U32', 'reg':'register/dpm0_com/dpm_win4_map'},
            {'id':'ulIrqHostSirq0',       'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_sirq_mask_set0'},
            {'id':'ulIrqHostSirq1',       'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_sirq_mask_set1'},
            {'id':'ulIrqHostDirq0',       'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_dirq_mask_set0'},
            {'id':'ulIrqHostDirq1',       'type':'U32', 'reg':'register/dpm0_com/dpm_irq_host_dirq_mask_set1'},
            {'id':'ulFirmwareIrqMask',    'type':'U32', 'reg':'register/dpm0_com/dpm_firmware_irq_mask'},
            {'id':'ucCfg0x0',             'type':'U08', 'reg':'register/dpm0_com/dpm_cfg0x0'},
            {'id':'ucAddrCfg',            'type':'U08', 'reg':'register/dpm0_com/dpm_addr_cfg'},
            {'id':'ucRdyCfg',             'type':'U08', 'reg':'register/dpm0_com/dpm_rdy_cfg'},
            {'id':'ucMiscCfg',            'type':'U08', 'reg':'register/dpm0_com/dpm_misc_cfg'},
            {'id':'ucIoCfgMisc',          'type':'U08', 'reg':'register/dpm0_com/dpm_io_cfg_misc'},
        ]
    }
tOption_idpm_all_netx90B = {
        'id':'idpm_all',
        'elt_prefix':'/atDpmOptions/',
        'elements': [
            {'id':'ulTunnelCfg',          'type':'U32', 'reg':'register/idpm_com/idpm_tunnel_cfg'},
            {'id':'ulItbAddr',            'type':'U32', 'reg':'register/idpm_com/idpm_itbaddr'},
            {'id':'ulWin1End',            'type':'U32', 'reg':'register/idpm_com/idpm_win1_end'},
            {'id':'ulWin1Map',            'type':'U32', 'reg':'register/idpm_com/idpm_win1_map'},
            {'id':'ulWin2End',            'type':'U32', 'reg':'register/idpm_com/idpm_win2_end'},
            {'id':'ulWin2Map',            'type':'U32', 'reg':'register/idpm_com/idpm_win2_map'},
            {'id':'ulWin3End',            'type':'U32', 'reg':'register/idpm_com/idpm_win3_end'},
            {'id':'ulWin3Map',            'type':'U32', 'reg':'register/idpm_com/idpm_win3_map'},
            {'id':'ulWin4End',            'type':'U32', 'reg':'register/idpm_com/idpm_win4_end'},
            {'id':'ulWin4Map',            'type':'U32', 'reg':'register/idpm_com/idpm_win4_map'},
            {'id':'ulFirmwareIrqMask',    'type':'U32', 'reg':'register/idpm_com/idpm_firmware_irq_mask'},
            {'id':'ucCfg0x0',             'type':'U08', 'reg':'register/idpm_com/idpm_cfg0x0'},
            {'id':'ucAddrCfg',            'type':'U08', 'reg':'register/idpm_com/idpm_addr_cfg'},
            # What is ucIrqHost? idpm_irq_host_mask_set/reset?
            {'id':'ucIrqHost',            'type':'U08', 'reg':'register/idpm_com/idpm_irq_host_mask_set'},
        ]
    }



tOption_sqi_cs0_flash_speed = {
    'id':'sqi_cs0_flash_speed',
    'elt_prefix':'/atSpiFlashCfg/',
    'elements': [
        {'id':'uiMaximumSpeedInFifoMode_kHz', 'type':'U32', 'reg':'helper/sqi/freq_fifo_khz'},
        {'id':'uiMaximumSpeedInRomMode_kHz',  'type':'U32', 'reg':'helper/sqi/freq_xip_khz'},
    ]
}

tOption_sqi_cs0_flash_speed_fifo = {
    'id':'sqi_cs0_flash_speed_fifo',
    'elt_prefix':'/atSpiFlashCfg/',
    'elements': [
        {'id':'uiMaximumSpeedInFifoMode_kHz', 'type':'U32', 'reg':'helper/sqi/freq_fifo_khz'},
    ]
}

# For SQIROM configuration with activate macro
tOption_sqi_cs0_initial_speed = {
    'id':'sqi_cs0_flash_initial_speed',
    'elt_prefix':'/atSpiFlashCfg/tSpiCfg/',
    'elements': [
        {'id':'ulInitialSpeedKhz', 'type':'U32', 'reg':'helper/sqi/freq_fifo_khz'},
    ]
}

tOption_sqi_cs0_sqirom_cfg = {
    'id':'sqi_cs0_rom_cfg',
    'elt_prefix':'/atSpiFlashCfg/',
    'elements': [
        {'id':'ulSqiRomCfg', 'type':'U32', 'reg':'register/sqi/sqi_sqirom_cfg'},
    ]
}

def add_option(astrHbootOptionsXml, tOption):
    atOptionsType2Format={
        'U32': '0x%08x',
        'U16': '0x%04x',
        'U08': '0x%02x'
    }
    # Open a new option
    strId = tOption['id']
    strLine = '<Option id="%s">' % (strId)
    astrHbootOptionsXml.append(strLine)
    
    for tElement in tOption['elements']:
        strId = tElement['id']
        strType = tElement['type']
        strReg = tElement['reg']
        assert(strId and strType and strReg)
            
        # Get the value of the register and format it.
        ulRegVal = get_register(strReg)
        strFormat=atOptionsType2Format[strType]
        assert(strFormat)
        strRegVal = strFormat % ulRegVal 
        
        # Add a line for the option element.
        strLine = '    <%s>%s</%s> <!-- %s reg:%s -->' % (strType, strRegVal, strType, strId, strReg)
        astrHbootOptionsXml.append(strLine)
        
    # Close the option.
    astrHbootOptionsXml.append('</Option>')


add_option(astrHbootOptionsXml, tOption_netx_hif_sdram)

if 'netx90_rev0' in PERIPHERALS_XML_CHIPTYPES:
    add_option(astrHbootOptionsXml, tOption_hif_dpm_all_cfg_netx90A)
elif 'netx90_rev1' in PERIPHERALS_XML_CHIPTYPES:
    add_option(astrHbootOptionsXml, tOption_hif_dpm_all_cfg_netx90B)
    add_option(astrHbootOptionsXml, tOption_dpm0_all_netx90B)
else:
    raise Exception('Unknown chip type in peripherals file!')


strXipActivateTemplate='''
<Option id="sqi_cs0_activate">
	<U08>
		<!-- Read the magic cookie. -->
		SMC_SEND_SNN|0, $bQuadRead,
		<!-- Switch to 4bit mode. -->
		SMC_MODE|2,
		SMC_SEND_NNN|$addr_len, $address_bytes, $cmd_byte,
		SMC_IDLE_NNN|$dummy_cycles_minus_1,
		SMC_RECEIVE_SDD|3,
		<!-- Change transport to ROM. -->
		SMC_CHTR_ROM
	</U08>
</Option>
'''

strXipDeactivateOption='''
<Option id="sqi_cs0_deactivate">
	<U08>
		SMC_MODE|0,
		SMC_SEND_SDD|1, 0xff, 0xff,
		SMC_IDLE_NNN|0
	</U08>
</Option>
'''
    
if ulXIPActive:
    add_option(astrHbootOptionsXml, tOption_sqi_cs0_flash_speed)
    add_option(astrHbootOptionsXml, tOption_sqi_cs0_initial_speed)
    add_option(astrHbootOptionsXml, tOption_sqi_cs0_sqirom_cfg)

    if bAddrBytes==3:
        address_bytes='0x00, 0x00, 0x00'
    elif bAddrBytes==4:
        address_bytes='0x00, 0x00, 0x00, 0x00'
    else:
        raise Exception('bAddrBytes must be 3 or 4')
        
    tSubst = dict(
        bQuadRead="0x%02x" % bQuadRead,
        addr_len=bAddrBytes,
        address_bytes=address_bytes,
        cmd_byte="0x%02x" % cmd_byte,
        dummy_cycles_minus_1=dummy_cycles-1)
        
    tTemplate=Template(strXipActivateTemplate) 
    strXipActivateOption=tTemplate.substitute(tSubst) 
   
    astrHbootOptionsXml.append(strXipActivateOption)
    astrHbootOptionsXml.append(strXipDeactivateOption)
    print("Inserting XIP activate/deactivate option chunks:")
    print(strXipActivateOption)
    print(strXipDeactivateOption)
elif ulSQIActive:
    add_option(astrHbootOptionsXml, tOption_sqi_cs0_flash_speed_fifo)


#           Close Options
astrHbootOptionsXml.append('</Options>')
    

# ===========================================================================
#                                    REGI
# ===========================================================================
 
# Write the values of the MMIOcfg and IOcfg registers to a REGI chunk
# Max. size of a Regi chunk is 2 KB.

# <set address="0xff401000" value="0x12345678" unlock="true" /> 
global addRegisterSet
def addRegisterSet(astrRegis, ulAddr, ulVal, ulVal_mwc = None, fUnlock = False, strComment = None):
    if strComment == None:
        strComment = ""
    else:
        strComment = "<!-- %s -->" % (strComment)
    strUnlock = fUnlock and 'unlock="true"' or ''
    if ulVal_mwc is None:
        strRegiSet = '    <set address="0x%08x" value="0x%08x" %s/> %s' % (ulAddr, ulVal, strUnlock, strComment)
    else:
        strRegiSet = '    <set address="0x%08x" value="0x%08x if not %%%%IS_MWC%%%% else 0x%08x" %s/> %s' % (ulAddr, ulVal, ulVal_mwc, strUnlock, strComment)
    astrRegis.append(strRegiSet)


# <copy source="0xff401678" dest="0x0002028c" /> <!-- copy SQIROM config from SQI unit to handover parameters -->
global addRegisterCopy
def addRegisterCopy(astrRegis, ulSrcAddr, ulDstAddr, fUnlock = False, strComment = None):
    if strComment == None:
        strComment = ""
    else:
        strComment = "<!-- %s -->" % (strComment)
    strUnlock = fUnlock and 'unlock="true"' or ''
    strRegiCopy = '    <copy source="0x%08x" dest="0x%08x" %s/> %s' % (ulSrcAddr, ulDstAddr, strUnlock, strComment)
    astrRegis.append(strRegiCopy)


# When tReg['wm'] == True, the register has write mask bits in bits 31..16.
# Set all of these bits to 1 to overwrite all of bits 15..0 in the register.
# This works as long as the romcode has not set any bits before this regi chunk is executed.
# In this case, these bits would get reset to 0.
def addRegisterSetList(astrRegis, atRegList):
    for tReg in atRegList:
        if isinstance(tReg, str):
            strLine = '    ' + tReg
            astrRegis.append(strLine)
        
        else:
            strPath = tReg['path']
            ulAddr = tReg['addr']
            fUnlock = tReg['unlock'] 
            fWriteMask = ('wm' in tReg) and (tReg['wm']==True)
            ulVal = 0
            if 'value' in tReg:
                ulVal = tReg['value']
            else:
                ulVal = get_register(strPath)
                
            if 'or' in tReg:
                ulVal |= tReg['or']
                
            ulVal_mwc = None
            if 'val_mwc' in tReg:
                ulVal_mwc = tReg['val_mwc']
            
            strComment = strPath
            if fWriteMask == True:
                ulVal |= 0xffff0000
            addRegisterSet(astrRegis, ulAddr, ulVal, ulVal_mwc, fUnlock, strComment)


atMmioRegisterAddrs = [
    {'path': 'register/mmio_ctrl/mmio0_cfg',  'addr': 0xff401300, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio1_cfg',  'addr': 0xff401304, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio2_cfg',  'addr': 0xff401308, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio3_cfg',  'addr': 0xff40130c, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio4_cfg',  'addr': 0xff401310, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio5_cfg',  'addr': 0xff401314, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio6_cfg',  'addr': 0xff401318, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio7_cfg',  'addr': 0xff40131c, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio8_cfg',  'addr': 0xff401320, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio9_cfg',  'addr': 0xff401324, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio10_cfg', 'addr': 0xff401328, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio11_cfg', 'addr': 0xff40132c, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio12_cfg', 'addr': 0xff401330, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio13_cfg', 'addr': 0xff401334, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio14_cfg', 'addr': 0xff401338, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio15_cfg', 'addr': 0xff40133c, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio16_cfg', 'addr': 0xff401340, 'unlock':True },
    {'path': 'register/mmio_ctrl/mmio17_cfg', 'addr': 0xff401344, 'unlock':True },
]

ulClockEnable0Val_mwc = get_register('register/asic_ctrl/clock_enable0_mask')
ulClockEnable0Val_mwc &= 0xfffff7ff # disable ARM APP clock 2^11 0x0800

atIoCfgRegisterAddrs = [
    {'path': 'register/asic_ctrl/io_config0',  'addr': 0xff401200, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config1',  'addr': 0xff401208, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config2',  'addr': 0xff401210, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config3',  'addr': 0xff401218, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config4',  'addr': 0xff401220, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config5',  'addr': 0xff401228, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config6',  'addr': 0xff401230, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config7',  'addr': 0xff401238, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config8',  'addr': 0xff401240, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config9',  'addr': 0xff401248, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config10', 'addr': 0xff401250, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/io_config11', 'addr': 0xff401258, 'unlock':True, 'wm':True },
    {'path': 'register/asic_ctrl/clock_enable0_mask', 'addr': 0xff40126c, 'unlock':False, 'val_mwc':ulClockEnable0Val_mwc },
    {'path': 'register/asic_ctrl/clock_enable1_mask', 'addr': 0xff401274, 'unlock':False },
]  
  
  
atMLEDRegisterAddrs = [
    {'path': 'register/mled_ctrl_com/mled_ctrl_cfg',              'addr': 0xff001100, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel0',      'addr': 0xff001104, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel1',      'addr': 0xff001108, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel2',      'addr': 0xff00110c, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel3',      'addr': 0xff001110, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel4',      'addr': 0xff001114, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel5',      'addr': 0xff001118, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel6',      'addr': 0xff00111c, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_sel7',      'addr': 0xff001120, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time0',  'addr': 0xff001124, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time1',  'addr': 0xff001128, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time2',  'addr': 0xff00112c, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time3',  'addr': 0xff001130, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time4',  'addr': 0xff001134, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time5',  'addr': 0xff001138, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time6',  'addr': 0xff00113c, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_output_on_time7',  'addr': 0xff001140, 'unlock':False },
    {'path': 'register/mled_ctrl_com/mled_ctrl_line0',            'addr': 0xff001144, 'unlock':False },
]  

astrHbootRegiXml = []
astrHbootRegiXml.append ('<Register>')
addRegisterSetList(astrHbootRegiXml, atMmioRegisterAddrs)
addRegisterSetList(astrHbootRegiXml, atIoCfgRegisterAddrs)
addRegisterSetList(astrHbootRegiXml, atMLEDRegisterAddrs)
astrHbootRegiXml.append('</Register>')



# ===========================================================================
#                             Handover parameters
# ===========================================================================

# Get DPM options parameter for hand-over parameter structure.
ulDpm0En = get_register("helper/dpm/dpm0_enable")
ulDpm1En = get_register("helper/dpm/dpm1_enable")
ulSpm0En = get_register("helper/dpm/spm0_enable")
ulSpm1En = get_register("helper/dpm/spm1_enable")
ulIdpmEn = get_register("helper/idpm/idpm_enable")

# Build a string representation of the selected DPM units
astrDpmUnits = []

if ulDpm0En == 1:
	if ulSpm0En == 0:
		astrDpmUnits.append('DPM0')
	else:
		astrDpmUnits.append('SPM0')
		
if ulDpm1En == 1:
	if ulSpm1En == 0:
		astrDpmUnits.append('DPM1')
	else:
		astrDpmUnits.append('SPM1')
		
if ulIdpmEn == 1:
	astrDpmUnits.append('iDPM')
		
if len(astrDpmUnits)>0:
	strDpmUnits = ', '.join(astrDpmUnits)
else: 
	strDpmUnits = 'None'
	
# Set ulDpmOptions 
# 0: DPM off
if  ulDpm0En == 0 and ulSpm0En == 0 and ulDpm1En == 0 and ulSpm1En == 0 and ulIdpmEn == 0:
	ulDpmOptions = 0
# 1: SPM0
elif ulDpm0En == 1 and ulSpm0En == 1 and ulDpm1En == 0 and ulSpm1En == 0 and ulIdpmEn == 0:
	ulDpmOptions = 1           
# 2: SPM1 only - not possible on netx 90?
elif ulDpm0En == 0 and ulSpm0En == 0 and ulDpm1En == 1 and ulSpm1En == 1 and ulIdpmEn == 0:
	ulDpmOptions = 2   
# 3: SPM0 and SPM1
elif ulDpm0En == 1 and ulSpm0En == 1 and ulDpm1En == 1 and ulSpm1En == 1 and ulIdpmEn == 0:
	ulDpmOptions = 3                   
# 4: DPM0 or DPM1 
elif ((ulDpm0En == 1 and ulSpm0En == 0) or (ulDpm1En == 1 and ulSpm1En == 0)) and ulIdpmEn == 0:
	ulDpmOptions = 4
# 5: IDPM
elif ulDpm0En == 0 and ulSpm0En == 0 and ulDpm1En == 0 and ulSpm1En == 0 and ulIdpmEn == 1:
	ulDpmOptions = 5
# 6/7: not available on netx 90
# 8: IDPM + SPM0
elif ulDpm0En == 1 and ulSpm0En == 1 and ulDpm1En == 0 and ulSpm1En == 0 and ulIdpmEn == 1:
	ulDpmOptions = 8
else:
	raise Exception('Invalid combination of enabled DPM units: ' + strDpmUnits)


# Get SDRAM parameters
bSdramEnable  = get_register('helper/sdram/sdram_enable')
bComSdramSize = 0
bSdramSplit   = 0
if bSdramEnable!= 0:
    bSdramSize = get_register('helper/sdram/sdram_size')
    uiCom = get_register('helper/sdram/sdram_split/com')
    uiApp = get_register('helper/sdram/sdram_split/app')
    print("sdram_split  com: %d  app: %d" % (uiCom, uiApp))
    if uiCom == 1 and uiApp == 0:
        bSdramEnable = 1
        bComSdramSize = bSdramSize
        bSdramSplit = 0
    elif uiCom == 0 and uiApp == 1:
        bSdramEnable = 0
        bComSdramSize = 0
        bSdramSplit = 0
    elif uiCom == 1 and uiApp == 1:
        bSdramEnable = 1
        bComSdramSize = bSdramSize / 2
        sdram_size_log = {2:1, 4:2, 8:3, 16:4, 32:5, 64:6, 128:7, 256:8}
        if bSdramSize in sdram_size_log:
            bSdramSplit = sdram_size_log[bSdramSize]
        else:
            raise Exception('SDRAM size is invalid!')
    else:
        raise Exception('SDRAM is configured but not accessible!')
    
    
set_register('register/asic_ctrl_com/split_sdram/split', bSdramSplit, "firewall_config")

bSdramEnable_mwc  = get_register('helper/sdram/sdram_enable')
bComSdramSize_mwc = 0
if bSdramEnable_mwc!= 0:
    bComSdramSize_mwc = get_register('helper/sdram/sdram_size')


# Get handover parameters for HWOptions
us_hwoption_xc0 = get_register('helper/handover/hw_option_xc0')
us_hwoption_xc1 = get_register('helper/handover/hw_option_xc1')

# Get handover parameter for uart 
# 0: available, RX/TX
# 1: not available
# 2: available, RX/TX + RTS/CTS
uc_com_uart_available = get_register('helper/handover/uart/com_uart_available')
uc_com_uart_available_mwc = uc_com_uart_available

# COM UART is not available unless assigned to the COM CPU.
if not firewall_com_has_access('register/module_firewall_ctrl/firewall_cfg_intlogic_shd_uart'):
    uc_com_uart_available = 1

# hand-over parameters
astrHbootHandoverXml = [
    '<!-- Hand Over Parameter for Firmware Under Construction -->',
    '<Data>',
    '    <Concat address="0x00020240"> <!-- INTRAM0 -->',
    '        <UInt32>',
    '            0xAA5511EE,    <!-- Header ulStart -->',
    '            0x00000054     <!-- Header ulSize -->', 
    '        </UInt32>',
    '        <UInt16>',
    '            0x0002         <!-- Header usVersion -->',
    '        </UInt16>',
# 10 bytes
    '            ',
    '        <UInt16>',
    '            0x%04x,        <!-- XC0 usHwOptionXc0 -->' % (us_hwoption_xc0), 
    '            0x%04x,        <!-- XC1 usHwOptionXc1 -->' % (us_hwoption_xc1), 
    '            0x0000,        <!-- XC2 usHwOptionXc2 -->', 
    '            0x0000,        <!-- XC3 usHwOptionXc3 -->', 
    '            0x0000,        <!-- XPIC0 usHwOptionsXpic0 -->',
    '            0x0000,        <!-- XPIC1 usHwOptionsXpic1 -->',
    '            0x0000,        <!-- XPIC2 usHwOptionsXpic2 -->',
    '            0x0000         <!-- XPIC3 usHwOptionsXpic3 -->',
    '        </UInt16>',
# 16 bytes
    '        ',
    '        <UInt8>',
    '            0x00           <!-- Hardware device ID number bDevIdNumber (e. g. value read in from rotary switch)  -->',
    '        </UInt8>',
    '        ',
    '        <!-- COM UART available? -->',
    '        <UInt8>',
    '            0x%02x if not %%%%IS_MWC%%%% else 0x%02x' % (uc_com_uart_available, uc_com_uart_available_mwc),
    '        </UInt8>',
    '        ',
    '        <UInt8>',
    '            0x%02x           <!-- HWC config version -->' % (ucFileVersion),
    '        </UInt8>',
    '        ',
    '        <!-- COM PIO selected? -->',
    '        <UInt8>',
    '            0x00           <!-- PIO0..7 not selected -->',
    '        </UInt8>',
    '        ',
    '        <!-- COM GPIO selected? -->',
    '        <UInt16>',
    '            0x0000         <!-- HWC COM GPIO not configured -->',
    '        </UInt16>',
    '        ',
    '        <UInt8>',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00,          <!-- Reserved for Hardware Options -->',
    '            0x00           <!-- Reserved for Hardware Options -->',
    '        </UInt8>',
# 16 bytes
    '        ',
    '        <UInt8>',
    '            0x%02x,          <!-- DPMOptions %s -->' % (ulDpmOptions, strDpmUnits),
    '            0x00           <!-- Reserved (alignment) -->',
    '        </UInt8>',
# 2 bytes
    '        ',
    '        <UInt8>',
    '            0x%02x if not %%%%IS_MWC%%%% else 0x%02x,          <!-- SDRAMStart 0: OFF, 1: HIFMEM, 2: EXTMEM -->' % (bSdramEnable, bSdramEnable_mwc),
    '            0x%02x if not %%%%IS_MWC%%%% else 0x%02x           <!-- Size (in MByte) of SDRAM area for COM side -->' % (bComSdramSize, bComSdramSize_mwc),
    '        </UInt8>',
# 2 bytes
    '        ',
    '        <UInt8>',
    '            0x%02x if not %%%%IS_MWC%%%% else 0x%02x,         <!-- SQIBaseRegister 0: OFF, 1: SQI0, 2: SQI1 -->' % (bHandoverSqi, bHandoverSqi_mwc),
    '            0x%02x if not %%%%IS_MWC%%%% else 0x%02x          <!-- SQIBaseXiP      0: XiP not allowed, 1: XiP possible -->' % (bHandoverSqiXip, bHandoverSqiXip_mwc),
    '        </UInt8>',
# 2 bytes

    '        ',
    '        <UInt8>',
    '            0x%02x,          <!-- Flash Parameter bWriteEnable -->'   % (bWriteEnable),
    '            0x%02x,          <!-- Flash Parameter bPageProgram -->'   % (bPageProgram),
    '            0x%02x,          <!-- Flash Parameter bSectorErase -->'   % (bSectorErase),
    '            0x%02x,          <!-- Flash Parameter bRead -->'          % (bRead),
    '            0x%02x,          <!-- Flash Parameter bQuadRead -->'      % (bQuadRead),
    '            0x%02x,          <!-- Flash Parameter bReadStatus1 -->'   % (bReadStatus1),
    '            0x%02x,          <!-- Flash Parameter bWriteStatus1 -->'  % (bWriteStatus1),
    '            0x%02x,          <!-- Flash Parameter bReadStatus2 -->'   % (bReadStatus2),
    '            0x%02x,          <!-- Flash Parameter bWriteStatus2 -->'  % (bWriteStatus2),
    '            0x%02x,          <!-- Flash Parameter bFreqMHz (FIFO mode) -->'       % (bSqiFreqFifoMHz),
    '            0x%02x,          <!-- Flash Parameter bAddrBytes -->'     % (bAddrBytes),
    '            0x%02x,          <!-- Flash Parameter bQERType -->'       % (bQERType),
    '            0x%02x,          <!-- Flash Parameter bEntryType -->'     % (bEntryType),
    '            0x%02x,          <!-- Flash Parameter bExitType -->'      % (bExitType),
    '            0x%02x,          <!-- Flash Parameter bPollingMethod -->' % (bPollingMethod),
    '            0x%02x           <!-- Flash Parameter bSpiFifoMode -->'   % (bSpiFifoMode),  
    '        </UInt8>',
# 16 bytes
    
    '        <UInt32>',
    '            0x%08x,    <!-- Flash Parameter ulPageSize -->'          % (ulPageSize),
    '            0x%08x,    <!-- Flash Parameter ulSectorSize -->'        % (ulSectorSize),
    '            0x%08x,    <!-- Flash Parameter ulSectorCount -->'       % (ulSectorCount),
    '            0x%08x     <!-- Flash Parameter ulSqiRoMCfg --> '        % (ulSqiRomCfg),
    '                           <!-- Upper 8 bits define the frequency: -->',
    '                           <!-- 5 = 50MHz ; 4 = 57.143MHz ; 3 = 66.667MHz ; 2 = 80MHz -->',
    '        </UInt32>',
# 16 bytes
    
    '            ',
    '        <UInt32>',
    '            0xEE1155AA     <!-- Footer ulEnd -->',
    '        </UInt32>',
# 4 bytes
    '    </Concat>',
    '</Data>'
]
# total size 84 bytes

# ===========================================================================
#                             Top level
# ===========================================================================

astrMDUP_SQIROM=[
    '<!-- Activate the SQIROM. -->',
    '<MemoryDeviceUp device="MEMDEV_SQI_CS0" />'
]

astrMDUP_SDRAM=[
    '<!-- Activate the SDRAM. -->',
    '<MemoryDeviceUp device="MEMDEV_SDRAM" />'
]

astrMDUP_SPM0=[
    '<!-- Activate the serial SPM0. -->',
    '<MemoryDeviceUp device="MEMDEV_SPM0" />'
]

astrMDUP_SPM1=[
    '<!-- Activate the serial SPM1. -->',
    '<MemoryDeviceUp device="MEMDEV_SPM1" />'
]


atDPMRegisterAddrs = [
    {'path': 'register/asic_ctrl/clock_enable0',                   'addr': 0xff401268, 'unlock':True }, # regi
    '',
    {'path': 'register/dpm0_com/dpm_win1_end',                     'addr': 0xff001940, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_win1_map',                     'addr': 0xff001944, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_win2_end',                     'addr': 0xff001948, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_win2_map',                     'addr': 0xff00194c, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_win3_end',                     'addr': 0xff001950, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_win3_map',                     'addr': 0xff001954, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_win4_end',                     'addr': 0xff001958, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_win4_map',                     'addr': 0xff00195c, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_tunnel_cfg',                   'addr': 0xff001938, 'unlock':False}, # regi
    {'path': 'register/dpm0_com/dpm_itbaddr',                      'addr': 0xff00193c, 'unlock':False}, # regi
    '',
    '<!-- enable DPM -->',
    {'path': 'register/dpm0_com/dpm_cfg0x0',                       'addr': 0xff001900, 'unlock':False},   # dpm config    option
    {'path': 'register/dpm0_com/dpm_if_cfg',                       'addr': 0xff001904, 'unlock':False},   # dpm config    option
    {'path': 'register/dpm0_com/dpm_pio_cfg0',                     'addr': 0xff001908, 'unlock':False},   # dpm config    option
    {'path': 'register/dpm0_com/dpm_pio_cfg1',                     'addr': 0xff00190c, 'unlock':False},   # dpm config    option
    {'path': 'register/dpm0_com/dpm_addr_cfg',                     'addr': 0xff001910, 'unlock':False},   # dpm config    option
    {'path': 'register/dpm0_com/dpm_timing_cfg',                   'addr': 0xff001914, 'unlock':False},   # dpm config    option 
    {'path': 'register/dpm0_com/dpm_rdy_cfg',                      'addr': 0xff001918, 'unlock':False},   # dpm config    option
    {'path': 'register/dpm0_com/dpm_misc_cfg',                     'addr': 0xff001928, 'unlock':False},   # dpm config    option
    {'path': 'register/dpm0_com/dpm_io_cfg_misc',                  'addr': 0xff00192c, 'unlock':False},   # dpm config    option
    '',
    {'path': 'register/dpm0_com/dpm_irq_host_sirq_mask_set0',      'addr': 0xff001988, 'unlock':False}, # option
    {'path': 'register/dpm0_com/dpm_irq_host_sirq_mask_set1',      'addr': 0xff00198c, 'unlock':False}, # option
    {'path': 'register/dpm0_com/dpm_irq_host_dirq_mask_set0',      'addr': 0xff0019a0, 'unlock':False}, # option
    {'path': 'register/dpm0_com/dpm_irq_host_dirq_mask_set1',      'addr': 0xff0019a4, 'unlock':False}, # option
    '',
    {'path': 'register/dpm0_com/dpm_firmware_irq_mask',            'addr': 0xff0019f0, 'unlock':False}, # option
    '',
    {'path': 'register/hif_io_ctrl/hif_io_cfg',                    'addr': 0xff401480, 'unlock':True },  # dpm config  option
    '',
    '<!-- Rewrite dpm_cfg0x0 to confirm settings. -->',
    {'path': 'register/dpm0_com/dpm_cfg0x0',                       'addr': 0xff001900, 'unlock':False},   
    '',
    '<!-- unlock DPM -->',
    {'path': 'register/asic_ctrl_com/netx_lock',                   'addr': 0xff0016cc, 'unlock':False, 'value':0x1 }, 
]

atIDPMRegisterAddrs  = [
    {'path': 'register/asic_ctrl/clock_enable0',           'addr': 0xff401268, 'unlock':True },
    '',
    {'path':'register/idpm_com/idpm_win1_end',             'addr':0xff001b40, 'unlock':False},
    {'path':'register/idpm_com/idpm_win1_map',             'addr':0xff001b44, 'unlock':False},
    {'path':'register/idpm_com/idpm_win2_end',             'addr':0xff001b48, 'unlock':False},
    {'path':'register/idpm_com/idpm_win2_map',             'addr':0xff001b4c, 'unlock':False},
    {'path':'register/idpm_com/idpm_win3_end',             'addr':0xff001b50, 'unlock':False},
    {'path':'register/idpm_com/idpm_win3_map',             'addr':0xff001b54, 'unlock':False},
    {'path':'register/idpm_com/idpm_win4_end',             'addr':0xff001b58, 'unlock':False},
    {'path':'register/idpm_com/idpm_win4_map',             'addr':0xff001b5c, 'unlock':False},
    {'path':'register/idpm_com/idpm_tunnel_cfg',           'addr':0xff001b38, 'unlock':False},
    {'path':'register/idpm_com/idpm_itbaddr',              'addr':0xff001b3c, 'unlock':False},
    '',
    '<!-- configure IDPM -->',
    {'path':'register/idpm_com/idpm_addr_cfg',             'addr':0xff001b10, 'unlock':False},
    '',
    {'path':'register/idpm_com/idpm_irq_host_mask_reset',  'addr':0xff001b88, 'value': 0xffffffff, 'unlock':False},
    '',
    '<!-- enable IDPM -->',
    {'path':'register/idpm_com/idpm_cfg0x0',               'addr':0xff001b00, 'unlock':False},
    '',
    '<!-- unlock DPM -->',
    {'path': 'register/asic_ctrl_com/netx_lock',           'addr': 0xff0016cc, 'unlock':False, 'value':0x1 }, 
]

astrHbootDPMRegiXml = []
astrHbootDPMRegiXml.append ('<!-- Activate the parallel DPM0. -->')
astrHbootDPMRegiXml.append ('<!-- MDUP is not working if the DPM is accessed during the configuration. -->')
astrHbootDPMRegiXml.append ('<!-- Therefore this Regi chunk replaces the previously used MDUP. -->')
astrHbootDPMRegiXml.append ('<!-- <MemoryDeviceUp device="MEMDEV_DPM0" /> -->')
astrHbootDPMRegiXml.append ('<Register>')
addRegisterSetList(astrHbootDPMRegiXml, atDPMRegisterAddrs)
astrHbootDPMRegiXml.append('</Register>')

astrHbootIDPMRegiXml = []
astrHbootIDPMRegiXml.append ('<!-- Activate the IDPM. -->')
astrHbootIDPMRegiXml.append ('<!-- MDUP is not working if the IDPM is accessed during the configuration. -->')
astrHbootIDPMRegiXml.append ('<!-- Therefore this Regi chunk replaces the previously used MDUP. -->')
astrHbootIDPMRegiXml.append ('<!-- <MemoryDeviceUp device="MEMDEV_IDPM" /> -->')
astrHbootIDPMRegiXml.append ('<Register>')
addRegisterSetList(astrHbootIDPMRegiXml, atIDPMRegisterAddrs)
astrHbootIDPMRegiXml.append('</Register>')


# PadCtrl Init: 0x1678c Copy PadCtrl values from options table to registers 
#         Apply: 0x167c4 Set a set of PadCtrl registers
astrInitPadCtrl_netx90A = [
    '<!-- Init PadCtrl (after MDUP, since MDUP may overwrite padCtrl registers) -->',
    '<Execute start_app="false" lock_firewall="false" activate_debugging="false" apply_firewall_settings="false">',
    '    <Address>0x0001678d</Address>',
    '</Execute>'
]

astrInitPadCtrl_netx90B = [
    '<!-- Init PadCtrl (after MDUP, since MDUP may overwrite padCtrl registers) -->',
    '<MemoryDeviceUp device="MEMDEV_PADCTRL" />'
]




# ===========================================================================

astrHbootXml = []

if ulFileInfoPresent==1:
    astrHbootXml.extend(astrHwcInfoPlain)
    astrHbootXml.append('')
    astrHbootXml.extend(strHwcInfoXml)
    astrHbootXml.append('')


astrHbootXml.extend(astrHbootOptionsXml)
astrHbootXml.append('')

astrHbootXml.extend(astrHbootRegiXml)
astrHbootXml.append('')


if ulXIPActive == 1:
    astrHbootXml.extend(astrMDUP_SQIROM)
    astrHbootXml.append('')


ulSdramActive = get_register('helper/sdram/sdram_enable')
if ulSdramActive==1:
    astrHbootXml.extend(astrMDUP_SDRAM)
    astrHbootXml.append('')

# Activation order of DPMs:  SPM0, SPM1, DPM0, IDPM
if ulDpm0En==1 and ulSpm0En!=0:
    astrHbootXml.extend(astrMDUP_SPM0)
    astrHbootXml.append('')

if ulDpm1En==1 and ulSpm1En!=0:
    astrHbootXml.extend(astrMDUP_SPM1)
    astrHbootXml.append('')

if ulDpm0En==1 and ulSpm0En==0:
    astrHbootXml.extend(astrHbootDPMRegiXml)
    astrHbootXml.append('')

if ulDpm1En==1 and ulSpm0En==0:
    raise Exception('DPM1 cannot be used in parallel mode.')

if ulIdpmEn==1:
    astrHbootXml.extend(astrHbootIDPMRegiXml)
    astrHbootXml.append('')

if 'netx90_rev0' in PERIPHERALS_XML_CHIPTYPES:
    astrHbootXml.extend(astrInitPadCtrl_netx90A)
    astrHbootXml.append('')
elif 'netx90_rev1' in PERIPHERALS_XML_CHIPTYPES:
    astrHbootXml.extend(astrInitPadCtrl_netx90B)
    astrHbootXml.append('')
else:
    raise Exception('Unknown chip type in peripherals file!')
       
astrHbootXml.extend(astrHbootHandoverXml)
astrHbootXml.append('')

astrAifxAutodetect = [
    '<!-- AIFX V2 autodetection -->',
    '<!-- com.hilscher.hw.util.netx90.aifxv2_detect 1.0.0.GITV1.0.0-0-g607123e5d0f0 -->',
    '<!-- Read ID from AIFX module available on netX90 -->',
    '<Data>',
    '	<Hex address="0x000200c0">',
'01000000000000000000000047495456312e302e302d302d673630372a4b2b4a',
'd3f8c01030b4c3f8c01050219161d3f8c040c3f8c040d161d3f8c040c3f8c040',
'5165d3f8c010c3f8c010214a214c4ff008211961126b204984b0c2f38015c2f3',
'800200950192d3f8c020c3f8c0204ff010121a60d3f8c020c3f8c0209c669a6e',
'02920a6cc2f340020392d3f8c020c3f8c0204ff088729a66039b93b1009b4bb9',
'019a002a14bf502230220280438004b030bc7047019b002b14bf702240220023',
'f3e780231a46f0e7001240ff001040ff801000ff10011001001411ff'
    '	</Hex>',
    '</Data>',
    '',
    '<Execute>',
    '	<Address>0x000200dd</Address>',
    '	<R0>0x0002024a</R0>',
    '</Execute>',
    '',
    ''
    ]

fAifxAutodetect = get_register('helper/handover/hw_option_aifxv2')
if fAifxAutodetect == 1:
    astrHbootXml.extend(astrAifxAutodetect)



# The correct definition of the firewall chunk - not used here
astrFirewallChunkRegs = [
    {'path':'register/asic_ctrl_com', 'comment': 'Registers from asic_ctrl_com'},
    {'reg':'netx_lock'},
    {'reg':'split_sdram'},

    {'path':'register/slave_firewall_ctrl', 'comment': 'Registers from slave_firewall_ctrl'},
    {'reg':'firewall_cfg_crypt_system'},
    {'reg':'firewall_cfg_debug_slave'},
    {'reg':'firewall_cfg_eth_system'},
    {'reg':'firewall_cfg_sqirom'},
    {'reg':'firewall_cfg_hifmem_amem'},
    {'reg':'firewall_cfg_hifmem_sdram'},

    {'path':'register/module_firewall_ctrl', 'comment': 'Registers from module_firewall_ctrl'},
    {'reg':'firewall_cfg_intlogic_shd_pad_ctrl'},
    {'reg':'firewall_cfg_intlogic_shd_sqi'},
    {'reg':'firewall_cfg_intlogic_shd_uart'},
    {'reg':'firewall_cfg_intlogic_shd_ecc_ctrl'},  
    {'reg':'firewall_cfg_intlogic_shd_madc'},
    {'reg':'firewall_cfg_intlogic_shd_madc_seq0'},
    {'reg':'firewall_cfg_intlogic_shd_madc_seq1'},
    {'reg':'firewall_cfg_intlogic_shd_madc_seq2'},
    {'reg':'firewall_cfg_intlogic_shd_madc_seq3'},
    {'reg':'firewall_cfg_hifmemctrl'},  

    {'path':'register/asic_ctrl', 'comment': 'Registers from asic_ctrl'},
    {'reg':'io_config0_mask'},
    {'reg':'io_config1_mask'},
    {'reg':'io_config2_mask'},
    {'reg':'io_config3_mask'},
    {'reg':'io_config4_mask'},
    {'reg':'io_config5_mask'},
    {'reg':'io_config6_mask'},
    {'reg':'io_config7_mask'},
    {'reg':'io_config8_mask'},
    {'reg':'io_config9_mask'},
    {'reg':'io_config10_mask'},
    {'reg':'io_config11_mask'},
    {'reg':'phy_ctrl0_mask'},
    {'reg':'clock_enable0_mask'},
    {'reg':'clock_enable1_mask'},
    {'reg':'systime_eth_system_ctrl_mask'},
    {'reg':'systime_gpio_com_ctrl_mask'},
    {'reg':'systime_gpio_app_ctrl_mask'},
]


astrFirewallChunkRegs_rc5 = [
    {'comment':'Firewall chunk workaround for ROM RC5'},
    {'path':'register/asic_ctrl_com', 'comment': 'Registers from asic_ctrl_com'},
    {'reg':'netx_lock'},
    {'reg':'split_sdram',               'val_mwc':0x00},

    # These entries are written to slave firewall ctrl registers, but then overwritten
    {'path':'register/slave_firewall_ctrl', 'comment': 'Registers from slave_firewall_ctrl'},
    {'reg':'firewall_cfg_crypt_system'},
    {'reg':'firewall_cfg_debug_slave'},
    {'reg':'firewall_cfg_eth_system'},
    {'reg':'firewall_cfg_sqirom',       'val_mwc':0x11},
    {'reg':'firewall_cfg_hifmem_amem'},  
    {'reg':'firewall_cfg_hifmem_sdram', 'val_mwc':0x11},

    # These are written to the slave firewall ctrl registers again
    {'path':'register/slave_firewall_ctrl', 'comment': 'Registers from slave_firewall_ctrl (repeated)'},
    {'reg':'firewall_cfg_crypt_system'},
    {'reg':'firewall_cfg_debug_slave'},
    {'reg':'firewall_cfg_eth_system'},
    {'reg':'firewall_cfg_sqirom',       'val_mwc':0x11},
    {'reg':'firewall_cfg_hifmem_amem'},  
    {'reg':'firewall_cfg_hifmem_sdram', 'val_mwc':0x11},

    # These are written to empty address space behind the slave firewall regs
    {'comment':'Padding'},
    {'val': 0},
    {'val': 0},
    {'val': 0},
    {'val': 0},

    {'path':'register/asic_ctrl', 'comment': 'Registers from asic_ctrl'},
    {'reg':'io_config0_mask'},
    {'reg':'io_config1_mask'},
    {'reg':'io_config2_mask'},
    {'reg':'io_config3_mask'},
    {'reg':'io_config4_mask'},
    {'reg':'io_config5_mask'},
    {'reg':'io_config6_mask'},
    {'reg':'io_config7_mask'},
    {'reg':'io_config8_mask'},
    {'reg':'io_config9_mask'},
    {'reg':'io_config10_mask'},
    {'reg':'io_config11_mask'},
    {'reg':'phy_ctrl0_mask'},
    {'reg':'clock_enable0_mask',        'val_mwc':ulClockEnable0Val_mwc}, 
    {'reg':'clock_enable1_mask'},
    {'reg':'systime_eth_system_ctrl_mask'},
    {'reg':'systime_gpio_com_ctrl_mask'},
    {'reg':'systime_gpio_app_ctrl_mask'},
]

astrFirewall = [
    '<Firewall>',
    '    <UInt32>'
]

strIndent = '        '
strPath = None
for iEntry, tEntry in enumerate(astrFirewallChunkRegs_rc5, 1):
    strLine = strIndent
    
    if 'path' in tEntry: 
        strPath = tEntry['path']

    if 'reg' in tEntry:
        strRegName = tEntry['reg']
        strRegPath = strPath + '/' + strRegName
        ulRegVal = get_register(strRegPath)
        
        if 'val_mwc' in tEntry:
            ulRegVal_mwc = tEntry['val_mwc']
            strLine += '0x%08x if not %%%%IS_MWC%%%% else 0x%08x'  % (ulRegVal, ulRegVal_mwc)
        else:
            strLine += '0x%08x' % (ulRegVal)
        
        if iEntry < len(astrFirewallChunkRegs_rc5):
            strLine += ', '
        else:
            strLine += '  '
        strLine += ' <!-- %s -->' % (strRegName)
    
    if 'val' in tEntry:
        ulVal = tEntry['val']
        strLine += '0x%08x' % (ulVal)
        if iEntry < len(astrFirewallChunkRegs_rc5):
            strLine += ', '
        else:
            strLine += '  '
        
    if 'comment' in tEntry: 
        strLine += ' <!-- %s -->' % (tEntry['comment'])
        
    astrFirewall.append(strLine)
    
astrFirewall.extend([
    '    </UInt32>',
    '</Firewall>'
])


atModuleFirewallRegisterAddrs = [
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_pad_ctrl',  'addr':0xff401740, 'unlock':False, 'or':0x11 }, 
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_sqi',       'addr':0xff401744, 'unlock':False, 'or':0x11 }, 
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_uart',      'addr':0xff401748, 'unlock':False, 'or':0x11 }, 
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_ecc_ctrl',  'addr':0xff40174c, 'unlock':False },  
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc',      'addr':0xff401750, 'unlock':False },
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq0', 'addr':0xff401754, 'unlock':False },
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq1', 'addr':0xff401758, 'unlock':False },
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq2', 'addr':0xff40175c, 'unlock':False },
    {'path': 'register/module_firewall_ctrl/firewall_cfg_intlogic_shd_madc_seq3', 'addr':0xff401760, 'unlock':False },
    {'path': 'register/module_firewall_ctrl/firewall_cfg_hifmemctrl',             'addr':0xff40177c, 'unlock':False },  
]

astrFirewallRegiXml = []
astrFirewallRegiXml.append ('<Register>')
addRegisterSetList(astrFirewallRegiXml, atModuleFirewallRegisterAddrs)
astrFirewallRegiXml.append('</Register>')


astrHbootXml.extend(astrFirewall)
astrHbootXml.append('')
astrHbootXml.append('<!-- Workaround for incorrect handling of firewall chunk by ROM loader RC5.  -->')
astrHbootXml.append('<!-- Always enable access of the COM CPU to shd_pad_ctrl, shd_sqi, shd_uart. -->')
astrHbootXml.append('<!-- This is needed because                                                  -->')
astrHbootXml.append('<!-- 1) at this point, the ROM code still needs to access these peripherals, -->')
astrHbootXml.append('<!-- 2) a maintenance firmware runs on the COM CPU and needs SDRAM+UART.     -->')
astrHbootXml.extend(astrFirewallRegiXml)
astrHbootXml.append('')

# Fix sqirom_cfg register 
atSqiRomRegisterAddrs = [
    {'path': 'register/sqi/sqi_sqirom_cfg',  'addr': 0xff401678, 'unlock':False },
]

astrSqiromCfgRegiXml = []
astrSqiromCfgRegiXml.append ('<!-- Correct the sqirom_cfg register -->')
astrSqiromCfgRegiXml.append ('<Register>')
addRegisterSetList(astrSqiromCfgRegiXml, atSqiRomRegisterAddrs)
astrSqiromCfgRegiXml.append('</Register>')

if ulXIPActive==1:
    astrHbootXml.extend(astrSqiromCfgRegiXml)


# output the XML
for strLine in astrHbootXml:
    output(strLine)

	]]></Template>
</Peripherals>
