// Seed: 2827690619
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    input supply0 id_5
);
  logic id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3
    , id_17,
    output uwire id_4,
    output supply1 id_5,
    output wire id_6,
    input uwire id_7,
    output tri1 id_8,
    inout wand id_9,
    input tri id_10,
    output supply0 id_11,
    output tri id_12,
    input tri0 id_13,
    output supply0 id_14,
    output tri0 id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_0,
      id_2,
      id_8,
      id_13
  );
endmodule
