  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  300/   768.)(  311/   785.)(  321/   801.)(  341/   833.)
     4/   4. : (    2/     2.)(  331/   817.)(  350/   848.)(    B/    11.)
     8/   8. : (    0/     0.)(    1/     1.)(    2/     2.)(    3/     3.)
     C/  12. : (    4/     4.)(    0/     0.)(    0/     0.)(    0/     0.)
 state is decimal format; registers are hex 

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   starting instruction 1
    0    9    9   9   0    0    0    0    0    0    0   0    0    0 0000 [pc] -> mar     
    1    9    9   9   0    0    0    0    0    0    0   0    0    0 0000 [[mar]] -> mdr  
    2    9    9   9   0    0    0    0    0    0    0   0  300    0 0000 [mdr] -> ir     
    3    9    9   9   0    0    0    0    0    0    0   0  300  300 0000 [pc]+1 -> q     
    4    9    9   9   0    0    1    0    0    0    0   0  300  300 0000 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    5    9    9   9   1    0    1    0    0    0    0   0  300  300 0000 --              
    6    9    9   9   1    0    1    0    0    0    0   0  300  300 0000 --              
  230    9    9   9   1    0    1    0    0    0    0   0  300  300 0000 --              
  240    9    9   9   1    0    1    0    0    0    0   0  300  300 0000 [d] -> t3       
  295    9    9   9   1    0    1    0    9    0    0   0  300  300 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  330    9    9   9   1    0    1    0    9    0    0   0  300  300 0000 [t3] -> t1      
  331    9    9   9   1    9    1    0    9    0    0   0  300  300 0000 [t1]-1 -> q     
  325    9    9   9   1    9    8    0    9    0    0   0  300  300 1000 [q] -> dst      
   starting instruction 2
    0    8    9   9   1    9    8    0    9    0    0   0  300  300 1000 [pc] -> mar     
    1    8    9   9   1    9    8    0    9    0    0   1  300  300 1000 [[mar]] -> mdr  

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    2    8    9   9   1    9    8    0    9    0    0   1  311  300 1000 [mdr] -> ir     
    3    8    9   9   1    9    8    0    9    0    0   1  311  311 1000 [pc]+1 -> q     
    4    8    9   9   1    9    2    0    9    0    0   1  311  311 1000 [q] -> pc       
    5    8    9   9   2    9    2    0    9    0    0   1  311  311 1000 --              
    6    8    9   9   2    9    2    0    9    0    0   1  311  311 1000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  230    8    9   9   2    9    2    0    9    0    0   1  311  311 1000 --              
  250    8    9   9   2    9    2    0    9    0    0   1  311  311 1000 [d] -> mar      
  251    8    9   9   2    9    2    0    9    0    0   9  311  311 1000 [[mar]] -> mdr  
  252    8    9   9   2    9    2    0    9    0    0   9    1  311 1000 [mdr] -> t3     
  253    8    9   9   2    9    2    0    1    0    0   9    1  311 1000 [d] -> t5       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  295    8    9   9   2    9    2    0    1    0    9   9    1  311 1000 --              
  330    8    9   9   2    9    2    0    1    0    9   9    1  311 1000 [t3] -> t1      
  331    8    9   9   2    1    2    0    1    0    9   9    1  311 1000 [t1]-1 -> q     
  321    8    9   9   2    1    0    0    1    0    9   9    1  311 1000 [q] -> mdr      
  301    8    9   9   2    1    0    0    1    0    9   9    0  311 1010 [t5] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  302    8    9   9   2    1    0    0    1    0    9   9    0  311 1010 [mdr] -> [[mar]]
   starting instruction 3
    0    8    9   9   2    1    0    0    1    0    9   9    0  311 1010 [pc] -> mar     
    1    8    9   9   2    1    0    0    1    0    9   2    0  311 1010 [[mar]] -> mdr  
    2    8    9   9   2    1    0    0    1    0    9   2  321  311 1010 [mdr] -> ir     
    3    8    9   9   2    1    0    0    1    0    9   2  321  321 1010 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    8    9   9   2    1    3    0    1    0    9   2  321  321 1010 [q] -> pc       
    5    8    9   9   3    1    3    0    1    0    9   2  321  321 1010 --              
    6    8    9   9   3    1    3    0    1    0    9   2  321  321 1010 --              
  230    8    9   9   3    1    3    0    1    0    9   2  321  321 1010 --              
  250    8    9   9   3    1    3    0    1    0    9   2  321  321 1010 [d] -> mar      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  251    8    9   9   3    1    3    0    1    0    9   9  321  321 1010 [[mar]] -> mdr  
  252    8    9   9   3    1    3    0    1    0    9   9    0  321 1010 [mdr] -> t3     
  253    8    9   9   3    1    3    0    0    0    9   9    0  321 1010 [d] -> t5       
  254    8    9   9   3    1    3    0    0    0    9   9    0  321 1010 [d]+1 -> q      
  255    8    9   9   3    1    A    0    0    0    9   9    0  321 1010 [q] -> d        

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  295    8    A   9   3    1    A    0    0    0    9   9    0  321 1010 --              
  330    8    A   9   3    1    A    0    0    0    9   9    0  321 1010 [t3] -> t1      
  331    8    A   9   3    0    A    0    0    0    9   9    0  321 1010 [t1]-1 -> q     
  321    8    A   9   3    0 FFFF    0    0    0    9   9    0  321 0010 [q] -> mdr      
  301    8    A   9   3    0 FFFF    0    0    0    9   9 FFFF  321 0001 [t5] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  302    8    A   9   3    0 FFFF    0    0    0    9   9 FFFF  321 0001 [mdr] -> [[mar]]
   starting instruction 4
    0    8    A   9   3    0 FFFF    0    0    0    9   9 FFFF  321 0001 [pc] -> mar     
    1    8    A   9   3    0 FFFF    0    0    0    9   3 FFFF  321 0001 [[mar]] -> mdr  
    2    8    A   9   3    0 FFFF    0    0    0    9   3  341  321 0001 [mdr] -> ir     
    3    8    A   9   3    0 FFFF    0    0    0    9   3  341  341 0001 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    8    A   9   3    0    4    0    0    0    9   3  341  341 0001 [q] -> pc       
    5    8    A   9   4    0    4    0    0    0    9   3  341  341 0001 --              
    6    8    A   9   4    0    4    0    0    0    9   3  341  341 0001 --              
  230    8    A   9   4    0    4    0    0    0    9   3  341  341 0001 --              
  270    8    A   9   4    0    4    0    0    0    9   3  341  341 0001 [pc] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  271    8    A   9   4    0    4    0    0    0    9   4  341  341 0001 [[mar]] -> mdr  
  272    8    A   9   4    0    4    0    0    0    9   4    2  341 0001 [pc]+1 -> q     
  273    8    A   9   4    0    5    0    0    0    9   4    2  341 0001 [q] -> pc       
  280    8    A   9   5    0    5    0    0    0    9   4    2  341 0001 [d] -> t1       
  281    8    A   9   5    A    5    0    0    0    9   4    2  341 0001 [t1]+[mdr] -> q 

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  282    8    A   9   5    A    C    0    0    0    9   4    2  341 0001 [q] -> mar      
  283    8    A   9   5    A    C    0    0    0    9   C    2  341 0001 [[mar]] -> mdr  
  284    8    A   9   5    A    C    0    0    0    9   C    4  341 0001 [mdr] -> t3     
  285    8    A   9   5    A    C    0    4    0    9   C    4  341 0001 [q] -> t5       
  295    8    A   9   5    A    C    0    4    0    C   C    4  341 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  330    8    A   9   5    A    C    0    4    0    C   C    4  341 0001 [t3] -> t1      
  331    8    A   9   5    4    C    0    4    0    C   C    4  341 0001 [t1]-1 -> q     
  321    8    A   9   5    4    3    0    4    0    C   C    4  341 1001 [q] -> mdr      
  301    8    A   9   5    4    3    0    4    0    C   C    3  341 1000 [t5] -> mar     
  302    8    A   9   5    4    3    0    4    0    C   C    3  341 1000 [mdr] -> [[mar]]

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   starting instruction 5
    0    8    A   9   5    4    3    0    4    0    C   C    3  341 1000 [pc] -> mar     
    1    8    A   9   5    4    3    0    4    0    C   5    3  341 1000 [[mar]] -> mdr  
    2    8    A   9   5    4    3    0    4    0    C   5  331  341 1000 [mdr] -> ir     
    3    8    A   9   5    4    3    0    4    0    C   5  331  331 1000 [pc]+1 -> q     
    4    8    A   9   5    4    6    0    4    0    C   5  331  331 1000 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    5    8    A   9   6    4    6    0    4    0    C   5  331  331 1000 --              
    6    8    A   9   6    4    6    0    4    0    C   5  331  331 1000 --              
  230    8    A   9   6    4    6    0    4    0    C   5  331  331 1000 --              
  260    8    A   9   6    4    6    0    4    0    C   5  331  331 1000 [d] -> t1       
  261    8    A   9   6    A    6    0    4    0    C   5  331  331 1000 [d]-1 -> q      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  262    8    A   9   6    A    9    0    4    0    C   5  331  331 1000 [q] -> mar      
  263    8    A   9   6    A    9    0    4    0    C   9  331  331 1000 [[mar]] -> mdr  
  264    8    A   9   6    A    9    0    4    0    C   9 FFFF  331 1000 [mdr] -> t3     
  265    8    A   9   6    A    9    0 FFFF    0    C   9 FFFF  331 1000 [q] -> t5       
  266    8    A   9   6    A    9    0 FFFF    0    9   9 FFFF  331 1000 [q] -> d        

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  295    8    9   9   6    A    9    0 FFFF    0    9   9 FFFF  331 1000 --              
  330    8    9   9   6    A    9    0 FFFF    0    9   9 FFFF  331 1000 [t3] -> t1      
  331    8    9   9   6 FFFF    9    0 FFFF    0    9   9 FFFF  331 1000 [t1]-1 -> q     
  321    8    9   9   6 FFFF FFFE    0 FFFF    0    9   9 FFFF  331 1000 [q] -> mdr      
  301    8    9   9   6 FFFF FFFE    0 FFFF    0    9   9 FFFE  331 1001 [t5] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  302    8    9   9   6 FFFF FFFE    0 FFFF    0    9   9 FFFE  331 1001 [mdr] -> [[mar]]
   starting instruction 6
    0    8    9   9   6 FFFF FFFE    0 FFFF    0    9   9 FFFE  331 1001 [pc] -> mar     
    1    8    9   9   6 FFFF FFFE    0 FFFF    0    9   6 FFFE  331 1001 [[mar]] -> mdr  
    2    8    9   9   6 FFFF FFFE    0 FFFF    0    9   6  350  331 1001 [mdr] -> ir     
    3    8    9   9   6 FFFF FFFE    0 FFFF    0    9   6  350  350 1001 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    8    9   9   6 FFFF    7    0 FFFF    0    9   6  350  350 1001 [q] -> pc       
    5    8    9   9   7 FFFF    7    0 FFFF    0    9   6  350  350 1001 --              
    6    8    9   9   7 FFFF    7    0 FFFF    0    9   6  350  350 1001 --              
  230    8    9   9   7 FFFF    7    0 FFFF    0    9   6  350  350 1001 --              
  270    8    9   9   7 FFFF    7    0 FFFF    0    9   6  350  350 1001 [pc] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  271    8    9   9   7 FFFF    7    0 FFFF    0    9   7  350  350 1001 [[mar]] -> mdr  
  272    8    9   9   7 FFFF    7    0 FFFF    0    9   7    B  350 1001 [pc]+1 -> q     
  273    8    9   9   7 FFFF    8    0 FFFF    0    9   7    B  350 1001 [q] -> pc       
  290    8    9   9   8 FFFF    8    0 FFFF    0    9   7    B  350 1001 [mdr] -> mar    
  291    8    9   9   8 FFFF    8    0 FFFF    0    9   B    B  350 1001 [mdr] -> t5     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  292    8    9   9   8 FFFF    8    0 FFFF    0    B   B    B  350 1001 [[mar]] -> mdr  
  293    8    9   9   8 FFFF    8    0 FFFF    0    B   B    3  350 1001 [mdr] -> t3     
  295    8    9   9   8 FFFF    8    0    3    0    B   B    3  350 1001 --              
  330    8    9   9   8 FFFF    8    0    3    0    B   B    3  350 1001 [t3] -> t1      
  331    8    9   9   8    3    8    0    3    0    B   B    3  350 1001 [t1]-1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  321    8    9   9   8    3    2    0    3    0    B   B    3  350 1001 [q] -> mdr      
  301    8    9   9   8    3    2    0    3    0    B   B    2  350 1000 [t5] -> mar     
  302    8    9   9   8    3    2    0    3    0    B   B    2  350 1000 [mdr] -> [[mar]]
   starting instruction 7
    0    8    9   9   8    3    2    0    3    0    B   B    2  350 1000 [pc] -> mar     
    1    8    9   9   8    3    2    0    3    0    B   8    2  350 1000 [[mar]] -> mdr  

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    2    8    9   9   8    3    2    0    3    0    B   8    0  350 1000 [mdr] -> ir     
    3    8    9   9   8    3    2    0    3    0    B   8    0    0 1000 [pc]+1 -> q     
    4    8    9   9   8    3    9    0    3    0    B   8    0    0 1000 [q] -> pc       
    7    8    9   9   9    3    9    0    3    0    B   8    0    0 1000 --              
    8    8    9   9   9    3    9    0    3    0    B   8    0    0 1000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   15    8    9   9   9    3    9    0    3    0    B   8    0    0 1000 --              
  test 3: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  300/   768.)(  311/   785.)(  321/   801.)(  341/   833.)
     4/   4. : (    2/     2.)(  331/   817.)(  350/   848.)(    B/    11.)
     8/   8. : (    0/     0.)( FFFE/    -2.)(    2/     2.)(    2/     2.)
     C/  12. : (    3/     3.)(    0/     0.)(    0/     0.)(    0/     0.)
