Jasper Apps 2024.03 FCS 64 bits 2024.03.27 15:42:27 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper_llama/communication_controller_10_100_1000_mbps_tri-mode_ethernet_mac/eth_shiftreg/eth_shiftreg_llama3_5shot/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/eth_shiftreg.v
[-- (VERI-1482)] Analyzing Verilog file './/eth_shiftreg.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_llama3_5shot.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_llama3_5shot.sva'
% 
% # Elaborate design and properties
% elaborate -top eth_shiftreg
INFO (ISW003): Top module name is "eth_shiftreg".
[INFO (HIER-8002)] .//eth_shiftreg.v(161): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property_llama3_5shot.sva(1): compiling module 'i_eth_shiftreg'
[INFO (VERI-1018)] .//eth_shiftreg.v(87): compiling module 'eth_shiftreg'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
eth_shiftreg
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock Clk
[<embedded>] % reset Reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "Reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "eth_shiftreg"]
---------------------------
# Flops:         3 (25) (0 property flop bits)
# Latches:       0 (0)
# Gates:         494 (654)
# Nets:          537
# Ports:         13
# RTL Lines:     133
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  39
# Embedded Covers:      39
25
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 78 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 25 of 25 design flops, 0 of 0 design latches, 78 of 78 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 34 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: ProofGrid usable level: 44
0: Initial ProofGrid level: 1
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: ProofGrid is starting event handling
0.0.Hp: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 52835@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_1" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_1:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_4" in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_23" in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_25" in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_35" in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_36" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_4:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_23:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_25:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_35:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_36:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_37:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_2" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_2:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_16" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_17" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_20" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_29" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_31" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_32" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_39" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_16:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_17:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_20:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_29:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_31:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_32:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_39:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_3" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_3:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_8" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_10" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_13" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_15" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_27" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_33" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_38" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_8:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_10:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_13:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_15:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_27:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_33:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_38:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_5:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_12" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_24" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_6:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_7:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_12:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_18:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_19:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_24:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_28:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_9" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_9:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_11" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_21" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_22" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_26" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_30" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_34" in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_11:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_14:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_21:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_22:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_26:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_30:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg._assert_34:precondition1" was covered in 1 cycles in 0.08 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_37" in 0.09 s.
0: ProofGrid usable level: 7
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_5" in 0.10 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_6" in 0.10 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_7" in 0.10 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_18" in 0.10 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_19" in 0.10 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_28" in 0.10 s.
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.11 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg._assert_14" in 0.11 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Proofgrid shell started at 52834@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.N: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.11 s)
0: ProofGrid usable level: 0
0.0.N: Interrupted. [0.00 s]
0.0.Ht: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Exited with Success (@ 0.15 s)
0.0.Bm: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 52865@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 52867@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.18 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.18 s)
0.0.Mpcustom4: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 52858@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.21 s)
0.0.L: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 52866@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.24 s)
0.0.L: Proofgrid shell started at 52870@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.26 s)
0.0.B: Proofgrid shell started at 52871@pal-achieve-08(local) jg_52778_pal-achieve-08_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.27 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 6.18 %)
--------------------------------------------------------------
     engines started                               :     8
     engine jobs started                           :     8

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        0.00        0.00        0.00 %
     Hp        0.16        0.11        0.00       40.19 %
     Ht        0.25        0.00        0.00        0.00 %
     Bm        0.18        0.00        0.00        0.00 %
    Mpcustom4        0.24        0.00        0.00        0.00 %
     Oh        0.17        0.00        0.00        0.00 %
      L        0.16        0.00        0.00        0.00 %
      B        0.17        0.00        0.00        0.00 %
    all        0.20        0.01        0.00        6.18 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.61        0.11        0.00

    Data read    : 8.78 kiB
    Data written : 2.13 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 1 times for a total of 0.087 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 78
                 assertions                   : 39
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 39 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 39
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 39 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-08.uic.edu
    User Name: vpulav2
    Printed on: Tuesday, Jun 4, 2024 02:09:51 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper_llama/communication_controller_10_100_1000_mbps_tri-mode_ethernet_mac/eth_shiftreg


==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------------------------
       Name                                                     |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------------------------
[1]   eth_shiftreg.v_eth_shiftreg._assert_1                          cex             Hp            1    0.073 s      
[2]   eth_shiftreg.v_eth_shiftreg._assert_1:precondition1            covered         Hp            1    0.073 s      
[3]   eth_shiftreg.v_eth_shiftreg._assert_2                          cex             Hp            1    0.075 s      
[4]   eth_shiftreg.v_eth_shiftreg._assert_2:precondition1            covered         Hp            1    0.075 s      
[5]   eth_shiftreg.v_eth_shiftreg._assert_3                          cex             Hp            1    0.077 s      
[6]   eth_shiftreg.v_eth_shiftreg._assert_3:precondition1            covered         Hp            1    0.077 s      
[7]   eth_shiftreg.v_eth_shiftreg._assert_4                          cex             Hp            1    0.073 s      
[8]   eth_shiftreg.v_eth_shiftreg._assert_4:precondition1            covered         Hp            1    0.073 s      
[9]   eth_shiftreg.v_eth_shiftreg._assert_5                          cex             Hp            2    0.105 s      
[10]  eth_shiftreg.v_eth_shiftreg._assert_5:precondition1            covered         Hp            1    0.080 s      
[11]  eth_shiftreg.v_eth_shiftreg._assert_6                          cex             Hp            2    0.105 s      
[12]  eth_shiftreg.v_eth_shiftreg._assert_6:precondition1            covered         Hp            1    0.080 s      
[13]  eth_shiftreg.v_eth_shiftreg._assert_7                          cex             Hp            2    0.105 s      
[14]  eth_shiftreg.v_eth_shiftreg._assert_7:precondition1            covered         Hp            1    0.080 s      
[15]  eth_shiftreg.v_eth_shiftreg._assert_8                          cex             Hp            1    0.077 s      
[16]  eth_shiftreg.v_eth_shiftreg._assert_8:precondition1            covered         Hp            1    0.077 s      
[17]  eth_shiftreg.v_eth_shiftreg._assert_9                          cex             Hp            1    0.081 s      
[18]  eth_shiftreg.v_eth_shiftreg._assert_9:precondition1            covered         Hp            1    0.081 s      
[19]  eth_shiftreg.v_eth_shiftreg._assert_10                         cex             Hp            1    0.077 s      
[20]  eth_shiftreg.v_eth_shiftreg._assert_10:precondition1           covered         Hp            1    0.077 s      
[21]  eth_shiftreg.v_eth_shiftreg._assert_11                         cex             Hp            1    0.081 s      
[22]  eth_shiftreg.v_eth_shiftreg._assert_11:precondition1           covered         Hp            1    0.081 s      
[23]  eth_shiftreg.v_eth_shiftreg._assert_12                         cex             Hp            1    0.080 s      
[24]  eth_shiftreg.v_eth_shiftreg._assert_12:precondition1           covered         Hp            1    0.080 s      
[25]  eth_shiftreg.v_eth_shiftreg._assert_13                         cex             Hp            1    0.077 s      
[26]  eth_shiftreg.v_eth_shiftreg._assert_13:precondition1           covered         Hp            1    0.077 s      
[27]  eth_shiftreg.v_eth_shiftreg._assert_14                         cex             Hp            2    0.106 s      
[28]  eth_shiftreg.v_eth_shiftreg._assert_14:precondition1           covered         Hp            1    0.081 s      
[29]  eth_shiftreg.v_eth_shiftreg._assert_15                         cex             Hp            1    0.077 s      
[30]  eth_shiftreg.v_eth_shiftreg._assert_15:precondition1           covered         Hp            1    0.077 s      
[31]  eth_shiftreg.v_eth_shiftreg._assert_16                         cex             Hp            1    0.075 s      
[32]  eth_shiftreg.v_eth_shiftreg._assert_16:precondition1           covered         Hp            1    0.075 s      
[33]  eth_shiftreg.v_eth_shiftreg._assert_17                         cex             Hp            1    0.075 s      
[34]  eth_shiftreg.v_eth_shiftreg._assert_17:precondition1           covered         Hp            1    0.075 s      
[35]  eth_shiftreg.v_eth_shiftreg._assert_18                         cex             Hp            2    0.105 s      
[36]  eth_shiftreg.v_eth_shiftreg._assert_18:precondition1           covered         Hp            1    0.080 s      
[37]  eth_shiftreg.v_eth_shiftreg._assert_19                         cex             Hp            2    0.105 s      
[38]  eth_shiftreg.v_eth_shiftreg._assert_19:precondition1           covered         Hp            1    0.080 s      
[39]  eth_shiftreg.v_eth_shiftreg._assert_20                         cex             Hp            1    0.075 s      
[40]  eth_shiftreg.v_eth_shiftreg._assert_20:precondition1           covered         Hp            1    0.075 s      
[41]  eth_shiftreg.v_eth_shiftreg._assert_21                         cex             Hp            1    0.081 s      
[42]  eth_shiftreg.v_eth_shiftreg._assert_21:precondition1           covered         Hp            1    0.081 s      
[43]  eth_shiftreg.v_eth_shiftreg._assert_22                         cex             Hp            1    0.081 s      
[44]  eth_shiftreg.v_eth_shiftreg._assert_22:precondition1           covered         Hp            1    0.081 s      
[45]  eth_shiftreg.v_eth_shiftreg._assert_23                         cex             Hp            1    0.073 s      
[46]  eth_shiftreg.v_eth_shiftreg._assert_23:precondition1           covered         Hp            1    0.073 s      
[47]  eth_shiftreg.v_eth_shiftreg._assert_24                         cex             Hp            1    0.080 s      
[48]  eth_shiftreg.v_eth_shiftreg._assert_24:precondition1           covered         Hp            1    0.080 s      
[49]  eth_shiftreg.v_eth_shiftreg._assert_25                         cex             Hp            1    0.073 s      
[50]  eth_shiftreg.v_eth_shiftreg._assert_25:precondition1           covered         Hp            1    0.073 s      
[51]  eth_shiftreg.v_eth_shiftreg._assert_26                         cex             Hp            1    0.081 s      
[52]  eth_shiftreg.v_eth_shiftreg._assert_26:precondition1           covered         Hp            1    0.081 s      
[53]  eth_shiftreg.v_eth_shiftreg._assert_27                         cex             Hp            1    0.077 s      
[54]  eth_shiftreg.v_eth_shiftreg._assert_27:precondition1           covered         Hp            1    0.077 s      
[55]  eth_shiftreg.v_eth_shiftreg._assert_28                         cex             Hp            2    0.105 s      
[56]  eth_shiftreg.v_eth_shiftreg._assert_28:precondition1           covered         Hp            1    0.080 s      
[57]  eth_shiftreg.v_eth_shiftreg._assert_29                         cex             Hp            1    0.075 s      
[58]  eth_shiftreg.v_eth_shiftreg._assert_29:precondition1           covered         Hp            1    0.075 s      
[59]  eth_shiftreg.v_eth_shiftreg._assert_30                         cex             Hp            1    0.081 s      
[60]  eth_shiftreg.v_eth_shiftreg._assert_30:precondition1           covered         Hp            1    0.081 s      
[61]  eth_shiftreg.v_eth_shiftreg._assert_31                         cex             Hp            1    0.075 s      
[62]  eth_shiftreg.v_eth_shiftreg._assert_31:precondition1           covered         Hp            1    0.075 s      
[63]  eth_shiftreg.v_eth_shiftreg._assert_32                         cex             Hp            1    0.075 s      
[64]  eth_shiftreg.v_eth_shiftreg._assert_32:precondition1           covered         Hp            1    0.075 s      
[65]  eth_shiftreg.v_eth_shiftreg._assert_33                         cex             Hp            1    0.077 s      
[66]  eth_shiftreg.v_eth_shiftreg._assert_33:precondition1           covered         Hp            1    0.077 s      
[67]  eth_shiftreg.v_eth_shiftreg._assert_34                         cex             Hp            1    0.081 s      
[68]  eth_shiftreg.v_eth_shiftreg._assert_34:precondition1           covered         Hp            1    0.081 s      
[69]  eth_shiftreg.v_eth_shiftreg._assert_35                         cex             Hp            1    0.073 s      
[70]  eth_shiftreg.v_eth_shiftreg._assert_35:precondition1           covered         Hp            1    0.073 s      
[71]  eth_shiftreg.v_eth_shiftreg._assert_36                         cex             Hp            1    0.073 s      
[72]  eth_shiftreg.v_eth_shiftreg._assert_36:precondition1           covered         Hp            1    0.073 s      
[73]  eth_shiftreg.v_eth_shiftreg._assert_37                         cex             Hp            1    0.093 s      
[74]  eth_shiftreg.v_eth_shiftreg._assert_37:precondition1           covered         Hp            1    0.073 s      
[75]  eth_shiftreg.v_eth_shiftreg._assert_38                         cex             Hp            1    0.077 s      
[76]  eth_shiftreg.v_eth_shiftreg._assert_38:precondition1           covered         Hp            1    0.077 s      
[77]  eth_shiftreg.v_eth_shiftreg._assert_39                         cex             Hp            1    0.075 s      
[78]  eth_shiftreg.v_eth_shiftreg._assert_39:precondition1           covered         Hp            1    0.075 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.385 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
