Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  1 01:06:07 2019
| Host         : WIN-24CL6JQ3LHK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file schema_control_sets_placed.rpt
| Design       : schema
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           16 |
|      4 |            5 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |              32 |           16 |
| No           | Yes                   | No                     |              78 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------+--------------------------------------------+------------------+----------------+
|                   Clock Signal                  | Enable Signal |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------+--------------------------------------------+------------------+----------------+
|  div/current_state_reg_P                        |               | counter1/D2/JK_trigger/current_state_reg_C |                1 |              2 |
|  div/current_state_reg_P                        |               | counter1/D2/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF1/JK_trigger/current_state_reg_C_0 |               | counter1/D2/JK_trigger/current_state_reg_C |                1 |              2 |
|  counter1/TFF1/JK_trigger/current_state_reg_C_0 |               | counter1/D2/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF1/JK_trigger/current_state_reg_C_1 |               | counter1/D4/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF1/JK_trigger/current_state_reg_C_1 |               | counter1/D4/JK_trigger/current_state_reg_C |                1 |              2 |
|  counter1/TFF3/JK_trigger/current_state_reg_C_0 |               | counter1/D4/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF3/JK_trigger/current_state_reg_C_0 |               | counter1/D4/JK_trigger/current_state_reg_C |                1 |              2 |
|  counter1/TFF4/JK_trigger/current_state_reg_C_0 |               | counter1/D5/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF4/JK_trigger/current_state_reg_C_0 |               | counter1/D5/JK_trigger/current_state_reg_C |                1 |              2 |
|  counter1/TFF5/JK_trigger/current_state_reg_C_0 |               | counter1/D5/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF5/JK_trigger/current_state_reg_C_0 |               | counter1/D5/JK_trigger/current_state_reg_C |                1 |              2 |
|  counter1/TFF6/JK_trigger/current_state_reg_C_0 |               | counter1/D7/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF6/JK_trigger/current_state_reg_C_0 |               | counter1/D7/JK_trigger/current_state_reg_C |                1 |              2 |
|  counter1/TFF7/JK_trigger/current_state_reg_P_0 |               | counter1/D7/JK_trigger/current_state_reg_P |                1 |              2 |
|  counter1/TFF7/JK_trigger/current_state_reg_P_0 |               | counter1/D7/JK_trigger/current_state_reg_C |                1 |              2 |
|  counter1/D2/JK_trigger/current_state_reg_P     |               | counter1/D2/JK_trigger/current_state_reg_C |                2 |              4 |
|  counter1/D5/JK_trigger/current_state_reg_P     |               | counter1/D5/JK_trigger/current_state_reg_C |                1 |              4 |
|  counter1/D4/JK_trigger/current_state_reg_P     |               | counter1/D4/JK_trigger/current_state_reg_C |                1 |              4 |
|  counter1/D7/JK_trigger/current_state_reg_P     |               | counter1/D7/JK_trigger/current_state_reg_C |                2 |              4 |
|  o_BUFG                                         |               |                                            |                1 |              4 |
|  div/CCK                                        |               |                                            |                1 |              8 |
|  o_BUFG                                         |               | div/temp                                   |                8 |             62 |
+-------------------------------------------------+---------------+--------------------------------------------+------------------+----------------+


