Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Tue Dec 23 21:34:49 2025
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_unified_top_timing_summary_routed.rpt -pb fpga_unified_top_timing_summary_routed.pb -rpx fpga_unified_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_unified_top
| Device            : xcau15p-ffvb676
| Speed File        : -1  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 16          
LUTAR-1    Warning           LUT drives async reset alert                2           
TIMING-18  Warning           Missing input or output delay               5           
TIMING-20  Warning           Non-clocked latch                           18          
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC  1           
LATCH-1    Advisory          Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clock_gen/inst/mmcme4_adv_inst/PSDONE (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mgr/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mgr/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mgr/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mgr/FSM_onehot_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.902        0.000                      0                  427        0.036        0.000                      0                  427        2.000        0.000                       0                   255  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_p             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {2.778 7.778}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               2.000        0.000                       0                     2  
  clk_out1_clk_wiz_0                                                                                                                                                    4.725        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                    4.725        0.000                       0                     3  
  clk_out3_clk_wiz_0        1.207        0.000                      0                  417        0.036        0.000                      0                  417        3.400        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        1.868        0.000                      0                    1        6.956        0.000                      0                    1  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        1.956        0.000                      0                    1        6.908        0.000                      0                    1  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        1.147        0.000                      0                    1        2.894        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        6.343        0.000                      0                    1        2.552        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        0.902        0.000                      0                    1        7.405        0.000                      0                    1  
**async_default**   clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        8.107        0.000                      0                    1        0.200        0.000                      0                    1  
**async_default**   clk_out3_clk_wiz_0  clk_out3_clk_wiz_0        8.356        0.000                      0                    6        0.308        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out3_clk_wiz_0                      
(none)                                  clk_out3_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         10.000      8.501      BUFGCE_X0Y21  clock_gen/inst/clkin1_bufg1/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 2.778 7.778 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y22   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X44Y159  sns/alarm_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/alarm_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/alarm_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/alarm_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/alarm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y16   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X44Y159  sns/FF1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/FF1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/FF1/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/FF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X44Y159  sns/FF1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 3.732ns (43.130%)  route 4.921ns (56.870%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 14.164 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.786ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.715ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.060     3.900    dly/clk_out3
    SLICE_X43Y159        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.996 r  dly/start_reg/Q
                         net (fo=1, routed)           0.053     4.049    dly/start_reg_n_0
    SLICE_X43Y159        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.088 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.161     4.249    dly/connection_1
    SLICE_X43Y159        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.082     4.331 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.186     4.517    dly/connection_2
    SLICE_X43Y159        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.091     4.608 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.149     4.757    dly/connection_3
    SLICE_X44Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.795 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.047     4.842    dly/connection_4
    SLICE_X44Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.905 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.105     5.010    dly/connection_5
    SLICE_X43Y159        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     5.073 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.044     5.117    dly/connection_6
    SLICE_X43Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.181 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.049     5.230    dly/connection_7
    SLICE_X43Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     5.294 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.103     5.397    dly/connection_8
    SLICE_X43Y159        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     5.480 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.195     5.675    dly/connection_9
    SLICE_X43Y159        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     5.802 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.191     5.993    dly/connection_10
    SLICE_X43Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.057 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.111     6.168    dly/connection_11
    SLICE_X43Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.208 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.049     6.257    dly/connection_12
    SLICE_X43Y160        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.321 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.104     6.425    dly/connection_13
    SLICE_X43Y160        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.465 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.046     6.511    dly/connection_14
    SLICE_X43Y160        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.549 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.103     6.652    dly/connection_15
    SLICE_X43Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.691 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.047     6.738    dly/connection_16
    SLICE_X43Y160        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     6.838 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.046     6.884    dly/connection_17
    SLICE_X43Y160        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.922 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.048     6.970    dly/connection_18
    SLICE_X43Y160        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.009 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.100     7.109    dly/connection_19
    SLICE_X43Y161        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     7.209 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.046     7.255    dly/connection_20
    SLICE_X43Y161        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     7.293 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.053     7.346    dly/connection_21
    SLICE_X43Y161        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     7.460 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.047     7.507    dly/connection_22
    SLICE_X43Y161        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     7.607 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.047     7.654    dly/connection_23
    SLICE_X43Y161        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.693 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.045     7.738    dly/connection_24
    SLICE_X43Y161        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     7.802 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.158     7.960    dly/connection_25
    SLICE_X43Y161        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.091     8.051 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.144     8.195    dly/connection_26
    SLICE_X43Y161        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     8.335 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.190     8.525    dly/connection_27
    SLICE_X43Y161        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     8.563 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.104     8.667    dly/connection_28
    SLICE_X44Y161        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     8.767 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.057     8.824    dly/connection_29
    SLICE_X44Y161        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     8.941 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.050     8.991    dly/connection_30
    SLICE_X44Y161        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     9.030 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.103     9.133    dly/connection_31
    SLICE_X44Y161        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.171 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.051     9.222    dly/connection_32
    SLICE_X44Y161        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     9.323 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.106     9.429    dly/connection_33
    SLICE_X44Y161        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     9.547 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.182     9.729    dly/connection_34
    SLICE_X44Y161        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     9.767 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.060     9.827    dly/connection_35
    SLICE_X44Y160        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.868 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.099     9.967    dly/connection_36
    SLICE_X44Y160        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    10.029 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.100    10.129    dly/connection_37
    SLICE_X44Y160        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    10.191 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.046    10.237    dly/connection_38
    SLICE_X44Y160        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    10.337 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.054    10.391    dly/connection_39
    SLICE_X44Y160        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    10.455 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.105    10.560    dly/connection_40
    SLICE_X44Y160        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120    10.680 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.212    10.892    dly/connection_41
    SLICE_X44Y160        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.121    11.013 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.197    11.210    dly/connection_42
    SLICE_X44Y160        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    11.249 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.053    11.302    dly/connection_43
    SLICE_X44Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    11.415 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.051    11.466    dly/connection_44
    SLICE_X44Y160        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    11.567 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.109    11.676    dly/connection_45
    SLICE_X44Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066    11.742 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.050    11.792    dly/connection_46
    SLICE_X44Y159        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    11.831 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.103    11.934    dly/connection_47
    SLICE_X44Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    11.972 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.051    12.023    dly/connection_48
    SLICE_X44Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    12.124 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.106    12.230    dly/connection_49
    SLICE_X44Y159        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118    12.348 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.205    12.553    sns/delayed_sig
    SLICE_X45Y159        FDCE                                         r  sns/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.830    14.164    sns/clk_out3
    SLICE_X45Y159        FDCE                                         r  sns/FF2/C
                         clock pessimism             -0.354    13.810    
                         clock uncertainty           -0.077    13.733    
    SLICE_X45Y159        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.760    sns/FF2
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 2.370ns (61.290%)  route 1.497ns (38.710%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.124ns = ( 14.124 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.715ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.680     6.769    u_mon/drdy
    SLICE_X43Y155        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     6.887 r  u_mon/state[2]_i_4/O
                         net (fo=1, routed)           0.178     7.065    u_mon/state[2]_i_4_n_0
    SLICE_X43Y155        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     7.186 r  u_mon/state[2]_i_1/O
                         net (fo=3, routed)           0.639     7.824    u_mon/state[2]_i_1_n_0
    SLICE_X41Y153        FDCE                                         r  u_mon/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.790    14.124    u_mon/clk_out3
    SLICE_X41Y153        FDCE                                         r  u_mon/state_reg[1]/C
                         clock pessimism             -0.354    13.771    
                         clock uncertainty           -0.077    13.693    
    SLICE_X41Y153        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    13.651    u_mon/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 2.370ns (63.464%)  route 1.364ns (36.536%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.131ns = ( 14.131 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.715ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.680     6.769    u_mon/drdy
    SLICE_X43Y155        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     6.887 r  u_mon/state[2]_i_4/O
                         net (fo=1, routed)           0.178     7.065    u_mon/state[2]_i_4_n_0
    SLICE_X43Y155        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     7.186 r  u_mon/state[2]_i_1/O
                         net (fo=3, routed)           0.506     7.692    u_mon/state[2]_i_1_n_0
    SLICE_X41Y155        FDCE                                         r  u_mon/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.797    14.131    u_mon/clk_out3
    SLICE_X41Y155        FDCE                                         r  u_mon/state_reg[2]/C
                         clock pessimism             -0.354    13.778    
                         clock uncertainty           -0.077    13.700    
    SLICE_X41Y155        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    13.657    u_mon/state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 2.266ns (60.541%)  route 1.477ns (39.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.715ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.530     6.618    u_mon/drdy
    SLICE_X41Y153        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     6.753 r  u_mon/reg_vcc[15]_i_1/O
                         net (fo=16, routed)          0.947     7.700    u_mon/reg_vcc[15]_i_1_n_0
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.833    14.167    u_mon/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[10]/C
                         clock pessimism             -0.354    13.813    
                         clock uncertainty           -0.077    13.736    
    SLICE_X45Y157        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    13.694    u_mon/reg_vcc_reg[10]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 2.266ns (60.541%)  route 1.477ns (39.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.715ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.530     6.618    u_mon/drdy
    SLICE_X41Y153        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     6.753 r  u_mon/reg_vcc[15]_i_1/O
                         net (fo=16, routed)          0.947     7.700    u_mon/reg_vcc[15]_i_1_n_0
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.833    14.167    u_mon/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[2]/C
                         clock pessimism             -0.354    13.813    
                         clock uncertainty           -0.077    13.736    
    SLICE_X45Y157        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    13.694    u_mon/reg_vcc_reg[2]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 2.266ns (60.557%)  route 1.476ns (39.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.715ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.530     6.618    u_mon/drdy
    SLICE_X41Y153        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     6.753 r  u_mon/reg_vcc[15]_i_1/O
                         net (fo=16, routed)          0.946     7.699    u_mon/reg_vcc[15]_i_1_n_0
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.833    14.167    u_mon/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[0]/C
                         clock pessimism             -0.354    13.813    
                         clock uncertainty           -0.077    13.736    
    SLICE_X45Y157        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    13.694    u_mon/reg_vcc_reg[0]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 2.266ns (60.557%)  route 1.476ns (39.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.715ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.530     6.618    u_mon/drdy
    SLICE_X41Y153        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     6.753 r  u_mon/reg_vcc[15]_i_1/O
                         net (fo=16, routed)          0.946     7.699    u_mon/reg_vcc[15]_i_1_n_0
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.833    14.167    u_mon/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[13]/C
                         clock pessimism             -0.354    13.813    
                         clock uncertainty           -0.077    13.736    
    SLICE_X45Y157        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    13.694    u_mon/reg_vcc_reg[13]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 2.266ns (60.557%)  route 1.476ns (39.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.715ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.530     6.618    u_mon/drdy
    SLICE_X41Y153        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     6.753 r  u_mon/reg_vcc[15]_i_1/O
                         net (fo=16, routed)          0.946     7.699    u_mon/reg_vcc[15]_i_1_n_0
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.833    14.167    u_mon/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_mon/reg_vcc_reg[5]/C
                         clock pessimism             -0.354    13.813    
                         clock uncertainty           -0.077    13.736    
    SLICE_X45Y157        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    13.694    u_mon/reg_vcc_reg[5]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/daddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.393ns (63.884%)  route 1.353ns (36.116%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.715ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.530     6.618    u_mon/drdy
    SLICE_X41Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     6.731 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=17, routed)          0.763     7.494    u_mon/reg_temp[15]_i_1_n_0
    SLICE_X43Y155        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     7.643 r  u_mon/daddr[0]_i_1/O
                         net (fo=1, routed)           0.060     7.703    u_mon/daddr[0]_i_1_n_0
    SLICE_X43Y155        FDCE                                         r  u_mon/daddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.827    14.161    u_mon/clk_out3
    SLICE_X43Y155        FDCE                                         r  u_mon/daddr_reg[0]/C
                         clock pessimism             -0.354    13.807    
                         clock uncertainty           -0.077    13.730    
    SLICE_X43Y155        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.757    u_mon/daddr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.266ns (61.785%)  route 1.402ns (38.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.169ns = ( 14.169 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.715ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.117     3.957    u_mon/clk_out3
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/DRDY
                         net (fo=4, routed)           0.530     6.618    u_mon/drdy
    SLICE_X41Y153        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     6.753 r  u_mon/reg_vcc[15]_i_1/O
                         net (fo=16, routed)          0.872     7.625    u_mon/reg_vcc[15]_i_1_n_0
    SLICE_X44Y155        FDCE                                         r  u_mon/reg_vcc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.835    14.169    u_mon/clk_out3
    SLICE_X44Y155        FDCE                                         r  u_mon/reg_vcc_reg[14]/C
                         clock pessimism             -0.354    13.815    
                         clock uncertainty           -0.077    13.738    
    SLICE_X44Y155        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    13.694    u_mon/reg_vcc_reg[14]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_arb/idle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.053ns (43.051%)  route 0.070ns (56.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.035ns (routing 0.397ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.442ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.035     2.297    u_arb/clk_out3
    SLICE_X44Y157        FDCE                                         r  u_arb/idle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y157        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.336 f  u_arb/idle_cnt_reg[4]/Q
                         net (fo=4, routed)           0.054     2.390    u_arb/idle_cnt[4]
    SLICE_X43Y157        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.404 r  u_arb/croc_busy_i_1/O
                         net (fo=1, routed)           0.016     2.420    u_arb/croc_busy_i_1_n_0
    SLICE_X43Y157        FDCE                                         r  u_arb/croc_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.160     2.123    u_arb/clk_out3
    SLICE_X43Y157        FDCE                                         r  u_arb/croc_busy_reg/C
                         clock pessimism              0.216     2.338    
    SLICE_X43Y157        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.384    u_arb/croc_busy_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rx_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.002ns (routing 0.397ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.442ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.002     2.264    clk_sys
    SLICE_X38Y163        FDRE                                         r  rx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.303 r  rx_cnt_reg[0]/Q
                         net (fo=13, routed)          0.029     2.332    rx_cnt_reg_n_0_[0]
    SLICE_X38Y163        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.346 r  rx_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     2.362    rx_cnt[0]_i_1_n_0
    SLICE_X38Y163        FDRE                                         r  rx_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.130     2.092    clk_sys
    SLICE_X38Y163        FDRE                                         r  rx_cnt_reg[0]/C
                         clock pessimism              0.178     2.270    
    SLICE_X38Y163        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.316    rx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_arb/idle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/idle_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.227%)  route 0.052ns (49.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Net Delay (Source):      1.035ns (routing 0.397ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.442ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.035     2.297    u_arb/clk_out3
    SLICE_X44Y157        FDCE                                         r  u_arb/idle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y157        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.335 r  u_arb/idle_cnt_reg[3]/Q
                         net (fo=5, routed)           0.031     2.365    u_arb/idle_cnt[3]
    SLICE_X44Y157        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     2.379 r  u_arb/idle_cnt[3]_i_1/O
                         net (fo=1, routed)           0.021     2.400    u_arb/p_1_in[3]
    SLICE_X44Y157        FDCE                                         r  u_arb/idle_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.166     2.129    u_arb/clk_out3
    SLICE_X44Y157        FDCE                                         r  u_arb/idle_cnt_reg[3]/C
                         clock pessimism              0.174     2.303    
    SLICE_X44Y157        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.349    u_arb/idle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_mon/byte_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/byte_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.442ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.030     2.292    u_mon/clk_out3
    SLICE_X43Y156        FDCE                                         r  u_mon/byte_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.331 r  u_mon/byte_idx_reg[1]/Q
                         net (fo=28, routed)          0.027     2.357    u_mon/byte_idx_reg[1]
    SLICE_X43Y156        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     2.390 r  u_mon/byte_idx[3]_i_1/O
                         net (fo=1, routed)           0.006     2.396    u_mon/byte_idx[3]_i_1_n_0
    SLICE_X43Y156        FDCE                                         r  u_mon/byte_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.159     2.122    u_mon/clk_out3
    SLICE_X43Y156        FDCE                                         r  u_mon/byte_idx_reg[3]/C
                         clock pessimism              0.176     2.298    
    SLICE_X43Y156        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.345    u_mon/byte_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_mon/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.751%)  route 0.044ns (41.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.010ns (routing 0.397ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.442ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.010     2.272    u_mon/clk_out3
    SLICE_X41Y160        FDRE                                         r  u_mon/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.311 r  u_mon/baud_cnt_reg[1]/Q
                         net (fo=6, routed)           0.029     2.340    u_mon/baud_cnt[1]
    SLICE_X41Y160        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     2.363 r  u_mon/baud_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015     2.378    u_mon/p_3_in[4]
    SLICE_X41Y160        FDRE                                         r  u_mon/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.138     2.100    u_mon/clk_out3
    SLICE_X41Y160        FDRE                                         r  u_mon/baud_cnt_reg[4]/C
                         clock pessimism              0.178     2.278    
    SLICE_X41Y160        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.324    u_mon/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_arb/idle_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/idle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (49.956%)  route 0.053ns (50.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Net Delay (Source):      1.039ns (routing 0.397ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.442ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.039     2.301    u_arb/clk_out3
    SLICE_X44Y158        FDCE                                         r  u_arb/idle_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y158        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.340 r  u_arb/idle_cnt_reg[7]/Q
                         net (fo=3, routed)           0.027     2.367    u_arb/idle_cnt[7]
    SLICE_X44Y158        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     2.381 r  u_arb/idle_cnt[7]_i_1/O
                         net (fo=1, routed)           0.026     2.407    u_arb/p_1_in[7]
    SLICE_X44Y158        FDCE                                         r  u_arb/idle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.170     2.133    u_arb/clk_out3
    SLICE_X44Y158        FDCE                                         r  u_arb/idle_cnt_reg[7]/C
                         clock pessimism              0.174     2.307    
    SLICE_X44Y158        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.353    u_arb/idle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 auto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.337%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.003ns (routing 0.397ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.442ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.003     2.265    clk_sys
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.304 r  auto_cnt_reg[3]/Q
                         net (fo=1, routed)           0.044     2.348    auto_cnt_reg_n_0_[3]
    SLICE_X38Y157        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.365 r  auto_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.372    auto_cnt_reg[0]_i_1_n_12
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.131     2.094    clk_sys
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[3]/C
                         clock pessimism              0.177     2.271    
    SLICE_X38Y157        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.317    auto_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 auto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.003ns (routing 0.397ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.442ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.003     2.265    clk_sys
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.304 r  auto_cnt_reg[1]/Q
                         net (fo=1, routed)           0.045     2.349    auto_cnt_reg_n_0_[1]
    SLICE_X38Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.366 r  auto_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.373    auto_cnt_reg[0]_i_1_n_14
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.131     2.094    clk_sys
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[1]/C
                         clock pessimism              0.177     2.271    
    SLICE_X38Y157        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.317    auto_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 auto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.003ns (routing 0.397ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.442ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.003     2.265    clk_sys
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.304 r  auto_cnt_reg[2]/Q
                         net (fo=1, routed)           0.046     2.350    auto_cnt_reg_n_0_[2]
    SLICE_X38Y157        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.367 r  auto_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.374    auto_cnt_reg[0]_i_1_n_13
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.131     2.094    clk_sys
    SLICE_X38Y157        FDRE                                         r  auto_cnt_reg[2]/C
                         clock pessimism              0.177     2.271    
    SLICE_X38Y157        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.317    auto_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mgr/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.062ns (56.690%)  route 0.047ns (43.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.010ns (routing 0.397ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.010     2.272    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.311 r  mgr/FSM_onehot_state_reg[1]/Q
                         net (fo=18, routed)          0.030     2.342    mgr/signal__0
    SLICE_X41Y156        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.365 r  mgr/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.017     2.382    mgr/FSM_onehot_state[1]_i_1_n_0
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.139     2.101    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.177     2.278    
    SLICE_X41Y156        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.324    mgr/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  u_mon/sysmon_inst/DCLK
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.222         10.000      7.778      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y14   clock_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X37Y162  FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X39Y162  FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X38Y157  auto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X38Y158  auto_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X38Y158  auto_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X38Y158  auto_cnt_reg[12]/C
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/DCLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X37Y162  FSM_sequential_rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X37Y162  FSM_sequential_rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y162  FSM_sequential_rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y162  FSM_sequential_rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X38Y157  auto_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X38Y157  auto_cnt_reg[0]/C
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/DCLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X37Y162  FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X37Y162  FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y162  FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y162  FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X38Y157  auto_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X38Y157  auto_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 sns/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.211ns (43.416%)  route 0.275ns (56.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 7.021 - 2.778 ) 
    Source Clock Delay      (SCD):    3.969ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.125ns (routing 1.250ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.910ns (routing 1.150ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.816    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.844 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.125     3.969    sns/clk_out2
    SLICE_X44Y159        FDCE                                         r  sns/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.064 r  sns/FF1/Q
                         net (fo=1, routed)           0.212     4.276    sns/ff1
    SLICE_X44Y159        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     4.392 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.063     4.455    sns/xor_out
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.910     7.021    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism             -0.527     6.494    
                         clock uncertainty           -0.197     6.297    
    SLICE_X44Y159        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.324    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  1.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.956ns  (arrival time - required time)
  Source:                 sns/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.153ns (55.235%)  route 0.124ns (44.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 6.768 - 2.778 ) 
    Source Clock Delay      (SCD):    4.224ns = ( 14.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.886ns (routing 1.142ns, distribution 0.744ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.259ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.886    14.224    sns/clk_out2
    SLICE_X44Y159        FDCE                                         r  sns/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071    14.295 r  sns/FF1/Q
                         net (fo=1, routed)           0.096    14.391    sns/ff1
    SLICE_X44Y159        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.082    14.473 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.028    14.501    sns/xor_out
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.152     6.768    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism              0.527     7.295    
                         clock uncertainty            0.197     7.492    
    SLICE_X44Y159        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.053     7.545    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                         -7.545    
                         arrival time                          14.501    
  -------------------------------------------------------------------
                         slack                                  6.956    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 sns/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.277ns (59.570%)  route 0.188ns (40.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 7.021 - 2.778 ) 
    Source Clock Delay      (SCD):    3.902ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.062ns (routing 0.786ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.910ns (routing 1.150ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.062     3.902    sns/clk_out3
    SLICE_X45Y159        FDCE                                         r  sns/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y159        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.000 r  sns/FF2/Q
                         net (fo=1, routed)           0.125     4.125    sns/FF2_n_0
    SLICE_X44Y159        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     4.304 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.063     4.367    sns/xor_out
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.910     7.021    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism             -0.527     6.494    
                         clock uncertainty           -0.197     6.297    
    SLICE_X44Y159        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.324    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  1.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.908ns  (arrival time - required time)
  Source:                 sns/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.289ns  (logic 0.189ns (65.398%)  route 0.100ns (34.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 6.768 - 2.778 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 14.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.830ns (routing 0.715ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.259ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.830    14.164    sns/clk_out3
    SLICE_X45Y159        FDCE                                         r  sns/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y159        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073    14.237 r  sns/FF2/Q
                         net (fo=1, routed)           0.072    14.309    sns/FF2_n_0
    SLICE_X44Y159        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116    14.425 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.028    14.453    sns/xor_out
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.152     6.768    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism              0.527     7.295    
                         clock uncertainty            0.197     7.492    
    SLICE_X44Y159        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.053     7.545    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                         -7.545    
                         arrival time                          14.453    
  -------------------------------------------------------------------
                         slack                                  6.908    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 3.732ns (44.009%)  route 4.748ns (55.991%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 14.224 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.060ns (routing 0.786ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.886ns (routing 1.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.060     3.900    dly/clk_out3
    SLICE_X43Y159        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.996 r  dly/start_reg/Q
                         net (fo=1, routed)           0.053     4.049    dly/start_reg_n_0
    SLICE_X43Y159        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.088 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.161     4.249    dly/connection_1
    SLICE_X43Y159        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.082     4.331 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.186     4.517    dly/connection_2
    SLICE_X43Y159        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.091     4.608 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.149     4.757    dly/connection_3
    SLICE_X44Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.795 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.047     4.842    dly/connection_4
    SLICE_X44Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.905 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.105     5.010    dly/connection_5
    SLICE_X43Y159        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     5.073 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.044     5.117    dly/connection_6
    SLICE_X43Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.181 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.049     5.230    dly/connection_7
    SLICE_X43Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     5.294 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.103     5.397    dly/connection_8
    SLICE_X43Y159        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     5.480 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.195     5.675    dly/connection_9
    SLICE_X43Y159        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     5.802 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.191     5.993    dly/connection_10
    SLICE_X43Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.057 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.111     6.168    dly/connection_11
    SLICE_X43Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.208 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.049     6.257    dly/connection_12
    SLICE_X43Y160        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.321 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.104     6.425    dly/connection_13
    SLICE_X43Y160        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.465 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.046     6.511    dly/connection_14
    SLICE_X43Y160        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.549 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.103     6.652    dly/connection_15
    SLICE_X43Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.691 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.047     6.738    dly/connection_16
    SLICE_X43Y160        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     6.838 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.046     6.884    dly/connection_17
    SLICE_X43Y160        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.922 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.048     6.970    dly/connection_18
    SLICE_X43Y160        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.009 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.100     7.109    dly/connection_19
    SLICE_X43Y161        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     7.209 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.046     7.255    dly/connection_20
    SLICE_X43Y161        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     7.293 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.053     7.346    dly/connection_21
    SLICE_X43Y161        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     7.460 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.047     7.507    dly/connection_22
    SLICE_X43Y161        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     7.607 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.047     7.654    dly/connection_23
    SLICE_X43Y161        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.693 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.045     7.738    dly/connection_24
    SLICE_X43Y161        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     7.802 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.158     7.960    dly/connection_25
    SLICE_X43Y161        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.091     8.051 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.144     8.195    dly/connection_26
    SLICE_X43Y161        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     8.335 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.190     8.525    dly/connection_27
    SLICE_X43Y161        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     8.563 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.104     8.667    dly/connection_28
    SLICE_X44Y161        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     8.767 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.057     8.824    dly/connection_29
    SLICE_X44Y161        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     8.941 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.050     8.991    dly/connection_30
    SLICE_X44Y161        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     9.030 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.103     9.133    dly/connection_31
    SLICE_X44Y161        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.171 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.051     9.222    dly/connection_32
    SLICE_X44Y161        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     9.323 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.106     9.429    dly/connection_33
    SLICE_X44Y161        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     9.547 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.182     9.729    dly/connection_34
    SLICE_X44Y161        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     9.767 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.060     9.827    dly/connection_35
    SLICE_X44Y160        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.868 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.099     9.967    dly/connection_36
    SLICE_X44Y160        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    10.029 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.100    10.129    dly/connection_37
    SLICE_X44Y160        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    10.191 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.046    10.237    dly/connection_38
    SLICE_X44Y160        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    10.337 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.054    10.391    dly/connection_39
    SLICE_X44Y160        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    10.455 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.105    10.560    dly/connection_40
    SLICE_X44Y160        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120    10.680 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.212    10.892    dly/connection_41
    SLICE_X44Y160        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.121    11.013 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.197    11.210    dly/connection_42
    SLICE_X44Y160        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    11.249 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.053    11.302    dly/connection_43
    SLICE_X44Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    11.415 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.051    11.466    dly/connection_44
    SLICE_X44Y160        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    11.567 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.109    11.676    dly/connection_45
    SLICE_X44Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066    11.742 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.050    11.792    dly/connection_46
    SLICE_X44Y159        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    11.831 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.103    11.934    dly/connection_47
    SLICE_X44Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    11.972 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.051    12.023    dly/connection_48
    SLICE_X44Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    12.124 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.106    12.230    dly/connection_49
    SLICE_X44Y159        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118    12.348 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.032    12.380    sns/delayed_sig
    SLICE_X44Y159        FDCE                                         r  sns/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.886    14.224    sns/clk_out2
    SLICE_X44Y159        FDCE                                         r  sns/FF1/C
                         clock pessimism             -0.527    13.697    
                         clock uncertainty           -0.197    13.500    
    SLICE_X44Y159        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.527    sns/FF1
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.894ns  (arrival time - required time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.232ns (36.875%)  route 2.109ns (63.125%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.028ns (routing 0.397ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.703ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.028     2.290    dly/clk_out3
    SLICE_X43Y159        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.329 r  dly/start_reg/Q
                         net (fo=1, routed)           0.025     2.354    dly/start_reg_n_0
    SLICE_X43Y159        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.368 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.066     2.434    dly/connection_1
    SLICE_X43Y159        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     2.454 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.084     2.538    dly/connection_2
    SLICE_X43Y159        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.021     2.559 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.067     2.626    dly/connection_3
    SLICE_X44Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.640 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.021     2.661    dly/connection_4
    SLICE_X44Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     2.683 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.048     2.731    dly/connection_5
    SLICE_X43Y159        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.753 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.021     2.774    dly/connection_6
    SLICE_X43Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.797 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.023     2.820    dly/connection_7
    SLICE_X43Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.842 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.044     2.886    dly/connection_8
    SLICE_X43Y159        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     2.906 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.085     2.991    dly/connection_9
    SLICE_X43Y159        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.033     3.024 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.082     3.106    dly/connection_10
    SLICE_X43Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     3.128 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.048     3.176    dly/connection_11
    SLICE_X43Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.191 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.023     3.214    dly/connection_12
    SLICE_X43Y160        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     3.236 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.047     3.283    dly/connection_13
    SLICE_X43Y160        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     3.298 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.021     3.319    dly/connection_14
    SLICE_X43Y160        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     3.333 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.043     3.376    dly/connection_15
    SLICE_X43Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     3.390 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.023     3.413    dly/connection_16
    SLICE_X43Y160        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.448 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.022     3.470    dly/connection_17
    SLICE_X43Y160        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.484 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.022     3.506    dly/connection_18
    SLICE_X43Y160        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.520 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.046     3.566    dly/connection_19
    SLICE_X43Y161        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     3.601 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.021     3.622    dly/connection_20
    SLICE_X43Y161        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     3.636 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.025     3.661    dly/connection_21
    SLICE_X43Y161        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     3.701 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.023     3.724    dly/connection_22
    SLICE_X43Y161        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.759 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.022     3.781    dly/connection_23
    SLICE_X43Y161        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.795 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.021     3.816    dly/connection_24
    SLICE_X43Y161        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     3.838 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.065     3.903    dly/connection_25
    SLICE_X43Y161        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.021     3.924 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.066     3.990    dly/connection_26
    SLICE_X43Y161        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.038     4.028 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.086     4.114    dly/connection_27
    SLICE_X43Y161        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     4.128 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.047     4.175    dly/connection_28
    SLICE_X44Y161        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     4.210 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.027     4.237    dly/connection_29
    SLICE_X44Y161        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.278 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.024     4.302    dly/connection_30
    SLICE_X44Y161        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.316 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.044     4.360    dly/connection_31
    SLICE_X44Y161        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     4.374 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.024     4.398    dly/connection_32
    SLICE_X44Y161        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     4.433 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.047     4.480    dly/connection_33
    SLICE_X44Y161        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     4.513 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.082     4.595    dly/connection_34
    SLICE_X44Y161        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     4.609 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.028     4.637    dly/connection_35
    SLICE_X44Y160        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     4.652 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.042     4.694    dly/connection_36
    SLICE_X44Y160        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     4.716 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.042     4.758    dly/connection_37
    SLICE_X44Y160        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     4.780 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.022     4.802    dly/connection_38
    SLICE_X44Y160        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     4.837 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.025     4.862    dly/connection_39
    SLICE_X44Y160        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     4.885 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.044     4.929    dly/connection_40
    SLICE_X44Y160        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     4.966 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.092     5.058    dly/connection_41
    SLICE_X44Y160        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     5.094 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.086     5.180    dly/connection_42
    SLICE_X44Y160        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     5.194 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.025     5.219    dly/connection_43
    SLICE_X44Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     5.259 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.024     5.283    dly/connection_44
    SLICE_X44Y160        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     5.318 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.049     5.367    dly/connection_45
    SLICE_X44Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     5.390 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.024     5.414    dly/connection_46
    SLICE_X44Y159        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     5.428 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.044     5.472    dly/connection_47
    SLICE_X44Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     5.486 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.024     5.510    dly/connection_48
    SLICE_X44Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     5.545 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.047     5.592    dly/connection_49
    SLICE_X44Y159        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     5.625 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.006     5.631    sns/delayed_sig
    SLICE_X44Y159        FDCE                                         r  sns/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.947    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.966 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.205     2.171    sns/clk_out2
    SLICE_X44Y159        FDCE                                         r  sns/FF1/C
                         clock pessimism              0.322     2.493    
                         clock uncertainty            0.197     2.691    
    SLICE_X44Y159        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.738    sns/FF1
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           5.631    
  -------------------------------------------------------------------
                         slack                                  2.894    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 sns/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/held_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.358ns  (logic 0.173ns (48.324%)  route 0.185ns (51.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    3.990ns = ( 6.768 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.152ns (routing 1.259ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.152     6.768    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.861 r  sns/alarm_reg/Q
                         net (fo=1, routed)           0.163     7.024    sns/raw_fail
    SLICE_X43Y158        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     7.104 r  sns/held_i_1/O
                         net (fo=1, routed)           0.022     7.126    hld/held_reg_0
    SLICE_X43Y158        FDCE                                         r  hld/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.832    14.166    hld/clk_out3
    SLICE_X43Y158        FDCE                                         r  hld/held_reg/C
                         clock pessimism             -0.527    13.639    
                         clock uncertainty           -0.197    13.442    
    SLICE_X43Y158        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.469    hld/held_reg
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  6.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (arrival time - required time)
  Source:                 sns/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/held_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.778ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.220ns  (logic 0.108ns (49.091%)  route 0.112ns (50.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    4.243ns = ( 7.021 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.910ns (routing 1.150ns, distribution 0.760ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.786ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.910     7.021    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     7.090 r  sns/alarm_reg/Q
                         net (fo=1, routed)           0.101     7.191    sns/raw_fail
    SLICE_X43Y158        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     7.230 r  sns/held_i_1/O
                         net (fo=1, routed)           0.011     7.241    hld/held_reg_0
    SLICE_X43Y158        FDCE                                         r  hld/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.070     3.910    hld/clk_out3
    SLICE_X43Y158        FDCE                                         r  hld/held_reg/C
                         clock pessimism              0.527     4.437    
                         clock uncertainty            0.197     4.634    
    SLICE_X43Y158        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     4.689    hld/held_reg
  -------------------------------------------------------------------
                         required time                         -4.689    
                         arrival time                           7.241    
  -------------------------------------------------------------------
                         slack                                  2.552    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.209ns (14.226%)  route 1.260ns (85.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 7.021 - 2.778 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.910ns (routing 1.150ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.930     5.322    sns/alarm_reg_1
    SLICE_X44Y159        FDCE                                         f  sns/alarm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.910     7.021    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism             -0.527     6.494    
                         clock uncertainty           -0.197     6.297    
    SLICE_X44Y159        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     6.225    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                          6.225    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.405ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.602ns  (logic 0.061ns (10.134%)  route 0.541ns (89.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 4.967 - 2.778 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 12.270 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.712ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272    10.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317    10.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230    11.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    11.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008    12.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    12.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154    12.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022    12.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.387    12.872    sns/alarm_reg_1
    SLICE_X44Y159        FDCE                                         f  sns/alarm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     3.248 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.298    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.298 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     3.479    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.498 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     3.850    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     3.555 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     3.721    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.740 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.227     4.967    sns/clk_out1
    SLICE_X44Y159        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism              0.322     5.289    
                         clock uncertainty            0.197     5.486    
    SLICE_X44Y159        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     5.466    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                         -5.466    
                         arrival time                          12.872    
  -------------------------------------------------------------------
                         slack                                  7.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.107ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.209ns (14.245%)  route 1.258ns (85.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 14.224 - 10.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.886ns (routing 1.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.928     5.320    sns/alarm_reg_1
    SLICE_X44Y159        FDCE                                         f  sns/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.886    14.224    sns/clk_out2
    SLICE_X44Y159        FDCE                                         r  sns/FF1/C
                         clock pessimism             -0.527    13.697    
                         clock uncertainty           -0.197    13.500    
    SLICE_X44Y159        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    13.428    sns/FF1
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  8.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.061ns (10.151%)  route 0.540ns (89.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.703ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008     2.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154     2.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.386     2.871    sns/alarm_reg_1
    SLICE_X44Y159        FDCE                                         f  sns/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.947    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.966 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.205     2.171    sns/clk_out2
    SLICE_X44Y159        FDCE                                         r  sns/FF1/C
                         clock pessimism              0.322     2.493    
                         clock uncertainty            0.197     2.691    
    SLICE_X44Y159        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.671    sns/FF1
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF2/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.209ns (14.393%)  route 1.243ns (85.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 14.164 - 10.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.715ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.913     5.305    sns/alarm_reg_1
    SLICE_X45Y159        FDCE                                         f  sns/FF2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.830    14.164    sns/clk_out3
    SLICE_X45Y159        FDCE                                         r  sns/FF2/C
                         clock pessimism             -0.353    13.811    
                         clock uncertainty           -0.077    13.733    
    SLICE_X45Y159        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    13.661    sns/FF2
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hld/held_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.209ns (17.561%)  route 0.981ns (82.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.651     5.043    hld/held_reg_1
    SLICE_X43Y158        FDCE                                         f  hld/held_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.832    14.166    hld/clk_out3
    SLICE_X43Y158        FDCE                                         r  hld/held_reg/C
                         clock pessimism             -0.353    13.813    
                         clock uncertainty           -0.077    13.735    
    SLICE_X43Y158        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    13.663    hld/held_reg
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  8.620    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.688%)  route 0.638ns (75.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.715ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.308     4.700    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDPE                                         f  mgr/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.793    14.127    mgr/clk_out3
    SLICE_X41Y156        FDPE                                         r  mgr/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.353    13.774    
                         clock uncertainty           -0.077    13.697    
    SLICE_X41Y156        FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.072    13.625    mgr/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.688%)  route 0.638ns (75.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.715ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.308     4.700    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDCE                                         f  mgr/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.793    14.127    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.353    13.774    
                         clock uncertainty           -0.077    13.697    
    SLICE_X41Y156        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    13.625    mgr/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.688%)  route 0.638ns (75.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.715ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.308     4.700    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDCE                                         f  mgr/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.793    14.127    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.353    13.774    
                         clock uncertainty           -0.077    13.697    
    SLICE_X41Y156        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    13.625    mgr/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 auto_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.688%)  route 0.638ns (75.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.786ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.715ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.013     3.853    clk_sys
    SLICE_X39Y159        FDRE                                         r  auto_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.946 r  auto_trigger_n_reg/Q
                         net (fo=1, routed)           0.330     4.276    mgr/auto_trigger_n
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.392 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.308     4.700    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDCE                                         f  mgr/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.793    14.127    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.353    13.774    
                         clock uncertainty           -0.077    13.697    
    SLICE_X41Y156        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    13.625    mgr/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  8.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.061ns (18.192%)  route 0.274ns (81.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008     2.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154     2.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.121     2.605    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDPE                                         f  mgr/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.139     2.101    mgr/clk_out3
    SLICE_X41Y156        FDPE                                         r  mgr/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.215     2.317    
    SLICE_X41Y156        FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     2.297    mgr/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.061ns (18.192%)  route 0.274ns (81.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008     2.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154     2.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.121     2.605    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDCE                                         f  mgr/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.139     2.101    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.215     2.317    
    SLICE_X41Y156        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.297    mgr/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.061ns (18.192%)  route 0.274ns (81.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008     2.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154     2.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.121     2.605    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDCE                                         f  mgr/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.139     2.101    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.215     2.317    
    SLICE_X41Y156        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.297    mgr/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.061ns (18.192%)  route 0.274ns (81.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008     2.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154     2.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.121     2.605    mgr/cmd_trigger_n_reg
    SLICE_X41Y156        FDCE                                         f  mgr/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.139     2.101    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.215     2.317    
    SLICE_X41Y156        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.297    mgr/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hld/held_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.061ns (12.859%)  route 0.413ns (87.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.442ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008     2.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154     2.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.260     2.744    hld/held_reg_1
    SLICE_X43Y158        FDCE                                         f  hld/held_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.160     2.123    hld/clk_out3
    SLICE_X43Y158        FDCE                                         r  hld/held_reg/C
                         clock pessimism              0.216     2.338    
    SLICE_X43Y158        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.318    hld/held_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 cmd_trigger_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF2/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.061ns (10.253%)  route 0.534ns (89.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.442ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.008     2.270    clk_sys
    SLICE_X40Y161        FDRE                                         r  cmd_trigger_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.309 r  cmd_trigger_n_reg/Q
                         net (fo=3, routed)           0.154     2.462    mgr/inc_count_reg[15]_0
    SLICE_X41Y159        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.484 f  mgr/FSM_onehot_state[3]_i_2/O
                         net (fo=24, routed)          0.380     2.865    sns/alarm_reg_1
    SLICE_X45Y159        FDCE                                         f  sns/FF2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.158     2.120    sns/clk_out3
    SLICE_X45Y159        FDCE                                         r  sns/FF2/C
                         clock pessimism              0.215     2.336    
    SLICE_X45Y159        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.316    sns/FF2
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.549    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 3.787ns (65.962%)  route 1.954ns (34.038%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.663     0.663 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.663 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.954     2.617    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.125     5.741 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.741    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.104ns  (logic 0.097ns (8.783%)  route 1.007ns (91.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE                         0.000     0.000 r  mgr/inc_count_reg[11]/C
    SLICE_X45Y156        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[11]/Q
                         net (fo=2, routed)           1.007     1.104    mgr/inc_count_reg[11]
    SLICE_X44Y156        LDCE                                         r  mgr/display_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.860ns  (logic 0.390ns (45.365%)  route 0.470ns (54.635%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[7]/C
    SLICE_X45Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.411     0.508    mgr/inc_count_reg[7]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.656 r  mgr/inc_count0_carry/CO[7]
                         net (fo=1, routed)           0.028     0.684    mgr/inc_count0_carry_n_0
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     0.829 r  mgr/inc_count0_carry__0/O[5]
                         net (fo=1, routed)           0.031     0.860    mgr/p_0_in[14]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.845ns  (logic 0.374ns (44.277%)  route 0.471ns (55.723%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[7]/C
    SLICE_X45Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.411     0.508    mgr/inc_count_reg[7]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.656 r  mgr/inc_count0_carry/CO[7]
                         net (fo=1, routed)           0.028     0.684    mgr/inc_count0_carry_n_0
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     0.813 r  mgr/inc_count0_carry__0/O[6]
                         net (fo=1, routed)           0.032     0.845    mgr/p_0_in[15]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.823ns  (logic 0.354ns (43.030%)  route 0.469ns (56.970%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[7]/C
    SLICE_X45Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.411     0.508    mgr/inc_count_reg[7]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.656 r  mgr/inc_count0_carry/CO[7]
                         net (fo=1, routed)           0.028     0.684    mgr/inc_count0_carry_n_0
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     0.793 r  mgr/inc_count0_carry__0/O[4]
                         net (fo=1, routed)           0.030     0.823    mgr/p_0_in[13]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.349ns (42.577%)  route 0.471ns (57.423%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[7]/C
    SLICE_X45Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.411     0.508    mgr/inc_count_reg[7]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.656 r  mgr/inc_count0_carry/CO[7]
                         net (fo=1, routed)           0.028     0.684    mgr/inc_count0_carry_n_0
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     0.788 r  mgr/inc_count0_carry__0/O[3]
                         net (fo=1, routed)           0.032     0.820    mgr/p_0_in[12]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.812ns  (logic 0.342ns (42.135%)  route 0.470ns (57.865%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[7]/C
    SLICE_X45Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.411     0.508    mgr/inc_count_reg[7]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.656 r  mgr/inc_count0_carry/CO[7]
                         net (fo=1, routed)           0.028     0.684    mgr/inc_count0_carry_n_0
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     0.781 r  mgr/inc_count0_carry__0/O[1]
                         net (fo=1, routed)           0.031     0.812    mgr/p_0_in[10]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.802ns  (logic 0.331ns (41.288%)  route 0.471ns (58.712%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[7]/C
    SLICE_X45Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.411     0.508    mgr/inc_count_reg[7]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.656 r  mgr/inc_count0_carry/CO[7]
                         net (fo=1, routed)           0.028     0.684    mgr/inc_count0_carry_n_0
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     0.770 r  mgr/inc_count0_carry__0/O[2]
                         net (fo=1, routed)           0.032     0.802    mgr/p_0_in[11]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.786ns  (logic 0.317ns (40.347%)  route 0.469ns (59.653%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[7]/C
    SLICE_X45Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  mgr/inc_count_reg[7]/Q
                         net (fo=2, routed)           0.411     0.508    mgr/inc_count_reg[7]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     0.656 r  mgr/inc_count0_carry/CO[7]
                         net (fo=1, routed)           0.028     0.684    mgr/inc_count0_carry_n_0
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     0.756 r  mgr/inc_count0_carry__0/O[0]
                         net (fo=1, routed)           0.030     0.786    mgr/p_0_in[9]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.730ns  (logic 0.380ns (52.032%)  route 0.350ns (47.968%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y157        FDCE                         0.000     0.000 r  mgr/inc_count_reg[0]/C
    SLICE_X44Y157        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  mgr/inc_count_reg[0]/Q
                         net (fo=3, routed)           0.319     0.414    mgr/inc_count_reg[0]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.285     0.699 r  mgr/inc_count0_carry/O[7]
                         net (fo=1, routed)           0.031     0.730    mgr/p_0_in[8]
    SLICE_X45Y155        FDCE                                         r  mgr/inc_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mgr/inc_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE                         0.000     0.000 r  mgr/inc_count_reg[12]/C
    SLICE_X45Y156        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[12]/Q
                         net (fo=2, routed)           0.048     0.087    mgr/inc_count_reg[12]
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  mgr/inc_count0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.111    mgr/p_0_in[12]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[4]/C
    SLICE_X45Y155        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[4]/Q
                         net (fo=2, routed)           0.048     0.087    mgr/inc_count_reg[4]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  mgr/inc_count0_carry/O[3]
                         net (fo=1, routed)           0.007     0.111    mgr/p_0_in[4]
    SLICE_X45Y155        FDCE                                         r  mgr/inc_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.039ns (35.020%)  route 0.072ns (64.980%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y157        FDCE                         0.000     0.000 r  mgr/inc_count_reg[0]/C
    SLICE_X44Y157        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[0]/Q
                         net (fo=3, routed)           0.072     0.111    mgr/inc_count_reg[0]
    SLICE_X45Y157        LDCE                                         r  mgr/display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE                         0.000     0.000 r  mgr/inc_count_reg[10]/C
    SLICE_X45Y156        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[10]/Q
                         net (fo=2, routed)           0.049     0.088    mgr/inc_count_reg[10]
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  mgr/inc_count0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.112    mgr/p_0_in[10]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[2]/C
    SLICE_X45Y155        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[2]/Q
                         net (fo=2, routed)           0.049     0.088    mgr/inc_count_reg[2]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.105 r  mgr/inc_count0_carry/O[1]
                         net (fo=1, routed)           0.007     0.112    mgr/p_0_in[2]
    SLICE_X45Y155        FDCE                                         r  mgr/inc_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE                         0.000     0.000 r  mgr/inc_count_reg[11]/C
    SLICE_X45Y156        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[11]/Q
                         net (fo=2, routed)           0.050     0.089    mgr/inc_count_reg[11]
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.106 r  mgr/inc_count0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.113    mgr/p_0_in[11]
    SLICE_X45Y156        FDCE                                         r  mgr/inc_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[3]/C
    SLICE_X45Y155        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[3]/Q
                         net (fo=2, routed)           0.050     0.089    mgr/inc_count_reg[3]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.106 r  mgr/inc_count0_carry/O[2]
                         net (fo=1, routed)           0.007     0.113    mgr/p_0_in[3]
    SLICE_X45Y155        FDCE                                         r  mgr/inc_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[8]/C
    SLICE_X45Y155        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[8]/Q
                         net (fo=2, routed)           0.050     0.089    mgr/inc_count_reg[8]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.106 r  mgr/inc_count0_carry/O[7]
                         net (fo=1, routed)           0.007     0.113    mgr/p_0_in[8]
    SLICE_X45Y155        FDCE                                         r  mgr/inc_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[1]/C
    SLICE_X45Y155        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[1]/Q
                         net (fo=2, routed)           0.058     0.097    mgr/inc_count_reg[1]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.115 r  mgr/inc_count0_carry/O[0]
                         net (fo=1, routed)           0.007     0.122    mgr/p_0_in[1]
    SLICE_X45Y155        FDCE                                         r  mgr/inc_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.039ns (31.943%)  route 0.083ns (68.057%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE                         0.000     0.000 r  mgr/inc_count_reg[2]/C
    SLICE_X45Y155        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_reg[2]/Q
                         net (fo=2, routed)           0.083     0.122    mgr/inc_count_reg[2]
    SLICE_X45Y154        LDCE                                         r  mgr/display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 3.362ns (55.337%)  route 2.713ns (44.663%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.034ns (routing 0.786ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.034     3.874    clk_sys
    SLICE_X42Y159        FDRE                                         r  heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.969 r  heartbeat_reg[25]/Q
                         net (fo=2, routed)           0.223     4.193    heartbeat_reg[25]
    SLICE_X41Y156        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     4.314 r  status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.490     6.804    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.146     9.950 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.950    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_router/stm_tx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.113ns (23.078%)  route 3.710ns (76.922%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.007ns (routing 0.786ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.007     3.847    u_router/clk_out3
    SLICE_X37Y148        FDRE                                         r  u_router/stm_tx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.940 r  u_router/stm_tx_sync_reg/Q
                         net (fo=30, routed)          1.084     5.025    u_router/stm_tx_sync
    SLICE_X43Y157        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     5.174 r  u_router/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.626     7.800    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.871     8.671 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.671    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/change_enable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.714ns  (logic 0.099ns (13.870%)  route 0.615ns (86.130%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.023ns (routing 0.786ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.023     3.863    mgr/clk_out3
    SLICE_X41Y156        FDPE                                         r  mgr/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     3.962 r  mgr/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.615     4.577    mgr/change_enable__0
    SLICE_X43Y159        LDCE                                         r  mgr/change_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/psen_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.410ns  (logic 0.097ns (23.653%)  route 0.313ns (76.347%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.023ns (routing 0.786ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.023     3.863    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.960 r  mgr/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.313     4.273    mgr/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y156        LDCE                                         r  mgr/psen_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mgr/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/psen_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.163ns  (logic 0.039ns (23.963%)  route 0.124ns (76.037%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.010ns (routing 0.397ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.010     2.272    mgr/clk_out3
    SLICE_X41Y156        FDCE                                         r  mgr/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.311 r  mgr/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.124     2.435    mgr/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y156        LDCE                                         r  mgr/psen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/change_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.040ns (14.001%)  route 0.246ns (85.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.010ns (routing 0.397ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.010     2.272    mgr/clk_out3
    SLICE_X41Y156        FDPE                                         r  mgr/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.312 r  mgr/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.246     2.558    mgr/change_enable__0
    SLICE_X43Y159        LDCE                                         r  mgr/change_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mon/tx_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 0.468ns (27.870%)  route 1.211ns (72.130%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.031ns (routing 0.397ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.031     2.293    u_mon/clk_out3
    SLICE_X43Y157        FDPE                                         r  u_mon/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.333 r  u_mon/tx_out_reg/Q
                         net (fo=2, routed)           0.055     2.388    u_router/mon_tx
    SLICE_X43Y157        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.424 r  u_router/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.156     3.580    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     3.972 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.972    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.531ns (54.950%)  route 1.255ns (45.050%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.015ns (routing 0.397ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.015     2.277    clk_sys
    SLICE_X42Y159        FDRE                                         r  heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.315 r  heartbeat_reg[25]/Q
                         net (fo=2, routed)           0.101     2.416    heartbeat_reg[25]
    SLICE_X41Y156        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     2.449 r  status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.154     3.603    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.460     5.063 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.063    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.842ns (21.355%)  route 3.101ns (78.645%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.837ns (routing 0.715ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.180     2.829    u_mon/fpga_button_IBUF
    SLICE_X41Y159        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.022 r  u_mon/shifter[8]_i_1/O
                         net (fo=9, routed)           0.921     3.943    u_mon/shifter[0]
    SLICE_X44Y153        FDRE                                         r  u_mon/shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.837     4.171    u_mon/clk_out3
    SLICE_X44Y153        FDRE                                         r  u_mon/shifter_reg[3]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 0.842ns (21.382%)  route 3.096ns (78.618%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.180     2.829    u_mon/fpga_button_IBUF
    SLICE_X41Y159        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.022 r  u_mon/shifter[8]_i_1/O
                         net (fo=9, routed)           0.916     3.938    u_mon/shifter[0]
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.832     4.166    u_mon/clk_out3
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[4]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 0.842ns (21.382%)  route 3.096ns (78.618%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.180     2.829    u_mon/fpga_button_IBUF
    SLICE_X41Y159        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.022 r  u_mon/shifter[8]_i_1/O
                         net (fo=9, routed)           0.916     3.938    u_mon/shifter[0]
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.832     4.166    u_mon/clk_out3
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[7]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 0.842ns (21.835%)  route 3.014ns (78.165%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.833ns (routing 0.715ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.180     2.829    u_mon/fpga_button_IBUF
    SLICE_X41Y159        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.022 r  u_mon/shifter[8]_i_1/O
                         net (fo=9, routed)           0.834     3.856    u_mon/shifter[0]
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.833     4.167    u_mon/clk_out3
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[2]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 0.842ns (21.835%)  route 3.014ns (78.165%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.833ns (routing 0.715ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.180     2.829    u_mon/fpga_button_IBUF
    SLICE_X41Y159        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.022 r  u_mon/shifter[8]_i_1/O
                         net (fo=9, routed)           0.834     3.856    u_mon/shifter[0]
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.833     4.167    u_mon/clk_out3
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[5]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/shifter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 0.842ns (22.130%)  route 2.963ns (77.870%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.180     2.829    u_mon/fpga_button_IBUF
    SLICE_X41Y159        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.022 r  u_mon/shifter[8]_i_1/O
                         net (fo=9, routed)           0.783     3.805    u_mon/shifter[0]
    SLICE_X45Y152        FDRE                                         r  u_mon/shifter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.836     4.170    u_mon/clk_out3
    SLICE_X45Y152        FDRE                                         r  u_mon/shifter_reg[8]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/baud_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 0.688ns (18.183%)  route 3.096ns (81.817%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.808ns (routing 0.715ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.212     2.861    u_mon/fpga_button_IBUF
    SLICE_X41Y160        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.900 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.883     3.784    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.808     4.142    u_mon/clk_out3
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[8]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/baud_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.783ns  (logic 0.688ns (18.188%)  route 3.095ns (81.812%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.808ns (routing 0.715ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.212     2.861    u_mon/fpga_button_IBUF
    SLICE_X41Y160        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.900 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.882     3.783    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.808     4.142    u_mon/clk_out3
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[0]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/baud_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.783ns  (logic 0.688ns (18.188%)  route 3.095ns (81.812%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.808ns (routing 0.715ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.212     2.861    u_mon/fpga_button_IBUF
    SLICE_X41Y160        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.900 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.882     3.783    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.808     4.142    u_mon/clk_out3
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[7]/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            u_mon/baud_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.783ns  (logic 0.688ns (18.188%)  route 3.095ns (81.812%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.808ns (routing 0.715ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.212     2.861    u_mon/fpga_button_IBUF
    SLICE_X41Y160        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.900 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.882     3.783    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.808     4.142    u_mon/clk_out3
    SLICE_X42Y160        FDRE                                         r  u_mon/baud_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mgr/display_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.100ns (69.930%)  route 0.043ns (30.070%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        LDCE                         0.000     0.000 r  mgr/display_value_reg[2]/G
    SLICE_X45Y154        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mgr/display_value_reg[2]/Q
                         net (fo=1, routed)           0.026     0.085    u_mon/Q[2]
    SLICE_X45Y154        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     0.126 r  u_mon/shifter[2]_i_1/O
                         net (fo=1, routed)           0.017     0.143    u_mon/shifter[2]_i_1_n_0
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.162     2.125    u_mon/clk_out3
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[2]/C

Slack:                    inf
  Source:                 mgr/display_value_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.094ns (59.494%)  route 0.064ns (40.506%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        LDCE                         0.000     0.000 r  mgr/display_value_reg[7]/G
    SLICE_X45Y154        LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mgr/display_value_reg[7]/Q
                         net (fo=1, routed)           0.047     0.106    u_mon/Q[7]
    SLICE_X45Y153        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.141 r  u_mon/shifter[7]_i_1/O
                         net (fo=1, routed)           0.017     0.158    u_mon/shifter[7]_i_1_n_0
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.162     2.125    u_mon/clk_out3
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[7]/C

Slack:                    inf
  Source:                 mgr/change_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            mgr/change_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.093ns (56.364%)  route 0.072ns (43.636%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.157ns (routing 0.442ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y159        LDCE                         0.000     0.000 r  mgr/change_enable_reg/G
    SLICE_X43Y159        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  mgr/change_enable_reg/Q
                         net (fo=1, routed)           0.066     0.126    mgr/change_enable
    SLICE_X43Y159        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.159 r  mgr/change_i_1/O
                         net (fo=1, routed)           0.006     0.165    mgr/change_i_1_n_0
    SLICE_X43Y159        FDRE                                         r  mgr/change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.157     2.119    mgr/clk_out3
    SLICE_X43Y159        FDRE                                         r  mgr/change_reg/C

Slack:                    inf
  Source:                 mgr/display_value_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y153        LDCE                         0.000     0.000 r  mgr/display_value_reg[4]/G
    SLICE_X45Y153        LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mgr/display_value_reg[4]/Q
                         net (fo=1, routed)           0.076     0.135    u_mon/Q[4]
    SLICE_X45Y153        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.157 r  u_mon/shifter[4]_i_1/O
                         net (fo=1, routed)           0.016     0.173    u_mon/shifter[4]_i_1_n_0
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.162     2.125    u_mon/clk_out3
    SLICE_X45Y153        FDRE                                         r  u_mon/shifter_reg[4]/C

Slack:                    inf
  Source:                 mgr/display_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.120ns (60.606%)  route 0.078ns (39.394%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.167ns (routing 0.442ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y153        LDCE                         0.000     0.000 r  mgr/display_value_reg[3]/G
    SLICE_X45Y153        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  mgr/display_value_reg[3]/Q
                         net (fo=1, routed)           0.054     0.115    u_mon/Q[3]
    SLICE_X44Y153        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     0.174 r  u_mon/shifter[3]_i_1/O
                         net (fo=1, routed)           0.024     0.198    u_mon/shifter[3]_i_1_n_0
    SLICE_X44Y153        FDRE                                         r  u_mon/shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.167     2.130    u_mon/clk_out3
    SLICE_X44Y153        FDRE                                         r  u_mon/shifter_reg[3]/C

Slack:                    inf
  Source:                 mgr/display_value_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.119ns (59.204%)  route 0.082ns (40.796%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.164ns (routing 0.442ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        LDCE                         0.000     0.000 r  mgr/display_value_reg[6]/G
    SLICE_X44Y156        LDCE (EnToQ_BFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  mgr/display_value_reg[6]/Q
                         net (fo=1, routed)           0.056     0.116    u_mon/Q[6]
    SLICE_X44Y155        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     0.175 r  u_mon/shifter[6]_i_1/O
                         net (fo=1, routed)           0.026     0.201    u_mon/shifter[6]_i_1_n_0
    SLICE_X44Y155        FDRE                                         r  u_mon/shifter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.164     2.127    u_mon/clk_out3
    SLICE_X44Y155        FDRE                                         r  u_mon/shifter_reg[6]/C

Slack:                    inf
  Source:                 mgr/display_value_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.083ns (38.426%)  route 0.133ns (61.574%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        LDCE                         0.000     0.000 r  mgr/display_value_reg[5]/G
    SLICE_X45Y154        LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  mgr/display_value_reg[5]/Q
                         net (fo=1, routed)           0.118     0.179    u_mon/Q[5]
    SLICE_X45Y154        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     0.201 r  u_mon/shifter[5]_i_1/O
                         net (fo=1, routed)           0.015     0.216    u_mon/shifter[5]_i_1_n_0
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.162     2.125    u_mon/clk_out3
    SLICE_X45Y154        FDRE                                         r  u_mon/shifter_reg[5]/C

Slack:                    inf
  Source:                 mgr/display_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.123ns (53.017%)  route 0.109ns (46.983%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.157ns (routing 0.442ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        LDCE                         0.000     0.000 r  mgr/display_value_reg[1]/G
    SLICE_X44Y154        LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  mgr/display_value_reg[1]/Q
                         net (fo=1, routed)           0.047     0.106    u_mon/Q[1]
    SLICE_X44Y154        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     0.147 r  u_mon/shifter[1]_i_2/O
                         net (fo=1, routed)           0.047     0.194    u_mon/shifter[1]_i_2_n_0
    SLICE_X43Y154        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.217 r  u_mon/shifter[1]_i_1/O
                         net (fo=1, routed)           0.015     0.232    u_mon/shifter[1]_i_1_n_0
    SLICE_X43Y154        FDRE                                         r  u_mon/shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.157     2.120    u_mon/clk_out3
    SLICE_X43Y154        FDRE                                         r  u_mon/shifter_reg[1]/C

Slack:                    inf
  Source:                 mgr/display_value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_mon/shifter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.121ns (40.199%)  route 0.180ns (59.801%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.157ns (routing 0.442ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        LDCE                         0.000     0.000 r  mgr/display_value_reg[0]/G
    SLICE_X45Y157        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  mgr/display_value_reg[0]/Q
                         net (fo=1, routed)           0.047     0.107    u_mon/Q[0]
    SLICE_X45Y157        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.130 r  u_mon/shifter[0]_i_4/O
                         net (fo=1, routed)           0.127     0.257    u_mon/shifter[0]_i_4_n_0
    SLICE_X43Y154        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     0.295 r  u_mon/shifter[0]_i_1/O
                         net (fo=1, routed)           0.006     0.301    u_mon/shifter[0]_i_1_n_0
    SLICE_X43Y154        FDRE                                         r  u_mon/shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.157     2.120    u_mon/clk_out3
    SLICE_X43Y154        FDRE                                         r  u_mon/shifter_reg[0]/C

Slack:                    inf
  Source:                 mgr/psen_reg/G
                            (positive level-sensitive latch)
  Destination:            clock_gen/inst/mmcme4_adv_inst/PSEN
                            (rising edge-triggered cell MMCME4_ADV clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.059ns (6.303%)  route 0.877ns (93.697%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.118ns (routing 0.442ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        LDCE                         0.000     0.000 r  mgr/psen_reg/G
    SLICE_X41Y156        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mgr/psen_reg/Q
                         net (fo=1, routed)           0.877     0.936    clock_gen/inst/psen
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.118     2.080    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK





