(S (NP (NP (VBG Emerging) (NML (NN nano) (HYPH -) (NN scale))) (NP (JJ programmable) (JJ Resistive) (HYPH -) (NN RAM) (PRN (-LRB- -LRB-) (NP (NN RRAM)) (-RRB- -RRB-)))) (VP (VBZ has) (VP (VBN been) (VP (VBN identified) (PP (IN as) (NP (DT a) (JJ promising) (NN technology))) (PP (IN for) (S (VP (VBG implementing) (NP (ADJP (NN brain) (HYPH -) (VBN inspired)) (NN computing) (NN hardware)))))))) (. .))
(S (NP (JJ Several) (JJ neural) (NN network) (NNS architectures)) (, ,) (NP (DT that)) (ADVP (RB essentially)) (VP (VP (VBP involve) (NP (NP (NN computation)) (PP (IN of) (NP (NP (JJ scalar) (NNS products)) (PP (IN between) (NP (NML (NN input) (NN data)) (NNS vectors))))))) (CC and) (VP (VBN stored) (SBAR (S (NP (NN network) (NNS weights)) (VP (MD can) (VP (VB be) (ADVP (RB efficiently)) (VP (VBN implemented) (S (VP (VBG using) (NP (NP (NML (JJ high) (NN density)) (NN cross-bar) (NNS arrays)) (PP (IN of) (NP (NP (NNP RRAM)) (VP (VBN integrated) (PP (IN with) (NP (NN CMOS)))))))))))))))) (. .))
(S (PP (IN In) (NP (PDT such) (DT a) (NN design))) (, ,) (NP (DT the) (NN CMOS) (NN interface)) (VP (MD may) (VP (VB be) (ADJP (JJ responsible) (PP (PP (IN for) (S (VP (VBG providing) (NP (NN input) (NNS excitations))))) (CC and) (PP (IN for) (S (VP (VBG processing) (NP (DT the) (NN RRAM) (NN output))))))))) (. .))
(S (PP (IN In) (NP (NN order) (S (VP (TO to) (VP (VB achieve) (NP (NP (NML (JJ high) (NN energy)) (NN efficiency)) (ADVP (IN along) (PP (IN with) (NP (NP (JJ high) (NN integration) (NN density)) (PP (IN in) (NP (NP (NNP RRAM)) (VP (VBN based) (NP (JJ neuromorphic) (NN hardware)))))))))))))) (, ,) (NP (NP (DT the) (NN design)) (PP (IN of) (NP (NML (NN RRAM) (HYPH -) (NN CMOS)) (NN interface)))) (VP (MD can) (ADVP (RB therefore)) (VP (VB play) (NP (DT a) (JJ major) (NN role)))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (NP (PRP we)) (VP (VBP propose) (NP (NP (NN design)) (PP (IN of) (NP (NP (JJ high) (NN performance)) (, ,) (NP (NP (JJ current) (NN mode) (NN CMOS) (NN interface)) (PP (IN for) (NP (NNP RRAM))))))) (PP (VBN based) (NP (NML (JJ neural) (NN network)) (NN design)))) (. .))
(S (NP (NP (NP (DT The) (NN use)) (PP (IN of) (NP (NP (JJ current) (NN mode) (NN excitation)) (PP (IN for) (NP (NN input) (NN interface) (CC and) (NN design))))) (PP (IN of) (ADVP (RB digitally)))) (VP (VBN assisted) (NP (NP (JJ current) (HYPH -) (NN mode) (NN CMOS) (NN neuron) (NN circuit)) (PP (IN for) (NP (DT the) (NN output) (NN interface)))))) (VP (VBZ is) (VP (VBN presented))) (. .))
(S (NP (DT The) (VBN proposed) (NN technique)) (VP (VB achieve) (NP (NP (NN 10x) (NN energy)) (CONJP (RB as) (RB well) (IN as)) (NP (NP (NN performance) (NN improvement)) (PP (IN over) (NP (NP (JJ conventional) (NNS approaches)) (VP (VBN employed) (PP (IN in) (NP (NN literature))))))))) (. .))
(S (NP (NML (NN Network) (NN level)) (NNS simulations)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN scheme)) (VP (MD can) (VP (VB achieve) (NP (NP (CD 2) (NNS orders)) (PP (IN of) (NP (NN magnitude)))) (PP (NP (JJR lower) (NN energy) (NN dissipation)) (IN as)) (PP (VBN compared) (PP (IN to) (NP (NP (DT a) (JJ digital) (NN ASIC) (NN implementation)) (PP (IN of) (NP (DT a) (NML (NN feed) (HYPH -) (JJ forward)) (JJ neural) (NN network))))))))))) (. .))
