$date
  Mon May 08 22:48:04 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_3_ex $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ f $end
$scope module instancia_funcao $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( f $end
$var reg 1 ) and_1_out $end
$var reg 1 * and_2_out $end
$scope module and_1 $end
$var reg 1 + a $end
$var reg 1 , b $end
$var reg 1 - f $end
$upscope $end
$scope module and_2 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 f $end
$upscope $end
$scope module or_1 $end
$var reg 1 1 a $end
$var reg 1 2 b $end
$var reg 1 3 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
0&
0'
1(
0)
1*
0+
1,
0-
1.
1/
10
01
12
13
#20000000
1!
1%
1)
0*
1+
1-
0.
00
11
02
#30000000
1#
1'
0/
#40000000
#50000000
1"
0$
1&
0(
0)
0,
0-
01
03
#60000000
0!
0%
0+
1.
#70000000
0#
1$
0'
1(
1*
1/
10
12
13
