$date
	Sun Mar  9 09:28:49 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Comparator_tb $end
$var wire 32 ! aluout [31:0] $end
$var wire 1 " compout $end
$var wire 1 # overflow $end
$var reg 32 $ a [31:0] $end
$var reg 32 % b [31:0] $end
$var reg 3 & op [2:0] $end
$var reg 1 ' unsig $end
$scope module dut $end
$var wire 32 ( a [31:0] $end
$var wire 32 ) b [31:0] $end
$var wire 3 * op [2:0] $end
$var wire 1 + unsig $end
$var reg 32 , aluout [31:0] $end
$var reg 1 - compout $end
$var reg 1 . overflow $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
0-
b0 ,
0+
b0 *
b0 )
b0 (
0'
b0 &
b0 %
b0 $
x#
0"
b0 !
$end
#20
b1 ,
b1 !
b1 %
b1 )
b1 $
b1 (
#40
1-
1"
b1 ,
b1 &
b1 *
b0 $
b0 (
#60
0-
0"
b0 ,
b0 !
b0 %
b0 )
#80
0.
0#
b0 ,
b10 &
b10 *
#90
1.
1#
b0 ,
b10000000000000000000000000000000 %
b10000000000000000000000000000000 )
b10000000000000000000000000000000 $
b10000000000000000000000000000000 (
#100
0.
0#
b10 ,
b10 !
b1 %
b1 )
b1 $
b1 (
#110
b11111111111111111111111111111110 ,
b11111111111111111111111111111110 !
b100 &
b100 *
#120
b11111111111111111111111111111111 ,
b11111111111111111111111111111111 !
b0 %
b0 )
b0 $
b0 (
#130
b0 ,
b0 !
b101 &
b101 *
b1 %
b1 )
b1 $
b1 (
#140
b1 ,
b1 !
b0 %
b0 )
#150
0.
b0 ,
b0 !
b110 &
b110 *
b1 %
b1 )
#160
1-
1"
0.
b11111111111111111111111111111111 ,
b11111111111111111111111111111111 !
b0 $
b0 (
#170
