Analysis & Synthesis report for hdmi_color
Wed Jan 05 14:26:44 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
 13. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated
 14. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
 15. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated
 16. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: disp_driver:disp_driver
 18. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encb
 19. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encg
 20. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encr
 21. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
 22. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst"
 25. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encr"
 26. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encg"
 27. Port Connectivity Checks: "disp_driver:disp_driver"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 05 14:26:44 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; hdmi_color                                  ;
; Top-level Entity Name              ; hdmi_color                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 220                                         ;
;     Total combinational functions  ; 211                                         ;
;     Dedicated logic registers      ; 107                                         ;
; Total registers                    ; 123                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; hdmi_color         ; hdmi_color         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; ip/pll_hdmi.v                    ; yes             ; User Wizard-Generated File   ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/ip/pll_hdmi.v                ;         ;
; rtl/vga/disp_parameter_cfg.v     ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/vga/disp_parameter_cfg.v ;         ;
; rtl/vga/disp_driver.v            ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/vga/disp_driver.v        ;         ;
; rtl/dvi_encoder.v                ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v            ;         ;
; rtl/color_bar.v                  ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/color_bar.v              ;         ;
; rtl/hdmi_color.v                 ; yes             ; User Verilog HDL File        ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/hdmi_color.v             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; db/pll_hdmi_altpll.v             ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/db/pll_hdmi_altpll.v         ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf                               ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                              ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                             ;         ;
; db/ddio_out_s9j.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/db/ddio_out_s9j.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 220                                                                                            ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 211                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 78                                                                                             ;
;     -- 3 input functions                    ; 53                                                                                             ;
;     -- <=2 input functions                  ; 80                                                                                             ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 156                                                                                            ;
;     -- arithmetic mode                      ; 55                                                                                             ;
;                                             ;                                                                                                ;
; Total registers                             ; 123                                                                                            ;
;     -- Dedicated logic registers            ; 107                                                                                            ;
;     -- I/O registers                        ; 32                                                                                             ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 10                                                                                             ;
;                                             ;                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 1                                                                                              ;
;     -- PLLs                                 ; 1                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 116                                                                                            ;
; Total fan-out                               ; 986                                                                                            ;
; Average fan-out                             ; 2.84                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |hdmi_color                                  ; 211 (0)             ; 107 (0)                   ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |hdmi_color                                                                                                                      ; hdmi_color      ; work         ;
;    |color_bar:u_color_bar|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|color_bar:u_color_bar                                                                                                ; color_bar       ; work         ;
;    |disp_driver:disp_driver|                 ; 68 (68)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|disp_driver:disp_driver                                                                                              ; disp_driver     ; work         ;
;    |dvi_encoder:u_dvi_encoder|               ; 111 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder                                                                                            ; dvi_encoder     ; work         ;
;       |encode:encb|                          ; 24 (24)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|encode:encb                                                                                ; encode          ; work         ;
;       |encode:encg|                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|encode:encg                                                                                ; encode          ; work         ;
;       |encode:encr|                          ; 23 (23)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|encode:encr                                                                                ; encode          ; work         ;
;       |serdes_4b_10to1:serdes_4b_10to1_inst| ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst                                                       ; serdes_4b_10to1 ; work         ;
;          |altddio_out:altddio_out_0|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0                             ; altddio_out     ; work         ;
;             |ddio_out_s9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated ; ddio_out_s9j    ; work         ;
;          |altddio_out:altddio_out_1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1                             ; altddio_out     ; work         ;
;             |ddio_out_s9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated ; ddio_out_s9j    ; work         ;
;    |pll_hdmi:pll_hdmi_inst|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|pll_hdmi:pll_hdmi_inst                                                                                               ; pll_hdmi        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                       ; altpll          ; work         ;
;          |pll_hdmi_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_color|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                        ; pll_hdmi_altpll ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                                          ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[0]                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[0,1]                               ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[0]                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[0,1]                               ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[1]                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[1]                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[4] ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ;
; dvi_encoder:u_dvi_encoder|encode:encb|de_reg[0]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|de_reg[0]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                 ;
; dvi_encoder:u_dvi_encoder|encode:encb|de_reg[1]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|de_reg[1]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                 ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[3] ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[1..7]                               ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|din_q[0]                                  ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[1..7]                               ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|din_q[0]                                  ;
; disp_driver:disp_driver|Disp_Blue[1..7]                                         ; Merged with disp_driver:disp_driver|Disp_Blue[0]                                            ;
; disp_driver:disp_driver|Disp_Green[1..7]                                        ; Merged with disp_driver:disp_driver|Disp_Green[0]                                           ;
; dvi_encoder:u_dvi_encoder|encode:encr|din_q[1..7]                               ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                  ;
; disp_driver:disp_driver|Disp_Red[1..7]                                          ; Merged with disp_driver:disp_driver|Disp_Red[0]                                             ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3,5,7]                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[2,4]                              ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[1,3,5,7]                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0,2,4]                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[6]                                ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[1,3,5,7]                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[0,2,4]                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[0]                                    ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[0]                                    ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[0]                                    ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[1,2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[1,2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[1,2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[0]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                  ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[3,5]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                   ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[2,4]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|dout[6]                                   ;
; dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|n1d[3]                                    ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[0]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[0]                                  ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[1,3,5]                               ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[2,4]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[0]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|n1d[3]                                    ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[0]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0]                                  ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[1,3,5]                               ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[2,4]                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[0]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[3]                                    ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[6]                                ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0,1]                                ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[0,1]                                ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0,1]                                ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]                                    ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]                                    ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]                                    ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[3]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[3]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[3]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3]                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                   ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ;
; Total Number of Removed Registers = 133                                         ;                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+-------------------------------------------------+---------------------------+-------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register          ;
+-------------------------------------------------+---------------------------+-------------------------------------------------+
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[0]    ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0], ;
;                                                 ; due to stuck port data_in ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[1], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]    ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[0]    ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[0], ;
;                                                 ; due to stuck port data_in ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]    ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[0]    ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0], ;
;                                                 ; due to stuck port data_in ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2], ;
;                                                 ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]    ;
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[0] ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[1] ;
;                                                 ; due to stuck port data_in ;                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[0] ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[1] ;
;                                                 ; due to stuck port data_in ;                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[0] ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[1] ;
;                                                 ; due to stuck port data_in ;                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[0] ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[1] ;
;                                                 ; due to stuck port data_in ;                                                 ;
+-------------------------------------------------+---------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 107   ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdmi_color|dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdmi_color|dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdmi_color|dvi_encoder:u_dvi_encoder|encode:encr|cnt[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0 ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1 ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_hdmi ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 297                        ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 297                        ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 40                         ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 200                        ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; pll_hdmi_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disp_driver:disp_driver ;
+----------------+--------------+--------------------------------------+
; Parameter Name ; Value        ; Type                                 ;
+----------------+--------------+--------------------------------------+
; hdat_begin     ; 000100000011 ; Unsigned Binary                      ;
; hdat_end       ; 011000000011 ; Unsigned Binary                      ;
; vdat_begin     ; 000000011000 ; Unsigned Binary                      ;
; vdat_end       ; 001011101000 ; Unsigned Binary                      ;
+----------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encb ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encg ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encr ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst" ;
+----------------+-------+----------+--------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                ;
+----------------+-------+----------+--------------------------------------------------------+
; datain_3[9..5] ; Input ; Info     ; Stuck at VCC                                           ;
; datain_3[4..0] ; Input ; Info     ; Stuck at GND                                           ;
+----------------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encr" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                            ;
; c1   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encg" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                            ;
; c1   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "disp_driver:disp_driver"    ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; DataReq   ; Output ; Info     ; Explicitly unconnected ;
; Disp_PCLK ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 107                         ;
;     CLR               ; 10                          ;
;     CLR SCLR          ; 18                          ;
;     CLR SLD           ; 2                           ;
;     ENA CLR SCLR      ; 18                          ;
;     SCLR              ; 3                           ;
;     plain             ; 56                          ;
; cycloneiii_lcell_comb ; 211                         ;
;     arith             ; 55                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 7                           ;
;     normal            ; 156                         ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 78                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.20                        ;
; Average LUT depth     ; 3.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 05 14:26:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_color -c hdmi_color
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/ip/pll_hdmi.v Line: 39
Info (12021): Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v
    Info (12023): Found entity 1: disp_driver File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/vga/disp_driver.v Line: 18
Info (12021): Found 3 design units, including 3 entities, in source file rtl/dvi_encoder.v
    Info (12023): Found entity 1: dvi_encoder File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 38
    Info (12023): Found entity 2: encode File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 106
    Info (12023): Found entity 3: serdes_4b_10to1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 222
Info (12021): Found 1 design units, including 1 entities, in source file rtl/color_bar.v
    Info (12023): Found entity 1: color_bar File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/color_bar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/hdmi_color.v
    Info (12023): Found entity 1: hdmi_color File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/hdmi_color.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dvi_encoder_tb.v
    Info (12023): Found entity 1: dvi_encoder_tb File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/hdmi_color_tb.v
    Info (12023): Found entity 1: hdmi_color_tb File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/hdmi_color_tb.v Line: 2
Warning (12019): Can't analyze file -- file rtl/mdvi_encoder.v is missing
Info (12127): Elaborating entity "hdmi_color" for the top level hierarchy
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/hdmi_color.v Line: 19
Info (12128): Elaborating entity "altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/ip/pll_hdmi.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/ip/pll_hdmi.v Line: 94
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/ip/pll_hdmi.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "200"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "297"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "40"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "297"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_hdmi"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v
    Info (12023): Found entity 1: pll_hdmi_altpll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/db/pll_hdmi_altpll.v Line: 30
Info (12128): Elaborating entity "pll_hdmi_altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "color_bar" for hierarchy "color_bar:u_color_bar" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/hdmi_color.v Line: 28
Info (10264): Verilog HDL Case Statement information at color_bar.v(57): all case item expressions in this case statement are onehot File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/color_bar.v Line: 57
Info (12128): Elaborating entity "disp_driver" for hierarchy "disp_driver:disp_driver" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/hdmi_color.v Line: 51
Info (12128): Elaborating entity "dvi_encoder" for hierarchy "dvi_encoder:u_dvi_encoder" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/hdmi_color.v Line: 67
Info (12128): Elaborating entity "encode" for hierarchy "dvi_encoder:u_dvi_encoder|encode:encb" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 66
Warning (10230): Verilog HDL assignment warning at dvi_encoder.v(199): truncated value with size 9 to match size of target (8) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 199
Info (12128): Elaborating entity "serdes_4b_10to1" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 102
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 303
Info (12130): Elaborated megafunction instantiation "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 303
Info (12133): Instantiated megafunction "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/rtl/dvi_encoder.v Line: 303
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ac620_hdmi_color_1280x720/db/ddio_out_s9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 242 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 223 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Wed Jan 05 14:26:44 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


