{:input (genetic.crossover/dumb-crossover 641663776 (genetic.representation/genetic-representation "examples/58451.D939260B.blif") (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_5, \\wire1_:missing , wire2_9, \\wire:missing_edge , wire12_43, \\wire14_:missing , \\wire58_55_15_48_41_64_35_45_53_:missing , wire16_60, wire17_37, wire20_51, wire21_60, wire22_62, wire24_60);\n  wire \\:missing_edge ;\n  input wire0_5;\n  wire wire0_5;\n  input wire12_43;\n  wire wire12_43;\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  output wire16_60;\n  wire wire16_60;\n  output wire17_37;\n  wire wire17_37;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  output wire20_51;\n  wire wire20_51;\n  output wire21_60;\n  wire wire21_60;\n  output wire22_62;\n  wire wire22_62;\n  output wire24_60;\n  wire wire24_60;\n  wire wire25;\n  wire wire27_34;\n  wire wire27_35;\n  wire \\wire27_:missing ;\n  wire wire28_36;\n  wire wire28_38;\n  wire wire28_60;\n  wire wire29_60;\n  output wire2_9;\n  wire wire2_9;\n  wire wire30_60;\n  wire wire30_61;\n  wire wire31_46;\n  wire wire31_48;\n  wire wire32_60;\n  wire \\wire32_:missing ;\n  wire wire33_54;\n  wire wire33_55;\n  wire wire36_37;\n  wire \\wire42_:missing ;\n  wire \\wire46_:missing ;\n  wire wire50_51;\n  input \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  wire \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  wire \\wire5_:missing ;\n  wire wire6;\n  wire wire61_62;\n  wire \\wire65_:missing ;\n  wire wire6_34;\n  wire wire6_38;\n  wire wire6_42;\n  wire wire6_47;\n  wire wire6_49;\n  wire wire6_50;\n  wire wire6_52;\n  wire wire6_56;\n  wire wire6_57;\n  wire wire6_59;\n  wire wire6_5_7;\n  wire wire6_63;\n  wire wire6_65;\n  wire wire6_8;\n  wire wire6_9;\n  wire \\wire6_:missing ;\n  wire wire7_8;\n  wire wire8_10;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_57 ;\n  wire \\wire:missing_58 ;\n  wire \\wire:missing_60 ;\n  wire \\wire:missing_63 ;\n  wire \\wire:missing_64 ;\n  wire \\wire:missing_6_37 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 4'h6 >> { wire0_5, wire6_5_7 };\n  assign wire30_61 = 4'h8 >> { wire30_60, \\wire:missing_edge  };\n  assign wire31_46 = 4'h8 >> { wire31_48, \\wire:missing_edge  };\n  assign \\wire32_:missing  = 4'h8 >> { wire32_60, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire33_55, wire33_54 };\n  assign wire6 = 4'h8 >> { \\wire6_:missing , \\wire:missing_6_37  };\n  assign wire7_8 = 4'h8 >> { wire6_5_7, \\wire:missing_edge  };\n  assign wire8_10 = 4'he >> { wire7_8, wire6_8 };\n  assign \\wire27_:missing  = 4'h8 >> { wire27_35, wire27_34 };\n  assign wire28_36 = 4'h8 >> { wire28_60, wire28_38 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire29_60 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire25 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire65_:missing  = wire6_65;\n  assign \\wire:missing_64  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_63  = wire6_63;\n  assign wire22_62 = wire61_62;\n  assign wire61_62 = wire30_61;\n  assign \\wire:missing_60  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire6_59;\n  assign \\wire:missing_58  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_57  = wire6_57;\n  assign \\wire:missing_edge  = wire6_56;\n  assign wire33_55 = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign wire33_54 = \\wire:missing_edge ;\n  assign \\wire:missing_53  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_52  = wire6_52;\n  assign wire20_51 = wire50_51;\n  assign wire50_51 = wire6_50;\n  assign \\wire:missing_49  = wire6_49;\n  assign wire31_48 = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_edge  = wire6_47;\n  assign \\wire46_:missing  = wire31_46;\n  assign \\wire:missing_45  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_44  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = wire12_43;\n  assign \\wire42_:missing  = wire6_42;\n  assign \\wire:missing_41  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_40  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire28_38 = wire6_38;\n  assign \\wire:missing_6_37  = wire36_37;\n  assign wire36_37 = wire28_36;\n  assign wire27_35 = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign wire27_34 = wire6_34;\n  assign \\wire:missing_10  = wire8_10;\n  assign wire2_9 = wire6_9;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/63C369F6.v:3.1-137.10\" *)\nmodule postsynth(wire0_5, \\wire1_:missing , wire2_9, \\wire:missing_edge , wire12_43, \\wire14_:missing , \\wire58_55_15_48_41_64_35_45_53_:missing , wire16_60, wire17_37, wire20_51, wire21_60, wire22_62, wire24_60);\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:5.9-5.16\" *)\n  input wire0_5;\n  wire wire0_5;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:7.9-7.18\" *)\n  input wire12_43;\n  wire wire12_43;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:9.9-9.25\" *)\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:11.10-11.19\" *)\n  output wire16_60;\n  wire wire16_60;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:13.10-13.19\" *)\n  output wire17_37;\n  wire wire17_37;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:15.9-15.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:17.10-17.19\" *)\n  output wire20_51;\n  wire wire20_51;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:19.10-19.19\" *)\n  output wire21_60;\n  wire wire21_60;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:21.10-21.19\" *)\n  output wire22_62;\n  wire wire22_62;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:23.10-23.19\" *)\n  output wire24_60;\n  wire wire24_60;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:25.8-25.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:27.8-27.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire27_35;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:33.10-33.17\" *)\n  output wire2_9;\n  wire wire2_9;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:35.8-35.17\" *)\n  wire wire30_60;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:36.8-36.17\" *)\n  wire wire30_61;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:38.8-38.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire31_48;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:41.8-41.17\" *)\n  wire wire33_54;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:42.8-42.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire33_55;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:46.8-46.17\" *)\n  wire wire50_51;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:47.9-47.49\" *)\n  input \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  wire \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:51.8-51.17\" *)\n  wire wire61_62;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:56.8-56.16\" *)\n  wire wire6_47;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:58.8-58.16\" *)\n  wire wire6_50;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:60.8-60.16\" *)\n  wire wire6_56;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:62.8-62.16\" *)\n  wire wire6_59;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:67.8-67.15\" *)\n  wire wire6_9;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:72.8-72.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:73.8-73.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:74.8-74.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:75.8-75.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:76.8-76.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:79.8-79.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:81.8-81.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_58 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:82.8-82.24\" *)\n  wire \\wire:missing_60 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:84.8-84.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_64 ;\n  (* src = \"/tmp/fuzzmount745B5940/63C369F6.v:86.9-86.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16_60 = 1'hx;\n  assign wire17_37 = 1'hx;\n  assign wire20_51 = 1'hx;\n  assign wire21_60 = 1'hx;\n  assign wire22_62 = 1'hx;\n  assign wire24_60 = 1'hx;\n  assign wire25 = 1'h1;\n  assign wire27_35 = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign wire2_9 = 1'hx;\n  assign wire30_60 = 1'hx;\n  assign wire30_61 = 1'hx;\n  assign wire31_48 = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign wire33_54 = 1'h0;\n  assign wire33_55 = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign wire50_51 = 1'hx;\n  assign wire61_62 = 1'hx;\n  assign wire6_47 = 1'h0;\n  assign wire6_50 = 1'hx;\n  assign wire6_56 = 1'h0;\n  assign wire6_59 = 1'h0;\n  assign wire6_9 = 1'hx;\n  assign \\wire:missing_40  = 1'h0;\n  assign \\wire:missing_41  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_43  = wire12_43;\n  assign \\wire:missing_44  = 1'h0;\n  assign \\wire:missing_45  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_53  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_58  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_60  = 1'h0;\n  assign \\wire:missing_64  = \\wire58_55_15_48_41_64_35_45_53_:missing ;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:43:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k/src/top.v'.\nSBY 23:43:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] Copy '/tmp/fuzzmount745B5940/63C369F6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k/src/63C369F6.v'.\nSBY 23:43:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] Copy '/tmp/fuzzmount745B5940/63C369F6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k/src/63C369F6.post.v'.\nSBY 23:43:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] engine_0: abc pdr\nSBY 23:43:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: /tmp/fuzzmount745B5940/top.v:33: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/63C369F6.v:98$89_Y [0] between cell $shr$/tmp/fuzzmount745B5940/63C369F6.v:98$89.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/63C369F6.v:92$83_Y [0] between cell $shr$/tmp/fuzzmount745B5940/63C369F6.v:92$83.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire presynth.\\wire2_9 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire presynth.\\wire24_60 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire presynth.\\wire21_60 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire presynth.\\wire20_51 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire presynth.\\wire17_37 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire presynth.\\wire16_60 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire presynth.\\wire30_60 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:43:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:43:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] base: finished (returncode=0)\nSBY 23:43:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire presynth.\\wire2_9 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire presynth.\\wire24_60 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire presynth.\\wire21_60 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire presynth.\\wire20_51 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire presynth.\\wire17_37 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire presynth.\\wire16_60 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire presynth.\\wire30_60 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:43:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] aig: finished (returncode=0)\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] engine_0: Warning: The network has no constraints.\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] engine_0: finished (returncode=0)\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] engine_0: Status returned by engine: FAIL\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k'.\nSBY 23:43:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzkxoyk4k] DONE (FAIL, rc=2)\n", :err ""}}}