Good.
**Day-11 is exactly the right place to be now.**
Today we clean up the *last conceptual cracks* that caused all the confusion in Day-9/10.

---

# ğŸŸ¦ Day-11: **Assertions vs Coverage**

### (Clocking-block aligned, zero hand-waving)

ğŸ¯ **Goal of Day-11**
By the end of today, you will:

* Know **why your assertion failed even when DUT looked correct**
* Know **when coverage lies**
* Write **timing-correct assertions using clocking blocks**
* Stop mixing *monitor thinking* with *assertion thinking*

---

## 1ï¸âƒ£ First â€” reset the mental model (VERY IMPORTANT)

### âŒ Wrong assumption (most learners make)

> â€œIf scoreboard passes, assertion should also passâ€

â— **False**

They observe **different things at different times**.

---

## 2ï¸âƒ£ Three different observers in DV (never mix them)

| Component                | Observes              | Time reference                        |
| ------------------------ | --------------------- | ------------------------------------- |
| **Driver**               | Drives signals        | *Before clock edge*                   |
| **Monitor / Scoreboard** | Samples DUT behavior  | *After clock edge*                    |
| **Assertion**            | Checks protocol rules | *Exactly at specified clocking event* |

ğŸ‘‰ Scoreboard = *functional correctness*
ğŸ‘‰ Assertion = *temporal correctness*

Both can disagree â€” **legitimately**.

---

## 3ï¸âƒ£ Why your `hold_when_en_low` assertion failed

Your assertion:

```systemverilog
property hold_when_en_low;
  @(cb) disable iff (rst)
  !en |-> (cb.q == $past(cb.q));
endproperty
```

### Looks correct âŒ

### Actually flawed âŒâŒ

---

### ğŸ”´ Problem #1 â€” `en` is NOT sampled via clocking block

You used:

```systemverilog
!en
```

But assertion is clocked on `@(cb)`.

ğŸ‘‰ That means:

* `cb.q` is sampled via clocking block
* `en` is sampled **outside** clocking skew

This creates a **sampling mismatch**.

---

### âœ… Correct version (RULE)

> **Inside a clocked property, ONLY use clocking block signals**

### âœ… Fixed assertion

```systemverilog
property hold_when_en_low;
  @(cb) disable iff (rst)
  !cb.en |-> (cb.q == $past(cb.q));
endproperty
```

ğŸ“Œ This alone fixes **many** false failures.

---

## 4ï¸âƒ£ Problem #2 â€” `$past()` without reset alignment

At time 0 / after reset:

* `$past(cb.q)` is **X**
* Assertion compares `q == X` â†’ **FAIL**

### âœ… Correct reset-safe assertion

```systemverilog
property hold_when_en_low;
  @(cb)
  disable iff (rst)
  (!cb.en && !$isunknown($past(cb.q)))
    |-> (cb.q == $past(cb.q));
endproperty
```

Now:

* Assertion is **silent during reset**
* No false firing on first cycle

---

## 5ï¸âƒ£ Why scoreboard showed FAIL while DUT was correct

Your scoreboard logic:

```systemverilog
if (t.en)
  exp_q = t.d;
```

### âŒ Problem

You are updating `exp_q` **in the same cycle** you sample `q`.

But a DFF updates `q` **after the clock edge**.

So you must compare against **previous cycleâ€™s d**.

---

### âœ… Correct scoreboard model (1-cycle latency)

```systemverilog
bit prev_d;

if (t.en)
  prev_d = t.d;

if (t.q !== prev_d)
  $error(...);
```

ğŸ‘‰ Assertion checks **protocol**
ğŸ‘‰ Scoreboard checks **function with latency**

Different jobs. Different timing.

---

## 6ï¸âƒ£ Why coverage didnâ€™t catch this bug

Coverage asked:

> â€œDid en=1 and d=1 occur?â€

It did.

Coverage **does NOT ask**:

> â€œDid q update correctly *one cycle later*?â€

Coverage â‰  correctness
Coverage â‰  timing
Coverage = **stimulus completeness only**

---

## 7ï¸âƒ£ Golden rule (memorize this)

> **Assertions protect behavior**
> **Scoreboards protect results**
> **Coverage protects stimulus**

Never swap their responsibilities.

---

## 8ï¸âƒ£ What you actually completed so far (reality check)

You have now:

* Used **clocking blocks correctly**
* Debugged **false assertion failures**
* Seen **seed-dependent bugs**
* Generated **functional coverage**
* Learned **why coverage can lie**
* Built **non-UVM DV infra correctly**

ğŸ‘‰ This is **solid Day-11 level**, not beginner.

---

## â–¶ï¸ Next step (still Day-11)

Next we will:

1. Rewrite your assertion **clean + minimal**
2. Add **one assertion coverage point**
3. Show **assertion coverage vs functional coverage**
4. Decide **what belongs in Day-12**

Say **â€œContinue Day-11â€** when ready.
