# Floating-Point-Adder-Subtractor
This repository contains a hardware design and tests for a Floating Point Adder/ Subtractor using Verilog HDL.
