{
  "module_name": "other.json",
  "hash_id": "7626227affaee8c7badadec31860c4c4d786eadb59c7da3c3f9822cdbef874f0",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/jaketown/other.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Unhalted core cycles when the thread is in ring 0.\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"CPL_CYCLES.RING0\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of intervals between processor halts while thread is in ring 0.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"CPL_CYCLES.RING0_TRANS\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Unhalted core cycles when thread is in rings 1, 2, or 3.\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"CPL_CYCLES.RING123\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for .\",\n        \"EventCode\": \"0x4E\",\n        \"EventName\": \"HW_PRE_REQ.DL1_MISS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Valid instructions written to IQ per cycle.\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"INSTS_WRITTEN_TO_IQ.INSTS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when L1 and L2 are locked due to UC or split lock.\",\n        \"EventCode\": \"0x63\",\n        \"EventName\": \"LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}