	component nios_sys is
		port (
			clk_clk                         : in  std_logic                     := 'X';             -- clk
			reset_reset_n                   : in  std_logic                     := 'X';             -- reset_n
			led_1_conduit_end_export        : out std_logic_vector(31 downto 0);                    -- export
			switch_0_conduit_end_export     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			led_0_conduit_end_export        : out std_logic_vector(31 downto 0);                    -- export
			ledr_external_connection_export : out std_logic_vector(15 downto 0)                     -- export
		);
	end component nios_sys;

