Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 11 14:26:05 2024
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            packet_ready_counter/count_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_100_cw_fast rise@2330.000ns - clk_pixel_cw_hdmi rise@2329.966ns)
  Data Path Delay:        4.490ns  (logic 2.702ns (60.172%)  route 1.788ns (39.828%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 2327.922 - 2330.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 2327.543 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                   2329.966  2329.966 r  
    N15                                               0.000  2329.966 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2329.966    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  2331.407 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  2332.660    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  2324.174 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  2325.834    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  2325.930 r  wizard_migcam/clkout1_buf/O
                         net (fo=26, routed)          1.575  2327.506    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  2324.173 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  2325.834    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  2325.930 r  wizard_hdmi/clkout1_buf/O
                         net (fo=501, routed)         1.613  2327.543    cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y9          RAMB36E1                                     r  cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454  2329.997 f  cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=2, routed)           0.774  2330.771    packet_ready_counter/dout[0]
    SLICE_X9Y47          LUT3 (Prop_lut3_I1_O)        0.124  2330.895 r  packet_ready_counter/pixels_to_send[0][15]_i_1/O
                         net (fo=4, routed)           1.015  2331.910    packet_ready_counter/should_pack
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.124  2332.034 r  packet_ready_counter/count_out[2]_i_1/O
                         net (fo=1, routed)           0.000  2332.034    packet_ready_counter/count_out[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  packet_ready_counter/count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                   2330.000  2330.000 r  
    N15                                               0.000  2330.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  2330.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  2331.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  2332.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  2324.798 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  2326.380    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  2326.471 r  wizard_migcam/clkout1_buf/O
                         net (fo=26, routed)          1.451  2327.922    packet_ready_counter/clk_100
    SLICE_X9Y47          FDRE                                         r  packet_ready_counter/count_out_reg[2]/C
                         clock pessimism             -0.507  2327.416    
                         clock uncertainty           -0.506  2326.910    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.032  2326.942    packet_ready_counter/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                       2326.941    
                         arrival time                       -2332.033    
  -------------------------------------------------------------------
                         slack                                 -5.092    




