

================================================================
== Vitis HLS Report for 'kernel_softmax'
================================================================
* Date:           Sat Sep 27 23:15:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.915 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3105|     3105|  12.420 us|  12.420 us|  3105|  3105|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load       |      768|      768|         2|          1|          1|   768|       yes|
        |- find_max   |      767|      767|         4|          2|          2|   383|       yes|
        |- compute    |      780|      780|        14|          1|          1|   768|       yes|
        |- normalize  |      779|      779|        13|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      230|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      3|      298|      931|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        0|      474|     -|
|Register             |        -|      -|      536|       18|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      3|      834|     1653|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_2_primitive_dsp_1_U1037  |facc_32ns_32ns_1ns_32_2_primitive_dsp_1  |        0|   1|    4|    3|    0|
    |fcmp_32ns_32ns_1_1_no_dsp_1_U1035              |fcmp_32ns_32ns_1_1_no_dsp_1              |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_11_no_dsp_1_U1034            |fdiv_32ns_32ns_32_11_no_dsp_1            |        0|   0|    0|    0|    0|
    |fexp_32ns_32ns_32_9_med_dsp_1_U1036            |fexp_32ns_32ns_32_9_med_dsp_1            |        0|   1|  294|  928|    0|
    |fsub_32ns_32ns_32_1_primitive_dsp_1_U1033      |fsub_32ns_32ns_32_1_primitive_dsp_1      |        0|   1|    0|    0|    0|
    +-----------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                         |        0|   3|  298|  931|    0|
    +-----------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |vec_local_U  |kernel_softmax_vec_local_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                        |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_402_p2      |         +|   0|  0|  10|          10|           2|
    |i_3_fu_378_p2           |         +|   0|  0|  10|          10|           2|
    |i_4_fu_604_p2           |         +|   0|  0|  10|          10|           1|
    |i_5_fu_644_p2           |         +|   0|  0|  10|          10|           1|
    |i_fu_249_p2             |         +|   0|  0|  10|          10|           1|
    |and_ln21_1_fu_592_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln21_2_fu_491_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln21_3_fu_497_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln21_4_fu_358_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln21_5_fu_364_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln21_fu_586_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_264_p2     |      icmp|   0|  0|   4|          10|          10|
    |icmp_ln17_fu_408_p2     |      icmp|   0|  0|   6|          10|          10|
    |icmp_ln21_10_fu_334_p2  |      icmp|   0|  0|   3|           8|           2|
    |icmp_ln21_11_fu_340_p2  |      icmp|   0|  0|   9|          23|           1|
    |icmp_ln21_1_fu_550_p2   |      icmp|   0|  0|   9|          23|           1|
    |icmp_ln21_2_fu_562_p2   |      icmp|   0|  0|   3|           8|           2|
    |icmp_ln21_3_fu_568_p2   |      icmp|   0|  0|   9|          23|           1|
    |icmp_ln21_4_fu_448_p2   |      icmp|   0|  0|   3|           8|           2|
    |icmp_ln21_5_fu_454_p2   |      icmp|   0|  0|   9|          23|           1|
    |icmp_ln21_6_fu_466_p2   |      icmp|   0|  0|   3|           8|           2|
    |icmp_ln21_7_fu_472_p2   |      icmp|   0|  0|   9|          23|           1|
    |icmp_ln21_8_fu_322_p2   |      icmp|   0|  0|   3|           8|           2|
    |icmp_ln21_9_fu_328_p2   |      icmp|   0|  0|   9|          23|           1|
    |icmp_ln21_fu_544_p2     |      icmp|   0|  0|   3|           8|           2|
    |icmp_ln27_fu_610_p2     |      icmp|   0|  0|   4|          10|          10|
    |icmp_ln35_fu_659_p2     |      icmp|   0|  0|   4|          10|          10|
    |or_ln21_1_fu_574_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln21_2_fu_460_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln21_3_fu_478_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln21_4_fu_350_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln21_5_fu_354_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln21_fu_556_p2       |        or|   0|  0|   2|           1|           1|
    |max_val_5_fu_503_p3     |    select|   0|  0|  29|           1|          32|
    |max_val_7_fu_598_p3     |    select|   0|  0|  29|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 230|         294|         149|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |add_ln1723_reg_162                   |  16|          2|   10|         20|
    |ap_NS_fsm                            |   5|         14|    1|         14|
    |ap_enable_reg_pp0_iter1              |   1|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   1|          2|    1|          2|
    |ap_enable_reg_pp2_iter13             |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter12             |   1|          2|    1|          2|
    |ap_phi_mux_add_ln1723_phi_fu_166_p4  |  16|          2|   10|         20|
    |ap_phi_mux_i1_phi_fu_155_p4          |  16|          2|   10|         20|
    |ap_phi_mux_i_120_phi_fu_177_p4       |  16|          2|   10|         20|
    |ap_phi_mux_i_224_phi_fu_197_p4       |  16|          2|   10|         20|
    |ap_phi_mux_i_327_phi_fu_208_p4       |  16|          2|   10|         20|
    |grp_fu_224_p0                        |  32|          4|   32|        128|
    |grp_fu_224_p1                        |  32|          4|   32|        128|
    |grp_fu_638_p1                        |  32|          2|   32|         64|
    |grp_fu_638_p2                        |   1|          2|    1|          2|
    |i1_reg_151                           |  16|          2|   10|         20|
    |i_120_reg_173                        |  16|          2|   10|         20|
    |i_224_reg_193                        |  16|          2|   10|         20|
    |i_327_reg_204                        |  16|          2|   10|         20|
    |i_vec_address0_local                 |  16|          3|    9|         27|
    |max_val_322_reg_184                  |  32|          2|   32|         64|
    |reg_241                              |  32|          2|   32|         64|
    |vec_local_address0_local             |  48|          6|   10|         60|
    |vec_local_address1_local             |  48|          5|   10|         50|
    |vec_local_d0_local                   |  32|          3|   32|         96|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 474|         75|  327|        905|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln1723_reg_162           |  10|   0|   10|          0|
    |add_ln17_reg_754             |  10|   0|   10|          0|
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9      |   1|   0|    1|          0|
    |grp_fu_215_p0                |  32|   0|   32|          0|
    |grp_fu_215_p1                |  32|   0|   32|          0|
    |i1_reg_151                   |  10|   0|   10|          0|
    |i_120_reg_173                |  10|   0|   10|          0|
    |i_224_reg_193                |  10|   0|   10|          0|
    |i_327_reg_204                |  10|   0|   10|          0|
    |i_3_reg_739                  |  10|   0|   10|          0|
    |i_4_reg_795                  |  10|   0|   10|          0|
    |i_5_reg_829                  |  10|   0|   10|          0|
    |i_reg_680                    |  10|   0|   10|          0|
    |icmp_ln10_reg_695            |   1|   0|    1|          0|
    |icmp_ln17_reg_776            |   1|   0|    1|          0|
    |icmp_ln21_10_reg_719         |   1|   0|    1|          0|
    |icmp_ln21_11_reg_724         |   1|   0|    1|          0|
    |icmp_ln21_8_reg_709          |   1|   0|    1|          0|
    |icmp_ln21_9_reg_714          |   1|   0|    1|          0|
    |icmp_ln27_reg_800            |   1|   0|    1|          0|
    |icmp_ln35_reg_844            |   1|   0|    1|          0|
    |max_val_322_reg_184          |  32|   0|   32|          0|
    |max_val_4_reg_760            |  32|   0|   32|          0|
    |max_val_5_reg_780            |  32|   0|   32|          0|
    |max_val_6_reg_768            |  32|   0|   32|          0|
    |max_val_7_reg_788            |  32|   0|   32|          0|
    |reg_241                      |  32|   0|   32|          0|
    |sub_reg_812                  |  32|   0|   32|          0|
    |sum_reg_823                  |  32|   0|   32|          0|
    |tmp_3_reg_729                |   1|   0|    1|          0|
    |tmp_reg_818                  |  32|   0|   32|          0|
    |vec_local_addr_4_reg_805     |  10|   0|   10|          0|
    |zext_ln10_reg_685            |  10|   0|   64|         54|
    |zext_ln35_reg_834            |  10|   0|   64|         54|
    |icmp_ln27_reg_800            |   0|   2|    1|          0|
    |vec_local_addr_4_reg_805     |   0|   8|   10|          0|
    |zext_ln35_reg_834            |   0|   8|   64|         54|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 536|  18|  719|        162|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  kernel_softmax|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  kernel_softmax|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  kernel_softmax|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  kernel_softmax|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  kernel_softmax|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  kernel_softmax|  return value|
|i_vec_address0  |  out|    9|   ap_memory|           i_vec|         array|
|i_vec_ce0       |  out|    1|   ap_memory|           i_vec|         array|
|i_vec_we0       |  out|    1|   ap_memory|           i_vec|         array|
|i_vec_d0        |  out|   32|   ap_memory|           i_vec|         array|
|i_vec_q0        |   in|   32|   ap_memory|           i_vec|         array|
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 14
  * Pipeline-3: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 2, D = 4, States = { 8 9 10 11 }
  Pipeline-2 : II = 1, D = 14, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-3 : II = 1, D = 13, States = { 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 13 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 28 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.70>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%vec_local = alloca i64 1" [kernel_Softmax.cpp:7]   --->   Operation 42 'alloca' 'vec_local' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%br_ln10 = br void %for.inc.split" [kernel_Softmax.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i1 = phi i10 0, void %entry, i10 %i, void %for.inc.split"   --->   Operation 44 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.71ns)   --->   "%i = add i10 %i1, i10 1" [kernel_Softmax.cpp:10]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i10 %i1" [kernel_Softmax.cpp:10]   --->   Operation 46 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_vec_addr = getelementptr i32 %i_vec, i64 0, i64 %zext_ln10" [kernel_Softmax.cpp:13]   --->   Operation 47 'getelementptr' 'i_vec_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_i_vec_load = muxlogic i9 %i_vec_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_i_vec_load' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 49 [2/2] (0.66ns) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:13]   --->   Operation 49 'load' 'i_vec_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 50 [1/1] (0.60ns)   --->   "%icmp_ln10 = icmp_eq  i10 %i1, i10 767" [kernel_Softmax.cpp:10]   --->   Operation 50 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.end" [kernel_Softmax.cpp:10]   --->   Operation 51 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:11]   --->   Operation 52 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_Softmax.cpp:12]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [kernel_Softmax.cpp:10]   --->   Operation 54 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:13]   --->   Operation 55 'load' 'i_vec_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%vec_local_addr_1 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln10" [kernel_Softmax.cpp:13]   --->   Operation 56 'getelementptr' 'vec_local_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln13 = muxlogic i32 %i_vec_load"   --->   Operation 57 'muxlogic' 'muxLogicRAMData_to_store_ln13' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 58 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln13 = muxlogic i10 %vec_local_addr_1"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_store_ln13' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 59 [1/1] ( I:0.70ns O:0.70ns ) (share mux size 9)   --->   "%store_ln13 = store i32 %i_vec_load, i10 %vec_local_addr_1" [kernel_Softmax.cpp:13]   --->   Operation 59 'store' 'store_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 0" [kernel_Softmax.cpp:16]   --->   Operation 60 'getelementptr' 'vec_local_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_max_val = muxlogic i10 %vec_local_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_max_val' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 62 [2/2] (0.70ns) (share mux size 9)   --->   "%max_val = load i10 %vec_local_addr" [kernel_Softmax.cpp:16]   --->   Operation 62 'load' 'max_val' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%vec_local_addr_6 = getelementptr i32 %vec_local, i64 0, i64 1" [kernel_Softmax.cpp:21]   --->   Operation 63 'getelementptr' 'vec_local_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load_3 = muxlogic i10 %vec_local_addr_6"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_3' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 65 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load_3 = load i10 %vec_local_addr_6" [kernel_Softmax.cpp:21]   --->   Operation 65 'load' 'vec_local_load_3' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 66 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%max_val = load i10 %vec_local_addr" [kernel_Softmax.cpp:16]   --->   Operation 66 'load' 'max_val' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 67 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load_3 = load i10 %vec_local_addr_6" [kernel_Softmax.cpp:21]   --->   Operation 67 'load' 'vec_local_load_3' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln21_4 = bitcast i32 %vec_local_load_3" [kernel_Softmax.cpp:21]   --->   Operation 68 'bitcast' 'bitcast_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_4, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %bitcast_ln21_4" [kernel_Softmax.cpp:21]   --->   Operation 70 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln21_5 = bitcast i32 %max_val" [kernel_Softmax.cpp:21]   --->   Operation 71 'bitcast' 'bitcast_ln21_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_5, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 72 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %bitcast_ln21_5" [kernel_Softmax.cpp:21]   --->   Operation 73 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.55ns)   --->   "%icmp_ln21_8 = icmp_ne  i8 %tmp_1, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 74 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln21_9 = icmp_eq  i23 %trunc_ln21, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 75 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.55ns)   --->   "%icmp_ln21_10 = icmp_ne  i8 %tmp_2, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 76 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln21_11 = icmp_eq  i23 %trunc_ln21_1, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 77 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_3 = muxlogic i32 %vec_local_load_3"   --->   Operation 78 'muxlogic' 'muxLogicI0_to_tmp_3' <Predicate = true> <Delay = 0.34>
ST_5 : Operation 79 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI1_to_tmp_3 = muxlogic i32 %max_val"   --->   Operation 79 'muxlogic' 'muxLogicI1_to_tmp_3' <Predicate = true> <Delay = 0.34>
ST_5 : Operation 80 [1/1] (1.51ns) (share mux size 3)   --->   "%tmp_3 = fcmp_ogt  i32 %vec_local_load_3, i32 %max_val" [kernel_Softmax.cpp:21]   --->   Operation 80 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_5)   --->   "%or_ln21_4 = or i1 %icmp_ln21_9, i1 %icmp_ln21_8" [kernel_Softmax.cpp:21]   --->   Operation 81 'or' 'or_ln21_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_5)   --->   "%or_ln21_5 = or i1 %icmp_ln21_11, i1 %icmp_ln21_10" [kernel_Softmax.cpp:21]   --->   Operation 82 'or' 'or_ln21_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_5)   --->   "%and_ln21_4 = and i1 %or_ln21_4, i1 %or_ln21_5" [kernel_Softmax.cpp:21]   --->   Operation 83 'and' 'and_ln21_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln21_5 = and i1 %and_ln21_4, i1 %tmp_3" [kernel_Softmax.cpp:21]   --->   Operation 84 'and' 'and_ln21_5' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %and_ln21_5" [kernel_Softmax.cpp:21]   --->   Operation 85 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%vec_local_addr_7 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln21" [kernel_Softmax.cpp:21]   --->   Operation 86 'getelementptr' 'vec_local_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load_4 = muxlogic i10 %vec_local_addr_7"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_4' <Predicate = true> <Delay = 0.70>
ST_6 : Operation 88 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load_4 = load i10 %vec_local_addr_7" [kernel_Softmax.cpp:21]   --->   Operation 88 'load' 'vec_local_load_4' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 7 <SV = 6> <Delay = 0.87>
ST_7 : Operation 89 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load_4 = load i10 %vec_local_addr_7" [kernel_Softmax.cpp:21]   --->   Operation 89 'load' 'vec_local_load_4' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln17 = br void %for.body8.1" [kernel_Softmax.cpp:17]   --->   Operation 90 'br' 'br_ln17' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%add_ln1723 = phi i10 2, void %for.end, i10 %add_ln17, void %for.body8.1" [kernel_Softmax.cpp:17]   --->   Operation 91 'phi' 'add_ln1723' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%i_120 = phi i10 1, void %for.end, i10 %i_3, void %for.body8.1"   --->   Operation 92 'phi' 'i_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.71ns)   --->   "%i_3 = add i10 %i_120, i10 2" [kernel_Softmax.cpp:17]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %add_ln1723" [kernel_Softmax.cpp:16]   --->   Operation 94 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%vec_local_addr_3 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln16" [kernel_Softmax.cpp:21]   --->   Operation 95 'getelementptr' 'vec_local_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_max_val_4 = muxlogic i10 %vec_local_addr_3"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_max_val_4' <Predicate = true> <Delay = 0.70>
ST_8 : Operation 97 [2/2] (0.70ns) (share mux size 9)   --->   "%max_val_4 = load i10 %vec_local_addr_3" [kernel_Softmax.cpp:21]   --->   Operation 97 'load' 'max_val_4' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i10 %i_3" [kernel_Softmax.cpp:18]   --->   Operation 98 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%vec_local_addr_2 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln18" [kernel_Softmax.cpp:21]   --->   Operation 99 'getelementptr' 'vec_local_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_max_val_6 = muxlogic i10 %vec_local_addr_2"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_max_val_6' <Predicate = true> <Delay = 0.70>
ST_8 : Operation 101 [2/2] (0.70ns) (share mux size 9)   --->   "%max_val_6 = load i10 %vec_local_addr_2" [kernel_Softmax.cpp:21]   --->   Operation 101 'load' 'max_val_6' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 102 [1/1] (0.71ns)   --->   "%add_ln17 = add i10 %i_120, i10 3" [kernel_Softmax.cpp:17]   --->   Operation 102 'add' 'add_ln17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.87>
ST_9 : Operation 103 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%max_val_4 = load i10 %vec_local_addr_3" [kernel_Softmax.cpp:21]   --->   Operation 103 'load' 'max_val_4' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 104 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%max_val_6 = load i10 %vec_local_addr_2" [kernel_Softmax.cpp:21]   --->   Operation 104 'load' 'max_val_6' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 105 [1/1] (0.59ns)   --->   "%icmp_ln17 = icmp_ult  i10 %add_ln17, i10 768" [kernel_Softmax.cpp:17]   --->   Operation 105 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc28.split.preheader, void %for.body8.1" [kernel_Softmax.cpp:17]   --->   Operation 106 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.52>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%max_val_322 = phi i32 %vec_local_load_4, void %for.end, i32 %max_val_7, void %for.body8.1"   --->   Operation 107 'phi' 'max_val_322' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %max_val_4" [kernel_Softmax.cpp:21]   --->   Operation 108 'bitcast' 'bitcast_ln21_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_2, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 109 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = trunc i32 %bitcast_ln21_2" [kernel_Softmax.cpp:21]   --->   Operation 110 'trunc' 'trunc_ln21_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %max_val_322" [kernel_Softmax.cpp:21]   --->   Operation 111 'bitcast' 'bitcast_ln21_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_3, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 112 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i32 %bitcast_ln21_3" [kernel_Softmax.cpp:21]   --->   Operation 113 'trunc' 'trunc_ln21_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.55ns)   --->   "%icmp_ln21_4 = icmp_ne  i8 %tmp_8, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 114 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln21_5 = icmp_eq  i23 %trunc_ln21_2, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 115 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_3)   --->   "%or_ln21_2 = or i1 %icmp_ln21_5, i1 %icmp_ln21_4" [kernel_Softmax.cpp:21]   --->   Operation 116 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.55ns)   --->   "%icmp_ln21_6 = icmp_ne  i8 %tmp_9, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 117 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln21_7 = icmp_eq  i23 %trunc_ln21_3, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 118 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_3)   --->   "%or_ln21_3 = or i1 %icmp_ln21_7, i1 %icmp_ln21_6" [kernel_Softmax.cpp:21]   --->   Operation 119 'or' 'or_ln21_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_s = muxlogic i32 %max_val_4"   --->   Operation 120 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = true> <Delay = 0.34>
ST_10 : Operation 121 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI1_to_tmp_s = muxlogic i32 %max_val_322"   --->   Operation 121 'muxlogic' 'muxLogicI1_to_tmp_s' <Predicate = true> <Delay = 0.34>
ST_10 : Operation 122 [1/1] (1.51ns) (share mux size 3)   --->   "%tmp_s = fcmp_ogt  i32 %max_val_4, i32 %max_val_322" [kernel_Softmax.cpp:21]   --->   Operation 122 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_3)   --->   "%and_ln21_2 = and i1 %tmp_s, i1 %or_ln21_2" [kernel_Softmax.cpp:21]   --->   Operation 123 'and' 'and_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln21_3 = and i1 %and_ln21_2, i1 %or_ln21_3" [kernel_Softmax.cpp:21]   --->   Operation 124 'and' 'and_ln21_3' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.41ns)   --->   "%max_val_5 = select i1 %and_ln21_3, i32 %max_val_4, i32 %max_val_322" [kernel_Softmax.cpp:21]   --->   Operation 125 'select' 'max_val_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.52>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:18]   --->   Operation 126 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [kernel_Softmax.cpp:17]   --->   Operation 127 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 383, i64 383, i64 383"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %max_val_6" [kernel_Softmax.cpp:21]   --->   Operation 129 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 130 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = trunc i32 %bitcast_ln21" [kernel_Softmax.cpp:21]   --->   Operation 131 'trunc' 'trunc_ln21_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %max_val_5" [kernel_Softmax.cpp:21]   --->   Operation 132 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_1, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 133 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = trunc i32 %bitcast_ln21_1" [kernel_Softmax.cpp:21]   --->   Operation 134 'trunc' 'trunc_ln21_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.55ns)   --->   "%icmp_ln21 = icmp_ne  i8 %tmp_5, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 135 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_4, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 136 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_1)   --->   "%or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21" [kernel_Softmax.cpp:21]   --->   Operation 137 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.55ns)   --->   "%icmp_ln21_2 = icmp_ne  i8 %tmp_6, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 138 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln21_3 = icmp_eq  i23 %trunc_ln21_5, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 139 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_1)   --->   "%or_ln21_1 = or i1 %icmp_ln21_3, i1 %icmp_ln21_2" [kernel_Softmax.cpp:21]   --->   Operation 140 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_7 = muxlogic i32 %max_val_6"   --->   Operation 141 'muxlogic' 'muxLogicI0_to_tmp_7' <Predicate = true> <Delay = 0.34>
ST_11 : Operation 142 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI1_to_tmp_7 = muxlogic i32 %max_val_5"   --->   Operation 142 'muxlogic' 'muxLogicI1_to_tmp_7' <Predicate = true> <Delay = 0.34>
ST_11 : Operation 143 [1/1] (1.51ns) (share mux size 3)   --->   "%tmp_7 = fcmp_ogt  i32 %max_val_6, i32 %max_val_5" [kernel_Softmax.cpp:21]   --->   Operation 143 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_1)   --->   "%and_ln21 = and i1 %tmp_7, i1 %or_ln21" [kernel_Softmax.cpp:21]   --->   Operation 144 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln21_1 = and i1 %and_ln21, i1 %or_ln21_1" [kernel_Softmax.cpp:21]   --->   Operation 145 'and' 'and_ln21_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.41ns)   --->   "%max_val_7 = select i1 %and_ln21_1, i32 %max_val_6, i32 %max_val_5" [kernel_Softmax.cpp:21]   --->   Operation 146 'select' 'max_val_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.39>
ST_12 : Operation 147 [1/1] (0.39ns)   --->   "%br_ln27 = br void %for.inc28.split" [kernel_Softmax.cpp:27]   --->   Operation 147 'br' 'br_ln27' <Predicate = true> <Delay = 0.39>

State 13 <SV = 12> <Delay = 1.40>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%i_224 = phi i10 %i_4, void %for.inc28.split, i10 0, void %for.inc28.split.preheader"   --->   Operation 148 'phi' 'i_224' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.71ns)   --->   "%i_4 = add i10 %i_224, i10 1" [kernel_Softmax.cpp:27]   --->   Operation 149 'add' 'i_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i_224, i10 767" [kernel_Softmax.cpp:27]   --->   Operation 150 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %i_224" [kernel_Softmax.cpp:27]   --->   Operation 151 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%vec_local_addr_4 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln27" [kernel_Softmax.cpp:31]   --->   Operation 152 'getelementptr' 'vec_local_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load = muxlogic i10 %vec_local_addr_4"   --->   Operation 153 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load' <Predicate = true> <Delay = 0.70>
ST_13 : Operation 154 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load = load i10 %vec_local_addr_4" [kernel_Softmax.cpp:31]   --->   Operation 154 'load' 'vec_local_load' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc28.split, void %for.inc40.split.preheader" [kernel_Softmax.cpp:27]   --->   Operation 155 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.22>
ST_14 : Operation 156 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load = load i10 %vec_local_addr_4" [kernel_Softmax.cpp:31]   --->   Operation 156 'load' 'vec_local_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_14 : Operation 157 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI0_to_sub = muxlogic i32 %vec_local_load"   --->   Operation 157 'muxlogic' 'muxLogicI0_to_sub' <Predicate = true> <Delay = 1.35>
ST_14 : Operation 158 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI1_to_sub = muxlogic i32 %max_val_7"   --->   Operation 158 'muxlogic' 'muxLogicI1_to_sub' <Predicate = true> <Delay = 1.35>

State 15 <SV = 14> <Delay = 1.92>
ST_15 : Operation 159 [1/1] (1.92ns) (share mux size 69)   --->   "%sub = fsub i32 %vec_local_load, i32 %max_val_7" [kernel_Softmax.cpp:31]   --->   Operation 159 'fsub' 'sub' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.82>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%muxLogicI0_to_tmp = muxlogic i32 %sub"   --->   Operation 160 'muxlogic' 'muxLogicI0_to_tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [9/9] (1.82ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 161 'fexp' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.42>
ST_17 : Operation 162 [8/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 162 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 163 [7/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 163 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.42>
ST_19 : Operation 164 [6/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 164 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.42>
ST_20 : Operation 165 [5/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 165 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.42>
ST_21 : Operation 166 [4/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 166 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.42>
ST_22 : Operation 167 [3/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 167 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 168 [2/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 168 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 169 [1/9] (0.09ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 169 'fexp' 'tmp' <Predicate = true> <Delay = 0.09> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln31 = muxlogic i32 %tmp"   --->   Operation 170 'muxlogic' 'muxLogicRAMData_to_store_ln31' <Predicate = true> <Delay = 0.70>
ST_24 : Operation 171 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln31 = muxlogic i10 %vec_local_addr_4"   --->   Operation 171 'muxlogic' 'muxLogicRAMAddr_to_store_ln31' <Predicate = true> <Delay = 0.70>
ST_24 : Operation 172 [1/1] ( I:0.70ns O:0.70ns ) (share mux size 9)   --->   "%store_ln31 = store i32 %tmp, i10 %vec_local_addr_4" [kernel_Softmax.cpp:31]   --->   Operation 172 'store' 'store_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 25 <SV = 24> <Delay = 2.91>
ST_25 : Operation 173 [2/2] (2.91ns)   --->   "%sum = facc i32 @_ssdm_op_FACC, i32 %tmp, i1 %icmp_ln27" [kernel_Softmax.cpp:32]   --->   Operation 173 'facc' 'sum' <Predicate = true> <Delay = 2.91> <CoreInst = "FAcc_primitivedsp">   --->   Core 11 'FAcc_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.28>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:28]   --->   Operation 174 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_Softmax.cpp:29]   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [kernel_Softmax.cpp:27]   --->   Operation 176 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 177 [1/2] (0.28ns)   --->   "%sum = facc i32 @_ssdm_op_FACC, i32 %tmp, i1 %icmp_ln27" [kernel_Softmax.cpp:32]   --->   Operation 177 'facc' 'sum' <Predicate = true> <Delay = 0.28> <CoreInst = "FAcc_primitivedsp">   --->   Core 11 'FAcc_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 0.39>
ST_27 : Operation 178 [1/1] (0.39ns)   --->   "%br_ln35 = br void %for.inc40.split" [kernel_Softmax.cpp:35]   --->   Operation 178 'br' 'br_ln35' <Predicate = true> <Delay = 0.39>

State 28 <SV = 27> <Delay = 1.40>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%i_327 = phi i10 %i_5, void %for.inc40.split, i10 0, void %for.inc40.split.preheader"   --->   Operation 179 'phi' 'i_327' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.71ns)   --->   "%i_5 = add i10 %i_327, i10 1" [kernel_Softmax.cpp:35]   --->   Operation 180 'add' 'i_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %i_327" [kernel_Softmax.cpp:35]   --->   Operation 181 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%vec_local_addr_5 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln35" [kernel_Softmax.cpp:39]   --->   Operation 182 'getelementptr' 'vec_local_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load_1 = muxlogic i10 %vec_local_addr_5"   --->   Operation 183 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_1' <Predicate = true> <Delay = 0.70>
ST_28 : Operation 184 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load_1 = load i10 %vec_local_addr_5" [kernel_Softmax.cpp:39]   --->   Operation 184 'load' 'vec_local_load_1' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_28 : Operation 185 [1/1] (0.60ns)   --->   "%icmp_ln35 = icmp_eq  i10 %i_327, i10 767" [kernel_Softmax.cpp:35]   --->   Operation 185 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc40.split, void %for.end42" [kernel_Softmax.cpp:35]   --->   Operation 186 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.87>
ST_29 : Operation 187 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load_1 = load i10 %vec_local_addr_5" [kernel_Softmax.cpp:39]   --->   Operation 187 'load' 'vec_local_load_1' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 30 <SV = 29> <Delay = 2.58>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%muxLogicI0_to_div = muxlogic i32 %vec_local_load_1"   --->   Operation 188 'muxlogic' 'muxLogicI0_to_div' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicI1_to_div = muxlogic i32 %sum"   --->   Operation 189 'muxlogic' 'muxLogicI1_to_div' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [11/11] (2.58ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 190 'fdiv' 'div' <Predicate = true> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.79>
ST_31 : Operation 191 [10/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 191 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.79>
ST_32 : Operation 192 [9/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 192 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.79>
ST_33 : Operation 193 [8/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 193 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.79>
ST_34 : Operation 194 [7/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 194 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.79>
ST_35 : Operation 195 [6/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 195 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.79>
ST_36 : Operation 196 [5/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 196 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.79>
ST_37 : Operation 197 [4/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 197 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.79>
ST_38 : Operation 198 [3/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 198 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.79>
ST_39 : Operation 199 [2/11] (2.79ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 199 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.19>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:36]   --->   Operation 200 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_Softmax.cpp:37]   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_100" [kernel_Softmax.cpp:35]   --->   Operation 202 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 203 [1/11] (0.09ns) (share mux size 3)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 203 'fdiv' 'div' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%i_vec_addr_1 = getelementptr i32 %i_vec, i64 0, i64 %zext_ln35" [kernel_Softmax.cpp:39]   --->   Operation 204 'getelementptr' 'i_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln39 = muxlogic i32 %div"   --->   Operation 205 'muxlogic' 'muxLogicRAMData_to_store_ln39' <Predicate = true> <Delay = 0.43>
ST_40 : Operation 206 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln39 = muxlogic i9 %i_vec_addr_1"   --->   Operation 206 'muxlogic' 'muxLogicRAMAddr_to_store_ln39' <Predicate = true> <Delay = 0.43>
ST_40 : Operation 207 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln39 = store i32 %div, i9 %i_vec_addr_1" [kernel_Softmax.cpp:39]   --->   Operation 207 'store' 'store_ln39' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [kernel_Softmax.cpp:41]   --->   Operation 208 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vec_local                           (alloca           ) [ 001111111111111111111111111111111111111110]
br_ln10                             (br               ) [ 011100000000000000000000000000000000000000]
i1                                  (phi              ) [ 001100000000000000000000000000000000000000]
i                                   (add              ) [ 011100000000000000000000000000000000000000]
zext_ln10                           (zext             ) [ 001100000000000000000000000000000000000000]
i_vec_addr                          (getelementptr    ) [ 001100000000000000000000000000000000000000]
muxLogicRAMAddr_to_i_vec_load       (muxlogic         ) [ 000000000000000000000000000000000000000000]
icmp_ln10                           (icmp             ) [ 001100000000000000000000000000000000000000]
br_ln10                             (br               ) [ 011100000000000000000000000000000000000000]
specpipeline_ln11                   (specpipeline     ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln12              (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln10                   (specloopname     ) [ 000000000000000000000000000000000000000000]
i_vec_load                          (load             ) [ 000000000000000000000000000000000000000000]
vec_local_addr_1                    (getelementptr    ) [ 000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln13       (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln13       (muxlogic         ) [ 000000000000000000000000000000000000000000]
store_ln13                          (store            ) [ 000000000000000000000000000000000000000000]
vec_local_addr                      (getelementptr    ) [ 000001000000000000000000000000000000000000]
muxLogicRAMAddr_to_max_val          (muxlogic         ) [ 000000000000000000000000000000000000000000]
vec_local_addr_6                    (getelementptr    ) [ 000001000000000000000000000000000000000000]
muxLogicRAMAddr_to_vec_local_load_3 (muxlogic         ) [ 000000000000000000000000000000000000000000]
max_val                             (load             ) [ 000000000000000000000000000000000000000000]
vec_local_load_3                    (load             ) [ 000000000000000000000000000000000000000000]
bitcast_ln21_4                      (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_1                               (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln21                          (trunc            ) [ 000000000000000000000000000000000000000000]
bitcast_ln21_5                      (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_2                               (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln21_1                        (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln21_8                         (icmp             ) [ 000000100000000000000000000000000000000000]
icmp_ln21_9                         (icmp             ) [ 000000100000000000000000000000000000000000]
icmp_ln21_10                        (icmp             ) [ 000000100000000000000000000000000000000000]
icmp_ln21_11                        (icmp             ) [ 000000100000000000000000000000000000000000]
muxLogicI0_to_tmp_3                 (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicI1_to_tmp_3                 (muxlogic         ) [ 000000000000000000000000000000000000000000]
tmp_3                               (fcmp             ) [ 000000100000000000000000000000000000000000]
or_ln21_4                           (or               ) [ 000000000000000000000000000000000000000000]
or_ln21_5                           (or               ) [ 000000000000000000000000000000000000000000]
and_ln21_4                          (and              ) [ 000000000000000000000000000000000000000000]
and_ln21_5                          (and              ) [ 000000000000000000000000000000000000000000]
zext_ln21                           (zext             ) [ 000000000000000000000000000000000000000000]
vec_local_addr_7                    (getelementptr    ) [ 000000010000000000000000000000000000000000]
muxLogicRAMAddr_to_vec_local_load_4 (muxlogic         ) [ 000000000000000000000000000000000000000000]
vec_local_load_4                    (load             ) [ 000000011111000000000000000000000000000000]
br_ln17                             (br               ) [ 000000011111000000000000000000000000000000]
add_ln1723                          (phi              ) [ 000000001111000000000000000000000000000000]
i_120                               (phi              ) [ 000000001111000000000000000000000000000000]
i_3                                 (add              ) [ 000000011111000000000000000000000000000000]
zext_ln16                           (zext             ) [ 000000000000000000000000000000000000000000]
vec_local_addr_3                    (getelementptr    ) [ 000000000100000000000000000000000000000000]
muxLogicRAMAddr_to_max_val_4        (muxlogic         ) [ 000000000000000000000000000000000000000000]
zext_ln18                           (zext             ) [ 000000000000000000000000000000000000000000]
vec_local_addr_2                    (getelementptr    ) [ 000000000100000000000000000000000000000000]
muxLogicRAMAddr_to_max_val_6        (muxlogic         ) [ 000000000000000000000000000000000000000000]
add_ln17                            (add              ) [ 000000011111000000000000000000000000000000]
max_val_4                           (load             ) [ 000000001010000000000000000000000000000000]
max_val_6                           (load             ) [ 000000001111000000000000000000000000000000]
icmp_ln17                           (icmp             ) [ 000000001111000000000000000000000000000000]
br_ln17                             (br               ) [ 000000011111000000000000000000000000000000]
max_val_322                         (phi              ) [ 000000001010000000000000000000000000000000]
bitcast_ln21_2                      (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_8                               (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln21_2                        (trunc            ) [ 000000000000000000000000000000000000000000]
bitcast_ln21_3                      (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_9                               (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln21_3                        (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln21_4                         (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln21_5                         (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln21_2                           (or               ) [ 000000000000000000000000000000000000000000]
icmp_ln21_6                         (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln21_7                         (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln21_3                           (or               ) [ 000000000000000000000000000000000000000000]
muxLogicI0_to_tmp_s                 (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicI1_to_tmp_s                 (muxlogic         ) [ 000000000000000000000000000000000000000000]
tmp_s                               (fcmp             ) [ 000000000000000000000000000000000000000000]
and_ln21_2                          (and              ) [ 000000000000000000000000000000000000000000]
and_ln21_3                          (and              ) [ 000000000000000000000000000000000000000000]
max_val_5                           (select           ) [ 000000000101000000000000000000000000000000]
specpipeline_ln18                   (specpipeline     ) [ 000000000000000000000000000000000000000000]
specloopname_ln17                   (specloopname     ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln0               (speclooptripcount) [ 000000000000000000000000000000000000000000]
bitcast_ln21                        (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_5                               (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln21_4                        (trunc            ) [ 000000000000000000000000000000000000000000]
bitcast_ln21_1                      (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_6                               (partselect       ) [ 000000000000000000000000000000000000000000]
trunc_ln21_5                        (trunc            ) [ 000000000000000000000000000000000000000000]
icmp_ln21                           (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln21_1                         (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln21                             (or               ) [ 000000000000000000000000000000000000000000]
icmp_ln21_2                         (icmp             ) [ 000000000000000000000000000000000000000000]
icmp_ln21_3                         (icmp             ) [ 000000000000000000000000000000000000000000]
or_ln21_1                           (or               ) [ 000000000000000000000000000000000000000000]
muxLogicI0_to_tmp_7                 (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicI1_to_tmp_7                 (muxlogic         ) [ 000000000000000000000000000000000000000000]
tmp_7                               (fcmp             ) [ 000000000000000000000000000000000000000000]
and_ln21                            (and              ) [ 000000000000000000000000000000000000000000]
and_ln21_1                          (and              ) [ 000000000000000000000000000000000000000000]
max_val_7                           (select           ) [ 000000011110111111111111111000000000000000]
br_ln27                             (br               ) [ 000000000000111111111111111000000000000000]
i_224                               (phi              ) [ 000000000000011111111111111000000000000000]
i_4                                 (add              ) [ 000000000000111111111111111000000000000000]
icmp_ln27                           (icmp             ) [ 000000000000011111111111111000000000000000]
zext_ln27                           (zext             ) [ 000000000000000000000000000000000000000000]
vec_local_addr_4                    (getelementptr    ) [ 000000000000011111111111100000000000000000]
muxLogicRAMAddr_to_vec_local_load   (muxlogic         ) [ 000000000000000000000000000000000000000000]
br_ln27                             (br               ) [ 000000000000111111111111111000000000000000]
vec_local_load                      (load             ) [ 000000000000010100000000000000000000000000]
muxLogicI0_to_sub                   (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicI1_to_sub                   (muxlogic         ) [ 000000000000000000000000000000000000000000]
sub                                 (fsub             ) [ 000000000000010011111111100000000000000000]
muxLogicI0_to_tmp                   (muxlogic         ) [ 000000000000000000000000000000000000000000]
tmp                                 (fexp             ) [ 000000000000010000000000011000000000000000]
muxLogicRAMData_to_store_ln31       (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln31       (muxlogic         ) [ 000000000000000000000000000000000000000000]
store_ln31                          (store            ) [ 000000000000000000000000000000000000000000]
specpipeline_ln28                   (specpipeline     ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln29              (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln27                   (specloopname     ) [ 000000000000000000000000000000000000000000]
sum                                 (facc             ) [ 000000000000000000000000000111111111111110]
br_ln35                             (br               ) [ 000000000000000000000000000111111111111110]
i_327                               (phi              ) [ 000000000000000000000000000011111111111110]
i_5                                 (add              ) [ 000000000000000000000000000111111111111110]
zext_ln35                           (zext             ) [ 000000000000000000000000000011111111111110]
vec_local_addr_5                    (getelementptr    ) [ 000000000000000000000000000011000000000000]
muxLogicRAMAddr_to_vec_local_load_1 (muxlogic         ) [ 000000000000000000000000000000000000000000]
icmp_ln35                           (icmp             ) [ 000000000000000000000000000011111111111110]
br_ln35                             (br               ) [ 000000000000000000000000000111111111111110]
vec_local_load_1                    (load             ) [ 000000000000000000000000000010111111111110]
muxLogicI0_to_div                   (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicI1_to_div                   (muxlogic         ) [ 000000000000000000000000000000000000000000]
specpipeline_ln36                   (specpipeline     ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln37              (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln35                   (specloopname     ) [ 000000000000000000000000000000000000000000]
div                                 (fdiv             ) [ 000000000000000000000000000000000000000000]
i_vec_addr_1                        (getelementptr    ) [ 000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln39       (muxlogic         ) [ 000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln39       (muxlogic         ) [ 000000000000000000000000000000000000000000]
store_ln39                          (store            ) [ 000000000000000000000000000000000000000000]
ret_ln41                            (ret              ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_vec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_87"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_86"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="vec_local_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_vec_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="10" slack="0"/>
<pin id="66" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="9" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="i_vec_load/2 store_ln39/40 "/>
</bind>
</comp>

<comp id="75" class="1004" name="vec_local_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="1"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_1/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln13/3 max_val/4 vec_local_load_3/4 vec_local_load_4/6 max_val_4/8 max_val_6/8 vec_local_load/13 store_ln31/24 vec_local_load_1/28 "/>
</bind>
</comp>

<comp id="88" class="1004" name="vec_local_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="vec_local_addr_6_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_6/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="vec_local_addr_7_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_7/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="vec_local_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_3/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="vec_local_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_2/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="vec_local_addr_4_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="10" slack="0"/>
<pin id="133" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_4/13 "/>
</bind>
</comp>

<comp id="136" class="1004" name="vec_local_addr_5_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr_5/28 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_vec_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="12"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_addr_1/40 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="add_ln1723_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="1"/>
<pin id="164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1723 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln1723_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_ln1723/8 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_120_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="1"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_120 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_120_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_120/8 "/>
</bind>
</comp>

<comp id="184" class="1005" name="max_val_322_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="max_val_322 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="max_val_322_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="3"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_val_322/10 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_224_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="1"/>
<pin id="195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_224 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_224_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_224/13 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_327_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_327 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_327_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_327/28 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="32" slack="4"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/15 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="4"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/30 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/5 tmp_s/10 tmp_7/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_tmp_3/5 muxLogicI0_to_sub/14 "/>
</bind>
</comp>

<comp id="241" class="1005" name="reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_load_4 vec_local_load vec_local_load_1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="muxLogicRAMAddr_to_i_vec_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln10_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="muxLogicRAMData_to_store_ln13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln13/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="muxLogicRAMAddr_to_store_ln13_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln13/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="muxLogicRAMAddr_to_max_val_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_max_val/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="muxLogicRAMAddr_to_vec_local_load_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_local_load_3/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="bitcast_ln21_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_4/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln21_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="bitcast_ln21_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_5/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln21_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln21_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_8/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln21_9_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="23" slack="0"/>
<pin id="330" dir="0" index="1" bw="23" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_9/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln21_10_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_10/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln21_11_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="23" slack="0"/>
<pin id="342" dir="0" index="1" bw="23" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_11/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="muxLogicI0_to_tmp_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp_3/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln21_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="1" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_4/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln21_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_5/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln21_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21_4/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln21_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21_5/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln21_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="muxLogicRAMAddr_to_vec_local_load_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_local_load_4/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln16_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="muxLogicRAMAddr_to_max_val_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_max_val_4/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln18_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="muxLogicRAMAddr_to_max_val_6_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_max_val_6/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln17_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln17_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="bitcast_ln21_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_2/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_8_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln21_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_2/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="bitcast_ln21_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_3/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln21_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_3/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln21_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_4/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln21_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="23" slack="0"/>
<pin id="456" dir="0" index="1" bw="23" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_5/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln21_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_2/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln21_6_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_6/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln21_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="23" slack="0"/>
<pin id="474" dir="0" index="1" bw="23" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_7/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln21_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_3/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="muxLogicI0_to_tmp_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp_s/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="muxLogicI1_to_tmp_s_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_tmp_s/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln21_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21_2/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln21_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21_3/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="max_val_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="0" index="2" bw="32" slack="0"/>
<pin id="507" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_5/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="bitcast_ln21_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="0" index="3" bw="6" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln21_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_4/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="bitcast_ln21_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_6_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="0" index="3" bw="6" slack="0"/>
<pin id="535" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln21_5_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_5/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln21_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln21_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="23" slack="0"/>
<pin id="552" dir="0" index="1" bw="23" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln21_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln21_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln21_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="23" slack="0"/>
<pin id="570" dir="0" index="1" bw="23" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_3/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln21_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="muxLogicI0_to_tmp_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp_7/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="muxLogicI1_to_tmp_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_tmp_7/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln21_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="and_ln21_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21_1/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="max_val_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="2"/>
<pin id="601" dir="0" index="2" bw="32" slack="1"/>
<pin id="602" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_7/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="i_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln27_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="10" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/13 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln27_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="muxLogicRAMAddr_to_vec_local_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_local_load/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="muxLogicI1_to_sub_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="3"/>
<pin id="627" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sub/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="muxLogicI0_to_tmp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="muxLogicRAMData_to_store_ln31_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln31/24 "/>
</bind>
</comp>

<comp id="635" class="1004" name="muxLogicRAMAddr_to_store_ln31_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="11"/>
<pin id="637" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln31/24 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="0" index="2" bw="1" slack="12"/>
<pin id="642" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="sum/25 "/>
</bind>
</comp>

<comp id="644" class="1004" name="i_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/28 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln35_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/28 "/>
</bind>
</comp>

<comp id="655" class="1004" name="muxLogicRAMAddr_to_vec_local_load_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_local_load_1/28 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln35_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="10" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/28 "/>
</bind>
</comp>

<comp id="665" class="1004" name="muxLogicI0_to_div_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_div/30 "/>
</bind>
</comp>

<comp id="669" class="1004" name="muxLogicI1_to_div_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="4"/>
<pin id="671" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_div/30 "/>
</bind>
</comp>

<comp id="672" class="1004" name="muxLogicRAMData_to_store_ln39_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln39/40 "/>
</bind>
</comp>

<comp id="676" class="1004" name="muxLogicRAMAddr_to_store_ln39_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln39/40 "/>
</bind>
</comp>

<comp id="680" class="1005" name="i_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="685" class="1005" name="zext_ln10_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="690" class="1005" name="i_vec_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="1"/>
<pin id="692" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="icmp_ln10_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="699" class="1005" name="vec_local_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="1"/>
<pin id="701" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="vec_local_addr_6_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="1"/>
<pin id="706" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_6 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln21_8_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_8 "/>
</bind>
</comp>

<comp id="714" class="1005" name="icmp_ln21_9_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_9 "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln21_10_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_10 "/>
</bind>
</comp>

<comp id="724" class="1005" name="icmp_ln21_11_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_11 "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_3_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="734" class="1005" name="vec_local_addr_7_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="1"/>
<pin id="736" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_7 "/>
</bind>
</comp>

<comp id="739" class="1005" name="i_3_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="744" class="1005" name="vec_local_addr_3_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="1"/>
<pin id="746" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_3 "/>
</bind>
</comp>

<comp id="749" class="1005" name="vec_local_addr_2_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="1"/>
<pin id="751" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_2 "/>
</bind>
</comp>

<comp id="754" class="1005" name="add_ln17_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="760" class="1005" name="max_val_4_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_4 "/>
</bind>
</comp>

<comp id="768" class="1005" name="max_val_6_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="2"/>
<pin id="770" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_val_6 "/>
</bind>
</comp>

<comp id="776" class="1005" name="icmp_ln17_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="780" class="1005" name="max_val_5_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_5 "/>
</bind>
</comp>

<comp id="788" class="1005" name="max_val_7_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_7 "/>
</bind>
</comp>

<comp id="795" class="1005" name="i_4_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="800" class="1005" name="icmp_ln27_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="805" class="1005" name="vec_local_addr_4_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_4 "/>
</bind>
</comp>

<comp id="812" class="1005" name="sub_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="823" class="1005" name="sum_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="4"/>
<pin id="825" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="829" class="1005" name="i_5_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="10" slack="0"/>
<pin id="831" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln35_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="64" slack="12"/>
<pin id="836" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="839" class="1005" name="vec_local_addr_5_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="1"/>
<pin id="841" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_local_addr_5 "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln35_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="69" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="108" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="223"><net_src comp="219" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="228"><net_src comp="81" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="81" pin="7"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="187" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="231" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="81" pin="7"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="81" pin="7"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="247"><net_src comp="81" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="253"><net_src comp="155" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="155" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="263"><net_src comp="62" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="155" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="69" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="75" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="88" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="100" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="81" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="286" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="81" pin="7"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="304" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="290" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="300" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="308" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="318" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="81" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="377"><net_src comp="108" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="177" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="166" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="392"><net_src comp="115" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="378" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="401"><net_src comp="122" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="177" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="422"><net_src comp="28" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="429"><net_src comp="413" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="187" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="32" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="430" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="416" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="34" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="426" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="36" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="448" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="434" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="444" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="36" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="466" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="187" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="224" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="460" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="478" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="187" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="519"><net_src comp="28" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="30" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="510" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="30" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="32" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="543"><net_src comp="527" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="513" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="34" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="523" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="544" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="530" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="34" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="540" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="36" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="562" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="590"><net_src comp="224" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="556" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="574" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="197" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="6" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="197" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="10" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="197" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="624"><net_src comp="129" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="634"><net_src comp="231" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="643"><net_src comp="52" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="208" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="6" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="208" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="658"><net_src comp="136" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="208" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="10" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="241" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="219" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="143" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="249" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="688"><net_src comp="255" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="693"><net_src comp="62" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="698"><net_src comp="264" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="88" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="707"><net_src comp="100" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="712"><net_src comp="322" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="717"><net_src comp="328" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="722"><net_src comp="334" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="727"><net_src comp="340" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="732"><net_src comp="224" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="737"><net_src comp="108" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="742"><net_src comp="378" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="747"><net_src comp="115" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="752"><net_src comp="122" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="757"><net_src comp="402" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="763"><net_src comp="81" pin="7"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="767"><net_src comp="760" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="771"><net_src comp="81" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="779"><net_src comp="408" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="503" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="787"><net_src comp="780" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="791"><net_src comp="598" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="798"><net_src comp="604" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="803"><net_src comp="610" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="808"><net_src comp="129" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="815"><net_src comp="215" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="821"><net_src comp="231" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="826"><net_src comp="638" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="832"><net_src comp="644" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="837"><net_src comp="650" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="842"><net_src comp="136" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="847"><net_src comp="659" pin="2"/><net_sink comp="844" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_vec | {40 }
 - Input state : 
	Port: kernel_softmax : i_vec | {2 3 }
  - Chain level:
	State 1
	State 2
		i : 1
		zext_ln10 : 1
		i_vec_addr : 2
		muxLogicRAMAddr_to_i_vec_load : 3
		i_vec_load : 3
		icmp_ln10 : 1
		br_ln10 : 2
	State 3
		muxLogicRAMData_to_store_ln13 : 1
		muxLogicRAMAddr_to_store_ln13 : 1
		store_ln13 : 1
	State 4
		muxLogicRAMAddr_to_max_val : 1
		max_val : 1
		muxLogicRAMAddr_to_vec_local_load_3 : 1
		vec_local_load_3 : 1
	State 5
		bitcast_ln21_4 : 1
		tmp_1 : 2
		trunc_ln21 : 2
		bitcast_ln21_5 : 1
		tmp_2 : 2
		trunc_ln21_1 : 2
		icmp_ln21_8 : 3
		icmp_ln21_9 : 3
		icmp_ln21_10 : 3
		icmp_ln21_11 : 3
		muxLogicI0_to_tmp_3 : 1
		muxLogicI1_to_tmp_3 : 1
		tmp_3 : 1
	State 6
		vec_local_addr_7 : 1
		muxLogicRAMAddr_to_vec_local_load_4 : 2
		vec_local_load_4 : 2
	State 7
	State 8
		i_3 : 1
		zext_ln16 : 1
		vec_local_addr_3 : 2
		muxLogicRAMAddr_to_max_val_4 : 3
		max_val_4 : 3
		zext_ln18 : 2
		vec_local_addr_2 : 3
		muxLogicRAMAddr_to_max_val_6 : 4
		max_val_6 : 4
		add_ln17 : 1
	State 9
		br_ln17 : 1
	State 10
		tmp_8 : 1
		trunc_ln21_2 : 1
		bitcast_ln21_3 : 1
		tmp_9 : 2
		trunc_ln21_3 : 2
		icmp_ln21_4 : 2
		icmp_ln21_5 : 2
		or_ln21_2 : 3
		icmp_ln21_6 : 3
		icmp_ln21_7 : 3
		or_ln21_3 : 4
		muxLogicI1_to_tmp_s : 1
		tmp_s : 1
		and_ln21_2 : 3
		and_ln21_3 : 3
		max_val_5 : 3
	State 11
		tmp_5 : 1
		trunc_ln21_4 : 1
		tmp_6 : 1
		trunc_ln21_5 : 1
		icmp_ln21 : 2
		icmp_ln21_1 : 2
		or_ln21 : 3
		icmp_ln21_2 : 2
		icmp_ln21_3 : 2
		or_ln21_1 : 3
		and_ln21 : 3
		and_ln21_1 : 3
		max_val_7 : 3
	State 12
	State 13
		i_4 : 1
		icmp_ln27 : 1
		zext_ln27 : 1
		vec_local_addr_4 : 2
		muxLogicRAMAddr_to_vec_local_load : 3
		vec_local_load : 3
		br_ln27 : 2
	State 14
		muxLogicI0_to_sub : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		muxLogicRAMData_to_store_ln31 : 1
		store_ln31 : 1
	State 25
	State 26
	State 27
	State 28
		i_5 : 1
		zext_ln35 : 1
		vec_local_addr_5 : 2
		muxLogicRAMAddr_to_vec_local_load_1 : 3
		vec_local_load_1 : 3
		icmp_ln35 : 1
		br_ln35 : 2
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		muxLogicRAMData_to_store_ln39 : 1
		muxLogicRAMAddr_to_store_ln39 : 1
		store_ln39 : 1
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   fexp   |                 grp_fu_231                 |    1    |   294   |   928   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              icmp_ln10_fu_264              |    0    |    0    |    4    |
|          |             icmp_ln21_8_fu_322             |    0    |    0    |    3    |
|          |             icmp_ln21_9_fu_328             |    0    |    0    |    9    |
|          |             icmp_ln21_10_fu_334            |    0    |    0    |    3    |
|          |             icmp_ln21_11_fu_340            |    0    |    0    |    9    |
|          |              icmp_ln17_fu_408              |    0    |    0    |    6    |
|          |             icmp_ln21_4_fu_448             |    0    |    0    |    3    |
|   icmp   |             icmp_ln21_5_fu_454             |    0    |    0    |    9    |
|          |             icmp_ln21_6_fu_466             |    0    |    0    |    3    |
|          |             icmp_ln21_7_fu_472             |    0    |    0    |    9    |
|          |              icmp_ln21_fu_544              |    0    |    0    |    3    |
|          |             icmp_ln21_1_fu_550             |    0    |    0    |    9    |
|          |             icmp_ln21_2_fu_562             |    0    |    0    |    3    |
|          |             icmp_ln21_3_fu_568             |    0    |    0    |    9    |
|          |              icmp_ln27_fu_610              |    0    |    0    |    4    |
|          |              icmp_ln35_fu_659              |    0    |    0    |    4    |
|----------|--------------------------------------------|---------|---------|---------|
|  select  |              max_val_5_fu_503              |    0    |    0    |    29   |
|          |              max_val_7_fu_598              |    0    |    0    |    29   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                  i_fu_249                  |    0    |    0    |    10   |
|          |                 i_3_fu_378                 |    0    |    0    |    10   |
|    add   |               add_ln17_fu_402              |    0    |    0    |    10   |
|          |                 i_4_fu_604                 |    0    |    0    |    10   |
|          |                 i_5_fu_644                 |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              or_ln21_4_fu_350              |    0    |    0    |    2    |
|          |              or_ln21_5_fu_354              |    0    |    0    |    2    |
|    or    |              or_ln21_2_fu_460              |    0    |    0    |    2    |
|          |              or_ln21_3_fu_478              |    0    |    0    |    2    |
|          |               or_ln21_fu_556               |    0    |    0    |    2    |
|          |              or_ln21_1_fu_574              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              and_ln21_4_fu_358             |    0    |    0    |    2    |
|          |              and_ln21_5_fu_364             |    0    |    0    |    2    |
|    and   |              and_ln21_2_fu_491             |    0    |    0    |    2    |
|          |              and_ln21_3_fu_497             |    0    |    0    |    2    |
|          |               and_ln21_fu_586              |    0    |    0    |    2    |
|          |              and_ln21_1_fu_592             |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|   facc   |                 grp_fu_638                 |    1    |    4    |    3    |
|----------|--------------------------------------------|---------|---------|---------|
|   fadd   |                 grp_fu_215                 |    1    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   fdiv   |                 grp_fu_219                 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   fcmp   |                 grp_fu_224                 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 grp_fu_237                 |    0    |    0    |    0    |
|          |    muxLogicRAMAddr_to_i_vec_load_fu_260    |    0    |    0    |    0    |
|          |    muxLogicRAMData_to_store_ln13_fu_270    |    0    |    0    |    0    |
|          |    muxLogicRAMAddr_to_store_ln13_fu_274    |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_max_val_fu_278     |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_local_load_3_fu_282 |    0    |    0    |    0    |
|          |         muxLogicI0_to_tmp_3_fu_346         |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_local_load_4_fu_374 |    0    |    0    |    0    |
|          |     muxLogicRAMAddr_to_max_val_4_fu_389    |    0    |    0    |    0    |
|          |     muxLogicRAMAddr_to_max_val_6_fu_398    |    0    |    0    |    0    |
|          |         muxLogicI0_to_tmp_s_fu_484         |    0    |    0    |    0    |
| muxlogic |         muxLogicI1_to_tmp_s_fu_487         |    0    |    0    |    0    |
|          |         muxLogicI0_to_tmp_7_fu_580         |    0    |    0    |    0    |
|          |         muxLogicI1_to_tmp_7_fu_583         |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_local_load_fu_621  |    0    |    0    |    0    |
|          |          muxLogicI1_to_sub_fu_625          |    0    |    0    |    0    |
|          |          muxLogicI0_to_tmp_fu_628          |    0    |    0    |    0    |
|          |    muxLogicRAMData_to_store_ln31_fu_631    |    0    |    0    |    0    |
|          |    muxLogicRAMAddr_to_store_ln31_fu_635    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_local_load_1_fu_655 |    0    |    0    |    0    |
|          |          muxLogicI0_to_div_fu_665          |    0    |    0    |    0    |
|          |          muxLogicI1_to_div_fu_669          |    0    |    0    |    0    |
|          |    muxLogicRAMData_to_store_ln39_fu_672    |    0    |    0    |    0    |
|          |    muxLogicRAMAddr_to_store_ln39_fu_676    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              zext_ln10_fu_255              |    0    |    0    |    0    |
|          |              zext_ln21_fu_369              |    0    |    0    |    0    |
|   zext   |              zext_ln16_fu_384              |    0    |    0    |    0    |
|          |              zext_ln18_fu_393              |    0    |    0    |    0    |
|          |              zext_ln27_fu_616              |    0    |    0    |    0    |
|          |              zext_ln35_fu_650              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                tmp_1_fu_290                |    0    |    0    |    0    |
|          |                tmp_2_fu_308                |    0    |    0    |    0    |
|partselect|                tmp_8_fu_416                |    0    |    0    |    0    |
|          |                tmp_9_fu_434                |    0    |    0    |    0    |
|          |                tmp_5_fu_513                |    0    |    0    |    0    |
|          |                tmp_6_fu_530                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              trunc_ln21_fu_300             |    0    |    0    |    0    |
|          |             trunc_ln21_1_fu_318            |    0    |    0    |    0    |
|   trunc  |             trunc_ln21_2_fu_426            |    0    |    0    |    0    |
|          |             trunc_ln21_3_fu_444            |    0    |    0    |    0    |
|          |             trunc_ln21_4_fu_523            |    0    |    0    |    0    |
|          |             trunc_ln21_5_fu_540            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    3    |   298   |   1153  |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|vec_local|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln1723_reg_162   |   10   |
|    add_ln17_reg_754    |   10   |
|       i1_reg_151       |   10   |
|      i_120_reg_173     |   10   |
|      i_224_reg_193     |   10   |
|      i_327_reg_204     |   10   |
|       i_3_reg_739      |   10   |
|       i_4_reg_795      |   10   |
|       i_5_reg_829      |   10   |
|        i_reg_680       |   10   |
|   i_vec_addr_reg_690   |    9   |
|    icmp_ln10_reg_695   |    1   |
|    icmp_ln17_reg_776   |    1   |
|  icmp_ln21_10_reg_719  |    1   |
|  icmp_ln21_11_reg_724  |    1   |
|   icmp_ln21_8_reg_709  |    1   |
|   icmp_ln21_9_reg_714  |    1   |
|    icmp_ln27_reg_800   |    1   |
|    icmp_ln35_reg_844   |    1   |
|   max_val_322_reg_184  |   32   |
|    max_val_4_reg_760   |   32   |
|    max_val_5_reg_780   |   32   |
|    max_val_6_reg_768   |   32   |
|    max_val_7_reg_788   |   32   |
|         reg_241        |   32   |
|       sub_reg_812      |   32   |
|       sum_reg_823      |   32   |
|      tmp_3_reg_729     |    1   |
|       tmp_reg_818      |   32   |
|vec_local_addr_2_reg_749|   10   |
|vec_local_addr_3_reg_744|   10   |
|vec_local_addr_4_reg_805|   10   |
|vec_local_addr_5_reg_839|   10   |
|vec_local_addr_6_reg_704|   10   |
|vec_local_addr_7_reg_734|   10   |
| vec_local_addr_reg_699 |   10   |
|    zext_ln10_reg_685   |   64   |
|    zext_ln35_reg_834   |   64   |
+------------------------+--------+
|          Total         |   604  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_69 |  p0  |   3  |   9  |   27   ||    0    ||    16   |
| grp_access_fu_81 |  p0  |   8  |  10  |   80   ||    0    ||    48   |
| grp_access_fu_81 |  p1  |   2  |  32  |   64   ||    0    ||    32   |
| grp_access_fu_81 |  p2  |   8  |   0  |    0   ||    0    ||    3    |
|    grp_fu_224    |  p0  |   3  |  32  |   96   ||    0    ||    32   |
|    grp_fu_224    |  p1  |   3  |  32  |   96   ||    0    ||    32   |
|      reg_241     |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   427  ||  3.357  ||    0    ||   195   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   298  |  1153  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    0   |   195  |    -   |
|  Register |    -   |    -   |    -   |   604  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |   902  |  1348  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
