
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.06

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency rd_ptr[0]$_DFFE_PP_/CK ^
  -0.12 target latency mem[7][6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   25.27    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
    10   18.41    0.02    0.05    0.12 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.02    0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     2    2.52    0.01    0.08    0.19 ^ rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _0004_ (net)
                  0.01    0.00    0.19 ^ _0854_/B (MUX2_X1)
     1    1.31    0.01    0.03    0.23 ^ _0854_/Z (MUX2_X1)
                                         _0149_ (net)
                  0.01    0.00    0.23 ^ rd_ptr[0]$_DFFE_PP_/D (DFF_X2)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   25.27    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_11_0_clk/A (CLKBUF_X3)
     6   14.13    0.01    0.05    0.11 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
                                         clknet_4_11_0_clk (net)
                  0.01    0.00    0.11 ^ rd_ptr[0]$_DFFE_PP_/CK (DFF_X2)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   25.27    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
    10   18.41    0.02    0.05    0.12 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.02    0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.57    0.01    0.12    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.24 ^ _1100_/A (HA_X1)
     1    1.80    0.01    0.03    0.27 ^ _1100_/CO (HA_X1)
                                         _0629_ (net)
                  0.01    0.00    0.27 ^ _0633_/A (INV_X1)
     2    4.58    0.01    0.01    0.28 v _0633_/ZN (INV_X1)
                                         _0610_ (net)
                  0.01    0.00    0.28 v _1091_/CI (FA_X1)
     2   17.35    0.03    0.12    0.40 v _1091_/S (FA_X1)
                                         net4 (net)
                  0.03    0.00    0.40 v _0649_/A (CLKBUF_X2)
     5   10.74    0.02    0.05    0.45 v _0649_/Z (CLKBUF_X2)
                                         _0174_ (net)
                  0.02    0.00    0.45 v _0652_/A3 (OR4_X1)
     1    1.76    0.02    0.11    0.56 v _0652_/ZN (OR4_X1)
                                         _0177_ (net)
                  0.02    0.00    0.56 v _0653_/B (MUX2_X2)
     2   13.36    0.02    0.07    0.63 v _0653_/Z (MUX2_X2)
                                         _0178_ (net)
                  0.02    0.00    0.63 v _0654_/A (BUF_X8)
    10   56.35    0.01    0.04    0.67 v _0654_/Z (BUF_X8)
                                         _0179_ (net)
                  0.01    0.00    0.67 v _0655_/A2 (NOR2_X4)
     1   16.71    0.03    0.04    0.71 ^ _0655_/ZN (NOR2_X4)
                                         net9 (net)
                  0.03    0.01    0.72 ^ output9/A (BUF_X1)
     1    0.27    0.00    0.02    0.74 ^ output9/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.74 ^ full (out)
                                  0.74   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   25.27    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
    10   18.41    0.02    0.05    0.12 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.02    0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.57    0.01    0.12    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.24 ^ _1100_/A (HA_X1)
     1    1.80    0.01    0.03    0.27 ^ _1100_/CO (HA_X1)
                                         _0629_ (net)
                  0.01    0.00    0.27 ^ _0633_/A (INV_X1)
     2    4.58    0.01    0.01    0.28 v _0633_/ZN (INV_X1)
                                         _0610_ (net)
                  0.01    0.00    0.28 v _1091_/CI (FA_X1)
     2   17.35    0.03    0.12    0.40 v _1091_/S (FA_X1)
                                         net4 (net)
                  0.03    0.00    0.40 v _0649_/A (CLKBUF_X2)
     5   10.74    0.02    0.05    0.45 v _0649_/Z (CLKBUF_X2)
                                         _0174_ (net)
                  0.02    0.00    0.45 v _0652_/A3 (OR4_X1)
     1    1.76    0.02    0.11    0.56 v _0652_/ZN (OR4_X1)
                                         _0177_ (net)
                  0.02    0.00    0.56 v _0653_/B (MUX2_X2)
     2   13.36    0.02    0.07    0.63 v _0653_/Z (MUX2_X2)
                                         _0178_ (net)
                  0.02    0.00    0.63 v _0654_/A (BUF_X8)
    10   56.35    0.01    0.04    0.67 v _0654_/Z (BUF_X8)
                                         _0179_ (net)
                  0.01    0.00    0.67 v _0655_/A2 (NOR2_X4)
     1   16.71    0.03    0.04    0.71 ^ _0655_/ZN (NOR2_X4)
                                         net9 (net)
                  0.03    0.01    0.72 ^ output9/A (BUF_X1)
     1    0.27    0.00    0.02    0.74 ^ output9/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.74 ^ full (out)
                                  0.74   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.12988631427288055

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6542

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.259218215942383

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7887

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[5][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.27 ^ _1100_/CO (HA_X1)
   0.01    0.28 v _0633_/ZN (INV_X1)
   0.12    0.40 v _1091_/S (FA_X1)
   0.05    0.45 v _0649_/Z (CLKBUF_X2)
   0.11    0.56 v _0652_/ZN (OR4_X1)
   0.07    0.63 v _0653_/Z (MUX2_X2)
   0.04    0.67 v _0654_/Z (BUF_X8)
   0.05    0.72 ^ _0797_/ZN (OAI21_X4)
   0.07    0.78 v _0801_/Z (MUX2_X1)
   0.00    0.78 v mem[5][3]$_DFFE_PP_/D (DFF_X1)
           0.78   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ mem[5][3]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.03    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.08    0.19 ^ rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X2)
   0.03    0.23 ^ _0854_/Z (MUX2_X1)
   0.00    0.23 ^ rd_ptr[0]$_DFFE_PP_/D (DFF_X2)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ rd_ptr[0]$_DFFE_PP_/CK (DFF_X2)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1130

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1167

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7408

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0592

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
7.991361

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.59e-03   2.70e-04   1.27e-05   1.87e-03  39.0%
Combinational          1.10e-03   1.17e-03   1.78e-05   2.29e-03  47.7%
Clock                  2.53e-04   3.85e-04   1.07e-06   6.39e-04  13.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.94e-03   1.83e-03   3.16e-05   4.80e-03 100.0%
                          61.2%      38.1%       0.7%
