,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openlane/designs/adder,adder,RUN_2022.01.31_19.50.28,flow completed,0h0m18s0ms,0h0m11s0ms,59162.899429827645,0.003718546625,11832.57988596553,22.46,461.0,44,0,0,0,0,0,0,0,0,0,0,-1,1386,407,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,1268718.0,0.0,9.81,14.58,0.0,0.0,0.0,48,69,5,26,0,0,0,52,2,0,7,7,3,8,8,0,17,9,7,32,27,0,59,285.7142857142857,3.5,3.5,AREA 0,4,20,1,14.873333333333335,14.506666666666666,0.25,0.3,sky130_fd_sc_hd,4,3
