Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: fft_flow_4_no_fifos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fft_flow_4_no_fifos.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fft_flow_4_no_fifos"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fft_flow_4_no_fifos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_flow_dds.vhd" into library work
Parsing entity <fft_flow_dds>.
Parsing architecture <fft_flow_dds_a> of entity <fft_flow_dds>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_flow_4_no_fifos_dcm.vhd" into library work
Parsing entity <fft_flow_4_no_fifos_dcm>.
Parsing architecture <xilinx> of entity <fft_flow_4_no_fifos_dcm>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/lib.vhd" into library work
Parsing package <uas>.
Parsing package body <uas>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/vga_configurable.vhd" into library work
Parsing entity <vga_configurable>.
Parsing architecture <Behavioral> of entity <vga_configurable>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_burst_mode.vhd" into library work
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" into library work
Parsing entity <fft_flow_4_no_fifos>.
Parsing architecture <Behavioral> of entity <fft_flow_4_no_fifos>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fft_flow_4_no_fifos> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" Line 36: Using initial value '0' for fft_sclr since it is never assigned
WARNING:HDLCompiler:871 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" Line 37: Using initial value "00000000" for fft_xn_im since it is never assigned
WARNING:HDLCompiler:92 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" Line 168: original_clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" Line 149: Assignment to vga_ram_pos ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" Line 40: <fft_burst_mode> remains a black-box since it has no binding entity.

Elaborating entity <vga_configurable> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fft_flow_4_no_fifos_dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <fft_flow_dds> (architecture <fft_flow_dds_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fft_flow_4_no_fifos>.
    Related source file is "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd".
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 295: Output port <busy> of the instance <fft_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 295: Output port <done> of the instance <fft_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 295: Output port <ovflo> of the instance <fft_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 409: Output port <rdy> of the instance <dds_inst> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <vga_ram<1>>.
    Found 8-bit register for signal <vga_ram<2>>.
    Found 8-bit register for signal <vga_ram<3>>.
    Found 8-bit register for signal <vga_ram<4>>.
    Found 8-bit register for signal <vga_ram<5>>.
    Found 8-bit register for signal <vga_ram<6>>.
    Found 8-bit register for signal <vga_ram<7>>.
    Found 8-bit register for signal <vga_ram<8>>.
    Found 8-bit register for signal <vga_ram<9>>.
    Found 8-bit register for signal <vga_ram<10>>.
    Found 8-bit register for signal <vga_ram<11>>.
    Found 8-bit register for signal <vga_ram<12>>.
    Found 8-bit register for signal <vga_ram<13>>.
    Found 8-bit register for signal <vga_ram<14>>.
    Found 8-bit register for signal <vga_ram<15>>.
    Found 8-bit register for signal <vga_ram<16>>.
    Found 8-bit register for signal <vga_ram<17>>.
    Found 8-bit register for signal <vga_ram<18>>.
    Found 8-bit register for signal <vga_ram<19>>.
    Found 8-bit register for signal <vga_ram<20>>.
    Found 8-bit register for signal <vga_ram<21>>.
    Found 8-bit register for signal <vga_ram<22>>.
    Found 8-bit register for signal <vga_ram<23>>.
    Found 8-bit register for signal <vga_ram<24>>.
    Found 8-bit register for signal <vga_ram<25>>.
    Found 8-bit register for signal <vga_ram<26>>.
    Found 8-bit register for signal <vga_ram<27>>.
    Found 8-bit register for signal <vga_ram<28>>.
    Found 8-bit register for signal <vga_ram<29>>.
    Found 8-bit register for signal <vga_ram<30>>.
    Found 8-bit register for signal <vga_ram<31>>.
    Found 8-bit register for signal <vga_ram<32>>.
    Found 8-bit register for signal <vga_ram<33>>.
    Found 8-bit register for signal <vga_ram<34>>.
    Found 8-bit register for signal <vga_ram<35>>.
    Found 8-bit register for signal <vga_ram<36>>.
    Found 8-bit register for signal <vga_ram<37>>.
    Found 8-bit register for signal <vga_ram<38>>.
    Found 8-bit register for signal <vga_ram<39>>.
    Found 8-bit register for signal <vga_ram<40>>.
    Found 8-bit register for signal <vga_ram<41>>.
    Found 8-bit register for signal <vga_ram<42>>.
    Found 8-bit register for signal <vga_ram<43>>.
    Found 8-bit register for signal <vga_ram<44>>.
    Found 8-bit register for signal <vga_ram<45>>.
    Found 8-bit register for signal <vga_ram<46>>.
    Found 8-bit register for signal <vga_ram<47>>.
    Found 8-bit register for signal <vga_ram<48>>.
    Found 8-bit register for signal <vga_ram<49>>.
    Found 8-bit register for signal <vga_ram<50>>.
    Found 8-bit register for signal <vga_ram<51>>.
    Found 8-bit register for signal <vga_ram<52>>.
    Found 8-bit register for signal <vga_ram<53>>.
    Found 8-bit register for signal <vga_ram<54>>.
    Found 8-bit register for signal <vga_ram<55>>.
    Found 8-bit register for signal <vga_ram<56>>.
    Found 8-bit register for signal <vga_ram<57>>.
    Found 8-bit register for signal <vga_ram<58>>.
    Found 8-bit register for signal <vga_ram<59>>.
    Found 8-bit register for signal <vga_ram<60>>.
    Found 8-bit register for signal <vga_ram<61>>.
    Found 8-bit register for signal <vga_ram<62>>.
    Found 8-bit register for signal <vga_ram<63>>.
    Found 8-bit register for signal <vga_ram<64>>.
    Found 8-bit register for signal <vga_ram<65>>.
    Found 8-bit register for signal <vga_ram<66>>.
    Found 8-bit register for signal <vga_ram<67>>.
    Found 8-bit register for signal <vga_ram<68>>.
    Found 8-bit register for signal <vga_ram<69>>.
    Found 8-bit register for signal <vga_ram<70>>.
    Found 8-bit register for signal <vga_ram<71>>.
    Found 8-bit register for signal <vga_ram<72>>.
    Found 8-bit register for signal <vga_ram<73>>.
    Found 8-bit register for signal <vga_ram<74>>.
    Found 8-bit register for signal <vga_ram<75>>.
    Found 8-bit register for signal <vga_ram<76>>.
    Found 8-bit register for signal <vga_ram<77>>.
    Found 8-bit register for signal <vga_ram<78>>.
    Found 8-bit register for signal <vga_ram<79>>.
    Found 8-bit register for signal <vga_ram<80>>.
    Found 8-bit register for signal <vga_ram<81>>.
    Found 8-bit register for signal <vga_ram<82>>.
    Found 8-bit register for signal <vga_ram<83>>.
    Found 8-bit register for signal <vga_ram<84>>.
    Found 8-bit register for signal <vga_ram<85>>.
    Found 8-bit register for signal <vga_ram<86>>.
    Found 8-bit register for signal <vga_ram<87>>.
    Found 8-bit register for signal <vga_ram<88>>.
    Found 8-bit register for signal <vga_ram<89>>.
    Found 8-bit register for signal <vga_ram<90>>.
    Found 8-bit register for signal <vga_ram<91>>.
    Found 8-bit register for signal <vga_ram<92>>.
    Found 8-bit register for signal <vga_ram<93>>.
    Found 8-bit register for signal <vga_ram<94>>.
    Found 8-bit register for signal <vga_ram<95>>.
    Found 8-bit register for signal <vga_ram<96>>.
    Found 8-bit register for signal <vga_ram<97>>.
    Found 8-bit register for signal <vga_ram<98>>.
    Found 8-bit register for signal <vga_ram<99>>.
    Found 8-bit register for signal <vga_ram<100>>.
    Found 8-bit register for signal <vga_ram<101>>.
    Found 8-bit register for signal <vga_ram<102>>.
    Found 8-bit register for signal <vga_ram<103>>.
    Found 8-bit register for signal <vga_ram<104>>.
    Found 8-bit register for signal <vga_ram<105>>.
    Found 8-bit register for signal <vga_ram<106>>.
    Found 8-bit register for signal <vga_ram<107>>.
    Found 8-bit register for signal <vga_ram<108>>.
    Found 8-bit register for signal <vga_ram<109>>.
    Found 8-bit register for signal <vga_ram<110>>.
    Found 8-bit register for signal <vga_ram<111>>.
    Found 8-bit register for signal <vga_ram<112>>.
    Found 8-bit register for signal <vga_ram<113>>.
    Found 8-bit register for signal <vga_ram<114>>.
    Found 8-bit register for signal <vga_ram<115>>.
    Found 8-bit register for signal <vga_ram<116>>.
    Found 8-bit register for signal <vga_ram<117>>.
    Found 8-bit register for signal <vga_ram<118>>.
    Found 8-bit register for signal <vga_ram<119>>.
    Found 8-bit register for signal <vga_ram<120>>.
    Found 8-bit register for signal <vga_ram<121>>.
    Found 8-bit register for signal <vga_ram<122>>.
    Found 8-bit register for signal <vga_ram<123>>.
    Found 8-bit register for signal <vga_ram<124>>.
    Found 8-bit register for signal <vga_ram<125>>.
    Found 8-bit register for signal <vga_ram<126>>.
    Found 8-bit register for signal <vga_ram<127>>.
    Found 8-bit register for signal <adc_ram<0>>.
    Found 8-bit register for signal <adc_ram<1>>.
    Found 8-bit register for signal <adc_ram<2>>.
    Found 8-bit register for signal <adc_ram<3>>.
    Found 8-bit register for signal <adc_ram<4>>.
    Found 8-bit register for signal <adc_ram<5>>.
    Found 8-bit register for signal <adc_ram<6>>.
    Found 8-bit register for signal <adc_ram<7>>.
    Found 8-bit register for signal <adc_ram<8>>.
    Found 8-bit register for signal <adc_ram<9>>.
    Found 8-bit register for signal <adc_ram<10>>.
    Found 8-bit register for signal <adc_ram<11>>.
    Found 8-bit register for signal <adc_ram<12>>.
    Found 8-bit register for signal <adc_ram<13>>.
    Found 8-bit register for signal <adc_ram<14>>.
    Found 8-bit register for signal <adc_ram<15>>.
    Found 8-bit register for signal <adc_ram<16>>.
    Found 8-bit register for signal <adc_ram<17>>.
    Found 8-bit register for signal <adc_ram<18>>.
    Found 8-bit register for signal <adc_ram<19>>.
    Found 8-bit register for signal <adc_ram<20>>.
    Found 8-bit register for signal <adc_ram<21>>.
    Found 8-bit register for signal <adc_ram<22>>.
    Found 8-bit register for signal <adc_ram<23>>.
    Found 8-bit register for signal <adc_ram<24>>.
    Found 8-bit register for signal <adc_ram<25>>.
    Found 8-bit register for signal <adc_ram<26>>.
    Found 8-bit register for signal <adc_ram<27>>.
    Found 8-bit register for signal <adc_ram<28>>.
    Found 8-bit register for signal <adc_ram<29>>.
    Found 8-bit register for signal <adc_ram<30>>.
    Found 8-bit register for signal <adc_ram<31>>.
    Found 8-bit register for signal <adc_ram<32>>.
    Found 8-bit register for signal <adc_ram<33>>.
    Found 8-bit register for signal <adc_ram<34>>.
    Found 8-bit register for signal <adc_ram<35>>.
    Found 8-bit register for signal <adc_ram<36>>.
    Found 8-bit register for signal <adc_ram<37>>.
    Found 8-bit register for signal <adc_ram<38>>.
    Found 8-bit register for signal <adc_ram<39>>.
    Found 8-bit register for signal <adc_ram<40>>.
    Found 8-bit register for signal <adc_ram<41>>.
    Found 8-bit register for signal <adc_ram<42>>.
    Found 8-bit register for signal <adc_ram<43>>.
    Found 8-bit register for signal <adc_ram<44>>.
    Found 8-bit register for signal <adc_ram<45>>.
    Found 8-bit register for signal <adc_ram<46>>.
    Found 8-bit register for signal <adc_ram<47>>.
    Found 8-bit register for signal <adc_ram<48>>.
    Found 8-bit register for signal <adc_ram<49>>.
    Found 8-bit register for signal <adc_ram<50>>.
    Found 8-bit register for signal <adc_ram<51>>.
    Found 8-bit register for signal <adc_ram<52>>.
    Found 8-bit register for signal <adc_ram<53>>.
    Found 8-bit register for signal <adc_ram<54>>.
    Found 8-bit register for signal <adc_ram<55>>.
    Found 8-bit register for signal <adc_ram<56>>.
    Found 8-bit register for signal <adc_ram<57>>.
    Found 8-bit register for signal <adc_ram<58>>.
    Found 8-bit register for signal <adc_ram<59>>.
    Found 8-bit register for signal <adc_ram<60>>.
    Found 8-bit register for signal <adc_ram<61>>.
    Found 8-bit register for signal <adc_ram<62>>.
    Found 8-bit register for signal <adc_ram<63>>.
    Found 8-bit register for signal <adc_ram<64>>.
    Found 8-bit register for signal <adc_ram<65>>.
    Found 8-bit register for signal <adc_ram<66>>.
    Found 8-bit register for signal <adc_ram<67>>.
    Found 8-bit register for signal <adc_ram<68>>.
    Found 8-bit register for signal <adc_ram<69>>.
    Found 8-bit register for signal <adc_ram<70>>.
    Found 8-bit register for signal <adc_ram<71>>.
    Found 8-bit register for signal <adc_ram<72>>.
    Found 8-bit register for signal <adc_ram<73>>.
    Found 8-bit register for signal <adc_ram<74>>.
    Found 8-bit register for signal <adc_ram<75>>.
    Found 8-bit register for signal <adc_ram<76>>.
    Found 8-bit register for signal <adc_ram<77>>.
    Found 8-bit register for signal <adc_ram<78>>.
    Found 8-bit register for signal <adc_ram<79>>.
    Found 8-bit register for signal <adc_ram<80>>.
    Found 8-bit register for signal <adc_ram<81>>.
    Found 8-bit register for signal <adc_ram<82>>.
    Found 8-bit register for signal <adc_ram<83>>.
    Found 8-bit register for signal <adc_ram<84>>.
    Found 8-bit register for signal <adc_ram<85>>.
    Found 8-bit register for signal <adc_ram<86>>.
    Found 8-bit register for signal <adc_ram<87>>.
    Found 8-bit register for signal <adc_ram<88>>.
    Found 8-bit register for signal <adc_ram<89>>.
    Found 8-bit register for signal <adc_ram<90>>.
    Found 8-bit register for signal <adc_ram<91>>.
    Found 8-bit register for signal <adc_ram<92>>.
    Found 8-bit register for signal <adc_ram<93>>.
    Found 8-bit register for signal <adc_ram<94>>.
    Found 8-bit register for signal <adc_ram<95>>.
    Found 8-bit register for signal <adc_ram<96>>.
    Found 8-bit register for signal <adc_ram<97>>.
    Found 8-bit register for signal <adc_ram<98>>.
    Found 8-bit register for signal <adc_ram<99>>.
    Found 8-bit register for signal <adc_ram<100>>.
    Found 8-bit register for signal <adc_ram<101>>.
    Found 8-bit register for signal <adc_ram<102>>.
    Found 8-bit register for signal <adc_ram<103>>.
    Found 8-bit register for signal <adc_ram<104>>.
    Found 8-bit register for signal <adc_ram<105>>.
    Found 8-bit register for signal <adc_ram<106>>.
    Found 8-bit register for signal <adc_ram<107>>.
    Found 8-bit register for signal <adc_ram<108>>.
    Found 8-bit register for signal <adc_ram<109>>.
    Found 8-bit register for signal <adc_ram<110>>.
    Found 8-bit register for signal <adc_ram<111>>.
    Found 8-bit register for signal <adc_ram<112>>.
    Found 8-bit register for signal <adc_ram<113>>.
    Found 8-bit register for signal <adc_ram<114>>.
    Found 8-bit register for signal <adc_ram<115>>.
    Found 8-bit register for signal <adc_ram<116>>.
    Found 8-bit register for signal <adc_ram<117>>.
    Found 8-bit register for signal <adc_ram<118>>.
    Found 8-bit register for signal <adc_ram<119>>.
    Found 8-bit register for signal <adc_ram<120>>.
    Found 8-bit register for signal <adc_ram<121>>.
    Found 8-bit register for signal <adc_ram<122>>.
    Found 8-bit register for signal <adc_ram<123>>.
    Found 8-bit register for signal <adc_ram<124>>.
    Found 8-bit register for signal <adc_ram<125>>.
    Found 8-bit register for signal <adc_ram<126>>.
    Found 8-bit register for signal <adc_ram<127>>.
    Found 8-bit register for signal <adc_ram<128>>.
    Found 8-bit register for signal <adc_ram<129>>.
    Found 8-bit register for signal <adc_ram<130>>.
    Found 8-bit register for signal <adc_ram<131>>.
    Found 8-bit register for signal <adc_ram<132>>.
    Found 8-bit register for signal <adc_ram<133>>.
    Found 8-bit register for signal <adc_ram<134>>.
    Found 8-bit register for signal <adc_ram<135>>.
    Found 8-bit register for signal <adc_ram<136>>.
    Found 8-bit register for signal <adc_ram<137>>.
    Found 8-bit register for signal <adc_ram<138>>.
    Found 8-bit register for signal <adc_ram<139>>.
    Found 8-bit register for signal <adc_ram<140>>.
    Found 8-bit register for signal <adc_ram<141>>.
    Found 8-bit register for signal <adc_ram<142>>.
    Found 8-bit register for signal <adc_ram<143>>.
    Found 8-bit register for signal <adc_ram<144>>.
    Found 8-bit register for signal <adc_ram<145>>.
    Found 8-bit register for signal <adc_ram<146>>.
    Found 8-bit register for signal <adc_ram<147>>.
    Found 8-bit register for signal <adc_ram<148>>.
    Found 8-bit register for signal <adc_ram<149>>.
    Found 8-bit register for signal <adc_ram<150>>.
    Found 8-bit register for signal <adc_ram<151>>.
    Found 8-bit register for signal <adc_ram<152>>.
    Found 8-bit register for signal <adc_ram<153>>.
    Found 8-bit register for signal <adc_ram<154>>.
    Found 8-bit register for signal <adc_ram<155>>.
    Found 8-bit register for signal <adc_ram<156>>.
    Found 8-bit register for signal <adc_ram<157>>.
    Found 8-bit register for signal <adc_ram<158>>.
    Found 8-bit register for signal <adc_ram<159>>.
    Found 8-bit register for signal <adc_ram<160>>.
    Found 8-bit register for signal <adc_ram<161>>.
    Found 8-bit register for signal <adc_ram<162>>.
    Found 8-bit register for signal <adc_ram<163>>.
    Found 8-bit register for signal <adc_ram<164>>.
    Found 8-bit register for signal <adc_ram<165>>.
    Found 8-bit register for signal <adc_ram<166>>.
    Found 8-bit register for signal <adc_ram<167>>.
    Found 8-bit register for signal <adc_ram<168>>.
    Found 8-bit register for signal <adc_ram<169>>.
    Found 8-bit register for signal <adc_ram<170>>.
    Found 8-bit register for signal <adc_ram<171>>.
    Found 8-bit register for signal <adc_ram<172>>.
    Found 8-bit register for signal <adc_ram<173>>.
    Found 8-bit register for signal <adc_ram<174>>.
    Found 8-bit register for signal <adc_ram<175>>.
    Found 8-bit register for signal <adc_ram<176>>.
    Found 8-bit register for signal <adc_ram<177>>.
    Found 8-bit register for signal <adc_ram<178>>.
    Found 8-bit register for signal <adc_ram<179>>.
    Found 8-bit register for signal <adc_ram<180>>.
    Found 8-bit register for signal <adc_ram<181>>.
    Found 8-bit register for signal <adc_ram<182>>.
    Found 8-bit register for signal <adc_ram<183>>.
    Found 8-bit register for signal <adc_ram<184>>.
    Found 8-bit register for signal <adc_ram<185>>.
    Found 8-bit register for signal <adc_ram<186>>.
    Found 8-bit register for signal <adc_ram<187>>.
    Found 8-bit register for signal <adc_ram<188>>.
    Found 8-bit register for signal <adc_ram<189>>.
    Found 8-bit register for signal <adc_ram<190>>.
    Found 8-bit register for signal <adc_ram<191>>.
    Found 8-bit register for signal <adc_ram<192>>.
    Found 8-bit register for signal <adc_ram<193>>.
    Found 8-bit register for signal <adc_ram<194>>.
    Found 8-bit register for signal <adc_ram<195>>.
    Found 8-bit register for signal <adc_ram<196>>.
    Found 8-bit register for signal <adc_ram<197>>.
    Found 8-bit register for signal <adc_ram<198>>.
    Found 8-bit register for signal <adc_ram<199>>.
    Found 8-bit register for signal <adc_ram<200>>.
    Found 8-bit register for signal <adc_ram<201>>.
    Found 8-bit register for signal <adc_ram<202>>.
    Found 8-bit register for signal <adc_ram<203>>.
    Found 8-bit register for signal <adc_ram<204>>.
    Found 8-bit register for signal <adc_ram<205>>.
    Found 8-bit register for signal <adc_ram<206>>.
    Found 8-bit register for signal <adc_ram<207>>.
    Found 8-bit register for signal <adc_ram<208>>.
    Found 8-bit register for signal <adc_ram<209>>.
    Found 8-bit register for signal <adc_ram<210>>.
    Found 8-bit register for signal <adc_ram<211>>.
    Found 8-bit register for signal <adc_ram<212>>.
    Found 8-bit register for signal <adc_ram<213>>.
    Found 8-bit register for signal <adc_ram<214>>.
    Found 8-bit register for signal <adc_ram<215>>.
    Found 8-bit register for signal <adc_ram<216>>.
    Found 8-bit register for signal <adc_ram<217>>.
    Found 8-bit register for signal <adc_ram<218>>.
    Found 8-bit register for signal <adc_ram<219>>.
    Found 8-bit register for signal <adc_ram<220>>.
    Found 8-bit register for signal <adc_ram<221>>.
    Found 8-bit register for signal <adc_ram<222>>.
    Found 8-bit register for signal <adc_ram<223>>.
    Found 8-bit register for signal <adc_ram<224>>.
    Found 8-bit register for signal <adc_ram<225>>.
    Found 8-bit register for signal <adc_ram<226>>.
    Found 8-bit register for signal <adc_ram<227>>.
    Found 8-bit register for signal <adc_ram<228>>.
    Found 8-bit register for signal <adc_ram<229>>.
    Found 8-bit register for signal <adc_ram<230>>.
    Found 8-bit register for signal <adc_ram<231>>.
    Found 8-bit register for signal <adc_ram<232>>.
    Found 8-bit register for signal <adc_ram<233>>.
    Found 8-bit register for signal <adc_ram<234>>.
    Found 8-bit register for signal <adc_ram<235>>.
    Found 8-bit register for signal <adc_ram<236>>.
    Found 8-bit register for signal <adc_ram<237>>.
    Found 8-bit register for signal <adc_ram<238>>.
    Found 8-bit register for signal <adc_ram<239>>.
    Found 8-bit register for signal <adc_ram<240>>.
    Found 8-bit register for signal <adc_ram<241>>.
    Found 8-bit register for signal <adc_ram<242>>.
    Found 8-bit register for signal <adc_ram<243>>.
    Found 8-bit register for signal <adc_ram<244>>.
    Found 8-bit register for signal <adc_ram<245>>.
    Found 8-bit register for signal <adc_ram<246>>.
    Found 8-bit register for signal <adc_ram<247>>.
    Found 8-bit register for signal <adc_ram<248>>.
    Found 8-bit register for signal <adc_ram<249>>.
    Found 8-bit register for signal <adc_ram<250>>.
    Found 8-bit register for signal <adc_ram<251>>.
    Found 8-bit register for signal <adc_ram<252>>.
    Found 8-bit register for signal <adc_ram<253>>.
    Found 8-bit register for signal <adc_ram<254>>.
    Found 8-bit register for signal <adc_ram<255>>.
    Found 8-bit register for signal <adc_ram_pos>.
    Found 8-bit register for signal <fft_scale>.
    Found 8-bit register for signal <vga_ram<0>>.
    Found 16-bit register for signal <fft_out_ram<0>>.
    Found 16-bit register for signal <fft_out_ram<1>>.
    Found 16-bit register for signal <fft_out_ram<2>>.
    Found 16-bit register for signal <fft_out_ram<3>>.
    Found 16-bit register for signal <fft_out_ram<4>>.
    Found 16-bit register for signal <fft_out_ram<5>>.
    Found 16-bit register for signal <fft_out_ram<6>>.
    Found 16-bit register for signal <fft_out_ram<7>>.
    Found 16-bit register for signal <fft_out_ram<8>>.
    Found 16-bit register for signal <fft_out_ram<9>>.
    Found 16-bit register for signal <fft_out_ram<10>>.
    Found 16-bit register for signal <fft_out_ram<11>>.
    Found 16-bit register for signal <fft_out_ram<12>>.
    Found 16-bit register for signal <fft_out_ram<13>>.
    Found 16-bit register for signal <fft_out_ram<14>>.
    Found 16-bit register for signal <fft_out_ram<15>>.
    Found 16-bit register for signal <fft_out_ram<16>>.
    Found 16-bit register for signal <fft_out_ram<17>>.
    Found 16-bit register for signal <fft_out_ram<18>>.
    Found 16-bit register for signal <fft_out_ram<19>>.
    Found 16-bit register for signal <fft_out_ram<20>>.
    Found 16-bit register for signal <fft_out_ram<21>>.
    Found 16-bit register for signal <fft_out_ram<22>>.
    Found 16-bit register for signal <fft_out_ram<23>>.
    Found 16-bit register for signal <fft_out_ram<24>>.
    Found 16-bit register for signal <fft_out_ram<25>>.
    Found 16-bit register for signal <fft_out_ram<26>>.
    Found 16-bit register for signal <fft_out_ram<27>>.
    Found 16-bit register for signal <fft_out_ram<28>>.
    Found 16-bit register for signal <fft_out_ram<29>>.
    Found 16-bit register for signal <fft_out_ram<30>>.
    Found 16-bit register for signal <fft_out_ram<31>>.
    Found 16-bit register for signal <fft_out_ram<32>>.
    Found 16-bit register for signal <fft_out_ram<33>>.
    Found 16-bit register for signal <fft_out_ram<34>>.
    Found 16-bit register for signal <fft_out_ram<35>>.
    Found 16-bit register for signal <fft_out_ram<36>>.
    Found 16-bit register for signal <fft_out_ram<37>>.
    Found 16-bit register for signal <fft_out_ram<38>>.
    Found 16-bit register for signal <fft_out_ram<39>>.
    Found 16-bit register for signal <fft_out_ram<40>>.
    Found 16-bit register for signal <fft_out_ram<41>>.
    Found 16-bit register for signal <fft_out_ram<42>>.
    Found 16-bit register for signal <fft_out_ram<43>>.
    Found 16-bit register for signal <fft_out_ram<44>>.
    Found 16-bit register for signal <fft_out_ram<45>>.
    Found 16-bit register for signal <fft_out_ram<46>>.
    Found 16-bit register for signal <fft_out_ram<47>>.
    Found 16-bit register for signal <fft_out_ram<48>>.
    Found 16-bit register for signal <fft_out_ram<49>>.
    Found 16-bit register for signal <fft_out_ram<50>>.
    Found 16-bit register for signal <fft_out_ram<51>>.
    Found 16-bit register for signal <fft_out_ram<52>>.
    Found 16-bit register for signal <fft_out_ram<53>>.
    Found 16-bit register for signal <fft_out_ram<54>>.
    Found 16-bit register for signal <fft_out_ram<55>>.
    Found 16-bit register for signal <fft_out_ram<56>>.
    Found 16-bit register for signal <fft_out_ram<57>>.
    Found 16-bit register for signal <fft_out_ram<58>>.
    Found 16-bit register for signal <fft_out_ram<59>>.
    Found 16-bit register for signal <fft_out_ram<60>>.
    Found 16-bit register for signal <fft_out_ram<61>>.
    Found 16-bit register for signal <fft_out_ram<62>>.
    Found 16-bit register for signal <fft_out_ram<63>>.
    Found 16-bit register for signal <fft_out_ram<64>>.
    Found 16-bit register for signal <fft_out_ram<65>>.
    Found 16-bit register for signal <fft_out_ram<66>>.
    Found 16-bit register for signal <fft_out_ram<67>>.
    Found 16-bit register for signal <fft_out_ram<68>>.
    Found 16-bit register for signal <fft_out_ram<69>>.
    Found 16-bit register for signal <fft_out_ram<70>>.
    Found 16-bit register for signal <fft_out_ram<71>>.
    Found 16-bit register for signal <fft_out_ram<72>>.
    Found 16-bit register for signal <fft_out_ram<73>>.
    Found 16-bit register for signal <fft_out_ram<74>>.
    Found 16-bit register for signal <fft_out_ram<75>>.
    Found 16-bit register for signal <fft_out_ram<76>>.
    Found 16-bit register for signal <fft_out_ram<77>>.
    Found 16-bit register for signal <fft_out_ram<78>>.
    Found 16-bit register for signal <fft_out_ram<79>>.
    Found 16-bit register for signal <fft_out_ram<80>>.
    Found 16-bit register for signal <fft_out_ram<81>>.
    Found 16-bit register for signal <fft_out_ram<82>>.
    Found 16-bit register for signal <fft_out_ram<83>>.
    Found 16-bit register for signal <fft_out_ram<84>>.
    Found 16-bit register for signal <fft_out_ram<85>>.
    Found 16-bit register for signal <fft_out_ram<86>>.
    Found 16-bit register for signal <fft_out_ram<87>>.
    Found 16-bit register for signal <fft_out_ram<88>>.
    Found 16-bit register for signal <fft_out_ram<89>>.
    Found 16-bit register for signal <fft_out_ram<90>>.
    Found 16-bit register for signal <fft_out_ram<91>>.
    Found 16-bit register for signal <fft_out_ram<92>>.
    Found 16-bit register for signal <fft_out_ram<93>>.
    Found 16-bit register for signal <fft_out_ram<94>>.
    Found 16-bit register for signal <fft_out_ram<95>>.
    Found 16-bit register for signal <fft_out_ram<96>>.
    Found 16-bit register for signal <fft_out_ram<97>>.
    Found 16-bit register for signal <fft_out_ram<98>>.
    Found 16-bit register for signal <fft_out_ram<99>>.
    Found 16-bit register for signal <fft_out_ram<100>>.
    Found 16-bit register for signal <fft_out_ram<101>>.
    Found 16-bit register for signal <fft_out_ram<102>>.
    Found 16-bit register for signal <fft_out_ram<103>>.
    Found 16-bit register for signal <fft_out_ram<104>>.
    Found 16-bit register for signal <fft_out_ram<105>>.
    Found 16-bit register for signal <fft_out_ram<106>>.
    Found 16-bit register for signal <fft_out_ram<107>>.
    Found 16-bit register for signal <fft_out_ram<108>>.
    Found 16-bit register for signal <fft_out_ram<109>>.
    Found 16-bit register for signal <fft_out_ram<110>>.
    Found 16-bit register for signal <fft_out_ram<111>>.
    Found 16-bit register for signal <fft_out_ram<112>>.
    Found 16-bit register for signal <fft_out_ram<113>>.
    Found 16-bit register for signal <fft_out_ram<114>>.
    Found 16-bit register for signal <fft_out_ram<115>>.
    Found 16-bit register for signal <fft_out_ram<116>>.
    Found 16-bit register for signal <fft_out_ram<117>>.
    Found 16-bit register for signal <fft_out_ram<118>>.
    Found 16-bit register for signal <fft_out_ram<119>>.
    Found 16-bit register for signal <fft_out_ram<120>>.
    Found 16-bit register for signal <fft_out_ram<121>>.
    Found 16-bit register for signal <fft_out_ram<122>>.
    Found 16-bit register for signal <fft_out_ram<123>>.
    Found 16-bit register for signal <fft_out_ram<124>>.
    Found 16-bit register for signal <fft_out_ram<125>>.
    Found 16-bit register for signal <fft_out_ram<126>>.
    Found 16-bit register for signal <fft_out_ram<127>>.
    Found 7-bit register for signal <fft_ram_pos>.
    Found 2-bit register for signal <master_state>.
    Found 2-bit register for signal <blue_in>.
    Found 12-bit register for signal <dds_data>.
    Found 1-bit register for signal <fft_start>.
    Found 1-bit register for signal <fft_scale_we>.
    Found 1-bit register for signal <scale_changer_process.toggle>.
    Found 1-bit register for signal <dds_we>.
    Found 1-bit register for signal <dds_changer_process.toggle>.
    Found 1-bit register for signal <adc_state>.
    Found 1-bit register for signal <adc_clk>.
    Found 3-bit register for signal <fft_state>.
    Found 8-bit register for signal <fft_xn_re>.
    Found 8-bit register for signal <leds>.
    Found 1-bit register for signal <mag_state>.
    Found 32-bit register for signal <a>.
    Found 8-bit register for signal <scale_changer_process.last_switches>.
    Found 12-bit register for signal <dds_changer_process.last_input>.
    Found finite state machine <FSM_0> for signal <master_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | original_clk (rising_edge)                     |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | startup                                        |
    | Power Up State     | startup                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <fft_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 37                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | original_clk (rising_edge)                     |
    | Power Up State     | fft_wait_for_rfd                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit subtractor for signal <n4073> created at line 137.
    Found 8-bit adder for signal <sine_out> created at line 1241.
    Found 8-bit adder for signal <adc_ram_pos[7]_GND_4_o_add_260_OUT> created at line 1241.
    Found 32-bit adder for signal <GND_4_o_GND_4_o_add_1063_OUT> created at line 245.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1065_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1068_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1071_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1074_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1077_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1080_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1083_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1086_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1089_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1092_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1095_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1098_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1101_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1104_OUT> created at line 135.
    Found 18-bit adder for signal <GND_4_o_GND_4_o_add_1107_OUT> created at line 135.
    Found 7-bit adder for signal <fft_ram_pos[6]_GND_4_o_add_1240_OUT> created at line 1241.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1067_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1070_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1073_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1076_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1079_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1082_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1085_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1088_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1091_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1094_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1097_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1100_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1103_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1106_OUT<17:0>> created at line 137.
    Found 18-bit subtractor for signal <GND_4_o_GND_4_o_sub_1109_OUT<17:0>> created at line 137.
    Found 8x8-bit multiplier for signal <fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT> created at line 246.
    Found 8x8-bit multiplier for signal <fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1062_OUT> created at line 247.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <adc_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <fft_out_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <vga_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 256-to-1 multiplexer for signal <fft_xn_index[7]_adc_ram[255][7]_wide_mux_526_OUT> created at line 201.
    Found 16-bit 128-to-1 multiplexer for signal <n4069> created at line 246.
    Found 8-bit 128-to-1 multiplexer for signal <x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT> created at line 330.
    Found 32-bit comparator greater for signal <x_pos[31]_PWR_4_o_LessThan_2424_o> created at line 329
    Found 32-bit comparator greater for signal <y_pos[31]_PWR_4_o_LessThan_2425_o> created at line 329
    Found 32-bit comparator greater for signal <GND_4_o_x_pos[31]_LessThan_2426_o> created at line 329
    Found 8-bit comparator lessequal for signal <n2450> created at line 330
    Found 8-bit comparator equal for signal <n2457> created at line 361
    Found 12-bit comparator equal for signal <n2469> created at line 385
    WARNING:Xst:2404 -  FFs/Latches <red_in<1:3>> (without init value) have a constant value of 0 in block <fft_flow_4_no_fifos>.
    WARNING:Xst:2404 -  FFs/Latches <green_in<2:0>> (without init value) have a constant value of 0 in block <fft_flow_4_no_fifos>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  20 Adder/Subtractor(s).
	inferred 5233 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <fft_flow_4_no_fifos> synthesized.

Synthesizing Unit <vga_configurable>.
    Related source file is "/root/FPGA-MISC/FFT with VGA/vga_configurable.vhd".
        config = (96,16,48,640,'0',2,10,33,480,'0')
        red_width = 3
        green_width = 3
        blue_width = 2
    Found 10-bit register for signal <v_counter>.
    Found 10-bit register for signal <h_counter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <color_valid>.
    Found 11-bit register for signal <x_pos>.
    Found 10-bit register for signal <y_pos>.
    Found 11-bit subtractor for signal <GND_17_o_GND_17_o_sub_12_OUT> created at line 89.
    Found 10-bit adder for signal <v_counter[9]_GND_17_o_add_17_OUT> created at line 106.
    Found 10-bit adder for signal <h_counter[9]_GND_17_o_add_19_OUT> created at line 113.
    Found 10-bit subtractor for signal <GND_17_o_GND_17_o_sub_13_OUT<9:0>> created at line 89.
    Found 11-bit subtractor for signal <GND_17_o_GND_17_o_sub_11_OUT<10:0>> created at line 88.
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_17_o_LessThan_4_o> created at line 66
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_17_o_LessThan_5_o> created at line 73
    Found 10-bit comparator greater for signal <GND_17_o_h_counter[9]_LessThan_6_o> created at line 80
    Found 10-bit comparator greater for signal <h_counter[9]_PWR_13_o_LessThan_7_o> created at line 81
    Found 10-bit comparator greater for signal <GND_17_o_v_counter[9]_LessThan_8_o> created at line 82
    Found 10-bit comparator greater for signal <v_counter[9]_PWR_13_o_LessThan_9_o> created at line 83
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <vga_configurable> synthesized.

Synthesizing Unit <fft_flow_4_no_fifos_dcm>.
    Related source file is "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_flow_4_no_fifos_dcm.vhd".
    Summary:
	no macro.
Unit <fft_flow_4_no_fifos_dcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 18-bit addsub                                         : 15
 19-bit subtractor                                     : 1
 32-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 537
 1-bit register                                        : 11
 10-bit register                                       : 3
 11-bit register                                       : 1
 12-bit register                                       : 2
 16-bit register                                       : 128
 2-bit register                                        : 1
 32-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 389
# Comparators                                          : 12
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 128-to-1 multiplexer                           : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 128-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 256-to-1 multiplexer                            : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fft_flow_dds.ngc>.
Reading core <ipcore_dir/fft_burst_mode.ngc>.
Reading Secure Unit <blk000003d0>.
Loading core <fft_flow_dds> for timing and area information for instance <dds_inst>.
Loading core <fft_burst_mode> for timing and area information for instance <fft_instance>.

Synthesizing (advanced) Unit <fft_flow_4_no_fifos>.
The following registers are absorbed into counter <fft_ram_pos>: 1 register on signal <fft_ram_pos>.
	Multiplier <Mmult_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT> in block <fft_flow_4_no_fifos> and adder/subtractor <Madd_GND_4_o_GND_4_o_add_1063_OUT> in block <fft_flow_4_no_fifos> are combined into a MAC<Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT>.
	The following registers are also absorbed by the MAC: <a> in block <fft_flow_4_no_fifos>.
Unit <fft_flow_4_no_fifos> synthesized (advanced).

Synthesizing (advanced) Unit <vga_configurable>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <vga_configurable> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 8x8-to-32-bit MAC                                     : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 21
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 18-bit addsub                                         : 15
 18-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 7-bit up counter                                      : 1
# Registers                                            : 5218
 Flip-Flops                                            : 5218
# Comparators                                          : 12
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 128-to-1 multiplexer                           : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 128-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 256-to-1 multiplexer                            : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <fft_state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 fft_wait_for_rfd | 000
 fft_load         | 001
 fft_stall        | 010
 fft_wait_for_dv  | 011
 fft_unload       | 100
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <master_state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 startup | 00
 sample  | 01
 fft     | 10
 mag     | 11
---------------------
WARNING:Xst:1293 - FF/Latch <fft_out_ram_80_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_80_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_81_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_81_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_82_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_82_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_83_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_83_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_84_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_84_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_85_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_85_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_88_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_88_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_86_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_86_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_87_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_87_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_89_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_89_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_90_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_90_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_91_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_91_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_92_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_92_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_93_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_93_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_94_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_94_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_97_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_97_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_64_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_64_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_65_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_65_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_66_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_66_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_67_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_67_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_70_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_70_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_68_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_68_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_69_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_69_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_71_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_71_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_72_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_72_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_73_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_73_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_74_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_74_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_75_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_75_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_76_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_76_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_79_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_79_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_77_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_77_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_78_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_78_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_112_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_112_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_115_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_115_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_113_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_113_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_114_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_114_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_116_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_116_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_117_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_117_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_118_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_118_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_119_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_119_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_120_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_120_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_121_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_121_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_124_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_124_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_122_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_122_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_123_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_123_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_125_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_125_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_126_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_126_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_127_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_127_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_95_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_95_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_96_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_96_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_98_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_98_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_99_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_99_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_100_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_100_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_101_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_101_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_102_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_102_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_103_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_103_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_106_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_106_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_104_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_104_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_105_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_105_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_107_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_107_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_108_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_108_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_109_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_109_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_110_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_110_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_111_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_111_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_15_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_15_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_17_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_17_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_18_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_18_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_19_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_19_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_20_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_20_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_21_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_21_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_22_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_22_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_25_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_25_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_23_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_23_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_24_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_24_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_26_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_26_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_27_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_27_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_28_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_28_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_29_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_29_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_30_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_30_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_31_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_31_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_0_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_0_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_1_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_1_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_2_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_2_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_3_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_3_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_4_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_4_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_7_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_7_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_5_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_5_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_6_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_6_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_8_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_8_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_9_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_9_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_10_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_10_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_11_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_11_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_12_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_12_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_13_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_13_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_16_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_16_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_14_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_14_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_48_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_48_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_49_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_49_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_52_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_52_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_50_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_50_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_51_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_51_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_53_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_53_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_54_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_54_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_55_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_55_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_56_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_56_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_57_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_57_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_58_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_58_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_61_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_61_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_59_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_59_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_60_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_60_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_62_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_62_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_63_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_63_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_34_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_34_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_32_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_32_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_33_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_33_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_35_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_35_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_36_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_36_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_37_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_37_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_38_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_38_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_39_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_39_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_40_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_40_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_43_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_43_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_41_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_41_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_42_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_42_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_44_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_44_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_45_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_45_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_46_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_46_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_47_7> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fft_out_ram_47_15> has a constant value of 0 in block <fft_flow_4_no_fifos>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance dcm_instance/pll_base_inst in unit dcm_instance/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <blue_in_0> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <blue_in_1> 
INFO:Xst:2261 - The FF/Latch <scale_changer_process.toggle> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <dds_changer_process.toggle> 

Optimizing unit <fft_flow_4_no_fifos> ...

Optimizing unit <vga_configurable> ...
WARNING:Xst:2677 - Node <vga_instance/y_pos_8> of sequential type is unconnected in block <fft_flow_4_no_fifos>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fft_flow_4_no_fifos, actual ratio is 100.
Optimizing block <fft_flow_4_no_fifos> to meet ratio 100 (+ 5) of 2278 slices :
Area constraint is met for block <fft_flow_4_no_fifos>, final ratio is 100.
INFO:Xst:2260 - The FF/Latch <blk000006da> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e2> 
INFO:Xst:2260 - The FF/Latch <blk000006d9> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e1> 
INFO:Xst:2260 - The FF/Latch <blk000006d8> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e0> 
INFO:Xst:2260 - The FF/Latch <blk000006d7> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006df> 
INFO:Xst:2260 - The FF/Latch <blk000006dd> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006de> 
INFO:Xst:2260 - The FF/Latch <blk000006dc> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e4> 
INFO:Xst:2260 - The FF/Latch <blk000006db> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e3> 
INFO:Xst:2260 - The FF/Latch <blk000006da> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e2> 
INFO:Xst:2260 - The FF/Latch <blk000006d9> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e1> 
INFO:Xst:2260 - The FF/Latch <blk000006d8> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e0> 
INFO:Xst:2260 - The FF/Latch <blk000006d7> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006df> 
INFO:Xst:2260 - The FF/Latch <blk000006dd> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006de> 
INFO:Xst:2260 - The FF/Latch <blk000006dc> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e4> 
INFO:Xst:2260 - The FF/Latch <blk000006db> in Unit <fft_instance> is equivalent to the following FF/Latch : <blk000006e3> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4991
 Flip-Flops                                            : 4991

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fft_flow_4_no_fifos.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4063
#      GND                         : 32
#      INV                         : 59
#      LUT1                        : 28
#      LUT2                        : 134
#      LUT3                        : 330
#      LUT4                        : 72
#      LUT5                        : 173
#      LUT6                        : 2244
#      MUXCY                       : 270
#      MUXF7                       : 297
#      MUXF8                       : 136
#      VCC                         : 28
#      XORCY                       : 260
# FlipFlops/Latches                : 6122
#      FD                          : 22
#      FDC                         : 17
#      FDCE                        : 4909
#      FDE                         : 618
#      FDRE                        : 532
#      FDSE                        : 24
# RAMS                             : 8
#      RAMB8BWER                   : 8
# Shift Registers                  : 114
#      SRL16E                      : 67
#      SRLC16E                     : 17
#      SRLC32E                     : 30
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 49
#      IBUF                        : 21
#      IBUFG                       : 1
#      OBUF                        : 27
# DSPs                             : 23
#      DSP48A1                     : 23
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            6122  out of  18224    33%  
 Number of Slice LUTs:                 3154  out of   9112    34%  
    Number used as Logic:              3040  out of   9112    33%  
    Number used as Memory:              114  out of   2176     5%  
       Number used as SRL:              114

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8082
   Number with an unused Flip Flop:    1960  out of   8082    24%  
   Number with an unused LUT:          4928  out of   8082    60%  
   Number of fully used LUT-FF pairs:  1194  out of   8082    14%  
   Number of unique control sets:       543

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of    232    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                     23  out of     32    71%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
dcm_instance/pll_base_inst/CLKOUT1 | BUFG                   | 4948  |
dcm_instance/pll_base_inst/CLKOUT0 | BUFG                   | 44    |
dcm_instance/pll_base_inst/CLKOUT2 | BUFG                   | 1274  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 35.822ns (Maximum Frequency: 27.916MHz)
   Minimum input arrival time before clock: 6.590ns
   Maximum output required time after clock: 8.250ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_instance/pll_base_inst/CLKOUT1'
  Clock period: 35.822ns (frequency: 27.916MHz)
  Total number of paths / destination ports: 2361665288945098817536 / 6024
-------------------------------------------------------------------------
Delay:               35.822ns (Levels of Logic = 242)
  Source:            Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (DSP)
  Destination:       vga_ram_1_0 (FF)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT1 rising
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT1 rising

  Data Path: Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT to vga_ram_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P30     32   1.200   1.396  Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT (Msub_n4073_Madd_cy<0>)
     LUT6:I4->O           14   0.203   0.958  Maddsub_n4079_cy<5>1 (Maddsub_n4079_cy<5>)
     LUT2:I1->O            1   0.205   0.000  Maddsub_n4082_lut<0> (Maddsub_n4082_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maddsub_n4082_cy<0> (Maddsub_n4082_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<1> (Maddsub_n4082_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<2> (Maddsub_n4082_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<3> (Maddsub_n4082_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<4> (Maddsub_n4082_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<5> (Maddsub_n4082_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<6> (Maddsub_n4082_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<7> (Maddsub_n4082_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<8> (Maddsub_n4082_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<9> (Maddsub_n4082_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4082_cy<10> (Maddsub_n4082_cy<10>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4082_cy<11> (Maddsub_n4082_cy<11>)
     XORCY:CI->O          24   0.180   1.172  Maddsub_n4082_xor<12> (n4082<12>)
     INV:I->O              1   0.206   0.579  n4082<12>_inv2_INV_0 (n4082<12>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<0> (Maddsub_n4085_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<1> (Maddsub_n4085_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<2> (Maddsub_n4085_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<3> (Maddsub_n4085_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<4> (Maddsub_n4085_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<5> (Maddsub_n4085_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<6> (Maddsub_n4085_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<7> (Maddsub_n4085_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<8> (Maddsub_n4085_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<9> (Maddsub_n4085_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<10> (Maddsub_n4085_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<11> (Maddsub_n4085_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<12> (Maddsub_n4085_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4085_cy<13> (Maddsub_n4085_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4085_cy<14> (Maddsub_n4085_cy<14>)
     XORCY:CI->O          26   0.180   1.206  Maddsub_n4085_xor<15> (n4085<15>)
     INV:I->O              1   0.206   0.579  n4085<15>_inv2_INV_0 (n4085<15>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<0> (Maddsub_n4088_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<1> (Maddsub_n4088_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<2> (Maddsub_n4088_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<3> (Maddsub_n4088_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<4> (Maddsub_n4088_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<5> (Maddsub_n4088_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<6> (Maddsub_n4088_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<7> (Maddsub_n4088_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<8> (Maddsub_n4088_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<9> (Maddsub_n4088_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<10> (Maddsub_n4088_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<11> (Maddsub_n4088_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<12> (Maddsub_n4088_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<13> (Maddsub_n4088_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<14> (Maddsub_n4088_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4088_cy<15> (Maddsub_n4088_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4088_cy<16> (Maddsub_n4088_cy<16>)
     XORCY:CI->O          26   0.180   1.206  Maddsub_n4088_xor<17> (n4088<17>)
     INV:I->O              1   0.206   0.579  n4088<17>_inv2_INV_0 (n4088<17>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<0> (Maddsub_n4091_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<1> (Maddsub_n4091_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<2> (Maddsub_n4091_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<3> (Maddsub_n4091_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<4> (Maddsub_n4091_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<5> (Maddsub_n4091_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<6> (Maddsub_n4091_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<7> (Maddsub_n4091_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<8> (Maddsub_n4091_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<9> (Maddsub_n4091_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<10> (Maddsub_n4091_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<11> (Maddsub_n4091_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<12> (Maddsub_n4091_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<13> (Maddsub_n4091_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<14> (Maddsub_n4091_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4091_cy<15> (Maddsub_n4091_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4091_cy<16> (Maddsub_n4091_cy<16>)
     XORCY:CI->O          25   0.180   1.192  Maddsub_n4091_xor<17> (n4091<17>)
     INV:I->O              1   0.206   0.579  n4091<17>_inv2_INV_0 (n4091<17>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<0> (Maddsub_n4094_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<1> (Maddsub_n4094_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<2> (Maddsub_n4094_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<3> (Maddsub_n4094_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<4> (Maddsub_n4094_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<5> (Maddsub_n4094_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<6> (Maddsub_n4094_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<7> (Maddsub_n4094_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<8> (Maddsub_n4094_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<9> (Maddsub_n4094_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<10> (Maddsub_n4094_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<11> (Maddsub_n4094_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<12> (Maddsub_n4094_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<13> (Maddsub_n4094_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<14> (Maddsub_n4094_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4094_cy<15> (Maddsub_n4094_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4094_cy<16> (Maddsub_n4094_cy<16>)
     XORCY:CI->O          24   0.180   1.172  Maddsub_n4094_xor<17> (n4094<17>)
     INV:I->O              1   0.206   0.579  n4094<17>_inv2_INV_0 (n4094<17>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<0> (Maddsub_n4097_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<1> (Maddsub_n4097_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<2> (Maddsub_n4097_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<3> (Maddsub_n4097_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<4> (Maddsub_n4097_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<5> (Maddsub_n4097_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<6> (Maddsub_n4097_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<7> (Maddsub_n4097_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<8> (Maddsub_n4097_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<9> (Maddsub_n4097_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<10> (Maddsub_n4097_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<11> (Maddsub_n4097_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<12> (Maddsub_n4097_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<13> (Maddsub_n4097_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<14> (Maddsub_n4097_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4097_cy<15> (Maddsub_n4097_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4097_cy<16> (Maddsub_n4097_cy<16>)
     XORCY:CI->O          24   0.180   1.172  Maddsub_n4097_xor<17> (n4097<17>)
     INV:I->O              1   0.206   0.579  n4097<17>_inv2_1_INV_0 (n4097<17>_inv2)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<0> (Maddsub_n4100_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<1> (Maddsub_n4100_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<2> (Maddsub_n4100_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<3> (Maddsub_n4100_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<4> (Maddsub_n4100_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<5> (Maddsub_n4100_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<6> (Maddsub_n4100_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<7> (Maddsub_n4100_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<8> (Maddsub_n4100_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<9> (Maddsub_n4100_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<10> (Maddsub_n4100_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<11> (Maddsub_n4100_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<12> (Maddsub_n4100_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<13> (Maddsub_n4100_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<14> (Maddsub_n4100_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4100_cy<15> (Maddsub_n4100_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4100_cy<16> (Maddsub_n4100_cy<16>)
     XORCY:CI->O          23   0.180   1.153  Maddsub_n4100_xor<17> (n4100<17>)
     INV:I->O              1   0.206   0.579  n4100<17>_inv2_1_INV_0 (n4100<17>_inv2)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<0> (Maddsub_n4103_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<1> (Maddsub_n4103_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<2> (Maddsub_n4103_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<3> (Maddsub_n4103_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<4> (Maddsub_n4103_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<5> (Maddsub_n4103_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<6> (Maddsub_n4103_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<7> (Maddsub_n4103_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<8> (Maddsub_n4103_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<9> (Maddsub_n4103_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<10> (Maddsub_n4103_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<11> (Maddsub_n4103_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<12> (Maddsub_n4103_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<13> (Maddsub_n4103_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<14> (Maddsub_n4103_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4103_cy<15> (Maddsub_n4103_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4103_cy<16> (Maddsub_n4103_cy<16>)
     XORCY:CI->O          22   0.180   1.133  Maddsub_n4103_xor<17> (n4103<17>)
     INV:I->O              1   0.206   0.579  n4103<17>_inv2_1_INV_0 (n4103<17>_inv2)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<0> (Maddsub_n4106_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<1> (Maddsub_n4106_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<2> (Maddsub_n4106_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<3> (Maddsub_n4106_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<4> (Maddsub_n4106_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<5> (Maddsub_n4106_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<6> (Maddsub_n4106_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<7> (Maddsub_n4106_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<8> (Maddsub_n4106_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<9> (Maddsub_n4106_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<10> (Maddsub_n4106_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<11> (Maddsub_n4106_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<12> (Maddsub_n4106_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<13> (Maddsub_n4106_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<14> (Maddsub_n4106_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4106_cy<15> (Maddsub_n4106_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4106_cy<16> (Maddsub_n4106_cy<16>)
     XORCY:CI->O          21   0.180   1.113  Maddsub_n4106_xor<17> (n4106<17>)
     INV:I->O              1   0.206   0.579  n4106<17>_inv2_1_INV_0 (n4106<17>_inv2)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<0> (Maddsub_n4109_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<1> (Maddsub_n4109_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<2> (Maddsub_n4109_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<3> (Maddsub_n4109_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<4> (Maddsub_n4109_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<5> (Maddsub_n4109_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<6> (Maddsub_n4109_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<7> (Maddsub_n4109_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<8> (Maddsub_n4109_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<9> (Maddsub_n4109_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<10> (Maddsub_n4109_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<11> (Maddsub_n4109_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<12> (Maddsub_n4109_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<13> (Maddsub_n4109_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<14> (Maddsub_n4109_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4109_cy<15> (Maddsub_n4109_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4109_cy<16> (Maddsub_n4109_cy<16>)
     XORCY:CI->O          20   0.180   1.092  Maddsub_n4109_xor<17> (n4109<17>)
     INV:I->O              1   0.206   0.579  n4109<17>_inv2_1_INV_0 (n4109<17>_inv2)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<0> (Maddsub_n4112_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<1> (Maddsub_n4112_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<2> (Maddsub_n4112_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<3> (Maddsub_n4112_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<4> (Maddsub_n4112_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<5> (Maddsub_n4112_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<6> (Maddsub_n4112_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<7> (Maddsub_n4112_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<8> (Maddsub_n4112_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<9> (Maddsub_n4112_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<10> (Maddsub_n4112_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<11> (Maddsub_n4112_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<12> (Maddsub_n4112_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<13> (Maddsub_n4112_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<14> (Maddsub_n4112_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4112_cy<15> (Maddsub_n4112_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4112_cy<16> (Maddsub_n4112_cy<16>)
     XORCY:CI->O          19   0.180   1.071  Maddsub_n4112_xor<17> (n4112<17>)
     INV:I->O              1   0.206   0.579  n4112<17>_inv2_1_INV_0 (n4112<17>_inv2)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<0> (Maddsub_n4115_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<1> (Maddsub_n4115_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<2> (Maddsub_n4115_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<3> (Maddsub_n4115_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<4> (Maddsub_n4115_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<5> (Maddsub_n4115_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<6> (Maddsub_n4115_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<7> (Maddsub_n4115_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<8> (Maddsub_n4115_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<9> (Maddsub_n4115_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<10> (Maddsub_n4115_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<11> (Maddsub_n4115_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<12> (Maddsub_n4115_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<13> (Maddsub_n4115_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<14> (Maddsub_n4115_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4115_cy<15> (Maddsub_n4115_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4115_cy<16> (Maddsub_n4115_cy<16>)
     XORCY:CI->O          18   0.180   1.049  Maddsub_n4115_xor<17> (n4115<17>)
     INV:I->O              1   0.206   0.579  n4115<17>_inv2_1_INV_0 (n4115<17>_inv2)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<0> (Maddsub_n4118_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<1> (Maddsub_n4118_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<2> (Maddsub_n4118_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<3> (Maddsub_n4118_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<4> (Maddsub_n4118_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<5> (Maddsub_n4118_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<6> (Maddsub_n4118_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<7> (Maddsub_n4118_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<8> (Maddsub_n4118_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<9> (Maddsub_n4118_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<10> (Maddsub_n4118_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<11> (Maddsub_n4118_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<12> (Maddsub_n4118_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<13> (Maddsub_n4118_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<14> (Maddsub_n4118_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n4118_cy<15> (Maddsub_n4118_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_n4118_cy<16> (Maddsub_n4118_cy<16>)
     XORCY:CI->O           7   0.180   0.773  Maddsub_n4118_xor<17> (n4118<17>)
     INV:I->O             19   0.206   1.071  GND_4_o_INV_63_o1_INV_0 (GND_4_o_INV_63_o)
     FDCE:D                    0.102          vga_ram_1_0
    ----------------------------------------
    Total                     35.822ns (10.947ns logic, 24.875ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_instance/pll_base_inst/CLKOUT0'
  Clock period: 9.320ns (frequency: 107.294MHz)
  Total number of paths / destination ports: 2881 / 74
-------------------------------------------------------------------------
Delay:               9.320ns (Levels of Logic = 8)
  Source:            vga_instance/x_pos_1 (FF)
  Destination:       blue_in_0 (FF)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT0 rising
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT0 rising

  Data Path: vga_instance/x_pos_1 to blue_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q           256   0.447   2.431  vga_instance/x_pos_1 (vga_instance/x_pos_1)
     LUT6:I0->O            1   0.203   0.827  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1324 (Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1324)
     LUT6:I2->O            1   0.203   0.827  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_87 (Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_87)
     LUT6:I2->O            1   0.203   0.000  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_32 (Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_32)
     MUXF7:I1->O           1   0.140   0.924  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_1 (x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT<2>)
     LUT6:I1->O            1   0.203   0.808  x_pos[6]_y_pos[7]_LessThan_2428_o2 (x_pos[6]_y_pos[7]_LessThan_2428_o1)
     LUT3:I0->O            1   0.205   0.580  x_pos[6]_y_pos[7]_LessThan_2428_o11 (x_pos[6]_y_pos[7]_LessThan_2428_o11)
     LUT5:I4->O            1   0.205   0.808  x_pos[6]_y_pos[7]_LessThan_2428_o12 (x_pos[6]_y_pos[7]_LessThan_2428_o2)
     LUT6:I3->O            1   0.205   0.000  GND_4_o_GND_4_o_mux_2429_OUT<0> (GND_4_o_GND_4_o_mux_2429_OUT<0>)
     FDC:D                     0.102          blue_in_0
    ----------------------------------------
    Total                      9.320ns (2.116ns logic, 7.204ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_instance/pll_base_inst/CLKOUT2'
  Clock period: 4.324ns (frequency: 231.257MHz)
  Total number of paths / destination ports: 5554 / 3201
-------------------------------------------------------------------------
Delay:               4.324ns (Levels of Logic = 11)
  Source:            fft_instance/blk00000516 (FF)
  Destination:       fft_instance/blk0000051d (FF)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT2 rising
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT2 rising

  Data Path: fft_instance/blk00000516 to fft_instance/blk0000051d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           515   0.447   2.319  blk00000516 (xn_index<0>)
     LUT4:I1->O            1   0.205   0.579  blk000007f5 (sig000008b1)
     begin scope: 'fft_instance/blk00000520:A<0>'
     SEC:in->out           1   0.206   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.180   0.000  sec_inst (sec_net)
     end scope: 'fft_instance/blk00000520:S<7>'
     FDRE:D                    0.102          blk0000051d
    ----------------------------------------
    Total                      4.324ns (1.426ns logic, 2.898ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_instance/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 5425 / 5010
-------------------------------------------------------------------------
Offset:              6.590ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       fft_xn_re_0 (FF)
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT1 rising

  Data Path: rst to fft_xn_re_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4940   1.222   3.153  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.205   0.684  _n11334_inv_SW0 (N18)
     LUT6:I4->O            8   0.203   0.802  _n11334_inv (_n11334_inv)
     FDE:CE                    0.322          fft_xn_re_0
    ----------------------------------------
    Total                      6.590ns (1.952ns logic, 4.638ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_instance/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              6.464ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vga_instance/y_pos_9 (FF)
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT0 rising

  Data Path: rst to vga_instance/y_pos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4940   1.222   3.517  rst_IBUF (rst_IBUF)
     LUT6:I0->O           20   0.203   1.092  vga_instance/_n00791 (vga_instance/_n0079)
     FDSE:S                    0.430          vga_instance/x_pos_0
    ----------------------------------------
    Total                      6.464ns (1.855ns logic, 4.609ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_instance/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            adc_clk (FF)
  Destination:       adc_clk (PAD)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT1 rising

  Data Path: adc_clk to adc_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  adc_clk (adc_clk_OBUF)
     OBUF:I->O                 2.571          adc_clk_OBUF (adc_clk)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_instance/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Offset:              8.250ns (Levels of Logic = 4)
  Source:            dds_inst/blk00000004 (RAM)
  Destination:       sine_out<7> (PAD)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT2 rising

  Data Path: dds_inst/blk00000004 to sine_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO2    6   1.650   0.973  blk00000004 (sine<2>)
     end scope: 'dds_inst:sine<2>'
     LUT3:I0->O            1   0.205   0.580  sine_out<7>_SW0 (N6)
     LUT6:I5->O          257   0.205   2.066  sine_out<7> (sine_out_7_OBUF)
     OBUF:I->O                 2.571          sine_out_7_OBUF (sine_out<7>)
    ----------------------------------------
    Total                      8.250ns (4.631ns logic, 3.619ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_instance/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            vga_instance/color_valid (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT0 rising

  Data Path: vga_instance/color_valid to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.684  vga_instance/color_valid (vga_instance/color_valid)
     LUT2:I0->O            2   0.203   0.616  vga_instance/Mmux_blue11 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_0_OBUF (blue<0>)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock dcm_instance/pll_base_inst/CLKOUT0
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
dcm_instance/pll_base_inst/CLKOUT0|    9.320|         |         |         |
dcm_instance/pll_base_inst/CLKOUT1|    7.716|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_instance/pll_base_inst/CLKOUT1
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
dcm_instance/pll_base_inst/CLKOUT1|   35.822|         |         |         |
dcm_instance/pll_base_inst/CLKOUT2|    5.106|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_instance/pll_base_inst/CLKOUT2
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
dcm_instance/pll_base_inst/CLKOUT1|    2.355|         |         |         |
dcm_instance/pll_base_inst/CLKOUT2|    4.324|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 58.00 secs
Total CPU time to Xst completion: 57.61 secs
 
--> 


Total memory usage is 472396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  264 (   0 filtered)
Number of infos    :   24 (   0 filtered)

