// Seed: 3262444847
module module_0 (
    input wand id_0,
    input uwire id_1,
    input tri module_0,
    input supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    output tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wand id_15,
    input supply0 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input tri id_19,
    input wand id_20,
    input tri1 id_21,
    input wor id_22,
    output wor id_23,
    input supply1 id_24,
    output tri id_25,
    output tri1 id_26
);
  generate
    logic id_28, id_29, id_30;
    assign id_28 = -1;
  endgenerate
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    output logic id_7,
    output tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input tri id_11,
    output wand id_12,
    output supply0 id_13,
    input wand id_14,
    input wor id_15,
    output wire id_16,
    output uwire id_17,
    input uwire id_18,
    input wor id_19,
    input wor id_20,
    input uwire id_21,
    input uwire id_22
);
  if (1) begin : LABEL_0
    genvar id_24;
    tri id_25 = (1);
  end
  module_0 modCall_1 (
      id_20,
      id_11,
      id_19,
      id_6,
      id_11,
      id_0,
      id_14,
      id_19,
      id_19,
      id_10,
      id_14,
      id_21,
      id_18,
      id_14,
      id_6,
      id_0,
      id_14,
      id_18,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_12,
      id_6,
      id_17,
      id_16
  );
  always @(posedge -1 or posedge id_5) id_7 <= -1;
  logic id_26, id_27, id_28;
endmodule
