digraph "0_linux_9a47e9cff994f37f7f0dbd9ae23740d0f64f9fe6" {
"1000194" [label="(MethodReturn,static void)"];
"1000101" [label="(MethodParameterIn,struct snd_timer_instance *timeri)"];
"1000302" [label="(MethodParameterOut,struct snd_timer_instance *timeri)"];
"1000114" [label="(ControlStructure,if (event >= SNDRV_TIMER_EVENT_START &&\n\t    event <= SNDRV_TIMER_EVENT_PAUSE))"];
"1000118" [label="(Identifier,SNDRV_TIMER_EVENT_START)"];
"1000115" [label="(Call,event >= SNDRV_TIMER_EVENT_START &&\n\t    event <= SNDRV_TIMER_EVENT_PAUSE)"];
"1000116" [label="(Call,event >= SNDRV_TIMER_EVENT_START)"];
"1000117" [label="(Identifier,event)"];
"1000121" [label="(Identifier,SNDRV_TIMER_EVENT_PAUSE)"];
"1000119" [label="(Call,event <= SNDRV_TIMER_EVENT_PAUSE)"];
"1000120" [label="(Identifier,event)"];
"1000126" [label="(Call,*tstamp)"];
"1000127" [label="(Identifier,tstamp)"];
"1000122" [label="(Call,tu->tstamp = *tstamp)"];
"1000123" [label="(Call,tu->tstamp)"];
"1000124" [label="(Identifier,tu)"];
"1000125" [label="(FieldIdentifier,tstamp)"];
"1000134" [label="(FieldIdentifier,filter)"];
"1000128" [label="(ControlStructure,if ((tu->filter & (1 << event)) == 0 || !tu->tread))"];
"1000135" [label="(Call,1 << event)"];
"1000136" [label="(Literal,1)"];
"1000137" [label="(Identifier,event)"];
"1000138" [label="(Literal,0)"];
"1000139" [label="(Call,!tu->tread)"];
"1000140" [label="(Call,tu->tread)"];
"1000141" [label="(Identifier,tu)"];
"1000142" [label="(FieldIdentifier,tread)"];
"1000129" [label="(Call,(tu->filter & (1 << event)) == 0 || !tu->tread)"];
"1000130" [label="(Call,(tu->filter & (1 << event)) == 0)"];
"1000131" [label="(Call,tu->filter & (1 << event))"];
"1000132" [label="(Call,tu->filter)"];
"1000133" [label="(Identifier,tu)"];
"1000143" [label="(Return,return;)"];
"1000144" [label="(Call,memset(&r1, 0, sizeof(r1)))"];
"1000147" [label="(Literal,0)"];
"1000148" [label="(Call,sizeof(r1))"];
"1000149" [label="(Identifier,r1)"];
"1000145" [label="(Call,&r1)"];
"1000146" [label="(Identifier,r1)"];
"1000154" [label="(Identifier,event)"];
"1000150" [label="(Call,r1.event = event)"];
"1000151" [label="(Call,r1.event)"];
"1000152" [label="(Identifier,r1)"];
"1000153" [label="(FieldIdentifier,event)"];
"1000159" [label="(Call,*tstamp)"];
"1000160" [label="(Identifier,tstamp)"];
"1000155" [label="(Call,r1.tstamp = *tstamp)"];
"1000156" [label="(Call,r1.tstamp)"];
"1000157" [label="(Identifier,r1)"];
"1000158" [label="(FieldIdentifier,tstamp)"];
"1000165" [label="(Identifier,resolution)"];
"1000161" [label="(Call,r1.val = resolution)"];
"1000162" [label="(Call,r1.val)"];
"1000163" [label="(Identifier,r1)"];
"1000164" [label="(FieldIdentifier,val)"];
"1000166" [label="(Call,spin_lock_irqsave(&tu->qlock, flags))"];
"1000167" [label="(Call,&tu->qlock)"];
"1000168" [label="(Call,tu->qlock)"];
"1000169" [label="(Identifier,tu)"];
"1000170" [label="(FieldIdentifier,qlock)"];
"1000171" [label="(Identifier,flags)"];
"1000102" [label="(MethodParameterIn,int event)"];
"1000303" [label="(MethodParameterOut,int event)"];
"1000172" [label="(Call,snd_timer_user_append_to_tqueue(tu, &r1))"];
"1000173" [label="(Identifier,tu)"];
"1000174" [label="(Call,&r1)"];
"1000175" [label="(Identifier,r1)"];
"1000176" [label="(Call,spin_unlock_irqrestore(&tu->qlock, flags))"];
"1000177" [label="(Call,&tu->qlock)"];
"1000178" [label="(Call,tu->qlock)"];
"1000179" [label="(Identifier,tu)"];
"1000180" [label="(FieldIdentifier,qlock)"];
"1000181" [label="(Identifier,flags)"];
"1000182" [label="(Call,kill_fasync(&tu->fasync, SIGIO, POLL_IN))"];
"1000183" [label="(Call,&tu->fasync)"];
"1000184" [label="(Call,tu->fasync)"];
"1000185" [label="(Identifier,tu)"];
"1000186" [label="(FieldIdentifier,fasync)"];
"1000187" [label="(Identifier,SIGIO)"];
"1000188" [label="(Identifier,POLL_IN)"];
"1000189" [label="(Call,wake_up(&tu->qchange_sleep))"];
"1000191" [label="(Call,tu->qchange_sleep)"];
"1000192" [label="(Identifier,tu)"];
"1000193" [label="(FieldIdentifier,qchange_sleep)"];
"1000190" [label="(Call,&tu->qchange_sleep)"];
"1000103" [label="(MethodParameterIn,struct timespec *tstamp)"];
"1000304" [label="(MethodParameterOut,struct timespec *tstamp)"];
"1000104" [label="(MethodParameterIn,unsigned long resolution)"];
"1000305" [label="(MethodParameterOut,unsigned long resolution)"];
"1000105" [label="(Block,)"];
"1000107" [label="(Call,*tu = timeri->callback_data)"];
"1000108" [label="(Identifier,tu)"];
"1000109" [label="(Call,timeri->callback_data)"];
"1000110" [label="(Identifier,timeri)"];
"1000111" [label="(FieldIdentifier,callback_data)"];
"1000194" -> "1000100"  [label="AST: "];
"1000194" -> "1000143"  [label="CFG: "];
"1000194" -> "1000189"  [label="CFG: "];
"1000107" -> "1000194"  [label="DDG: tu"];
"1000107" -> "1000194"  [label="DDG: timeri->callback_data"];
"1000189" -> "1000194"  [label="DDG: &tu->qchange_sleep"];
"1000189" -> "1000194"  [label="DDG: wake_up(&tu->qchange_sleep)"];
"1000104" -> "1000194"  [label="DDG: resolution"];
"1000176" -> "1000194"  [label="DDG: flags"];
"1000176" -> "1000194"  [label="DDG: spin_unlock_irqrestore(&tu->qlock, flags)"];
"1000176" -> "1000194"  [label="DDG: &tu->qlock"];
"1000116" -> "1000194"  [label="DDG: SNDRV_TIMER_EVENT_START"];
"1000102" -> "1000194"  [label="DDG: event"];
"1000150" -> "1000194"  [label="DDG: event"];
"1000150" -> "1000194"  [label="DDG: r1.event"];
"1000155" -> "1000194"  [label="DDG: r1.tstamp"];
"1000155" -> "1000194"  [label="DDG: *tstamp"];
"1000115" -> "1000194"  [label="DDG: event <= SNDRV_TIMER_EVENT_PAUSE"];
"1000115" -> "1000194"  [label="DDG: event >= SNDRV_TIMER_EVENT_START &&\n\t    event <= SNDRV_TIMER_EVENT_PAUSE"];
"1000115" -> "1000194"  [label="DDG: event >= SNDRV_TIMER_EVENT_START"];
"1000161" -> "1000194"  [label="DDG: r1.val"];
"1000161" -> "1000194"  [label="DDG: resolution"];
"1000182" -> "1000194"  [label="DDG: kill_fasync(&tu->fasync, SIGIO, POLL_IN)"];
"1000182" -> "1000194"  [label="DDG: POLL_IN"];
"1000182" -> "1000194"  [label="DDG: SIGIO"];
"1000182" -> "1000194"  [label="DDG: &tu->fasync"];
"1000129" -> "1000194"  [label="DDG: (tu->filter & (1 << event)) == 0"];
"1000129" -> "1000194"  [label="DDG: !tu->tread"];
"1000129" -> "1000194"  [label="DDG: (tu->filter & (1 << event)) == 0 || !tu->tread"];
"1000122" -> "1000194"  [label="DDG: *tstamp"];
"1000122" -> "1000194"  [label="DDG: tu->tstamp"];
"1000172" -> "1000194"  [label="DDG: snd_timer_user_append_to_tqueue(tu, &r1)"];
"1000172" -> "1000194"  [label="DDG: tu"];
"1000172" -> "1000194"  [label="DDG: &r1"];
"1000131" -> "1000194"  [label="DDG: tu->filter"];
"1000131" -> "1000194"  [label="DDG: 1 << event"];
"1000166" -> "1000194"  [label="DDG: spin_lock_irqsave(&tu->qlock, flags)"];
"1000139" -> "1000194"  [label="DDG: tu->tread"];
"1000103" -> "1000194"  [label="DDG: tstamp"];
"1000144" -> "1000194"  [label="DDG: memset(&r1, 0, sizeof(r1))"];
"1000119" -> "1000194"  [label="DDG: SNDRV_TIMER_EVENT_PAUSE"];
"1000148" -> "1000194"  [label="DDG: r1"];
"1000101" -> "1000194"  [label="DDG: timeri"];
"1000135" -> "1000194"  [label="DDG: event"];
"1000130" -> "1000194"  [label="DDG: tu->filter & (1 << event)"];
"1000143" -> "1000194"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000194"  [label="DDG: timeri"];
"1000302" -> "1000100"  [label="AST: "];
"1000114" -> "1000105"  [label="AST: "];
"1000115" -> "1000114"  [label="AST: "];
"1000122" -> "1000114"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000118" -> "1000117"  [label="CFG: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000116"  [label="CFG: "];
"1000115" -> "1000119"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000119" -> "1000115"  [label="AST: "];
"1000124" -> "1000115"  [label="CFG: "];
"1000133" -> "1000115"  [label="CFG: "];
"1000115" -> "1000194"  [label="DDG: event <= SNDRV_TIMER_EVENT_PAUSE"];
"1000115" -> "1000194"  [label="DDG: event >= SNDRV_TIMER_EVENT_START &&\n\t    event <= SNDRV_TIMER_EVENT_PAUSE"];
"1000115" -> "1000194"  [label="DDG: event >= SNDRV_TIMER_EVENT_START"];
"1000116" -> "1000115"  [label="DDG: event"];
"1000116" -> "1000115"  [label="DDG: SNDRV_TIMER_EVENT_START"];
"1000119" -> "1000115"  [label="DDG: event"];
"1000119" -> "1000115"  [label="DDG: SNDRV_TIMER_EVENT_PAUSE"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="CFG: "];
"1000115" -> "1000116"  [label="CFG: "];
"1000116" -> "1000194"  [label="DDG: SNDRV_TIMER_EVENT_START"];
"1000116" -> "1000115"  [label="DDG: event"];
"1000116" -> "1000115"  [label="DDG: SNDRV_TIMER_EVENT_START"];
"1000102" -> "1000116"  [label="DDG: event"];
"1000116" -> "1000119"  [label="DDG: event"];
"1000116" -> "1000135"  [label="DDG: event"];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000107"  [label="CFG: "];
"1000118" -> "1000117"  [label="CFG: "];
"1000121" -> "1000119"  [label="AST: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000119" -> "1000115"  [label="AST: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000115" -> "1000119"  [label="CFG: "];
"1000119" -> "1000194"  [label="DDG: SNDRV_TIMER_EVENT_PAUSE"];
"1000119" -> "1000115"  [label="DDG: event"];
"1000119" -> "1000115"  [label="DDG: SNDRV_TIMER_EVENT_PAUSE"];
"1000116" -> "1000119"  [label="DDG: event"];
"1000102" -> "1000119"  [label="DDG: event"];
"1000119" -> "1000135"  [label="DDG: event"];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000116"  [label="CFG: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000126" -> "1000122"  [label="AST: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000122" -> "1000126"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000123"  [label="CFG: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000122" -> "1000114"  [label="AST: "];
"1000122" -> "1000126"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000126" -> "1000122"  [label="AST: "];
"1000133" -> "1000122"  [label="CFG: "];
"1000122" -> "1000194"  [label="DDG: *tstamp"];
"1000122" -> "1000194"  [label="DDG: tu->tstamp"];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000125"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000125" -> "1000123"  [label="AST: "];
"1000127" -> "1000123"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000115"  [label="CFG: "];
"1000125" -> "1000124"  [label="CFG: "];
"1000125" -> "1000123"  [label="AST: "];
"1000125" -> "1000124"  [label="CFG: "];
"1000123" -> "1000125"  [label="CFG: "];
"1000134" -> "1000132"  [label="AST: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000128" -> "1000105"  [label="AST: "];
"1000129" -> "1000128"  [label="AST: "];
"1000143" -> "1000128"  [label="AST: "];
"1000135" -> "1000131"  [label="AST: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000137" -> "1000135"  [label="AST: "];
"1000131" -> "1000135"  [label="CFG: "];
"1000135" -> "1000194"  [label="DDG: event"];
"1000135" -> "1000131"  [label="DDG: 1"];
"1000135" -> "1000131"  [label="DDG: event"];
"1000116" -> "1000135"  [label="DDG: event"];
"1000119" -> "1000135"  [label="DDG: event"];
"1000102" -> "1000135"  [label="DDG: event"];
"1000135" -> "1000150"  [label="DDG: event"];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000132"  [label="CFG: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000137" -> "1000135"  [label="AST: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000138" -> "1000130"  [label="AST: "];
"1000138" -> "1000131"  [label="CFG: "];
"1000130" -> "1000138"  [label="CFG: "];
"1000139" -> "1000129"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000129" -> "1000139"  [label="CFG: "];
"1000139" -> "1000194"  [label="DDG: tu->tread"];
"1000139" -> "1000129"  [label="DDG: tu->tread"];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000130"  [label="CFG: "];
"1000142" -> "1000141"  [label="CFG: "];
"1000142" -> "1000140"  [label="AST: "];
"1000142" -> "1000141"  [label="CFG: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000129" -> "1000139"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000139" -> "1000129"  [label="AST: "];
"1000143" -> "1000129"  [label="CFG: "];
"1000146" -> "1000129"  [label="CFG: "];
"1000129" -> "1000194"  [label="DDG: (tu->filter & (1 << event)) == 0"];
"1000129" -> "1000194"  [label="DDG: !tu->tread"];
"1000129" -> "1000194"  [label="DDG: (tu->filter & (1 << event)) == 0 || !tu->tread"];
"1000130" -> "1000129"  [label="DDG: tu->filter & (1 << event)"];
"1000130" -> "1000129"  [label="DDG: 0"];
"1000139" -> "1000129"  [label="DDG: tu->tread"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000138"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000138" -> "1000130"  [label="AST: "];
"1000141" -> "1000130"  [label="CFG: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000130" -> "1000194"  [label="DDG: tu->filter & (1 << event)"];
"1000130" -> "1000129"  [label="DDG: tu->filter & (1 << event)"];
"1000130" -> "1000129"  [label="DDG: 0"];
"1000131" -> "1000130"  [label="DDG: tu->filter"];
"1000131" -> "1000130"  [label="DDG: 1 << event"];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000135"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000135" -> "1000131"  [label="AST: "];
"1000138" -> "1000131"  [label="CFG: "];
"1000131" -> "1000194"  [label="DDG: tu->filter"];
"1000131" -> "1000194"  [label="DDG: 1 << event"];
"1000131" -> "1000130"  [label="DDG: tu->filter"];
"1000131" -> "1000130"  [label="DDG: 1 << event"];
"1000135" -> "1000131"  [label="DDG: 1"];
"1000135" -> "1000131"  [label="DDG: event"];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000136" -> "1000132"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000122"  [label="CFG: "];
"1000133" -> "1000115"  [label="CFG: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000143" -> "1000128"  [label="AST: "];
"1000143" -> "1000129"  [label="CFG: "];
"1000194" -> "1000143"  [label="CFG: "];
"1000143" -> "1000194"  [label="DDG: <RET>"];
"1000144" -> "1000105"  [label="AST: "];
"1000144" -> "1000148"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000147" -> "1000144"  [label="AST: "];
"1000148" -> "1000144"  [label="AST: "];
"1000152" -> "1000144"  [label="CFG: "];
"1000144" -> "1000194"  [label="DDG: memset(&r1, 0, sizeof(r1))"];
"1000144" -> "1000172"  [label="DDG: &r1"];
"1000147" -> "1000144"  [label="AST: "];
"1000147" -> "1000145"  [label="CFG: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000148" -> "1000144"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000144" -> "1000148"  [label="CFG: "];
"1000148" -> "1000194"  [label="DDG: r1"];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000146"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000147" -> "1000145"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000146" -> "1000129"  [label="CFG: "];
"1000145" -> "1000146"  [label="CFG: "];
"1000154" -> "1000150"  [label="AST: "];
"1000154" -> "1000151"  [label="CFG: "];
"1000150" -> "1000154"  [label="CFG: "];
"1000150" -> "1000105"  [label="AST: "];
"1000150" -> "1000154"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000154" -> "1000150"  [label="AST: "];
"1000157" -> "1000150"  [label="CFG: "];
"1000150" -> "1000194"  [label="DDG: event"];
"1000150" -> "1000194"  [label="DDG: r1.event"];
"1000135" -> "1000150"  [label="DDG: event"];
"1000102" -> "1000150"  [label="DDG: event"];
"1000151" -> "1000150"  [label="AST: "];
"1000151" -> "1000153"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000153" -> "1000151"  [label="AST: "];
"1000154" -> "1000151"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000152" -> "1000144"  [label="CFG: "];
"1000153" -> "1000152"  [label="CFG: "];
"1000153" -> "1000151"  [label="AST: "];
"1000153" -> "1000152"  [label="CFG: "];
"1000151" -> "1000153"  [label="CFG: "];
"1000159" -> "1000155"  [label="AST: "];
"1000159" -> "1000160"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000155" -> "1000159"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000156"  [label="CFG: "];
"1000159" -> "1000160"  [label="CFG: "];
"1000155" -> "1000105"  [label="AST: "];
"1000155" -> "1000159"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000159" -> "1000155"  [label="AST: "];
"1000163" -> "1000155"  [label="CFG: "];
"1000155" -> "1000194"  [label="DDG: r1.tstamp"];
"1000155" -> "1000194"  [label="DDG: *tstamp"];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000158" -> "1000156"  [label="AST: "];
"1000160" -> "1000156"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000157" -> "1000150"  [label="CFG: "];
"1000158" -> "1000157"  [label="CFG: "];
"1000158" -> "1000156"  [label="AST: "];
"1000158" -> "1000157"  [label="CFG: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000165" -> "1000161"  [label="AST: "];
"1000165" -> "1000162"  [label="CFG: "];
"1000161" -> "1000165"  [label="CFG: "];
"1000161" -> "1000105"  [label="AST: "];
"1000161" -> "1000165"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000165" -> "1000161"  [label="AST: "];
"1000169" -> "1000161"  [label="CFG: "];
"1000161" -> "1000194"  [label="DDG: r1.val"];
"1000161" -> "1000194"  [label="DDG: resolution"];
"1000104" -> "1000161"  [label="DDG: resolution"];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000164" -> "1000162"  [label="AST: "];
"1000165" -> "1000162"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000155"  [label="CFG: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000164" -> "1000162"  [label="AST: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000166" -> "1000105"  [label="AST: "];
"1000166" -> "1000171"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000171" -> "1000166"  [label="AST: "];
"1000173" -> "1000166"  [label="CFG: "];
"1000166" -> "1000194"  [label="DDG: spin_lock_irqsave(&tu->qlock, flags)"];
"1000166" -> "1000176"  [label="DDG: &tu->qlock"];
"1000166" -> "1000176"  [label="DDG: flags"];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000168"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000171" -> "1000167"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000170" -> "1000168"  [label="AST: "];
"1000167" -> "1000168"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000169" -> "1000161"  [label="CFG: "];
"1000170" -> "1000169"  [label="CFG: "];
"1000170" -> "1000168"  [label="AST: "];
"1000170" -> "1000169"  [label="CFG: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000171" -> "1000166"  [label="AST: "];
"1000171" -> "1000167"  [label="CFG: "];
"1000166" -> "1000171"  [label="CFG: "];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000194"  [label="DDG: event"];
"1000102" -> "1000116"  [label="DDG: event"];
"1000102" -> "1000119"  [label="DDG: event"];
"1000102" -> "1000135"  [label="DDG: event"];
"1000102" -> "1000150"  [label="DDG: event"];
"1000303" -> "1000100"  [label="AST: "];
"1000172" -> "1000105"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000174" -> "1000172"  [label="AST: "];
"1000179" -> "1000172"  [label="CFG: "];
"1000172" -> "1000194"  [label="DDG: snd_timer_user_append_to_tqueue(tu, &r1)"];
"1000172" -> "1000194"  [label="DDG: tu"];
"1000172" -> "1000194"  [label="DDG: &r1"];
"1000107" -> "1000172"  [label="DDG: tu"];
"1000144" -> "1000172"  [label="DDG: &r1"];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000166"  [label="CFG: "];
"1000175" -> "1000173"  [label="CFG: "];
"1000174" -> "1000172"  [label="AST: "];
"1000174" -> "1000175"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000175" -> "1000173"  [label="CFG: "];
"1000174" -> "1000175"  [label="CFG: "];
"1000176" -> "1000105"  [label="AST: "];
"1000176" -> "1000181"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000181" -> "1000176"  [label="AST: "];
"1000185" -> "1000176"  [label="CFG: "];
"1000176" -> "1000194"  [label="DDG: flags"];
"1000176" -> "1000194"  [label="DDG: spin_unlock_irqrestore(&tu->qlock, flags)"];
"1000176" -> "1000194"  [label="DDG: &tu->qlock"];
"1000166" -> "1000176"  [label="DDG: &tu->qlock"];
"1000166" -> "1000176"  [label="DDG: flags"];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000180" -> "1000178"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000179" -> "1000172"  [label="CFG: "];
"1000180" -> "1000179"  [label="CFG: "];
"1000180" -> "1000178"  [label="AST: "];
"1000180" -> "1000179"  [label="CFG: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000181" -> "1000176"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000176" -> "1000181"  [label="CFG: "];
"1000182" -> "1000105"  [label="AST: "];
"1000182" -> "1000188"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000187" -> "1000182"  [label="AST: "];
"1000188" -> "1000182"  [label="AST: "];
"1000192" -> "1000182"  [label="CFG: "];
"1000182" -> "1000194"  [label="DDG: kill_fasync(&tu->fasync, SIGIO, POLL_IN)"];
"1000182" -> "1000194"  [label="DDG: POLL_IN"];
"1000182" -> "1000194"  [label="DDG: SIGIO"];
"1000182" -> "1000194"  [label="DDG: &tu->fasync"];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000184"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000187" -> "1000183"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000184" -> "1000186"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000186" -> "1000184"  [label="AST: "];
"1000183" -> "1000184"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000185" -> "1000176"  [label="CFG: "];
"1000186" -> "1000185"  [label="CFG: "];
"1000186" -> "1000184"  [label="AST: "];
"1000186" -> "1000185"  [label="CFG: "];
"1000184" -> "1000186"  [label="CFG: "];
"1000187" -> "1000182"  [label="AST: "];
"1000187" -> "1000183"  [label="CFG: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000188" -> "1000182"  [label="AST: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000182" -> "1000188"  [label="CFG: "];
"1000189" -> "1000105"  [label="AST: "];
"1000189" -> "1000190"  [label="CFG: "];
"1000190" -> "1000189"  [label="AST: "];
"1000194" -> "1000189"  [label="CFG: "];
"1000189" -> "1000194"  [label="DDG: &tu->qchange_sleep"];
"1000189" -> "1000194"  [label="DDG: wake_up(&tu->qchange_sleep)"];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000193"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000193" -> "1000191"  [label="AST: "];
"1000190" -> "1000191"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000192" -> "1000182"  [label="CFG: "];
"1000193" -> "1000192"  [label="CFG: "];
"1000193" -> "1000191"  [label="AST: "];
"1000193" -> "1000192"  [label="CFG: "];
"1000191" -> "1000193"  [label="CFG: "];
"1000190" -> "1000189"  [label="AST: "];
"1000190" -> "1000191"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000189" -> "1000190"  [label="CFG: "];
"1000103" -> "1000100"  [label="AST: "];
"1000103" -> "1000194"  [label="DDG: tstamp"];
"1000304" -> "1000100"  [label="AST: "];
"1000104" -> "1000100"  [label="AST: "];
"1000104" -> "1000194"  [label="DDG: resolution"];
"1000104" -> "1000161"  [label="DDG: resolution"];
"1000305" -> "1000100"  [label="AST: "];
"1000105" -> "1000100"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000112" -> "1000105"  [label="AST: "];
"1000113" -> "1000105"  [label="AST: "];
"1000114" -> "1000105"  [label="AST: "];
"1000128" -> "1000105"  [label="AST: "];
"1000144" -> "1000105"  [label="AST: "];
"1000150" -> "1000105"  [label="AST: "];
"1000155" -> "1000105"  [label="AST: "];
"1000161" -> "1000105"  [label="AST: "];
"1000166" -> "1000105"  [label="AST: "];
"1000172" -> "1000105"  [label="AST: "];
"1000176" -> "1000105"  [label="AST: "];
"1000182" -> "1000105"  [label="AST: "];
"1000189" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000117" -> "1000107"  [label="CFG: "];
"1000107" -> "1000194"  [label="DDG: tu"];
"1000107" -> "1000194"  [label="DDG: timeri->callback_data"];
"1000107" -> "1000172"  [label="DDG: tu"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000100"  [label="CFG: "];
"1000110" -> "1000108"  [label="CFG: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000108"  [label="CFG: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000109" -> "1000111"  [label="CFG: "];
}
