#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa779c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa97a40 .scope module, "tb" "tb" 3 132;
 .timescale -12 -12;
L_0xa758a0 .functor NOT 1, L_0xafd920, C4<0>, C4<0>, C4<0>;
L_0xa75da0 .functor XOR 4, L_0xafd350, L_0xafd660, C4<0000>, C4<0000>;
L_0xa76520 .functor XOR 4, L_0xa75da0, L_0xafd7b0, C4<0000>, C4<0000>;
v0xaebae0_0 .net *"_ivl_10", 3 0, L_0xafd7b0;  1 drivers
v0xaebbe0_0 .net *"_ivl_12", 3 0, L_0xa76520;  1 drivers
v0xaebcc0_0 .net *"_ivl_2", 3 0, L_0xafd2b0;  1 drivers
v0xaebd80_0 .net *"_ivl_4", 3 0, L_0xafd350;  1 drivers
v0xaebe60_0 .net *"_ivl_6", 3 0, L_0xafd660;  1 drivers
v0xaebf90_0 .net *"_ivl_8", 3 0, L_0xa75da0;  1 drivers
v0xaec070_0 .var "clk", 0 0;
v0xaec110_0 .net "dfr_dut", 0 0, v0xaeb070_0;  1 drivers
v0xaec1b0_0 .net "dfr_ref", 0 0, L_0xafd190;  1 drivers
v0xaec2e0_0 .net "fr1_dut", 0 0, v0xaeb130_0;  1 drivers
v0xaec380_0 .net "fr1_ref", 0 0, L_0xafd0a0;  1 drivers
v0xaec450_0 .net "fr2_dut", 0 0, v0xaeb1d0_0;  1 drivers
v0xaec520_0 .net "fr2_ref", 0 0, L_0xafcf60;  1 drivers
v0xaec5f0_0 .net "fr3_dut", 0 0, v0xaeb290_0;  1 drivers
v0xaec6c0_0 .net "fr3_ref", 0 0, L_0xafce70;  1 drivers
v0xaec790_0 .net "reset", 0 0, v0xaea440_0;  1 drivers
v0xaec830_0 .net "s", 3 1, v0xaea4e0_0;  1 drivers
v0xaec9e0_0 .var/2u "stats1", 351 0;
v0xaeca80_0 .var/2u "strobe", 0 0;
v0xaecb20_0 .net "tb_match", 0 0, L_0xafd920;  1 drivers
v0xaecbf0_0 .net "tb_mismatch", 0 0, L_0xa758a0;  1 drivers
v0xaecc90_0 .net "wavedrom_enable", 0 0, v0xaea7d0_0;  1 drivers
v0xaecd60_0 .net "wavedrom_title", 511 0, v0xaea890_0;  1 drivers
E_0xa909b0/0 .event negedge, v0xa7d670_0;
E_0xa909b0/1 .event posedge, v0xa7d670_0;
E_0xa909b0 .event/or E_0xa909b0/0, E_0xa909b0/1;
L_0xafd2b0 .concat [ 1 1 1 1], L_0xafd190, L_0xafd0a0, L_0xafcf60, L_0xafce70;
L_0xafd350 .concat [ 1 1 1 1], L_0xafd190, L_0xafd0a0, L_0xafcf60, L_0xafce70;
L_0xafd660 .concat [ 1 1 1 1], v0xaeb070_0, v0xaeb130_0, v0xaeb1d0_0, v0xaeb290_0;
L_0xafd7b0 .concat [ 1 1 1 1], L_0xafd190, L_0xafd0a0, L_0xafcf60, L_0xafce70;
L_0xafd920 .cmp/eeq 4, L_0xafd2b0, L_0xa76520;
S_0xaa2df0 .scope module, "good1" "reference_module" 3 185, 3 4 0, S_0xa97a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
P_0xaa2fd0 .param/l "A2" 0 3 13, +C4<00000000000000000000000000000000>;
P_0xaa3010 .param/l "B1" 0 3 13, +C4<00000000000000000000000000000001>;
P_0xaa3050 .param/l "B2" 0 3 13, +C4<00000000000000000000000000000010>;
P_0xaa3090 .param/l "C1" 0 3 13, +C4<00000000000000000000000000000011>;
P_0xaa30d0 .param/l "C2" 0 3 13, +C4<00000000000000000000000000000100>;
P_0xaa3110 .param/l "D1" 0 3 13, +C4<00000000000000000000000000000101>;
v0xa7bf30_0 .net *"_ivl_6", 3 0, v0xa75bb0_0;  1 drivers
v0xa7d670_0 .net "clk", 0 0, v0xaec070_0;  1 drivers
v0xa75910_0 .net "dfr", 0 0, L_0xafd190;  alias, 1 drivers
v0xa75bb0_0 .var "fr", 3 0;
v0xa75e70_0 .net "fr1", 0 0, L_0xafd0a0;  alias, 1 drivers
v0xa76670_0 .net "fr2", 0 0, L_0xafcf60;  alias, 1 drivers
v0xa76b30_0 .net "fr3", 0 0, L_0xafce70;  alias, 1 drivers
v0xae92c0_0 .var "next", 2 0;
v0xae93a0_0 .net "reset", 0 0, v0xaea440_0;  alias, 1 drivers
v0xae9460_0 .net "s", 3 1, v0xaea4e0_0;  alias, 1 drivers
v0xae9540_0 .var "state", 2 0;
E_0xa91530 .event anyedge, v0xae9540_0;
E_0xa6b9f0 .event anyedge, v0xae9540_0, v0xae9460_0;
E_0xacc610 .event posedge, v0xa7d670_0;
L_0xafce70 .part v0xa75bb0_0, 3, 1;
L_0xafcf60 .part v0xa75bb0_0, 2, 1;
L_0xafd0a0 .part v0xa75bb0_0, 1, 1;
L_0xafd190 .part v0xa75bb0_0, 0, 1;
S_0xae9700 .scope module, "stim1" "stimulus_gen" 3 180, 3 49 0, S_0xa97a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xaea3a0_0 .net "clk", 0 0, v0xaec070_0;  alias, 1 drivers
v0xaea440_0 .var "reset", 0 0;
v0xaea4e0_0 .var "s", 3 1;
v0xaea580_0 .var/i "sval", 31 0;
v0xaea620_0 .net "tb_match", 0 0, L_0xafd920;  alias, 1 drivers
L_0x7fa5f14d9018 .functor BUFT 1, C4<111011001000>, C4<0>, C4<0>, C4<0>;
v0xaea710_0 .net "val", 11 0, L_0x7fa5f14d9018;  1 drivers
v0xaea7d0_0 .var "wavedrom_enable", 0 0;
v0xaea890_0 .var "wavedrom_title", 511 0;
S_0xae9980 .scope task, "reset_test" "reset_test" 3 70, 3 70 0, S_0xae9700;
 .timescale -12 -12;
v0xae9be0_0 .var/2u "arfail", 0 0;
v0xae9cc0_0 .var "async", 0 0;
v0xae9d80_0 .var/2u "datafail", 0 0;
v0xae9e20_0 .var/2u "srfail", 0 0;
E_0xae9b60 .event negedge, v0xa7d670_0;
TD_tb.stim1.reset_test ;
    %wait E_0xacc610;
    %wait E_0xacc610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaea440_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacc610;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xae9b60;
    %load/vec4 v0xaea620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xae9d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaea440_0, 0;
    %wait E_0xacc610;
    %load/vec4 v0xaea620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xae9be0_0, 0, 1;
    %wait E_0xacc610;
    %load/vec4 v0xaea620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xae9e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaea440_0, 0;
    %load/vec4 v0xae9e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 84 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xae9be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xae9cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xae9d80_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xae9cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 86 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xae9ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 62, 3 62 0, S_0xae9700;
 .timescale -12 -12;
v0xaea0e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xaea1c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 65, 3 65 0, S_0xae9700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xaeaa70 .scope module, "top_module1" "top_module" 3 194, 4 1 0, S_0xa97a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
P_0xa78820 .param/l "ABOVE_S3" 0 4 14, C4<00>;
P_0xa78860 .param/l "BELOW_S1" 0 4 17, C4<11>;
P_0xa788a0 .param/l "BETWEEN_S2_S1" 0 4 16, C4<10>;
P_0xa788e0 .param/l "BETWEEN_S3_S2" 0 4 15, C4<01>;
v0xaeaf60_0 .net "clk", 0 0, v0xaec070_0;  alias, 1 drivers
v0xaeb070_0 .var "dfr", 0 0;
v0xaeb130_0 .var "fr1", 0 0;
v0xaeb1d0_0 .var "fr2", 0 0;
v0xaeb290_0 .var "fr3", 0 0;
v0xaeb3a0_0 .var "last_s", 3 1;
v0xaeb480_0 .net "reset", 0 0, v0xaea440_0;  alias, 1 drivers
v0xaeb570_0 .net "s", 3 1, v0xaea4e0_0;  alias, 1 drivers
v0xaeb680_0 .var "state", 1 0;
E_0xaeaf00 .event posedge, v0xae93a0_0, v0xa7d670_0;
S_0xaeb910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 205, 3 205 0, S_0xa97a40;
 .timescale -12 -12;
E_0xa92160 .event anyedge, v0xaeca80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaeca80_0;
    %nor/r;
    %assign/vec4 v0xaeca80_0, 0;
    %wait E_0xa92160;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xae9700;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaea440_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0xae9cc0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xae9980;
    %join;
    %wait E_0xacc610;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xae9b60;
    %wait E_0xacc610;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xacc610;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xae9b60;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaea1c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaea580_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacc610;
    %load/vec4 v0xaea580_0;
    %load/vec4 v0xaea580_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %add;
    %store/vec4 v0xaea580_0, 0, 32;
    %load/vec4 v0xaea710_0;
    %load/vec4 v0xaea580_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %wait E_0xae9b60;
    %load/vec4 v0xaea580_0;
    %load/vec4 v0xaea580_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %sub;
    %store/vec4 v0xaea580_0, 0, 32;
    %load/vec4 v0xaea710_0;
    %load/vec4 v0xaea580_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v0xaea4e0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 127 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xaa2df0;
T_5 ;
    %wait E_0xacc610;
    %load/vec4 v0xae93a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xae9540_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xae92c0_0;
    %assign/vec4 v0xae9540_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaa2df0;
T_6 ;
    %wait E_0xa6b9f0;
    %load/vec4 v0xae9540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0xae92c0_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0xae9460_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %pad/s 3;
    %store/vec4 v0xae92c0_0, 0, 3;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0xae9460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v0xae9460_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.12, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 9;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 9;
 ; End of false expr.
    %blend;
T_6.13;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 3;
    %store/vec4 v0xae92c0_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0xae9460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0xae9460_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 3;
    %store/vec4 v0xae92c0_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0xae9460_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %load/vec4 v0xae9460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.20, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.21, 9;
T_6.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.21, 9;
 ; End of false expr.
    %blend;
T_6.21;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %pad/s 3;
    %store/vec4 v0xae92c0_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0xae9460_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0xae9460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.24, 9;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_6.25, 9;
T_6.24 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.25, 9;
 ; End of false expr.
    %blend;
T_6.25;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %pad/s 3;
    %store/vec4 v0xae92c0_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0xae9460_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %pad/s 3;
    %store/vec4 v0xae92c0_0, 0, 3;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaa2df0;
T_7 ;
Ewait_0 .event/or E_0xa91530, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xae9540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xa75bb0_0, 0, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0xa75bb0_0, 0, 4;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xa75bb0_0, 0, 4;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xa75bb0_0, 0, 4;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xa75bb0_0, 0, 4;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xa75bb0_0, 0, 4;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xa75bb0_0, 0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaeaa70;
T_8 ;
    %wait E_0xaeaf00;
    %load/vec4 v0xaeb480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaeb3a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaeb570_0;
    %assign/vec4 v0xaeb3a0_0, 0;
    %load/vec4 v0xaeb680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
T_8.12 ;
T_8.10 ;
T_8.8 ;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
T_8.18 ;
T_8.16 ;
T_8.14 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
T_8.24 ;
T_8.22 ;
T_8.20 ;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.26;
T_8.25 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0xaeb570_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
    %jmp T_8.30;
T_8.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaeb070_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xaeb680_0, 0;
T_8.30 ;
T_8.28 ;
T_8.26 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa97a40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaec070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaeca80_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xa97a40;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xaec070_0;
    %inv;
    %store/vec4 v0xaec070_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xa97a40;
T_11 ;
    %vpi_call/w 3 172 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 173 "$dumpvars", 32'sb00000000000000000000000000000001, v0xaea3a0_0, v0xaecbf0_0, v0xaec070_0, v0xaec790_0, v0xaec830_0, v0xaec6c0_0, v0xaec5f0_0, v0xaec520_0, v0xaec450_0, v0xaec380_0, v0xaec2e0_0, v0xaec1b0_0, v0xaec110_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xa97a40;
T_12 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 214 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 215 "$display", "Hint: Output '%s' has no mismatches.", "fr3" {0 0 0};
T_12.1 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 216 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 217 "$display", "Hint: Output '%s' has no mismatches.", "fr2" {0 0 0};
T_12.3 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 218 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 219 "$display", "Hint: Output '%s' has no mismatches.", "fr1" {0 0 0};
T_12.5 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 220 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "dfr", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 221 "$display", "Hint: Output '%s' has no mismatches.", "dfr" {0 0 0};
T_12.7 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 223 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 224 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 225 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xa97a40;
T_13 ;
    %wait E_0xa909b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaec9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
    %load/vec4 v0xaecb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaec9e0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xaec6c0_0;
    %load/vec4 v0xaec6c0_0;
    %load/vec4 v0xaec5f0_0;
    %xor;
    %load/vec4 v0xaec6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 240 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xaec520_0;
    %load/vec4 v0xaec520_0;
    %load/vec4 v0xaec450_0;
    %xor;
    %load/vec4 v0xaec520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 243 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.8 ;
    %load/vec4 v0xaec380_0;
    %load/vec4 v0xaec380_0;
    %load/vec4 v0xaec2e0_0;
    %xor;
    %load/vec4 v0xaec380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 246 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.14 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.12 ;
    %load/vec4 v0xaec1b0_0;
    %load/vec4 v0xaec1b0_0;
    %load/vec4 v0xaec110_0;
    %xor;
    %load/vec4 v0xaec1b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 249 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.18 ;
    %load/vec4 v0xaec9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaec9e0_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q4/ece241_2013_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/ece241_2013_q4/iter1/response3/top_module.sv";
