==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7eg-ffvf1517-2l-e'
INFO: [HLS 200-10] Analyzing design file 'CCodedFiles/1st/aes.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'encrypt_128_key_expand_inline_no_branch_label0' does not exist in function 'encrypt_128_key_expand_inline_no_branch'. 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 96.531 ; gain = 47.039
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 96.551 ; gain = 47.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 98.945 ; gain = 49.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 99.160 ; gain = 49.668
INFO: [XFORM 203-11] Balancing expressions in function 'encrypt_128_key_expand_inline_no_branch' (CCodedFiles/1st/aes.c:61)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 120.012 ; gain = 70.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 120.012 ; gain = 70.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encrypt_128_key_expand_inline_no_branch' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'encrypt_128_key_expand_inline_no_branch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.979 seconds; current allocated memory: 77.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 79.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt_128_key_expand_inline_no_branch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_128_key_expand_inline_no_branch/state' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_128_key_expand_inline_no_branch/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encrypt_128_key_expand_inline_no_branch' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'encrypt_128_key_expand_inline_no_branch_table_0' to 'encrypt_128_key_ebkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt_128_key_expand_inline_no_branch'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 82.068 MB.
INFO: [RTMG 210-279] Implementing memory 'encrypt_128_key_ebkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 137.496 ; gain = 88.004
INFO: [SYSC 207-301] Generating SystemC RTL for encrypt_128_key_expand_inline_no_branch.
INFO: [VHDL 208-304] Generating VHDL RTL for encrypt_128_key_expand_inline_no_branch.
INFO: [VLOG 209-307] Generating Verilog RTL for encrypt_128_key_expand_inline_no_branch.
INFO: [HLS 200-112] Total elapsed time: 16.727 seconds; peak allocated memory: 82.068 MB.
