

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_187_124'
================================================================
* Date:           Tue Feb  8 11:02:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.104 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     103|      84|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln187_fu_141_p2   |         +|   0|  0|   9|           2|           1|
    |ap_condition_169      |       and|   0|  0|   2|           1|           1|
    |icmp_ln187_fu_135_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           6|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |eps_1_10_fu_56           |   9|          2|   32|         64|
    |eps_1_9_fu_52            |   9|          2|   32|         64|
    |eps_1_fu_48              |   9|          2|   32|         64|
    |i_10_fu_44               |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  102|        204|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |eps_1_10_fu_56           |  32|   0|   32|          0|
    |eps_1_9_fu_52            |  32|   0|   32|          0|
    |eps_1_fu_48              |  32|   0|   32|          0|
    |i_10_fu_44               |   2|   0|    2|          0|
    |i_reg_212                |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 103|   0|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|eps_load_2_reload      |   in|   32|     ap_none|                        eps_load_2_reload|        scalar|
|eps_load_1_reload      |   in|   32|     ap_none|                        eps_load_1_reload|        scalar|
|eps_load_reload        |   in|   32|     ap_none|                          eps_load_reload|        scalar|
|aux_address0           |  out|    3|   ap_memory|                                      aux|         array|
|aux_ce0                |  out|    1|   ap_memory|                                      aux|         array|
|aux_q0                 |   in|   32|   ap_memory|                                      aux|         array|
|eps_load_5_out         |  out|   32|      ap_vld|                           eps_load_5_out|       pointer|
|eps_load_5_out_ap_vld  |  out|    1|      ap_vld|                           eps_load_5_out|       pointer|
|eps_load_4_out         |  out|   32|      ap_vld|                           eps_load_4_out|       pointer|
|eps_load_4_out_ap_vld  |  out|    1|      ap_vld|                           eps_load_4_out|       pointer|
|eps_load_3_out         |  out|   32|      ap_vld|                           eps_load_3_out|       pointer|
|eps_load_3_out_ap_vld  |  out|    1|      ap_vld|                           eps_load_3_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 5 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%eps_1 = alloca i32 1"   --->   Operation 6 'alloca' 'eps_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%eps_1_9 = alloca i32 1"   --->   Operation 7 'alloca' 'eps_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%eps_1_10 = alloca i32 1"   --->   Operation 8 'alloca' 'eps_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%eps_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %eps_load_reload"   --->   Operation 9 'read' 'eps_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eps_load_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %eps_load_1_reload"   --->   Operation 10 'read' 'eps_load_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%eps_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %eps_load_2_reload"   --->   Operation 11 'read' 'eps_load_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %eps_load_2_reload_read, i32 %eps_1_10"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %eps_load_1_reload_read, i32 %eps_1_9"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %eps_load_reload_read, i32 %eps_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_10"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i45"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i2 %i_10" [../src/ban.cpp:187]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:187]   --->   Operation 19 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i, i2 1" [../src/ban.cpp:187]   --->   Operation 21 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split7, void %_ZN3Ban4_mulEPKfS1_Pf.exit52.exitStub" [../src/ban.cpp:187]   --->   Operation 22 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln188_1_cast = zext i2 %i" [../src/ban.cpp:187]   --->   Operation 23 'zext' 'trunc_ln188_1_cast' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %trunc_ln188_1_cast" [../src/ban.cpp:188]   --->   Operation 24 'getelementptr' 'aux_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%eps_1_12 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 25 'load' 'eps_1_12' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i, void %branch14, i2 0, void %.split7..split756_crit_edge, i2 1, void %.split7..split756_crit_edge4" [../src/ban.cpp:188]   --->   Operation 26 'switch' 'switch_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.58>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_10" [../src/ban.cpp:187]   --->   Operation 27 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i45"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%eps_1_load = load i32 %eps_1"   --->   Operation 37 'load' 'eps_1_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%eps_1_9_load = load i32 %eps_1_9"   --->   Operation 38 'load' 'eps_1_9_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%eps_1_10_load = load i32 %eps_1_10"   --->   Operation 39 'load' 'eps_1_10_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_load_5_out, i32 %eps_1_10_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_load_4_out, i32 %eps_1_9_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_load_3_out, i32 %eps_1_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 29 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.67ns)   --->   "%eps_1_12 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 30 'load' 'eps_1_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln188 = store i32 %eps_1_12, i32 %eps_1_9" [../src/ban.cpp:188]   --->   Operation 31 'store' 'store_ln188' <Predicate = (i == 1)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split756" [../src/ban.cpp:188]   --->   Operation 32 'br' 'br_ln188' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln188 = store i32 %eps_1_12, i32 %eps_1" [../src/ban.cpp:188]   --->   Operation 33 'store' 'store_ln188' <Predicate = (i == 0)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split756" [../src/ban.cpp:188]   --->   Operation 34 'br' 'br_ln188' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln188 = store i32 %eps_1_12, i32 %eps_1_10" [../src/ban.cpp:188]   --->   Operation 35 'store' 'store_ln188' <Predicate = (i != 0 & i != 1)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split756" [../src/ban.cpp:188]   --->   Operation 36 'br' 'br_ln188' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ eps_load_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_load_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ eps_load_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_load_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_load_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_10                   (alloca           ) [ 010]
eps_1                  (alloca           ) [ 011]
eps_1_9                (alloca           ) [ 011]
eps_1_10               (alloca           ) [ 011]
eps_load_reload_read   (read             ) [ 000]
eps_load_1_reload_read (read             ) [ 000]
eps_load_2_reload_read (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln187             (icmp             ) [ 010]
empty                  (speclooptripcount) [ 000]
add_ln187              (add              ) [ 000]
br_ln187               (br               ) [ 000]
trunc_ln188_1_cast     (zext             ) [ 000]
aux_addr               (getelementptr    ) [ 011]
switch_ln188           (switch           ) [ 000]
store_ln187            (store            ) [ 000]
br_ln0                 (br               ) [ 000]
specloopname_ln187     (specloopname     ) [ 000]
eps_1_12               (load             ) [ 000]
store_ln188            (store            ) [ 000]
br_ln188               (br               ) [ 000]
store_ln188            (store            ) [ 000]
br_ln188               (br               ) [ 000]
store_ln188            (store            ) [ 000]
br_ln188               (br               ) [ 000]
eps_1_load             (load             ) [ 000]
eps_1_9_load           (load             ) [ 000]
eps_1_10_load          (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eps_load_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eps_load_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eps_load_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="aux">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eps_load_5_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_5_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eps_load_4_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_4_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="eps_load_3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_10_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="eps_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="eps_1_9_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_9/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="eps_1_10_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_10/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="eps_load_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_load_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="eps_load_1_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_load_1_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="eps_load_2_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_load_2_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln0_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="aux_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="2" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln187_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln187_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln188_1_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln188_1_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln187_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln188_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln188_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln188_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="eps_1_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="eps_1_9_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_9_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="eps_1_10_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_10_load/1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_10_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="191" class="1005" name="eps_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="eps_1_9_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_1_9 "/>
</bind>
</comp>

<comp id="205" class="1005" name="eps_1_10_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_1_10 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="aux_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="72" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="60" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="156"><net_src comp="141" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="106" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="106" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="106" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="187"><net_src comp="44" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="194"><net_src comp="48" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="201"><net_src comp="52" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="208"><net_src comp="56" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="215"><net_src comp="132" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="99" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="106" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eps_load_5_out | {1 }
	Port: eps_load_4_out | {1 }
	Port: eps_load_3_out | {1 }
 - Input state : 
	Port: operator/.1_Pipeline_VITIS_LOOP_187_124 : eps_load_2_reload | {1 }
	Port: operator/.1_Pipeline_VITIS_LOOP_187_124 : eps_load_1_reload | {1 }
	Port: operator/.1_Pipeline_VITIS_LOOP_187_124 : eps_load_reload | {1 }
	Port: operator/.1_Pipeline_VITIS_LOOP_187_124 : aux | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln187 : 2
		add_ln187 : 2
		br_ln187 : 3
		trunc_ln188_1_cast : 2
		aux_addr : 3
		eps_1_12 : 4
		switch_ln188 : 2
		store_ln187 : 3
		eps_1_load : 1
		eps_1_9_load : 1
		eps_1_10_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln187_fu_141         |    0    |    9    |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln187_fu_135         |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          |  eps_load_reload_read_read_fu_60  |    0    |    0    |
|   read   | eps_load_1_reload_read_read_fu_66 |    0    |    0    |
|          | eps_load_2_reload_read_read_fu_72 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       write_ln0_write_fu_78       |    0    |    0    |
|   write  |       write_ln0_write_fu_85       |    0    |    0    |
|          |       write_ln0_write_fu_92       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |     trunc_ln188_1_cast_fu_147     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    17   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|aux_addr_reg_219|    3   |
|eps_1_10_reg_205|   32   |
| eps_1_9_reg_198|   32   |
|  eps_1_reg_191 |   32   |
|  i_10_reg_184  |    2   |
|    i_reg_212   |    2   |
+----------------+--------+
|      Total     |   103  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   103  |   26   |
+-----------+--------+--------+--------+
