--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml mod_ActivFuncStage.twx mod_ActivFuncStage.ncd -o
mod_ActivFuncStage.twr mod_ActivFuncStage.pcf

Design file:              mod_ActivFuncStage.ncd
Physical constraint file: mod_ActivFuncStage.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
inVal<0>    |    0.095(R)|    1.019(R)|clk_BUFGP         |   0.000|
inVal<1>    |    0.325(R)|    0.835(R)|clk_BUFGP         |   0.000|
inVal<2>    |    0.079(R)|    1.029(R)|clk_BUFGP         |   0.000|
inVal<3>    |    1.239(R)|    0.100(R)|clk_BUFGP         |   0.000|
inVal<4>    |    0.481(R)|    0.711(R)|clk_BUFGP         |   0.000|
inVal<5>    |    0.345(R)|    0.820(R)|clk_BUFGP         |   0.000|
inVal<6>    |    0.128(R)|    0.989(R)|clk_BUFGP         |   0.000|
inVal<7>    |    0.589(R)|    0.621(R)|clk_BUFGP         |   0.000|
inVal<8>    |    0.043(R)|    1.060(R)|clk_BUFGP         |   0.000|
inVal<9>    |    0.668(R)|    0.560(R)|clk_BUFGP         |   0.000|
inVal<10>   |    3.781(R)|    0.691(R)|clk_BUFGP         |   0.000|
inVal<11>   |    3.920(R)|    0.482(R)|clk_BUFGP         |   0.000|
inVal<12>   |    3.856(R)|    0.367(R)|clk_BUFGP         |   0.000|
inVal<13>   |    3.912(R)|    0.316(R)|clk_BUFGP         |   0.000|
inVal<14>   |    4.058(R)|    0.402(R)|clk_BUFGP         |   0.000|
inVal<15>   |    3.204(R)|    0.370(R)|clk_BUFGP         |   0.000|
inWE        |    2.416(R)|    0.652(R)|clk_BUFGP         |   0.000|
sel<0>      |    3.394(R)|   -0.120(R)|clk_BUFGP         |   0.000|
sel<1>      |    2.225(R)|    0.970(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
finishedNeuronOp|    8.228(R)|clk_BUFGP         |   0.000|
outVal<0>       |    7.165(R)|clk_BUFGP         |   0.000|
outVal<1>       |    7.160(R)|clk_BUFGP         |   0.000|
outVal<2>       |    6.613(R)|clk_BUFGP         |   0.000|
outVal<3>       |    7.877(R)|clk_BUFGP         |   0.000|
outVal<4>       |    7.487(R)|clk_BUFGP         |   0.000|
outVal<5>       |    7.174(R)|clk_BUFGP         |   0.000|
outVal<6>       |    7.206(R)|clk_BUFGP         |   0.000|
outVal<7>       |    6.617(R)|clk_BUFGP         |   0.000|
outVal<8>       |    7.134(R)|clk_BUFGP         |   0.000|
outVal<9>       |    6.624(R)|clk_BUFGP         |   0.000|
outVal<10>      |    7.072(R)|clk_BUFGP         |   0.000|
outVal<11>      |    6.615(R)|clk_BUFGP         |   0.000|
outVal<12>      |    7.075(R)|clk_BUFGP         |   0.000|
outVal<13>      |    6.617(R)|clk_BUFGP         |   0.000|
outVal<14>      |    7.331(R)|clk_BUFGP         |   0.000|
outVal<15>      |    7.095(R)|clk_BUFGP         |   0.000|
outWE           |    8.268(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.799|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
inDest<0>      |outDest        |    4.512|
---------------+---------------+---------+


Analysis completed Tue Oct 17 03:14:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



