0.7
2020.2
Oct 14 2022
05:20:55
D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.srcs/sim_1/new/csa_tb.v,1728901698,verilog,,,,csa_tb,,,,,,,,
D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.srcs/sources_1/new/CSA.v,1728901402,verilog,,D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.srcs/sources_1/new/RCA.v,,carryselectadder,,,,,,,,
D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.srcs/sources_1/new/RCA.v,1728899863,verilog,,D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.srcs/sources_1/new/fulladder.v,,rca_4bit,,,,,,,,
D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.srcs/sources_1/new/fulladder.v,1728898674,verilog,,D:/DSD_lab/CarrySelectAdder/CarrySelectAdder.srcs/sim_1/new/csa_tb.v,,FullAdder,,,,,,,,
