// Seed: 3617447384
module module_0;
  assign id_1 = id_1;
  assign module_1.type_0 = 0;
  wire module_0;
  wire id_3;
  wire id_4;
  assign id_1 = id_2;
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
  always @(id_0 or posedge (1)) id_1 = id_0;
  module_0 modCall_1 ();
  logic [7:0] id_3;
  assign id_3[1] = {1{1}};
  tri1 id_4;
  always @(id_4, posedge 1) id_4 = id_4;
endmodule
module module_2 (
    output wire  id_0
    , id_3,
    input  uwire id_1
);
  wire id_4;
  xnor primCall (id_0, id_1, id_3, id_4);
  module_0 modCall_1 ();
endmodule
