

================================================================
== Vitis HLS Report for 'pixel_pack_Pipeline_VITIS_LOOP_62_5'
================================================================
* Date:           Fri Sep  6 14:45:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.415 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_5  |        ?|        ?|         4|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i1 0, i1 0, void @empty_11"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i1 0, i1 0, void @empty_12"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_last_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_user_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_strb_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_keep_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_32_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_last_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_user_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_strb_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_keep_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond51"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 %last_4, void %if.end85, i1 0, void %newFuncRoot"   --->   Operation 20 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%last_4 = phi i1 %last_6_3861, void %if.end85, i1 0, void %newFuncRoot" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 21 'phi' 'last_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %delayed_last, void %for.body60, void %sw.epilog.loopexit6.exitStub" [pixel_pack/pixel_pack.cpp:62]   --->   Operation 22 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_4" [pixel_pack/pixel_pack.cpp:63]   --->   Operation 23 'specpipeline' 'specpipeline_ln63' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [pixel_pack/pixel_pack.cpp:62]   --->   Operation 24 'specloopname' 'specloopname_ln62' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %last_4, void %if.then61, void %if.end85" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 25 'br' 'br_ln68' <Predicate = (!delayed_last)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 26 'read' 'empty' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_pixel_data = extractvalue i32 %empty" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 27 'extractvalue' 'in_pixel_data' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_pixel_user_4 = extractvalue i32 %empty" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 28 'extractvalue' 'in_pixel_user_4' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_pixel_last = extractvalue i32 %empty" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 29 'extractvalue' 'in_pixel_last' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i24 %in_pixel_data" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 30 'trunc' 'trunc_ln72' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (delayed_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 0, i8 %trunc_ln72, i32 0, i32 7" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 31 'partset' 'data' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %in_pixel_last, void %if.then61.1, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 32 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4)> <Delay = 1.82>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_31 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 33 'read' 'empty_31' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%in_pixel_data_2 = extractvalue i32 %empty_31" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 34 'extractvalue' 'in_pixel_data_2' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node user_2)   --->   "%in_pixel_user = extractvalue i32 %empty_31" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 35 'extractvalue' 'in_pixel_user' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_pixel_last_1 = extractvalue i32 %empty_31" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 36 'extractvalue' 'in_pixel_last_1' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_2 = or i1 %in_pixel_user, i1 %in_pixel_user_4" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 37 'or' 'user_2' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i24 %in_pixel_data_2" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 38 'trunc' 'trunc_ln72_1' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_1 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 %data, i8 %trunc_ln72_1, i32 8, i32 15" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 39 'partset' 'data_1' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %in_pixel_last_1, void %if.then61.2, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 40 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4 & !in_pixel_last)> <Delay = 1.82>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_32 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 41 'read' 'empty_32' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in_pixel_data_3 = extractvalue i32 %empty_32" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 42 'extractvalue' 'in_pixel_data_3' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node user_3)   --->   "%in_pixel_user_2 = extractvalue i32 %empty_32" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 43 'extractvalue' 'in_pixel_user_2' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%in_pixel_last_2 = extractvalue i32 %empty_32" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 44 'extractvalue' 'in_pixel_last_2' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_3 = or i1 %in_pixel_user_2, i1 %user_2" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 45 'or' 'user_3' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i24 %in_pixel_data_3" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 46 'trunc' 'trunc_ln72_2' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%data_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 %data_1, i8 %trunc_ln72_2, i32 16, i32 23" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 47 'partset' 'data_2' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %in_pixel_last_2, void %if.then61.3, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 48 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_33 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 49 'read' 'empty_33' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%in_pixel_data_4 = extractvalue i32 %empty_33" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 50 'extractvalue' 'in_pixel_data_4' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node user_4)   --->   "%in_pixel_user_3 = extractvalue i32 %empty_33" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 51 'extractvalue' 'in_pixel_user_3' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%in_pixel_last_3 = extractvalue i32 %empty_33" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 52 'extractvalue' 'in_pixel_last_3' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_4 = or i1 %in_pixel_user_3, i1 %user_3" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 53 'or' 'user_4' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = trunc i24 %in_pixel_data_4" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 54 'trunc' 'trunc_ln72_3' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%data_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln72_3, i8 %trunc_ln72_2, i8 %trunc_ln72_1, i8 %trunc_ln72" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 55 'bitconcatenate' 'data_3' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.82ns)   --->   "%br_ln73 = br void %if.then79" [pixel_pack/pixel_pack.cpp:73]   --->   Operation 56 'br' 'br_ln73' <Predicate = (!delayed_last & !last_4 & !in_pixel_last & !in_pixel_last_1 & !in_pixel_last_2)> <Delay = 1.82>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_0 = phi i32 %data_3, void %if.then61.3, i32 %data, void %if.then61, i32 %data_1, void %if.then61.1, i32 %data_2, void %if.then61.2"   --->   Operation 57 'phi' 'p_0' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_041 = phi i1 %user_4, void %if.then61.3, i1 %in_pixel_user_4, void %if.then61, i1 %user_2, void %if.then61.1, i1 %user_3, void %if.then61.2"   --->   Operation 58 'phi' 'p_041' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_040 = phi i1 %in_pixel_last_3, void %if.then61.3, i1 1, void %if.then61, i1 1, void %if.then61.1, i1 1, void %if.then61.2"   --->   Operation 59 'phi' 'p_040' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %p_0, i4 0, i4 0, i1 %p_041, i1 %p_040" [pixel_pack/pixel_pack.cpp:79]   --->   Operation 60 'write' 'write_ln79' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln80 = br void %if.end85" [pixel_pack/pixel_pack.cpp:80]   --->   Operation 61 'br' 'br_ln80' <Predicate = (!delayed_last & !last_4)> <Delay = 1.58>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%last_6_3861 = phi i1 %p_040, void %if.then79, i1 1, void %for.body60" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 62 'phi' 'last_6_3861' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln62 = br void %while.cond51" [pixel_pack/pixel_pack.cpp:62]   --->   Operation 63 'br' 'br_ln62' <Predicate = (!delayed_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_out_32_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
br_ln0                  (br                 ) [ 00000]
delayed_last            (phi                ) [ 01111]
last_4                  (phi                ) [ 01111]
br_ln62                 (br                 ) [ 00000]
specpipeline_ln63       (specpipeline       ) [ 00000]
specloopname_ln62       (specloopname       ) [ 00000]
br_ln68                 (br                 ) [ 01111]
empty                   (read               ) [ 00000]
in_pixel_data           (extractvalue       ) [ 00000]
in_pixel_user_4         (extractvalue       ) [ 00111]
in_pixel_last           (extractvalue       ) [ 00111]
trunc_ln72              (trunc              ) [ 00111]
data                    (partset            ) [ 00111]
br_ln68                 (br                 ) [ 00111]
empty_31                (read               ) [ 00000]
in_pixel_data_2         (extractvalue       ) [ 00000]
in_pixel_user           (extractvalue       ) [ 00000]
in_pixel_last_1         (extractvalue       ) [ 00011]
user_2                  (or                 ) [ 00111]
trunc_ln72_1            (trunc              ) [ 00011]
data_1                  (partset            ) [ 00111]
br_ln68                 (br                 ) [ 00111]
empty_32                (read               ) [ 00000]
in_pixel_data_3         (extractvalue       ) [ 00000]
in_pixel_user_2         (extractvalue       ) [ 00000]
in_pixel_last_2         (extractvalue       ) [ 00011]
user_3                  (or                 ) [ 00111]
trunc_ln72_2            (trunc              ) [ 00001]
data_2                  (partset            ) [ 00111]
br_ln68                 (br                 ) [ 00111]
empty_33                (read               ) [ 00000]
in_pixel_data_4         (extractvalue       ) [ 00000]
in_pixel_user_3         (extractvalue       ) [ 00000]
in_pixel_last_3         (extractvalue       ) [ 00000]
user_4                  (or                 ) [ 00000]
trunc_ln72_3            (trunc              ) [ 00000]
data_3                  (bitconcatenate     ) [ 00000]
br_ln73                 (br                 ) [ 00000]
p_0                     (phi                ) [ 00001]
p_041                   (phi                ) [ 00001]
p_040                   (phi                ) [ 00001]
write_ln79              (write              ) [ 00000]
br_ln80                 (br                 ) [ 00000]
last_6_3861             (phi                ) [ 01111]
br_ln62                 (br                 ) [ 01001]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_out_32_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_32_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_32_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_32_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_32_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_24_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_24_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_in_24_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_in_24_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_in_24_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="0" index="3" bw="3" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_31/2 empty_32/3 empty_33/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln79_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="32" slack="0"/>
<pin id="96" dir="0" index="7" bw="1" slack="0"/>
<pin id="97" dir="0" index="8" bw="1" slack="0"/>
<pin id="98" dir="0" index="9" bw="1" slack="0"/>
<pin id="99" dir="0" index="10" bw="1" slack="0"/>
<pin id="100" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln79/4 "/>
</bind>
</comp>

<comp id="109" class="1005" name="delayed_last_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delayed_last (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="delayed_last_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="last_4_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="last_4 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="last_4_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_4/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="2"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="32" slack="1"/>
<pin id="141" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="32" slack="1"/>
<pin id="143" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_041_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_041 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_041_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="3"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="1" slack="2"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="1" slack="1"/>
<pin id="157" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_041/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_040_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_040 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_040_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="2"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="1" slack="1"/>
<pin id="170" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="1" slack="1"/>
<pin id="172" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_040/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="last_6_3861_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_3861 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="last_6_3861_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="3"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_3861/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_data/1 in_pixel_data_2/2 in_pixel_data_3/3 in_pixel_data_4/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_last/1 in_pixel_last_1/2 in_pixel_last_2/3 in_pixel_last_3/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="in_pixel_user_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_user_4/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln72_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="24" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="data_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="1"/>
<pin id="213" dir="0" index="3" bw="1" slack="0"/>
<pin id="214" dir="0" index="4" bw="4" slack="0"/>
<pin id="215" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="in_pixel_user_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_user/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="user_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln72_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="data_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="8" slack="1"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="0" index="4" bw="5" slack="0"/>
<pin id="239" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="in_pixel_user_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_user_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="user_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_3/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln72_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="data_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="0" index="4" bw="6" slack="0"/>
<pin id="262" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="in_pixel_user_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pixel_user_3/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="user_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="1"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_4/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln72_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_3/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="data_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="1"/>
<pin id="286" dir="0" index="3" bw="8" slack="2"/>
<pin id="287" dir="0" index="4" bw="8" slack="3"/>
<pin id="288" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="data_3/4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="in_pixel_user_4_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_pixel_user_4 "/>
</bind>
</comp>

<comp id="298" class="1005" name="in_pixel_last_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pixel_last "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln72_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln72 "/>
</bind>
</comp>

<comp id="308" class="1005" name="data_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="314" class="1005" name="in_pixel_last_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pixel_last_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="user_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln72_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln72_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="data_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="in_pixel_last_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pixel_last_2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="user_3_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="trunc_ln72_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln72_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="data_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="50" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="107"><net_src comp="72" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="108"><net_src comp="72" pin="0"/><net_sink comp="88" pin=8"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="123"><net_src comp="120" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="145"><net_src comp="135" pin="8"/><net_sink comp="88" pin=6"/></net>

<net id="159"><net_src comp="149" pin="8"/><net_sink comp="88" pin=9"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="160" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="164" pin=6"/></net>

<net id="177"><net_src comp="164" pin="8"/><net_sink comp="88" pin=10"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="189"><net_src comp="164" pin="8"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="195"><net_src comp="74" pin="6"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="74" pin="6"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="204"><net_src comp="74" pin="6"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="192" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="223"><net_src comp="74" pin="6"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="192" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="246"><net_src comp="74" pin="6"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="192" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="233" pin="5"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="271"><net_src comp="74" pin="6"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="272" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="281"><net_src comp="192" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="5"/><net_sink comp="135" pin=0"/></net>

<net id="295"><net_src comp="201" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="301"><net_src comp="196" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="205" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="311"><net_src comp="209" pin="5"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="317"><net_src comp="196" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="224" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="327"><net_src comp="229" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="333"><net_src comp="233" pin="5"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="338"><net_src comp="196" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="247" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="149" pin=6"/></net>

<net id="348"><net_src comp="252" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="353"><net_src comp="256" pin="5"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="135" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_32_V_data_V | {4 }
	Port: stream_out_32_V_keep_V | {4 }
	Port: stream_out_32_V_strb_V | {4 }
	Port: stream_out_32_V_user_V | {4 }
	Port: stream_out_32_V_last_V | {4 }
 - Input state : 
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_data_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_keep_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_strb_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_user_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_last_V | {1 2 3 4 }
  - Chain level:
	State 1
		delayed_last : 1
		last_4 : 1
		br_ln62 : 2
		br_ln68 : 2
		trunc_ln72 : 1
	State 2
		user_2 : 1
		trunc_ln72_1 : 1
	State 3
		user_3 : 1
		trunc_ln72_2 : 1
		data_2 : 2
		br_ln68 : 1
	State 4
		user_4 : 1
		trunc_ln72_3 : 1
		data_3 : 2
		p_0 : 3
		p_041 : 1
		p_040 : 1
		write_ln79 : 4
		last_6_3861 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      user_2_fu_224     |    0    |    2    |
|    or    |      user_3_fu_247     |    0    |    2    |
|          |      user_4_fu_272     |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_74     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln79_write_fu_88 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       grp_fu_192       |    0    |    0    |
|          |       grp_fu_196       |    0    |    0    |
|extractvalue| in_pixel_user_4_fu_201 |    0    |    0    |
|          |  in_pixel_user_fu_220  |    0    |    0    |
|          | in_pixel_user_2_fu_243 |    0    |    0    |
|          | in_pixel_user_3_fu_268 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln72_fu_205   |    0    |    0    |
|   trunc  |   trunc_ln72_1_fu_229  |    0    |    0    |
|          |   trunc_ln72_2_fu_252  |    0    |    0    |
|          |   trunc_ln72_3_fu_278  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       data_fu_209      |    0    |    0    |
|  partset |      data_1_fu_233     |    0    |    0    |
|          |      data_2_fu_256     |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      data_3_fu_282     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    6    |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     data_1_reg_330    |   32   |
|     data_2_reg_350    |   32   |
|      data_reg_308     |   32   |
|  delayed_last_reg_109 |    1   |
|in_pixel_last_1_reg_314|    1   |
|in_pixel_last_2_reg_335|    1   |
| in_pixel_last_reg_298 |    1   |
|in_pixel_user_4_reg_292|    1   |
|     last_4_reg_120    |    1   |
|  last_6_3861_reg_178  |    1   |
|     p_040_reg_160     |    1   |
|     p_041_reg_146     |    1   |
|      p_0_reg_132      |   32   |
|  trunc_ln72_1_reg_324 |    8   |
|  trunc_ln72_2_reg_345 |    8   |
|   trunc_ln72_reg_302  |    8   |
|     user_2_reg_318    |    1   |
|     user_3_reg_339    |    1   |
+-----------------------+--------+
|         Total         |   163  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| last_6_3861_reg_178 |  p0  |   2  |   1  |    2   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |    2   ||  1.588  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    6   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   163  |   15   |
+-----------+--------+--------+--------+
