
---------- Begin Simulation Statistics ----------
final_tick                                91597638000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670984                       # Number of bytes of host memory used
host_op_rate                                   176904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   566.39                       # Real time elapsed on the host
host_tick_rate                              161722714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091598                       # Number of seconds simulated
sim_ticks                                 91597638000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.831953                       # CPI: cycles per instruction
system.cpu.discardedOps                        190159                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        49170050                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.545866                       # IPC: instructions per cycle
system.cpu.numCycles                        183195276                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       134025226                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        296424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4877                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1620047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3240728                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            461                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486251                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735744                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104059                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102044                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904233                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65419                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50376326                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50376326                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50376445                       # number of overall hits
system.cpu.dcache.overall_hits::total        50376445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1696538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1696538                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1704831                       # number of overall misses
system.cpu.dcache.overall_misses::total       1704831                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36350619477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36350619477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36350619477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36350619477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52072864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52072864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032734                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21426.351474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21426.351474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21322.124877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21322.124877                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7985                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.005886                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1533768                       # number of writebacks
system.cpu.dcache.writebacks::total           1533768                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        84883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        84883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        84883                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        84883                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1611655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1611655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1619943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1619943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32882211991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32882211991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33559245434                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33559245434                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20402.761131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20402.761131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20716.312509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20716.312509                       # average overall mshr miss latency
system.cpu.dcache.replacements                1619816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40060924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40060924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1062858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1062858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17592443500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17592443500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16552.016826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16552.016826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12415                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12415                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1050443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1050443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16281844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16281844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15499.978580                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15499.978580                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10315402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10315402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       633680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       633680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18758175977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18758175977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29601.969412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29601.969412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        72468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        72468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       561212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       561212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16600367991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16600367991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29579.495789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29579.495789                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8293                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8293                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.985854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.985854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8288                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8288                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    677033443                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    677033443                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.985259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.985259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81688.398045                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81688.398045                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.328667                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51996464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1619944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.097692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.328667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53701296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53701296                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42687920                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43476976                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025736                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10280289                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10280289                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10280289                       # number of overall hits
system.cpu.icache.overall_hits::total        10280289                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          737                       # number of overall misses
system.cpu.icache.overall_misses::total           737                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54860000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54860000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54860000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54860000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10281026                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10281026                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10281026                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10281026                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74436.906377                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74436.906377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74436.906377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74436.906377                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.icache.writebacks::total               231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54123000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54123000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73436.906377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73436.906377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73436.906377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73436.906377                       # average overall mshr miss latency
system.cpu.icache.replacements                    231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10280289                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10280289                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54860000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54860000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10281026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10281026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74436.906377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74436.906377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73436.906377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73436.906377                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.241729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10281026                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13949.831750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.241729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.399650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.399650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10281763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10281763                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  91597638000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1439431                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1439503                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data             1439431                       # number of overall hits
system.l2.overall_hits::total                 1439503                       # number of overall hits
system.l2.demand_misses::.cpu.inst                665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180513                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               665                       # number of overall misses
system.l2.overall_misses::.cpu.data            180513                       # number of overall misses
system.l2.overall_misses::total                181178                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14852482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14904722000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52239500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14852482500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14904722000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1619944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1620681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1619944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1620681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.111791                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.111791                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78555.639098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82279.295674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82265.628277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78555.639098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82279.295674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82265.628277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63408                       # number of writebacks
system.l2.writebacks::total                     63408                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181172                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45589500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13047035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13092625000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45589500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13047035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13092625000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.111788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111788                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68555.639098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72279.942052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72266.271830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68555.639098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72279.942052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72266.271830                       # average overall mshr miss latency
system.l2.replacements                         115713                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1533768                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1533768                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1533768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1533768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            434910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                434910                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10804074500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10804074500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        562625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            562625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.226998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.226998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84595.188506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84595.188506                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9526924500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9526924500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.226998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.226998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74595.188506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74595.188506                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78555.639098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78555.639098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45589500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45589500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68555.639098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68555.639098                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1004521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1004521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4048408000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4048408000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1057319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1057319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76677.298383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76677.298383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3520111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3520111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.049930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66678.871799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66678.871799                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63402.830748                       # Cycle average of tags in use
system.l2.tags.total_refs                     3235845                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.853036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.497569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       121.238039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63241.095140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3791                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        61734                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6652951                       # Number of tag accesses
system.l2.tags.data_accesses                  6652951                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     63408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006714686250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3819                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3819                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              443132                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63408                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63408                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63408                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.438335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.392254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.269327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3542     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          257      6.73%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.08%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.31%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3819                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.599110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.572959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.949930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2707     70.88%     70.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.24%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1042     27.28%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      1.36%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3819                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11595008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4058112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    126.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   91511569000                       # Total gap between requests
system.mem_ctrls.avgGap                     374158.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11552192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4057088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 464640.802200598235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 126118885.292653515935                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 44292495.839248605072                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       180507                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63408                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18347750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5607237000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2160127645750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27590.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31063.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34067115.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11552448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11595008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4058112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4058112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180507                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         181172                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        63408                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         63408                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       464641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    126121680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        126586321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       464641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       464641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     44303675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        44303675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     44303675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       464641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    126121680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       170889996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               181168                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63392                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3774                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3868                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2228684750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             905840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5625584750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12301.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31051.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              131702                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              44408                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        68450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   228.660920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.855967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   286.880518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        42471     62.05%     62.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7620     11.13%     73.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1299      1.90%     75.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1594      2.33%     77.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9401     13.73%     91.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          273      0.40%     91.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          289      0.42%     91.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          303      0.44%     92.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5200      7.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        68450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11594752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4057088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              126.583526                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               44.292496                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       247208220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       131394285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      649354440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     168960960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7230624960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21469348110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17094062400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46990953375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.014903                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  44224068000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3058573000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44314997000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       241524780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       128373465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      644185080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     161945280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7230624960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20892035010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17580220800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46878909375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   511.791684                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  45492451500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3058573000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43046613500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63408                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51844                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127715                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53457                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       477596                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 477596                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15653120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15653120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181172                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           582416500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          973951750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1058056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1597176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          138353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           562625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          562625                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1057319                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4859704                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4861409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    201837568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              201899520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115713                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4058112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1736394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1731056     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5338      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1736394                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  91597638000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3154363000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2429918994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
