{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554083167390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554083167392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 21:46:07 2019 " "Processing started: Sun Mar 31 21:46:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554083167392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083167392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083167392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554083168095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554083168095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 6 6 " "Found 6 design units, including 6 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 onehot " "Found entity 1: onehot" {  } { { "onehot.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181177 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181177 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter4 " "Found entity 3: counter4" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181177 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter16 " "Found entity 4: counter16" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181177 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter40 " "Found entity 5: counter40" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181177 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter30 " "Found entity 6: counter30" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083181177 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(24) " "Verilog HDL information at datapath.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554083181188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181190 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter17 " "Found entity 2: counter17" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083181190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181199 ""} { "Info" "ISGN_ENTITY_NAME" "2 try " "Found entity 2: try" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083181199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset30w control.v(314) " "Verilog HDL Implicit Net warning at control.v(314): created implicit net for \"reset30w\"" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083181200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_value control.v(339) " "Verilog HDL Implicit Net warning at control.v(339): created implicit net for \"set_value\"" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 339 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083181200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554083181869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554083181961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "part2.v" "VGA" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083181963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083181987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554083181987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083181988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182099 ""}  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554083182099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554083182279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182333 ""}  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554083182333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182374 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554083182388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "part2.v" "d0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(35) " "Verilog HDL assignment warning at datapath.v(35): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182394 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 datapath.v(36) " "Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (12)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182394 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(38) " "Verilog HDL assignment warning at datapath.v(38): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182394 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 datapath.v(40) " "Verilog HDL assignment warning at datapath.v(40): truncated value with size 32 to match size of target (3)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182394 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 datapath.v(44) " "Verilog HDL assignment warning at datapath.v(44): truncated value with size 5 to match size of target (4)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182394 "|part2|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter17 datapath:d0\|counter17:c0 " "Elaborating entity \"counter17\" for hierarchy \"datapath:d0\|counter17:c0\"" {  } { { "datapath.v" "c0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "part2.v" "c0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_reg control.v(23) " "Verilog HDL or VHDL warning at control.v(23): object \"current_reg\" assigned a value but never read" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554083182400 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "preset_state control.v(72) " "Verilog HDL Always Construct warning at control.v(72): inferring latch(es) for variable \"preset_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554083182400 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(178) " "Verilog HDL assignment warning at control.v(178): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182402 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(181) " "Verilog HDL assignment warning at control.v(181): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182402 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(185) " "Verilog HDL assignment warning at control.v(185): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182402 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(192) " "Verilog HDL assignment warning at control.v(192): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182403 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(193) " "Verilog HDL assignment warning at control.v(193): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182403 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(196) " "Verilog HDL assignment warning at control.v(196): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182403 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(200) " "Verilog HDL assignment warning at control.v(200): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182404 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(202) " "Verilog HDL assignment warning at control.v(202): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182404 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(207) " "Verilog HDL assignment warning at control.v(207): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182404 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(208) " "Verilog HDL assignment warning at control.v(208): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182404 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(210) " "Verilog HDL assignment warning at control.v(210): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182405 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(229) " "Verilog HDL assignment warning at control.v(229): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182406 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(104) " "Verilog HDL Case Statement warning at control.v(104): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 104 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1554083182406 "|part2|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(104) " "Verilog HDL Case Statement information at control.v(104): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 104 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554083182407 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_set control.v(89) " "Verilog HDL Always Construct warning at control.v(89): inferring latch(es) for variable \"check_set\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554083182408 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_write control.v(89) " "Verilog HDL Always Construct warning at control.v(89): inferring latch(es) for variable \"temp_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554083182408 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_below control.v(89) " "Verilog HDL Always Construct warning at control.v(89): inferring latch(es) for variable \"reg_below\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554083182408 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_logic control.v(89) " "Verilog HDL Always Construct warning at control.v(89): inferring latch(es) for variable \"register_logic\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554083182408 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_above control.v(89) " "Verilog HDL Always Construct warning at control.v(89): inferring latch(es) for variable \"reg_above\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554083182408 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control.v(339) " "Verilog HDL assignment warning at control.v(339): truncated value with size 6 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554083182409 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[0\] control.v(89) " "Inferred latch for \"reg_above\[0\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182415 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[1\] control.v(89) " "Inferred latch for \"reg_above\[1\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182415 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[2\] control.v(89) " "Inferred latch for \"reg_above\[2\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182415 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[3\] control.v(89) " "Inferred latch for \"reg_above\[3\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182415 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[4\] control.v(89) " "Inferred latch for \"reg_above\[4\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182415 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[5\] control.v(89) " "Inferred latch for \"reg_above\[5\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182415 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[6\] control.v(89) " "Inferred latch for \"reg_above\[6\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182415 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[7\] control.v(89) " "Inferred latch for \"reg_above\[7\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[8\] control.v(89) " "Inferred latch for \"reg_above\[8\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[9\] control.v(89) " "Inferred latch for \"reg_above\[9\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[10\] control.v(89) " "Inferred latch for \"reg_above\[10\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[11\] control.v(89) " "Inferred latch for \"reg_above\[11\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[12\] control.v(89) " "Inferred latch for \"reg_above\[12\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[13\] control.v(89) " "Inferred latch for \"reg_above\[13\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[14\] control.v(89) " "Inferred latch for \"reg_above\[14\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[15\] control.v(89) " "Inferred latch for \"reg_above\[15\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[16\] control.v(89) " "Inferred latch for \"reg_above\[16\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[17\] control.v(89) " "Inferred latch for \"reg_above\[17\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[18\] control.v(89) " "Inferred latch for \"reg_above\[18\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[19\] control.v(89) " "Inferred latch for \"reg_above\[19\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[20\] control.v(89) " "Inferred latch for \"reg_above\[20\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[21\] control.v(89) " "Inferred latch for \"reg_above\[21\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[22\] control.v(89) " "Inferred latch for \"reg_above\[22\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[23\] control.v(89) " "Inferred latch for \"reg_above\[23\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[24\] control.v(89) " "Inferred latch for \"reg_above\[24\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[25\] control.v(89) " "Inferred latch for \"reg_above\[25\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182416 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[26\] control.v(89) " "Inferred latch for \"reg_above\[26\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[27\] control.v(89) " "Inferred latch for \"reg_above\[27\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[28\] control.v(89) " "Inferred latch for \"reg_above\[28\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[29\] control.v(89) " "Inferred latch for \"reg_above\[29\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[30\] control.v(89) " "Inferred latch for \"reg_above\[30\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[31\] control.v(89) " "Inferred latch for \"reg_above\[31\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[32\] control.v(89) " "Inferred latch for \"reg_above\[32\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[33\] control.v(89) " "Inferred latch for \"reg_above\[33\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[34\] control.v(89) " "Inferred latch for \"reg_above\[34\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[35\] control.v(89) " "Inferred latch for \"reg_above\[35\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[36\] control.v(89) " "Inferred latch for \"reg_above\[36\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[37\] control.v(89) " "Inferred latch for \"reg_above\[37\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[38\] control.v(89) " "Inferred latch for \"reg_above\[38\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[39\] control.v(89) " "Inferred latch for \"reg_above\[39\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[0\] control.v(89) " "Inferred latch for \"register_logic\[0\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[1\] control.v(89) " "Inferred latch for \"register_logic\[1\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[2\] control.v(89) " "Inferred latch for \"register_logic\[2\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[3\] control.v(89) " "Inferred latch for \"register_logic\[3\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182417 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[0\] control.v(89) " "Inferred latch for \"reg_below\[0\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[1\] control.v(89) " "Inferred latch for \"reg_below\[1\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[2\] control.v(89) " "Inferred latch for \"reg_below\[2\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[3\] control.v(89) " "Inferred latch for \"reg_below\[3\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[4\] control.v(89) " "Inferred latch for \"reg_below\[4\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[5\] control.v(89) " "Inferred latch for \"reg_below\[5\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[6\] control.v(89) " "Inferred latch for \"reg_below\[6\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[7\] control.v(89) " "Inferred latch for \"reg_below\[7\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[8\] control.v(89) " "Inferred latch for \"reg_below\[8\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[9\] control.v(89) " "Inferred latch for \"reg_below\[9\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[10\] control.v(89) " "Inferred latch for \"reg_below\[10\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[11\] control.v(89) " "Inferred latch for \"reg_below\[11\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[12\] control.v(89) " "Inferred latch for \"reg_below\[12\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[13\] control.v(89) " "Inferred latch for \"reg_below\[13\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[14\] control.v(89) " "Inferred latch for \"reg_below\[14\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[15\] control.v(89) " "Inferred latch for \"reg_below\[15\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182418 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[16\] control.v(89) " "Inferred latch for \"reg_below\[16\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[17\] control.v(89) " "Inferred latch for \"reg_below\[17\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[18\] control.v(89) " "Inferred latch for \"reg_below\[18\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[19\] control.v(89) " "Inferred latch for \"reg_below\[19\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[20\] control.v(89) " "Inferred latch for \"reg_below\[20\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[21\] control.v(89) " "Inferred latch for \"reg_below\[21\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[22\] control.v(89) " "Inferred latch for \"reg_below\[22\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[23\] control.v(89) " "Inferred latch for \"reg_below\[23\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[24\] control.v(89) " "Inferred latch for \"reg_below\[24\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[25\] control.v(89) " "Inferred latch for \"reg_below\[25\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[26\] control.v(89) " "Inferred latch for \"reg_below\[26\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[27\] control.v(89) " "Inferred latch for \"reg_below\[27\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[28\] control.v(89) " "Inferred latch for \"reg_below\[28\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[29\] control.v(89) " "Inferred latch for \"reg_below\[29\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[30\] control.v(89) " "Inferred latch for \"reg_below\[30\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[31\] control.v(89) " "Inferred latch for \"reg_below\[31\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182419 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[32\] control.v(89) " "Inferred latch for \"reg_below\[32\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[33\] control.v(89) " "Inferred latch for \"reg_below\[33\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[34\] control.v(89) " "Inferred latch for \"reg_below\[34\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[35\] control.v(89) " "Inferred latch for \"reg_below\[35\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[36\] control.v(89) " "Inferred latch for \"reg_below\[36\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[37\] control.v(89) " "Inferred latch for \"reg_below\[37\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[38\] control.v(89) " "Inferred latch for \"reg_below\[38\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[39\] control.v(89) " "Inferred latch for \"reg_below\[39\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[0\] control.v(89) " "Inferred latch for \"temp_write\[0\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[1\] control.v(89) " "Inferred latch for \"temp_write\[1\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[2\] control.v(89) " "Inferred latch for \"temp_write\[2\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[3\] control.v(89) " "Inferred latch for \"temp_write\[3\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[4\] control.v(89) " "Inferred latch for \"temp_write\[4\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[5\] control.v(89) " "Inferred latch for \"temp_write\[5\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[6\] control.v(89) " "Inferred latch for \"temp_write\[6\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[7\] control.v(89) " "Inferred latch for \"temp_write\[7\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[8\] control.v(89) " "Inferred latch for \"temp_write\[8\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182420 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[9\] control.v(89) " "Inferred latch for \"temp_write\[9\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[10\] control.v(89) " "Inferred latch for \"temp_write\[10\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[11\] control.v(89) " "Inferred latch for \"temp_write\[11\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[12\] control.v(89) " "Inferred latch for \"temp_write\[12\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[13\] control.v(89) " "Inferred latch for \"temp_write\[13\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[14\] control.v(89) " "Inferred latch for \"temp_write\[14\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[15\] control.v(89) " "Inferred latch for \"temp_write\[15\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[16\] control.v(89) " "Inferred latch for \"temp_write\[16\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[17\] control.v(89) " "Inferred latch for \"temp_write\[17\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[18\] control.v(89) " "Inferred latch for \"temp_write\[18\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[19\] control.v(89) " "Inferred latch for \"temp_write\[19\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[20\] control.v(89) " "Inferred latch for \"temp_write\[20\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[21\] control.v(89) " "Inferred latch for \"temp_write\[21\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[22\] control.v(89) " "Inferred latch for \"temp_write\[22\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[23\] control.v(89) " "Inferred latch for \"temp_write\[23\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182421 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[24\] control.v(89) " "Inferred latch for \"temp_write\[24\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[25\] control.v(89) " "Inferred latch for \"temp_write\[25\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[26\] control.v(89) " "Inferred latch for \"temp_write\[26\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[27\] control.v(89) " "Inferred latch for \"temp_write\[27\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[28\] control.v(89) " "Inferred latch for \"temp_write\[28\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[29\] control.v(89) " "Inferred latch for \"temp_write\[29\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[30\] control.v(89) " "Inferred latch for \"temp_write\[30\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[31\] control.v(89) " "Inferred latch for \"temp_write\[31\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[32\] control.v(89) " "Inferred latch for \"temp_write\[32\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[33\] control.v(89) " "Inferred latch for \"temp_write\[33\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[34\] control.v(89) " "Inferred latch for \"temp_write\[34\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[35\] control.v(89) " "Inferred latch for \"temp_write\[35\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[36\] control.v(89) " "Inferred latch for \"temp_write\[36\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[37\] control.v(89) " "Inferred latch for \"temp_write\[37\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[38\] control.v(89) " "Inferred latch for \"temp_write\[38\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_write\[39\] control.v(89) " "Inferred latch for \"temp_write\[39\]\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182422 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_set control.v(89) " "Inferred latch for \"check_set\" at control.v(89)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182423 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_CLEAR control.v(74) " "Inferred latch for \"preset_state.P_CLEAR\" at control.v(74)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182423 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GUN control.v(74) " "Inferred latch for \"preset_state.P_GUN\" at control.v(74)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182423 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_SPACE control.v(74) " "Inferred latch for \"preset_state.P_SPACE\" at control.v(74)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182423 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_TUMBLE control.v(74) " "Inferred latch for \"preset_state.P_TUMBLE\" at control.v(74)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182423 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_EXPLODE control.v(74) " "Inferred latch for \"preset_state.P_EXPLODE\" at control.v(74)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182423 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GLIDE control.v(74) " "Inferred latch for \"preset_state.P_GLIDE\" at control.v(74)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182423 "|part2|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter30 control:c0\|counter30:swap " "Elaborating entity \"counter30\" for hierarchy \"control:c0\|counter30:swap\"" {  } { { "control.v" "swap" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 control:c0\|counter4:swap4 " "Elaborating entity \"counter4\" for hierarchy \"control:c0\|counter4:swap4\"" {  } { { "control.v" "swap4" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16 control:c0\|counter16:logic_1 " "Elaborating entity \"counter16\" for hierarchy \"control:c0\|counter16:logic_1\"" {  } { { "control.v" "logic_1" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter40 control:c0\|counter40:c3 " "Elaborating entity \"counter40\" for hierarchy \"control:c0\|counter40:c3\"" {  } { { "control.v" "c3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram40x32.v 1 1 " "Using design file ram40x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram40x32 " "Found entity 1: ram40x32" {  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554083182753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram40x32 control:c0\|ram40x32:r0 " "Elaborating entity \"ram40x32\" for hierarchy \"control:c0\|ram40x32:r0\"" {  } { { "control.v" "r0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "altsyncram_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./258/proj/lab7_part2/lab7_part2/white.mif " "Parameter \"init_file\" = \"./258/proj/lab7_part2/lab7_part2/white.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182777 ""}  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554083182777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0r1 " "Found entity 1: altsyncram_m0r1" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083182836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083182836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0r1 control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated " "Elaborating entity \"altsyncram_m0r1\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onehot control:c0\|onehot:o0 " "Elaborating entity \"onehot\" for hierarchy \"control:c0\|onehot:o0\"" {  } { { "control.v" "o0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\"" {  } { { "onehot.v" "LPM_DECODE_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\"" {  } { { "onehot.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 313 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083182972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554083182972 ""}  } { { "onehot.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v" 313 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554083182972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l5f " "Found entity 1: decode_l5f" {  } { { "db/decode_l5f.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_l5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554083183031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083183031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l5f control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated " "Elaborating entity \"decode_l5f\" for hierarchy \"control:c0\|onehot:o0\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083183031 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[8\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[9\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[10\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[11\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[12\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[13\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[14\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[15\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[16\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[17\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[18\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[19\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[20\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[21\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[22\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[23\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[24\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[25\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[26\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[27\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[28\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[29\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[30\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[31\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[32\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 805 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[33\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[34\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[35\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[36\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[37\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[38\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[39\] " "Synthesized away node \"control:c0\|ram40x32:r1\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } } { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 337 0 0 } } { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083183794 "|part2|control:c0|ram40x32:r1|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554083183794 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554083183794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554083184173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|check_set " "Latch control:c0\|check_set has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state.S_LOAD_PRESET " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state.S_LOAD_PRESET" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554083184242 ""}  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554083184242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554083184314 "|part2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554083184314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554083184395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554083184671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg " "Generated suppressed messages file /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083184834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554083185359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554083185359 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1554083185745 ""}  } { { "db/altpll_80u.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1554083185745 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083186055 "|part2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083186055 "|part2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083186055 "|part2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083186055 "|part2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083186055 "|part2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554083186055 "|part2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554083186055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554083186060 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554083186060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554083186060 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554083186060 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1554083186060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554083186060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1110 " "Peak virtual memory: 1110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554083186315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 21:46:26 2019 " "Processing ended: Sun Mar 31 21:46:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554083186315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554083186315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554083186315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554083186315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554083188040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554083188042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 21:46:27 2019 " "Processing started: Sun Mar 31 21:46:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554083188042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554083188042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part2 -c part2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554083188042 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554083189165 ""}
{ "Info" "0" "" "Project  = part2" {  } {  } 0 0 "Project  = part2" 0 0 "Fitter" 0 0 1554083189167 ""}
{ "Info" "0" "" "Revision = part2" {  } {  } 0 0 "Revision = part2" 0 0 "Fitter" 0 0 1554083189167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554083189426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554083189428 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"part2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554083189451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554083189515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554083189515 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1554083189605 ""}  } { { "db/altpll_80u.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1554083189605 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1554083189621 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554083189988 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554083190007 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554083190084 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554083190091 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1554083190292 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1554083200483 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1554083200715 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1554083200715 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 40 global CLKCTRL_G7 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1554083200754 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1554083200754 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 108 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 108 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1554083200754 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1554083200754 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554083200755 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1554083201784 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part2.sdc " "Synopsys Design Constraints File file not found: 'part2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554083201785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554083201785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554083201788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083201790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083201790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083201790 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1554083201790 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554083201792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554083201793 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554083201793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554083201806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554083201806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554083201807 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554083201808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554083201809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554083201809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554083201866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554083201867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554083201867 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554083201915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554083207360 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1554083207602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554083209123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554083211318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554083212716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554083212717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554083214032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554083218794 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554083218794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554083221136 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1554083221136 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554083221136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554083221138 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554083223488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554083223527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554083223973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554083223974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554083224414 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554083226912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2227 " "Peak virtual memory: 2227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554083228944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 21:47:08 2019 " "Processing ended: Sun Mar 31 21:47:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554083228944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554083228944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554083228944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554083228944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554083230507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554083230509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 21:47:10 2019 " "Processing started: Sun Mar 31 21:47:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554083230509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554083230509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part2 -c part2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554083230509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554083231851 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554083237457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554083238308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 21:47:18 2019 " "Processing ended: Sun Mar 31 21:47:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554083238308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554083238308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554083238308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554083238308 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554083238506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554083239612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554083239613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 21:47:19 2019 " "Processing started: Sun Mar 31 21:47:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554083239613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083239613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part2 -c part2 " "Command: quartus_sta part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083239613 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1554083240109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241237 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part2.sdc " "Synopsys Design Constraints File file not found: 'part2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241912 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1554083241920 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1554083241920 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1554083241920 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241920 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241920 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:c0\|current_state.S_LOAD_PRESET control:c0\|current_state.S_LOAD_PRESET " "create_clock -period 1.000 -name control:c0\|current_state.S_LOAD_PRESET control:c0\|current_state.S_LOAD_PRESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554083241922 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241922 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083241929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083241929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083241929 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241929 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083241933 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1554083241935 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554083241970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554083242026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083242026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.063 " "Worst-case setup slack is -4.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.063            -139.120 CLOCK_50  " "   -4.063            -139.120 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155              -1.155 control:c0\|current_state.S_LOAD_PRESET  " "   -1.155              -1.155 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.012               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.012               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083242051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 CLOCK_50  " "    0.327               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.340               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.389               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083242091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083242133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083242167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.430 " "Worst-case minimum pulse width slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.430               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 CLOCK_50  " "    8.870               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.782               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.782               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083242195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083242195 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554083242258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083242296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243629 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083243794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083243794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083243794 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554083243826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.601 " "Worst-case setup slack is -3.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.601            -123.588 CLOCK_50  " "   -3.601            -123.588 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101              -1.101 control:c0\|current_state.S_LOAD_PRESET  " "   -1.101              -1.101 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.113               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.113               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 CLOCK_50  " "    0.310               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.310               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.390               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.385 " "Worst-case minimum pulse width slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.385               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.834               0.000 CLOCK_50  " "    8.834               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.762               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.762               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083243932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083243932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554083243984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083244198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083245399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083245399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083245399 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554083245402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.262 " "Worst-case setup slack is -3.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.262            -109.498 CLOCK_50  " "   -3.262            -109.498 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -0.449 control:c0\|current_state.S_LOAD_PRESET  " "   -0.449              -0.449 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.873               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.873               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.240               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.417               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.460 " "Worst-case minimum pulse width slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.460               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.787               0.000 CLOCK_50  " "    8.787               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.890               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.890               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245493 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554083245545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083245803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083245803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554083245803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554083245806 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.544 " "Worst-case setup slack is -2.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544             -85.202 CLOCK_50  " "   -2.544             -85.202 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -0.345 control:c0\|current_state.S_LOAD_PRESET  " "   -0.345              -0.345 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.180               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.180               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.218               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.351               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.455 " "Worst-case minimum pulse width slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 control:c0\|current_state.S_LOAD_PRESET  " "    0.455               0.000 control:c0\|current_state.S_LOAD_PRESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 CLOCK_50  " "    8.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.886               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.886               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554083245929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083245929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083247687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083247688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554083247939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 21:47:27 2019 " "Processing ended: Sun Mar 31 21:47:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554083247939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554083247939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554083247939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083247939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554083249347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554083249349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 21:47:29 2019 " "Processing started: Sun Mar 31 21:47:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554083249349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554083249349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off part2 -c part2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554083249349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1554083250721 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1554083250757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2.vo /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /simulation/modelsim/ simulation " "Generated file part2.vo in folder \"/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554083251340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1252 " "Peak virtual memory: 1252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554083251639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 21:47:31 2019 " "Processing ended: Sun Mar 31 21:47:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554083251639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554083251639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554083251639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554083251639 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554083251870 ""}
