
eecs373uarthttp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009214  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080093d8  080093d8  000193d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097d4  080097d4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080097d4  080097d4  000197d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097dc  080097dc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097dc  080097dc  000197dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097e0  080097e0  000197e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080097e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000504  200001d4  080099b8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d8  080099b8  000206d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000134a1  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000265c  00000000  00000000  000336e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e0  00000000  00000000  00035d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d31  00000000  00000000  00036e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b250  00000000  00000000  00037b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000144a5  00000000  00000000  00062da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001099b6  00000000  00000000  0007724e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005838  00000000  00000000  00180c04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0018643c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080093bc 	.word	0x080093bc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	080093bc 	.word	0x080093bc

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b970 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	460f      	mov	r7, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d965      	bls.n	8000cea <__udivmoddi4+0xe2>
 8000c1e:	fab2 f382 	clz	r3, r2
 8000c22:	b143      	cbz	r3, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c28:	f1c3 0220 	rsb	r2, r3, #32
 8000c2c:	409f      	lsls	r7, r3
 8000c2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c32:	4317      	orrs	r7, r2
 8000c34:	409c      	lsls	r4, r3
 8000c36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3a:	fa1f f58c 	uxth.w	r5, ip
 8000c3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c42:	0c22      	lsrs	r2, r4, #16
 8000c44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c4c:	fb01 f005 	mul.w	r0, r1, r5
 8000c50:	4290      	cmp	r0, r2
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c54:	eb1c 0202 	adds.w	r2, ip, r2
 8000c58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c5c:	f080 811c 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c60:	4290      	cmp	r0, r2
 8000c62:	f240 8119 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c66:	3902      	subs	r1, #2
 8000c68:	4462      	add	r2, ip
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7a:	fb00 f505 	mul.w	r5, r0, r5
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x90>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x294>
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x294>
 8000c94:	4464      	add	r4, ip
 8000c96:	3802      	subs	r0, #2
 8000c98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9c:	1b64      	subs	r4, r4, r5
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11e      	cbz	r6, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40dc      	lsrs	r4, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e9c6 4300 	strd	r4, r3, [r6]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0xbc>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80ed 	beq.w	8000e92 <__udivmoddi4+0x28a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	e9c6 0500 	strd	r0, r5, [r6]
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d149      	bne.n	8000d60 <__udivmoddi4+0x158>
 8000ccc:	42ab      	cmp	r3, r5
 8000cce:	d302      	bcc.n	8000cd6 <__udivmoddi4+0xce>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f200 80f8 	bhi.w	8000ec6 <__udivmoddi4+0x2be>
 8000cd6:	1a84      	subs	r4, r0, r2
 8000cd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d0e2      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ce8:	e7df      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cea:	b902      	cbnz	r2, 8000cee <__udivmoddi4+0xe6>
 8000cec:	deff      	udf	#255	; 0xff
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d08:	fb07 2015 	mls	r0, r7, r5, r2
 8000d0c:	0c22      	lsrs	r2, r4, #16
 8000d0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d12:	fb0e f005 	mul.w	r0, lr, r5
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4290      	cmp	r0, r2
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b8>
 8000d2a:	4645      	mov	r5, r8
 8000d2c:	1a12      	subs	r2, r2, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d34:	fb07 2210 	mls	r2, r7, r0, r2
 8000d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x14e>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x14c>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2c2>
 8000d54:	4610      	mov	r0, r2
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d5e:	e79f      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d72:	fa20 f307 	lsr.w	r3, r0, r7
 8000d76:	40fd      	lsrs	r5, r7
 8000d78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8a:	0c1c      	lsrs	r4, r3, #16
 8000d8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d90:	fb08 f50e 	mul.w	r5, r8, lr
 8000d94:	42a5      	cmp	r5, r4
 8000d96:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2b4>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2b4>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	b29d      	uxth	r5, r3
 8000dbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46ae      	mov	lr, r5
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x29c>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x298>
 8000df8:	b156      	cbz	r6, 8000e10 <__udivmoddi4+0x208>
 8000dfa:	ebb0 0208 	subs.w	r2, r0, r8
 8000dfe:	eb64 040e 	sbc.w	r4, r4, lr
 8000e02:	fa04 f707 	lsl.w	r7, r4, r7
 8000e06:	40ca      	lsrs	r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	4317      	orrs	r7, r2
 8000e0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	f1c3 0120 	rsb	r1, r3, #32
 8000e1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e20:	fa20 f201 	lsr.w	r2, r0, r1
 8000e24:	fa25 f101 	lsr.w	r1, r5, r1
 8000e28:	409d      	lsls	r5, r3
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1510 	mls	r5, r7, r0, r1
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e42:	fb00 f50e 	mul.w	r5, r0, lr
 8000e46:	428d      	cmp	r5, r1
 8000e48:	fa04 f403 	lsl.w	r4, r4, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x258>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e58:	428d      	cmp	r5, r1
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1b49      	subs	r1, r1, r5
 8000e62:	b292      	uxth	r2, r2
 8000e64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e68:	fb07 1115 	mls	r1, r7, r5, r1
 8000e6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e70:	fb05 f10e 	mul.w	r1, r5, lr
 8000e74:	4291      	cmp	r1, r2
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x282>
 8000e78:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e82:	4291      	cmp	r1, r2
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e86:	3d02      	subs	r5, #2
 8000e88:	4462      	add	r2, ip
 8000e8a:	1a52      	subs	r2, r2, r1
 8000e8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0xfc>
 8000e92:	4631      	mov	r1, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e98:	4639      	mov	r1, r7
 8000e9a:	e6e6      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x90>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eac:	3b01      	subs	r3, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x282>
 8000eb4:	462b      	mov	r3, r5
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x258>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ec0:	3d02      	subs	r5, #2
 8000ec2:	4462      	add	r2, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ec6:	4608      	mov	r0, r1
 8000ec8:	e70a      	b.n	8000ce0 <__udivmoddi4+0xd8>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x14e>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <FoodOrder_Init>:
typedef struct FoodOrder {
    char name[20];
    uint8_t valid;
    int id;
} FoodOrder;
void FoodOrder_Init(FoodOrder* order) {
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
    order->valid = 0;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	751a      	strb	r2, [r3, #20]
    for(int i = 0; i < 20; ++i){
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60fb      	str	r3, [r7, #12]
 8000ee6:	e007      	b.n	8000ef8 <FoodOrder_Init+0x24>
    	order->name[i] = '\0';
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	4413      	add	r3, r2
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 20; ++i){
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b13      	cmp	r3, #19
 8000efc:	ddf4      	ble.n	8000ee8 <FoodOrder_Init+0x14>
    }
}
 8000efe:	bf00      	nop
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <HAL_UART_RxCpltCallback+0x28>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d104      	bne.n	8000f28 <HAL_UART_RxCpltCallback+0x1c>
		 ++i;
 8000f1e:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <HAL_UART_RxCpltCallback+0x2c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	3301      	adds	r3, #1
 8000f24:	4a04      	ldr	r2, [pc, #16]	; (8000f38 <HAL_UART_RxCpltCallback+0x2c>)
 8000f26:	6013      	str	r3, [r2, #0]
	}

}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	40004800 	.word	0x40004800
 8000f38:	20000580 	.word	0x20000580

08000f3c <processReceivedData>:
void processReceivedData(char* data) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
    int totalOrders = atoi(data);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f005 fcd1 	bl	80068ec <atoi>
 8000f4a:	60b8      	str	r0, [r7, #8]
    data += 3;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3303      	adds	r3, #3
 8000f50:	607b      	str	r3, [r7, #4]
    int processedOrders = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
    if(totalOrders == 0){
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d06d      	beq.n	8001038 <processReceivedData+0xfc>
    	return;
    }
    for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	e00c      	b.n	8000f7c <processReceivedData+0x40>
    		FoodOrder_Init(&foodOrders[i]);
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4613      	mov	r3, r2
 8000f66:	00db      	lsls	r3, r3, #3
 8000f68:	1a9b      	subs	r3, r3, r2
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	4a34      	ldr	r2, [pc, #208]	; (8001040 <processReceivedData+0x104>)
 8000f6e:	4413      	add	r3, r2
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ffaf 	bl	8000ed4 <FoodOrder_Init>
    for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	2b09      	cmp	r3, #9
 8000f80:	ddef      	ble.n	8000f62 <processReceivedData+0x26>
    	}
    while(processedOrders < totalOrders){
 8000f82:	e032      	b.n	8000fea <processReceivedData+0xae>
    	foodOrders[processedOrders].id = atoi(data);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f005 fcb1 	bl	80068ec <atoi>
 8000f8a:	4601      	mov	r1, r0
 8000f8c:	482c      	ldr	r0, [pc, #176]	; (8001040 <processReceivedData+0x104>)
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	4613      	mov	r3, r2
 8000f92:	00db      	lsls	r3, r3, #3
 8000f94:	1a9b      	subs	r3, r3, r2
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	4403      	add	r3, r0
 8000f9a:	3318      	adds	r3, #24
 8000f9c:	6019      	str	r1, [r3, #0]
    	data += 11;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	330b      	adds	r3, #11
 8000fa2:	607b      	str	r3, [r7, #4]
    	strcpy(foodOrders[processedOrders].name, data);
 8000fa4:	697a      	ldr	r2, [r7, #20]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	00db      	lsls	r3, r3, #3
 8000faa:	1a9b      	subs	r3, r3, r2
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	4a24      	ldr	r2, [pc, #144]	; (8001040 <processReceivedData+0x104>)
 8000fb0:	4413      	add	r3, r2
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f006 fb26 	bl	8007606 <strcpy>
    	while(*data != '\0'){
 8000fba:	e002      	b.n	8000fc2 <processReceivedData+0x86>
    		++data;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
    	while(*data != '\0'){
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1f8      	bne.n	8000fbc <processReceivedData+0x80>
    	}
    	++data;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	607b      	str	r3, [r7, #4]
    	foodOrders[processedOrders].valid = 1;
 8000fd0:	491b      	ldr	r1, [pc, #108]	; (8001040 <processReceivedData+0x104>)
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	00db      	lsls	r3, r3, #3
 8000fd8:	1a9b      	subs	r3, r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	440b      	add	r3, r1
 8000fde:	3314      	adds	r3, #20
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
    	++processedOrders;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	617b      	str	r3, [r7, #20]
    while(processedOrders < totalOrders){
 8000fea:	697a      	ldr	r2, [r7, #20]
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	dbc8      	blt.n	8000f84 <processReceivedData+0x48>
    }
    for(int i = 0; i < processedOrders; ++i){
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	e01a      	b.n	800102e <processReceivedData+0xf2>
    	printf("Name: %s\n", foodOrders[i].name);
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	00db      	lsls	r3, r3, #3
 8000ffe:	1a9b      	subs	r3, r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	4a0f      	ldr	r2, [pc, #60]	; (8001040 <processReceivedData+0x104>)
 8001004:	4413      	add	r3, r2
 8001006:	4619      	mov	r1, r3
 8001008:	480e      	ldr	r0, [pc, #56]	; (8001044 <processReceivedData+0x108>)
 800100a:	f006 fa27 	bl	800745c <iprintf>
    	printf("id: %d\n", foodOrders[i].id);
 800100e:	490c      	ldr	r1, [pc, #48]	; (8001040 <processReceivedData+0x104>)
 8001010:	68fa      	ldr	r2, [r7, #12]
 8001012:	4613      	mov	r3, r2
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	1a9b      	subs	r3, r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	440b      	add	r3, r1
 800101c:	3318      	adds	r3, #24
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4619      	mov	r1, r3
 8001022:	4809      	ldr	r0, [pc, #36]	; (8001048 <processReceivedData+0x10c>)
 8001024:	f006 fa1a 	bl	800745c <iprintf>
    for(int i = 0; i < processedOrders; ++i){
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	3301      	adds	r3, #1
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	429a      	cmp	r2, r3
 8001034:	dbe0      	blt.n	8000ff8 <processReceivedData+0xbc>
 8001036:	e000      	b.n	800103a <processReceivedData+0xfe>
    	return;
 8001038:	bf00      	nop
    }
}
 800103a:	3718      	adds	r7, #24
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000464 	.word	0x20000464
 8001044:	080093d8 	.word	0x080093d8
 8001048:	080093e4 	.word	0x080093e4

0800104c <uartSend>:
static void uartSend (char *str)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) str, strlen (str), 1000);
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff f923 	bl	80002a0 <strlen>
 800105a:	4603      	mov	r3, r0
 800105c:	b29a      	uxth	r2, r3
 800105e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001062:	6879      	ldr	r1, [r7, #4]
 8001064:	4803      	ldr	r0, [pc, #12]	; (8001074 <uartSend+0x28>)
 8001066:	f003 fb61 	bl	800472c <HAL_UART_Transmit>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000284 	.word	0x20000284

08001078 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	e00c      	b.n	800109e <main+0x26>
		FoodOrder_Init(&foodOrders[i]);
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	4613      	mov	r3, r2
 8001088:	00db      	lsls	r3, r3, #3
 800108a:	1a9b      	subs	r3, r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4a32      	ldr	r2, [pc, #200]	; (8001158 <main+0xe0>)
 8001090:	4413      	add	r3, r2
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff ff1e 	bl	8000ed4 <FoodOrder_Init>
	for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3301      	adds	r3, #1
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b09      	cmp	r3, #9
 80010a2:	ddef      	ble.n	8001084 <main+0xc>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a4:	f000 fe2d 	bl	8001d02 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a8:	f000 f862 	bl	8001170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ac:	f000 f992 	bl	80013d4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80010b0:	f000 f8f0 	bl	8001294 <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 80010b4:	f000 f8a2 	bl	80011fc <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 80010b8:	f000 f938 	bl	800132c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  uartSend("LIST\n");
 80010bc:	4827      	ldr	r0, [pc, #156]	; (800115c <main+0xe4>)
 80010be:	f7ff ffc5 	bl	800104c <uartSend>
  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);
 80010c2:	4b27      	ldr	r3, [pc, #156]	; (8001160 <main+0xe8>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b26      	ldr	r3, [pc, #152]	; (8001164 <main+0xec>)
 80010cc:	4413      	add	r3, r2
 80010ce:	2201      	movs	r2, #1
 80010d0:	4619      	mov	r1, r3
 80010d2:	4825      	ldr	r0, [pc, #148]	; (8001168 <main+0xf0>)
 80010d4:	f003 fbba 	bl	800484c <HAL_UART_Receive_IT>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  if(i > 0){
 80010d8:	4b24      	ldr	r3, [pc, #144]	; (800116c <main+0xf4>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0fb      	beq.n	80010d8 <main+0x60>
//		  printf("%c", rxBuffer[rxIndex]);
	 	if (rxBuffer[rxIndex] == '\n' || rxIndex >= RX_BUFFER_SIZE - 1 ||rxBuffer[rxIndex] == '\r' ) {
 80010e0:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <main+0xe8>)
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	461a      	mov	r2, r3
 80010e8:	4b1e      	ldr	r3, [pc, #120]	; (8001164 <main+0xec>)
 80010ea:	5c9b      	ldrb	r3, [r3, r2]
 80010ec:	2b0a      	cmp	r3, #10
 80010ee:	d00c      	beq.n	800110a <main+0x92>
 80010f0:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <main+0xe8>)
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	2bfe      	cmp	r3, #254	; 0xfe
 80010f8:	d807      	bhi.n	800110a <main+0x92>
 80010fa:	4b19      	ldr	r3, [pc, #100]	; (8001160 <main+0xe8>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	b29b      	uxth	r3, r3
 8001100:	461a      	mov	r2, r3
 8001102:	4b18      	ldr	r3, [pc, #96]	; (8001164 <main+0xec>)
 8001104:	5c9b      	ldrb	r3, [r3, r2]
 8001106:	2b0d      	cmp	r3, #13
 8001108:	d10d      	bne.n	8001126 <main+0xae>
	 		// Null-terminate the string
	 		rxBuffer[rxIndex] = '\0';
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <main+0xe8>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	b29b      	uxth	r3, r3
 8001110:	461a      	mov	r2, r3
 8001112:	4b14      	ldr	r3, [pc, #80]	; (8001164 <main+0xec>)
 8001114:	2100      	movs	r1, #0
 8001116:	5499      	strb	r1, [r3, r2]

	 		// Process received data
	 		processReceivedData(rxBuffer);
 8001118:	4812      	ldr	r0, [pc, #72]	; (8001164 <main+0xec>)
 800111a:	f7ff ff0f 	bl	8000f3c <processReceivedData>

	 		// Reset index
	 		rxIndex = 0;
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <main+0xe8>)
 8001120:	2200      	movs	r2, #0
 8001122:	801a      	strh	r2, [r3, #0]
 8001124:	e006      	b.n	8001134 <main+0xbc>
	 		} else {
	 		// Increment index to receive the next byte
	 		rxIndex++;
 8001126:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <main+0xe8>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	b29b      	uxth	r3, r3
 800112c:	3301      	adds	r3, #1
 800112e:	b29a      	uxth	r2, r3
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <main+0xe8>)
 8001132:	801a      	strh	r2, [r3, #0]
	 	}
	 		// Prepare to receive the next byte
	 		HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);
 8001134:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <main+0xe8>)
 8001136:	881b      	ldrh	r3, [r3, #0]
 8001138:	b29b      	uxth	r3, r3
 800113a:	461a      	mov	r2, r3
 800113c:	4b09      	ldr	r3, [pc, #36]	; (8001164 <main+0xec>)
 800113e:	4413      	add	r3, r2
 8001140:	2201      	movs	r2, #1
 8001142:	4619      	mov	r1, r3
 8001144:	4808      	ldr	r0, [pc, #32]	; (8001168 <main+0xf0>)
 8001146:	f003 fb81 	bl	800484c <HAL_UART_Receive_IT>

	 		  --i;
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <main+0xf4>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	3b01      	subs	r3, #1
 8001150:	4a06      	ldr	r2, [pc, #24]	; (800116c <main+0xf4>)
 8001152:	6013      	str	r3, [r2, #0]
	  if(i > 0){
 8001154:	e7c0      	b.n	80010d8 <main+0x60>
 8001156:	bf00      	nop
 8001158:	20000464 	.word	0x20000464
 800115c:	080093ec 	.word	0x080093ec
 8001160:	2000057c 	.word	0x2000057c
 8001164:	20000364 	.word	0x20000364
 8001168:	20000284 	.word	0x20000284
 800116c:	20000580 	.word	0x20000580

08001170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b096      	sub	sp, #88	; 0x58
 8001174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	2244      	movs	r2, #68	; 0x44
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f006 f9c1 	bl	8007506 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001184:	463b      	mov	r3, r7
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
 8001190:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001192:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001196:	f001 f9a7 	bl	80024e8 <HAL_PWREx_ControlVoltageScaling>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011a0:	f000 fb3a 	bl	8001818 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011a4:	2310      	movs	r3, #16
 80011a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011a8:	2301      	movs	r3, #1
 80011aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011b0:	2360      	movs	r3, #96	; 0x60
 80011b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011b4:	2300      	movs	r3, #0
 80011b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4618      	mov	r0, r3
 80011be:	f001 fa47 	bl	8002650 <HAL_RCC_OscConfig>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80011c8:	f000 fb26 	bl	8001818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011cc:	230f      	movs	r3, #15
 80011ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011dc:	2300      	movs	r3, #0
 80011de:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011e0:	463b      	mov	r3, r7
 80011e2:	2100      	movs	r1, #0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f001 fe4d 	bl	8002e84 <HAL_RCC_ClockConfig>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011f0:	f000 fb12 	bl	8001818 <Error_Handler>
  }
}
 80011f4:	bf00      	nop
 80011f6:	3758      	adds	r7, #88	; 0x58
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001200:	4b22      	ldr	r3, [pc, #136]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001202:	4a23      	ldr	r2, [pc, #140]	; (8001290 <MX_LPUART1_UART_Init+0x94>)
 8001204:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001206:	4b21      	ldr	r3, [pc, #132]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001208:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800120c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800120e:	4b1f      	ldr	r3, [pc, #124]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001214:	4b1d      	ldr	r3, [pc, #116]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800121a:	4b1c      	ldr	r3, [pc, #112]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001220:	4b1a      	ldr	r3, [pc, #104]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001222:	220c      	movs	r2, #12
 8001224:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001226:	4b19      	ldr	r3, [pc, #100]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800122c:	4b17      	ldr	r3, [pc, #92]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 800122e:	2200      	movs	r2, #0
 8001230:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001232:	4b16      	ldr	r3, [pc, #88]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001234:	2200      	movs	r2, #0
 8001236:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001238:	4b14      	ldr	r3, [pc, #80]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 800123a:	2200      	movs	r2, #0
 800123c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800123e:	4b13      	ldr	r3, [pc, #76]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001240:	2200      	movs	r2, #0
 8001242:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001244:	4811      	ldr	r0, [pc, #68]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001246:	f003 fa21 	bl	800468c <HAL_UART_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001250:	f000 fae2 	bl	8001818 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001254:	2100      	movs	r1, #0
 8001256:	480d      	ldr	r0, [pc, #52]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 8001258:	f005 fa7d 	bl	8006756 <HAL_UARTEx_SetTxFifoThreshold>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001262:	f000 fad9 	bl	8001818 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001266:	2100      	movs	r1, #0
 8001268:	4808      	ldr	r0, [pc, #32]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 800126a:	f005 fab2 	bl	80067d2 <HAL_UARTEx_SetRxFifoThreshold>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001274:	f000 fad0 	bl	8001818 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001278:	4804      	ldr	r0, [pc, #16]	; (800128c <MX_LPUART1_UART_Init+0x90>)
 800127a:	f005 fa33 	bl	80066e4 <HAL_UARTEx_DisableFifoMode>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001284:	f000 fac8 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}
 800128c:	200001f0 	.word	0x200001f0
 8001290:	40008000 	.word	0x40008000

08001294 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001298:	4b22      	ldr	r3, [pc, #136]	; (8001324 <MX_USART3_UART_Init+0x90>)
 800129a:	4a23      	ldr	r2, [pc, #140]	; (8001328 <MX_USART3_UART_Init+0x94>)
 800129c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800129e:	4b21      	ldr	r3, [pc, #132]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b1f      	ldr	r3, [pc, #124]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ca:	4b16      	ldr	r3, [pc, #88]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012d0:	4b14      	ldr	r3, [pc, #80]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d6:	4b13      	ldr	r3, [pc, #76]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012d8:	2200      	movs	r2, #0
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012dc:	4811      	ldr	r0, [pc, #68]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012de:	f003 f9d5 	bl	800468c <HAL_UART_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80012e8:	f000 fa96 	bl	8001818 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ec:	2100      	movs	r1, #0
 80012ee:	480d      	ldr	r0, [pc, #52]	; (8001324 <MX_USART3_UART_Init+0x90>)
 80012f0:	f005 fa31 	bl	8006756 <HAL_UARTEx_SetTxFifoThreshold>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80012fa:	f000 fa8d 	bl	8001818 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012fe:	2100      	movs	r1, #0
 8001300:	4808      	ldr	r0, [pc, #32]	; (8001324 <MX_USART3_UART_Init+0x90>)
 8001302:	f005 fa66 	bl	80067d2 <HAL_UARTEx_SetRxFifoThreshold>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800130c:	f000 fa84 	bl	8001818 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001310:	4804      	ldr	r0, [pc, #16]	; (8001324 <MX_USART3_UART_Init+0x90>)
 8001312:	f005 f9e7 	bl	80066e4 <HAL_UARTEx_DisableFifoMode>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800131c:	f000 fa7c 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000284 	.word	0x20000284
 8001328:	40004800 	.word	0x40004800

0800132c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001332:	f107 0310 	add.w	r3, r7, #16
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800134a:	4b20      	ldr	r3, [pc, #128]	; (80013cc <MX_TIM1_Init+0xa0>)
 800134c:	4a20      	ldr	r2, [pc, #128]	; (80013d0 <MX_TIM1_Init+0xa4>)
 800134e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001350:	4b1e      	ldr	r3, [pc, #120]	; (80013cc <MX_TIM1_Init+0xa0>)
 8001352:	2200      	movs	r2, #0
 8001354:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001356:	4b1d      	ldr	r3, [pc, #116]	; (80013cc <MX_TIM1_Init+0xa0>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800135c:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <MX_TIM1_Init+0xa0>)
 800135e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001362:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001364:	4b19      	ldr	r3, [pc, #100]	; (80013cc <MX_TIM1_Init+0xa0>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800136a:	4b18      	ldr	r3, [pc, #96]	; (80013cc <MX_TIM1_Init+0xa0>)
 800136c:	2200      	movs	r2, #0
 800136e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001370:	4b16      	ldr	r3, [pc, #88]	; (80013cc <MX_TIM1_Init+0xa0>)
 8001372:	2200      	movs	r2, #0
 8001374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001376:	4815      	ldr	r0, [pc, #84]	; (80013cc <MX_TIM1_Init+0xa0>)
 8001378:	f002 fd5a 	bl	8003e30 <HAL_TIM_Base_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001382:	f000 fa49 	bl	8001818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001386:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800138a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800138c:	f107 0310 	add.w	r3, r7, #16
 8001390:	4619      	mov	r1, r3
 8001392:	480e      	ldr	r0, [pc, #56]	; (80013cc <MX_TIM1_Init+0xa0>)
 8001394:	f002 fea5 	bl	80040e2 <HAL_TIM_ConfigClockSource>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800139e:	f000 fa3b 	bl	8001818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	4619      	mov	r1, r3
 80013b2:	4806      	ldr	r0, [pc, #24]	; (80013cc <MX_TIM1_Init+0xa0>)
 80013b4:	f003 f8c4 	bl	8004540 <HAL_TIMEx_MasterConfigSynchronization>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80013be:	f000 fa2b 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	3720      	adds	r7, #32
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000318 	.word	0x20000318
 80013d0:	40012c00 	.word	0x40012c00

080013d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08e      	sub	sp, #56	; 0x38
 80013d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
 80013e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ea:	4bb2      	ldr	r3, [pc, #712]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ee:	4ab1      	ldr	r2, [pc, #708]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 80013f0:	f043 0310 	orr.w	r3, r3, #16
 80013f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013f6:	4baf      	ldr	r3, [pc, #700]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fa:	f003 0310 	and.w	r3, r3, #16
 80013fe:	623b      	str	r3, [r7, #32]
 8001400:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001402:	4bac      	ldr	r3, [pc, #688]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001406:	4aab      	ldr	r2, [pc, #684]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140e:	4ba9      	ldr	r3, [pc, #676]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	61fb      	str	r3, [r7, #28]
 8001418:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800141a:	4ba6      	ldr	r3, [pc, #664]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141e:	4aa5      	ldr	r2, [pc, #660]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001420:	f043 0320 	orr.w	r3, r3, #32
 8001424:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001426:	4ba3      	ldr	r3, [pc, #652]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142a:	f003 0320 	and.w	r3, r3, #32
 800142e:	61bb      	str	r3, [r7, #24]
 8001430:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001432:	4ba0      	ldr	r3, [pc, #640]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001436:	4a9f      	ldr	r2, [pc, #636]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800143c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800143e:	4b9d      	ldr	r3, [pc, #628]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800144a:	4b9a      	ldr	r3, [pc, #616]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 800144c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144e:	4a99      	ldr	r2, [pc, #612]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001456:	4b97      	ldr	r3, [pc, #604]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	4b94      	ldr	r3, [pc, #592]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001466:	4a93      	ldr	r2, [pc, #588]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001468:	f043 0302 	orr.w	r3, r3, #2
 800146c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800146e:	4b91      	ldr	r3, [pc, #580]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800147a:	4b8e      	ldr	r3, [pc, #568]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147e:	4a8d      	ldr	r2, [pc, #564]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001480:	f043 0308 	orr.w	r3, r3, #8
 8001484:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001486:	4b8b      	ldr	r3, [pc, #556]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148a:	f003 0308 	and.w	r3, r3, #8
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001492:	4b88      	ldr	r3, [pc, #544]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001496:	4a87      	ldr	r2, [pc, #540]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 8001498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800149c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149e:	4b85      	ldr	r3, [pc, #532]	; (80016b4 <MX_GPIO_Init+0x2e0>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80014aa:	f001 f8c1 	bl	8002630 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014ae:	230c      	movs	r3, #12
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b2:	2302      	movs	r3, #2
 80014b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ba:	2300      	movs	r3, #0
 80014bc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80014be:	230d      	movs	r3, #13
 80014c0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c6:	4619      	mov	r1, r3
 80014c8:	487b      	ldr	r0, [pc, #492]	; (80016b8 <MX_GPIO_Init+0x2e4>)
 80014ca:	f000 fe5b 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80014ce:	2307      	movs	r3, #7
 80014d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d2:	2312      	movs	r3, #18
 80014d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014da:	2303      	movs	r3, #3
 80014dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80014de:	2304      	movs	r3, #4
 80014e0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e6:	4619      	mov	r1, r3
 80014e8:	4874      	ldr	r0, [pc, #464]	; (80016bc <MX_GPIO_Init+0x2e8>)
 80014ea:	f000 fe4b 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80014fe:	230d      	movs	r3, #13
 8001500:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001506:	4619      	mov	r1, r3
 8001508:	486c      	ldr	r0, [pc, #432]	; (80016bc <MX_GPIO_Init+0x2e8>)
 800150a:	f000 fe3b 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800150e:	230f      	movs	r3, #15
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001512:	230b      	movs	r3, #11
 8001514:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800151a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151e:	4619      	mov	r1, r3
 8001520:	4867      	ldr	r0, [pc, #412]	; (80016c0 <MX_GPIO_Init+0x2ec>)
 8001522:	f000 fe2f 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001526:	2301      	movs	r3, #1
 8001528:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001536:	2301      	movs	r3, #1
 8001538:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153e:	4619      	mov	r1, r3
 8001540:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001544:	f000 fe1e 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001548:	230a      	movs	r3, #10
 800154a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800154c:	230b      	movs	r3, #11
 800154e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001554:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001558:	4619      	mov	r1, r3
 800155a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155e:	f000 fe11 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001562:	23f0      	movs	r3, #240	; 0xf0
 8001564:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001566:	2302      	movs	r3, #2
 8001568:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156e:	2303      	movs	r3, #3
 8001570:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001572:	2305      	movs	r3, #5
 8001574:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800157a:	4619      	mov	r1, r3
 800157c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001580:	f000 fe00 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001584:	2301      	movs	r3, #1
 8001586:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001594:	2302      	movs	r3, #2
 8001596:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001598:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800159c:	4619      	mov	r1, r3
 800159e:	4849      	ldr	r0, [pc, #292]	; (80016c4 <MX_GPIO_Init+0x2f0>)
 80015a0:	f000 fdf0 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015a4:	2302      	movs	r3, #2
 80015a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015a8:	230b      	movs	r3, #11
 80015aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b4:	4619      	mov	r1, r3
 80015b6:	4843      	ldr	r0, [pc, #268]	; (80016c4 <MX_GPIO_Init+0x2f0>)
 80015b8:	f000 fde4 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80015bc:	2344      	movs	r3, #68	; 0x44
 80015be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015c0:	2303      	movs	r3, #3
 80015c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015cc:	4619      	mov	r1, r3
 80015ce:	483d      	ldr	r0, [pc, #244]	; (80016c4 <MX_GPIO_Init+0x2f0>)
 80015d0:	f000 fdd8 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015e6:	2301      	movs	r3, #1
 80015e8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ee:	4619      	mov	r1, r3
 80015f0:	4834      	ldr	r0, [pc, #208]	; (80016c4 <MX_GPIO_Init+0x2f0>)
 80015f2:	f000 fdc7 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80015f6:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fc:	2302      	movs	r3, #2
 80015fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001604:	2300      	movs	r3, #0
 8001606:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001608:	230d      	movs	r3, #13
 800160a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001610:	4619      	mov	r1, r3
 8001612:	482c      	ldr	r0, [pc, #176]	; (80016c4 <MX_GPIO_Init+0x2f0>)
 8001614:	f000 fdb6 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001618:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800162a:	230e      	movs	r3, #14
 800162c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800162e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001632:	4619      	mov	r1, r3
 8001634:	4823      	ldr	r0, [pc, #140]	; (80016c4 <MX_GPIO_Init+0x2f0>)
 8001636:	f000 fda5 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800163a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800163e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001640:	2302      	movs	r3, #2
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2300      	movs	r3, #0
 800164a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800164c:	2302      	movs	r3, #2
 800164e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001654:	4619      	mov	r1, r3
 8001656:	481c      	ldr	r0, [pc, #112]	; (80016c8 <MX_GPIO_Init+0x2f4>)
 8001658:	f000 fd94 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800165c:	2340      	movs	r3, #64	; 0x40
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2300      	movs	r3, #0
 800166a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800166c:	230d      	movs	r3, #13
 800166e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001670:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001674:	4619      	mov	r1, r3
 8001676:	4812      	ldr	r0, [pc, #72]	; (80016c0 <MX_GPIO_Init+0x2ec>)
 8001678:	f000 fd84 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	2300      	movs	r3, #0
 800168a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800168c:	2302      	movs	r3, #2
 800168e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001694:	4619      	mov	r1, r3
 8001696:	480a      	ldr	r0, [pc, #40]	; (80016c0 <MX_GPIO_Init+0x2ec>)
 8001698:	f000 fd74 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800169c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a2:	2302      	movs	r3, #2
 80016a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016aa:	2303      	movs	r3, #3
 80016ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80016ae:	230c      	movs	r3, #12
 80016b0:	e00c      	b.n	80016cc <MX_GPIO_Init+0x2f8>
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	48001000 	.word	0x48001000
 80016bc:	48001400 	.word	0x48001400
 80016c0:	48000800 	.word	0x48000800
 80016c4:	48000400 	.word	0x48000400
 80016c8:	48000c00 	.word	0x48000c00
 80016cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d2:	4619      	mov	r1, r3
 80016d4:	4843      	ldr	r0, [pc, #268]	; (80017e4 <MX_GPIO_Init+0x410>)
 80016d6:	f000 fd55 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80016da:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80016de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e0:	2302      	movs	r3, #2
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016ec:	230a      	movs	r3, #10
 80016ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f4:	4619      	mov	r1, r3
 80016f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016fa:	f000 fd43 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001702:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001704:	2300      	movs	r3, #0
 8001706:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001710:	4619      	mov	r1, r3
 8001712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001716:	f000 fd35 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800171a:	2301      	movs	r3, #1
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171e:	2302      	movs	r3, #2
 8001720:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001726:	2303      	movs	r3, #3
 8001728:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800172a:	2309      	movs	r3, #9
 800172c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800172e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001732:	4619      	mov	r1, r3
 8001734:	482c      	ldr	r0, [pc, #176]	; (80017e8 <MX_GPIO_Init+0x414>)
 8001736:	f000 fd25 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800173a:	2304      	movs	r3, #4
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001746:	2303      	movs	r3, #3
 8001748:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800174a:	230c      	movs	r3, #12
 800174c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800174e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001752:	4619      	mov	r1, r3
 8001754:	4824      	ldr	r0, [pc, #144]	; (80017e8 <MX_GPIO_Init+0x414>)
 8001756:	f000 fd15 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800175a:	2378      	movs	r3, #120	; 0x78
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001766:	2303      	movs	r3, #3
 8001768:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800176a:	2307      	movs	r3, #7
 800176c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800176e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001772:	4619      	mov	r1, r3
 8001774:	481c      	ldr	r0, [pc, #112]	; (80017e8 <MX_GPIO_Init+0x414>)
 8001776:	f000 fd05 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800177a:	2338      	movs	r3, #56	; 0x38
 800177c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800178a:	2306      	movs	r3, #6
 800178c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001792:	4619      	mov	r1, r3
 8001794:	4815      	ldr	r0, [pc, #84]	; (80017ec <MX_GPIO_Init+0x418>)
 8001796:	f000 fcf5 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800179a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017a0:	2312      	movs	r3, #18
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a8:	2303      	movs	r3, #3
 80017aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017ac:	2304      	movs	r3, #4
 80017ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b4:	4619      	mov	r1, r3
 80017b6:	480d      	ldr	r0, [pc, #52]	; (80017ec <MX_GPIO_Init+0x418>)
 80017b8:	f000 fce4 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017bc:	2301      	movs	r3, #1
 80017be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80017cc:	2302      	movs	r3, #2
 80017ce:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d4:	4619      	mov	r1, r3
 80017d6:	4806      	ldr	r0, [pc, #24]	; (80017f0 <MX_GPIO_Init+0x41c>)
 80017d8:	f000 fcd4 	bl	8002184 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017dc:	bf00      	nop
 80017de:	3738      	adds	r7, #56	; 0x38
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	48000800 	.word	0x48000800
 80017e8:	48000c00 	.word	0x48000c00
 80017ec:	48000400 	.word	0x48000400
 80017f0:	48001000 	.word	0x48001000

080017f4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80017fc:	1d39      	adds	r1, r7, #4
 80017fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001802:	2201      	movs	r2, #1
 8001804:	4803      	ldr	r0, [pc, #12]	; (8001814 <__io_putchar+0x20>)
 8001806:	f002 ff91 	bl	800472c <HAL_UART_Transmit>
  return ch;
 800180a:	687b      	ldr	r3, [r7, #4]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	200001f0 	.word	0x200001f0

08001818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800181c:	b672      	cpsid	i
}
 800181e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001820:	e7fe      	b.n	8001820 <Error_Handler+0x8>
	...

08001824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182a:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <HAL_MspInit+0x44>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800182e:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <HAL_MspInit+0x44>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6613      	str	r3, [r2, #96]	; 0x60
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <HAL_MspInit+0x44>)
 8001838:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_MspInit+0x44>)
 8001844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_MspInit+0x44>)
 8001848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800184c:	6593      	str	r3, [r2, #88]	; 0x58
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_MspInit+0x44>)
 8001850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40021000 	.word	0x40021000

0800186c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b0b0      	sub	sp, #192	; 0xc0
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001884:	f107 0318 	add.w	r3, r7, #24
 8001888:	2294      	movs	r2, #148	; 0x94
 800188a:	2100      	movs	r1, #0
 800188c:	4618      	mov	r0, r3
 800188e:	f005 fe3a 	bl	8007506 <memset>
  if(huart->Instance==LPUART1)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a47      	ldr	r2, [pc, #284]	; (80019b4 <HAL_UART_MspInit+0x148>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d13e      	bne.n	800191a <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800189c:	2320      	movs	r3, #32
 800189e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80018a0:	2300      	movs	r3, #0
 80018a2:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018a4:	f107 0318 	add.w	r3, r7, #24
 80018a8:	4618      	mov	r0, r3
 80018aa:	f001 fda9 	bl	8003400 <HAL_RCCEx_PeriphCLKConfig>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018b4:	f7ff ffb0 	bl	8001818 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80018b8:	4b3f      	ldr	r3, [pc, #252]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 80018ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018bc:	4a3e      	ldr	r2, [pc, #248]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	65d3      	str	r3, [r2, #92]	; 0x5c
 80018c4:	4b3c      	ldr	r3, [pc, #240]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 80018c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018d0:	4b39      	ldr	r3, [pc, #228]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 80018d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d4:	4a38      	ldr	r2, [pc, #224]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 80018d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018dc:	4b36      	ldr	r3, [pc, #216]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 80018de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80018e8:	f000 fea2 	bl	8002630 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80018ec:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80018f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001900:	2303      	movs	r3, #3
 8001902:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001906:	2308      	movs	r3, #8
 8001908:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800190c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001910:	4619      	mov	r1, r3
 8001912:	482a      	ldr	r0, [pc, #168]	; (80019bc <HAL_UART_MspInit+0x150>)
 8001914:	f000 fc36 	bl	8002184 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001918:	e047      	b.n	80019aa <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART3)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a28      	ldr	r2, [pc, #160]	; (80019c0 <HAL_UART_MspInit+0x154>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d142      	bne.n	80019aa <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001924:	2304      	movs	r3, #4
 8001926:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001928:	2300      	movs	r3, #0
 800192a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800192c:	f107 0318 	add.w	r3, r7, #24
 8001930:	4618      	mov	r0, r3
 8001932:	f001 fd65 	bl	8003400 <HAL_RCCEx_PeriphCLKConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 800193c:	f7ff ff6c 	bl	8001818 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001940:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 8001942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001944:	4a1c      	ldr	r2, [pc, #112]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 8001946:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800194a:	6593      	str	r3, [r2, #88]	; 0x58
 800194c:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 800194e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001950:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001958:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 800195a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195c:	4a16      	ldr	r2, [pc, #88]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 800195e:	f043 0304 	orr.w	r3, r3, #4
 8001962:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001964:	4b14      	ldr	r3, [pc, #80]	; (80019b8 <HAL_UART_MspInit+0x14c>)
 8001966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001968:	f003 0304 	and.w	r3, r3, #4
 800196c:	60bb      	str	r3, [r7, #8]
 800196e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001970:	2330      	movs	r3, #48	; 0x30
 8001972:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001982:	2303      	movs	r3, #3
 8001984:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001988:	2307      	movs	r3, #7
 800198a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800198e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001992:	4619      	mov	r1, r3
 8001994:	480b      	ldr	r0, [pc, #44]	; (80019c4 <HAL_UART_MspInit+0x158>)
 8001996:	f000 fbf5 	bl	8002184 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	2027      	movs	r0, #39	; 0x27
 80019a0:	f000 faff 	bl	8001fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80019a4:	2027      	movs	r0, #39	; 0x27
 80019a6:	f000 fb18 	bl	8001fda <HAL_NVIC_EnableIRQ>
}
 80019aa:	bf00      	nop
 80019ac:	37c0      	adds	r7, #192	; 0xc0
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40008000 	.word	0x40008000
 80019b8:	40021000 	.word	0x40021000
 80019bc:	48001800 	.word	0x48001800
 80019c0:	40004800 	.word	0x40004800
 80019c4:	48000800 	.word	0x48000800

080019c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	; 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a24      	ldr	r2, [pc, #144]	; (8001a78 <HAL_TIM_Base_MspInit+0xb0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d141      	bne.n	8001a6e <HAL_TIM_Base_MspInit+0xa6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ea:	4b24      	ldr	r3, [pc, #144]	; (8001a7c <HAL_TIM_Base_MspInit+0xb4>)
 80019ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ee:	4a23      	ldr	r2, [pc, #140]	; (8001a7c <HAL_TIM_Base_MspInit+0xb4>)
 80019f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019f4:	6613      	str	r3, [r2, #96]	; 0x60
 80019f6:	4b21      	ldr	r3, [pc, #132]	; (8001a7c <HAL_TIM_Base_MspInit+0xb4>)
 80019f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a02:	4b1e      	ldr	r3, [pc, #120]	; (8001a7c <HAL_TIM_Base_MspInit+0xb4>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a06:	4a1d      	ldr	r2, [pc, #116]	; (8001a7c <HAL_TIM_Base_MspInit+0xb4>)
 8001a08:	f043 0310 	orr.w	r3, r3, #16
 8001a0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <HAL_TIM_Base_MspInit+0xb4>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a12:	f003 0310 	and.w	r3, r3, #16
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8001a1a:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8001a1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4619      	mov	r1, r3
 8001a36:	4812      	ldr	r0, [pc, #72]	; (8001a80 <HAL_TIM_Base_MspInit+0xb8>)
 8001a38:	f000 fba4 	bl	8002184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001a3c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2302      	movs	r3, #2
 8001a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	4809      	ldr	r0, [pc, #36]	; (8001a80 <HAL_TIM_Base_MspInit+0xb8>)
 8001a5a:	f000 fb93 	bl	8002184 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2100      	movs	r1, #0
 8001a62:	2019      	movs	r0, #25
 8001a64:	f000 fa9d 	bl	8001fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a68:	2019      	movs	r0, #25
 8001a6a:	f000 fab6 	bl	8001fda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a6e:	bf00      	nop
 8001a70:	3728      	adds	r7, #40	; 0x28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40012c00 	.word	0x40012c00
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	48001000 	.word	0x48001000

08001a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a88:	e7fe      	b.n	8001a88 <NMI_Handler+0x4>

08001a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <HardFault_Handler+0x4>

08001a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <MemManage_Handler+0x4>

08001a96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9a:	e7fe      	b.n	8001a9a <BusFault_Handler+0x4>

08001a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa0:	e7fe      	b.n	8001aa0 <UsageFault_Handler+0x4>

08001aa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad0:	f000 f96c 	bl	8001dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001ade:	f002 f9fe 	bl	8003ede <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000318 	.word	0x20000318

08001aec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001af0:	4802      	ldr	r0, [pc, #8]	; (8001afc <USART3_IRQHandler+0x10>)
 8001af2:	f002 fef7 	bl	80048e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000284 	.word	0x20000284

08001b00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return 1;
 8001b04:	2301      	movs	r3, #1
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <_kill>:

int _kill(int pid, int sig)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b1a:	f005 fd47 	bl	80075ac <__errno>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2216      	movs	r2, #22
 8001b22:	601a      	str	r2, [r3, #0]
  return -1;
 8001b24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <_exit>:

void _exit (int status)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b38:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ffe7 	bl	8001b10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b42:	e7fe      	b.n	8001b42 <_exit+0x12>

08001b44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	e00a      	b.n	8001b6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b56:	f3af 8000 	nop.w
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	60ba      	str	r2, [r7, #8]
 8001b62:	b2ca      	uxtb	r2, r1
 8001b64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dbf0      	blt.n	8001b56 <_read+0x12>
  }

  return len;
 8001b74:	687b      	ldr	r3, [r7, #4]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	e009      	b.n	8001ba4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	60ba      	str	r2, [r7, #8]
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fe2b 	bl	80017f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	dbf1      	blt.n	8001b90 <_write+0x12>
  }
  return len;
 8001bac:	687b      	ldr	r3, [r7, #4]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <_close>:

int _close(int file)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bde:	605a      	str	r2, [r3, #4]
  return 0;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <_isatty>:

int _isatty(int file)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bf6:	2301      	movs	r3, #1
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3714      	adds	r7, #20
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c28:	4a14      	ldr	r2, [pc, #80]	; (8001c7c <_sbrk+0x5c>)
 8001c2a:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <_sbrk+0x60>)
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <_sbrk+0x64>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <_sbrk+0x64>)
 8001c3e:	4a12      	ldr	r2, [pc, #72]	; (8001c88 <_sbrk+0x68>)
 8001c40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c42:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d207      	bcs.n	8001c60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c50:	f005 fcac 	bl	80075ac <__errno>
 8001c54:	4603      	mov	r3, r0
 8001c56:	220c      	movs	r2, #12
 8001c58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	e009      	b.n	8001c74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c66:	4b07      	ldr	r3, [pc, #28]	; (8001c84 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a05      	ldr	r2, [pc, #20]	; (8001c84 <_sbrk+0x64>)
 8001c70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	200a0000 	.word	0x200a0000
 8001c80:	00000400 	.word	0x00000400
 8001c84:	20000584 	.word	0x20000584
 8001c88:	200006d8 	.word	0x200006d8

08001c8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <SystemInit+0x20>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c96:	4a05      	ldr	r2, [pc, #20]	; (8001cac <SystemInit+0x20>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ce8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cb4:	f7ff ffea 	bl	8001c8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cb8:	480c      	ldr	r0, [pc, #48]	; (8001cec <LoopForever+0x6>)
  ldr r1, =_edata
 8001cba:	490d      	ldr	r1, [pc, #52]	; (8001cf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cbc:	4a0d      	ldr	r2, [pc, #52]	; (8001cf4 <LoopForever+0xe>)
  movs r3, #0
 8001cbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc0:	e002      	b.n	8001cc8 <LoopCopyDataInit>

08001cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cc6:	3304      	adds	r3, #4

08001cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ccc:	d3f9      	bcc.n	8001cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cce:	4a0a      	ldr	r2, [pc, #40]	; (8001cf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cd0:	4c0a      	ldr	r4, [pc, #40]	; (8001cfc <LoopForever+0x16>)
  movs r3, #0
 8001cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd4:	e001      	b.n	8001cda <LoopFillZerobss>

08001cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd8:	3204      	adds	r2, #4

08001cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cdc:	d3fb      	bcc.n	8001cd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cde:	f005 fc6b 	bl	80075b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ce2:	f7ff f9c9 	bl	8001078 <main>

08001ce6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ce6:	e7fe      	b.n	8001ce6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ce8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001cf4:	080097e4 	.word	0x080097e4
  ldr r2, =_sbss
 8001cf8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cfc:	200006d8 	.word	0x200006d8

08001d00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d00:	e7fe      	b.n	8001d00 <ADC1_IRQHandler>

08001d02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b082      	sub	sp, #8
 8001d06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d0c:	2003      	movs	r0, #3
 8001d0e:	f000 f93d 	bl	8001f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d12:	2000      	movs	r0, #0
 8001d14:	f000 f80e 	bl	8001d34 <HAL_InitTick>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d002      	beq.n	8001d24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	71fb      	strb	r3, [r7, #7]
 8001d22:	e001      	b.n	8001d28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d24:	f7ff fd7e 	bl	8001824 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d28:	79fb      	ldrb	r3, [r7, #7]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d40:	4b17      	ldr	r3, [pc, #92]	; (8001da0 <HAL_InitTick+0x6c>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d023      	beq.n	8001d90 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d48:	4b16      	ldr	r3, [pc, #88]	; (8001da4 <HAL_InitTick+0x70>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4b14      	ldr	r3, [pc, #80]	; (8001da0 <HAL_InitTick+0x6c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4619      	mov	r1, r3
 8001d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 f949 	bl	8001ff6 <HAL_SYSTICK_Config>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10f      	bne.n	8001d8a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b0f      	cmp	r3, #15
 8001d6e:	d809      	bhi.n	8001d84 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d70:	2200      	movs	r2, #0
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	f04f 30ff 	mov.w	r0, #4294967295
 8001d78:	f000 f913 	bl	8001fa2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d7c:	4a0a      	ldr	r2, [pc, #40]	; (8001da8 <HAL_InitTick+0x74>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	e007      	b.n	8001d94 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]
 8001d88:	e004      	b.n	8001d94 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	73fb      	strb	r3, [r7, #15]
 8001d8e:	e001      	b.n	8001d94 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000008 	.word	0x20000008
 8001da4:	20000000 	.word	0x20000000
 8001da8:	20000004 	.word	0x20000004

08001dac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001db0:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <HAL_IncTick+0x20>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	461a      	mov	r2, r3
 8001db6:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_IncTick+0x24>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	4a04      	ldr	r2, [pc, #16]	; (8001dd0 <HAL_IncTick+0x24>)
 8001dbe:	6013      	str	r3, [r2, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20000008 	.word	0x20000008
 8001dd0:	20000588 	.word	0x20000588

08001dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd8:	4b03      	ldr	r3, [pc, #12]	; (8001de8 <HAL_GetTick+0x14>)
 8001dda:	681b      	ldr	r3, [r3, #0]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	20000588 	.word	0x20000588

08001dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1e:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	60d3      	str	r3, [r2, #12]
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e38:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <__NVIC_GetPriorityGrouping+0x18>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	f003 0307 	and.w	r3, r3, #7
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	db0b      	blt.n	8001e7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	f003 021f 	and.w	r2, r3, #31
 8001e68:	4907      	ldr	r1, [pc, #28]	; (8001e88 <__NVIC_EnableIRQ+0x38>)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	095b      	lsrs	r3, r3, #5
 8001e70:	2001      	movs	r0, #1
 8001e72:	fa00 f202 	lsl.w	r2, r0, r2
 8001e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000e100 	.word	0xe000e100

08001e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	6039      	str	r1, [r7, #0]
 8001e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	db0a      	blt.n	8001eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	490c      	ldr	r1, [pc, #48]	; (8001ed8 <__NVIC_SetPriority+0x4c>)
 8001ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eaa:	0112      	lsls	r2, r2, #4
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	440b      	add	r3, r1
 8001eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eb4:	e00a      	b.n	8001ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	4908      	ldr	r1, [pc, #32]	; (8001edc <__NVIC_SetPriority+0x50>)
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	3b04      	subs	r3, #4
 8001ec4:	0112      	lsls	r2, r2, #4
 8001ec6:	b2d2      	uxtb	r2, r2
 8001ec8:	440b      	add	r3, r1
 8001eca:	761a      	strb	r2, [r3, #24]
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	e000e100 	.word	0xe000e100
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b089      	sub	sp, #36	; 0x24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f1c3 0307 	rsb	r3, r3, #7
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	bf28      	it	cs
 8001efe:	2304      	movcs	r3, #4
 8001f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	3304      	adds	r3, #4
 8001f06:	2b06      	cmp	r3, #6
 8001f08:	d902      	bls.n	8001f10 <NVIC_EncodePriority+0x30>
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	3b03      	subs	r3, #3
 8001f0e:	e000      	b.n	8001f12 <NVIC_EncodePriority+0x32>
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f14:	f04f 32ff 	mov.w	r2, #4294967295
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	43da      	mvns	r2, r3
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	401a      	ands	r2, r3
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f28:	f04f 31ff 	mov.w	r1, #4294967295
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f32:	43d9      	mvns	r1, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f38:	4313      	orrs	r3, r2
         );
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3724      	adds	r7, #36	; 0x24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
	...

08001f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f58:	d301      	bcc.n	8001f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e00f      	b.n	8001f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f5e:	4a0a      	ldr	r2, [pc, #40]	; (8001f88 <SysTick_Config+0x40>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f66:	210f      	movs	r1, #15
 8001f68:	f04f 30ff 	mov.w	r0, #4294967295
 8001f6c:	f7ff ff8e 	bl	8001e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <SysTick_Config+0x40>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f76:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <SysTick_Config+0x40>)
 8001f78:	2207      	movs	r2, #7
 8001f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	e000e010 	.word	0xe000e010

08001f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ff29 	bl	8001dec <__NVIC_SetPriorityGrouping>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	4603      	mov	r3, r0
 8001faa:	60b9      	str	r1, [r7, #8]
 8001fac:	607a      	str	r2, [r7, #4]
 8001fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fb4:	f7ff ff3e 	bl	8001e34 <__NVIC_GetPriorityGrouping>
 8001fb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	6978      	ldr	r0, [r7, #20]
 8001fc0:	f7ff ff8e 	bl	8001ee0 <NVIC_EncodePriority>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fca:	4611      	mov	r1, r2
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff5d 	bl	8001e8c <__NVIC_SetPriority>
}
 8001fd2:	bf00      	nop
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff ff31 	bl	8001e50 <__NVIC_EnableIRQ>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff ffa2 	bl	8001f48 <SysTick_Config>
 8002004:	4603      	mov	r3, r0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800200e:	b480      	push	{r7}
 8002010:	b085      	sub	sp, #20
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002016:	2300      	movs	r3, #0
 8002018:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d008      	beq.n	8002038 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2204      	movs	r2, #4
 800202a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e040      	b.n	80020ba <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 020e 	bic.w	r2, r2, #14
 8002046:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002052:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002056:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0201 	bic.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206c:	f003 021c 	and.w	r2, r3, #28
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	2101      	movs	r1, #1
 8002076:	fa01 f202 	lsl.w	r2, r1, r2
 800207a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002084:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00c      	beq.n	80020a8 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002098:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800209c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80020a6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b084      	sub	sp, #16
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d005      	beq.n	80020ea <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2204      	movs	r2, #4
 80020e2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	73fb      	strb	r3, [r7, #15]
 80020e8:	e047      	b.n	800217a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 020e 	bic.w	r2, r2, #14
 80020f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0201 	bic.w	r2, r2, #1
 8002108:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002118:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211e:	f003 021c 	and.w	r2, r3, #28
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	2101      	movs	r1, #1
 8002128:	fa01 f202 	lsl.w	r2, r1, r2
 800212c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002136:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213c:	2b00      	cmp	r3, #0
 800213e:	d00c      	beq.n	800215a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800214a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800214e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002158:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2201      	movs	r2, #1
 800215e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	4798      	blx	r3
    }
  }
  return status;
 800217a:	7bfb      	ldrb	r3, [r7, #15]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002184:	b480      	push	{r7}
 8002186:	b087      	sub	sp, #28
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800218e:	2300      	movs	r3, #0
 8002190:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002192:	e166      	b.n	8002462 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	2101      	movs	r1, #1
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	4013      	ands	r3, r2
 80021a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 8158 	beq.w	800245c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f003 0303 	and.w	r3, r3, #3
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d005      	beq.n	80021c4 <HAL_GPIO_Init+0x40>
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d130      	bne.n	8002226 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2203      	movs	r2, #3
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	68da      	ldr	r2, [r3, #12]
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021fa:	2201      	movs	r2, #1
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	4013      	ands	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	091b      	lsrs	r3, r3, #4
 8002210:	f003 0201 	and.w	r2, r3, #1
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	4313      	orrs	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	2b03      	cmp	r3, #3
 8002230:	d017      	beq.n	8002262 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	2203      	movs	r2, #3
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43db      	mvns	r3, r3
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4013      	ands	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	4313      	orrs	r3, r2
 800225a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d123      	bne.n	80022b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	08da      	lsrs	r2, r3, #3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3208      	adds	r2, #8
 8002276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800227a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	220f      	movs	r2, #15
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43db      	mvns	r3, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	691a      	ldr	r2, [r3, #16]
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	08da      	lsrs	r2, r3, #3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3208      	adds	r2, #8
 80022b0:	6939      	ldr	r1, [r7, #16]
 80022b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	2203      	movs	r2, #3
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	4013      	ands	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f003 0203 	and.w	r2, r3, #3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	f000 80b2 	beq.w	800245c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f8:	4b61      	ldr	r3, [pc, #388]	; (8002480 <HAL_GPIO_Init+0x2fc>)
 80022fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022fc:	4a60      	ldr	r2, [pc, #384]	; (8002480 <HAL_GPIO_Init+0x2fc>)
 80022fe:	f043 0301 	orr.w	r3, r3, #1
 8002302:	6613      	str	r3, [r2, #96]	; 0x60
 8002304:	4b5e      	ldr	r3, [pc, #376]	; (8002480 <HAL_GPIO_Init+0x2fc>)
 8002306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002308:	f003 0301 	and.w	r3, r3, #1
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002310:	4a5c      	ldr	r2, [pc, #368]	; (8002484 <HAL_GPIO_Init+0x300>)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	089b      	lsrs	r3, r3, #2
 8002316:	3302      	adds	r3, #2
 8002318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800231c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	220f      	movs	r2, #15
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	4013      	ands	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800233a:	d02b      	beq.n	8002394 <HAL_GPIO_Init+0x210>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a52      	ldr	r2, [pc, #328]	; (8002488 <HAL_GPIO_Init+0x304>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d025      	beq.n	8002390 <HAL_GPIO_Init+0x20c>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a51      	ldr	r2, [pc, #324]	; (800248c <HAL_GPIO_Init+0x308>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d01f      	beq.n	800238c <HAL_GPIO_Init+0x208>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a50      	ldr	r2, [pc, #320]	; (8002490 <HAL_GPIO_Init+0x30c>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d019      	beq.n	8002388 <HAL_GPIO_Init+0x204>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a4f      	ldr	r2, [pc, #316]	; (8002494 <HAL_GPIO_Init+0x310>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d013      	beq.n	8002384 <HAL_GPIO_Init+0x200>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a4e      	ldr	r2, [pc, #312]	; (8002498 <HAL_GPIO_Init+0x314>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d00d      	beq.n	8002380 <HAL_GPIO_Init+0x1fc>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a4d      	ldr	r2, [pc, #308]	; (800249c <HAL_GPIO_Init+0x318>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d007      	beq.n	800237c <HAL_GPIO_Init+0x1f8>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a4c      	ldr	r2, [pc, #304]	; (80024a0 <HAL_GPIO_Init+0x31c>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d101      	bne.n	8002378 <HAL_GPIO_Init+0x1f4>
 8002374:	2307      	movs	r3, #7
 8002376:	e00e      	b.n	8002396 <HAL_GPIO_Init+0x212>
 8002378:	2308      	movs	r3, #8
 800237a:	e00c      	b.n	8002396 <HAL_GPIO_Init+0x212>
 800237c:	2306      	movs	r3, #6
 800237e:	e00a      	b.n	8002396 <HAL_GPIO_Init+0x212>
 8002380:	2305      	movs	r3, #5
 8002382:	e008      	b.n	8002396 <HAL_GPIO_Init+0x212>
 8002384:	2304      	movs	r3, #4
 8002386:	e006      	b.n	8002396 <HAL_GPIO_Init+0x212>
 8002388:	2303      	movs	r3, #3
 800238a:	e004      	b.n	8002396 <HAL_GPIO_Init+0x212>
 800238c:	2302      	movs	r3, #2
 800238e:	e002      	b.n	8002396 <HAL_GPIO_Init+0x212>
 8002390:	2301      	movs	r3, #1
 8002392:	e000      	b.n	8002396 <HAL_GPIO_Init+0x212>
 8002394:	2300      	movs	r3, #0
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	f002 0203 	and.w	r2, r2, #3
 800239c:	0092      	lsls	r2, r2, #2
 800239e:	4093      	lsls	r3, r2
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023a6:	4937      	ldr	r1, [pc, #220]	; (8002484 <HAL_GPIO_Init+0x300>)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	089b      	lsrs	r3, r3, #2
 80023ac:	3302      	adds	r3, #2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023b4:	4b3b      	ldr	r3, [pc, #236]	; (80024a4 <HAL_GPIO_Init+0x320>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	43db      	mvns	r3, r3
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023d8:	4a32      	ldr	r2, [pc, #200]	; (80024a4 <HAL_GPIO_Init+0x320>)
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023de:	4b31      	ldr	r3, [pc, #196]	; (80024a4 <HAL_GPIO_Init+0x320>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002402:	4a28      	ldr	r2, [pc, #160]	; (80024a4 <HAL_GPIO_Init+0x320>)
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002408:	4b26      	ldr	r3, [pc, #152]	; (80024a4 <HAL_GPIO_Init+0x320>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	43db      	mvns	r3, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800242c:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <HAL_GPIO_Init+0x320>)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002432:	4b1c      	ldr	r3, [pc, #112]	; (80024a4 <HAL_GPIO_Init+0x320>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002456:	4a13      	ldr	r2, [pc, #76]	; (80024a4 <HAL_GPIO_Init+0x320>)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	3301      	adds	r3, #1
 8002460:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	fa22 f303 	lsr.w	r3, r2, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	f47f ae91 	bne.w	8002194 <HAL_GPIO_Init+0x10>
  }
}
 8002472:	bf00      	nop
 8002474:	bf00      	nop
 8002476:	371c      	adds	r7, #28
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	40021000 	.word	0x40021000
 8002484:	40010000 	.word	0x40010000
 8002488:	48000400 	.word	0x48000400
 800248c:	48000800 	.word	0x48000800
 8002490:	48000c00 	.word	0x48000c00
 8002494:	48001000 	.word	0x48001000
 8002498:	48001400 	.word	0x48001400
 800249c:	48001800 	.word	0x48001800
 80024a0:	48001c00 	.word	0x48001c00
 80024a4:	40010400 	.word	0x40010400

080024a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024ac:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024b8:	d102      	bne.n	80024c0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80024ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024be:	e00b      	b.n	80024d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80024c0:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80024c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024ce:	d102      	bne.n	80024d6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80024d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024d4:	e000      	b.n	80024d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80024d6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	40007000 	.word	0x40007000

080024e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d141      	bne.n	800257a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024f6:	4b4b      	ldr	r3, [pc, #300]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002502:	d131      	bne.n	8002568 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002504:	4b47      	ldr	r3, [pc, #284]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002506:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800250a:	4a46      	ldr	r2, [pc, #280]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800250c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002510:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002514:	4b43      	ldr	r3, [pc, #268]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800251c:	4a41      	ldr	r2, [pc, #260]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800251e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002522:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002524:	4b40      	ldr	r3, [pc, #256]	; (8002628 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2232      	movs	r2, #50	; 0x32
 800252a:	fb02 f303 	mul.w	r3, r2, r3
 800252e:	4a3f      	ldr	r2, [pc, #252]	; (800262c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002530:	fba2 2303 	umull	r2, r3, r2, r3
 8002534:	0c9b      	lsrs	r3, r3, #18
 8002536:	3301      	adds	r3, #1
 8002538:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800253a:	e002      	b.n	8002542 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	3b01      	subs	r3, #1
 8002540:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002542:	4b38      	ldr	r3, [pc, #224]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800254e:	d102      	bne.n	8002556 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1f2      	bne.n	800253c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002556:	4b33      	ldr	r3, [pc, #204]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800255e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002562:	d158      	bne.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e057      	b.n	8002618 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002568:	4b2e      	ldr	r3, [pc, #184]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800256a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800256e:	4a2d      	ldr	r2, [pc, #180]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002570:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002574:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002578:	e04d      	b.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002580:	d141      	bne.n	8002606 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002582:	4b28      	ldr	r3, [pc, #160]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800258a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800258e:	d131      	bne.n	80025f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002590:	4b24      	ldr	r3, [pc, #144]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002592:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002596:	4a23      	ldr	r2, [pc, #140]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800259c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a0:	4b20      	ldr	r3, [pc, #128]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025a8:	4a1e      	ldr	r2, [pc, #120]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80025b0:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2232      	movs	r2, #50	; 0x32
 80025b6:	fb02 f303 	mul.w	r3, r2, r3
 80025ba:	4a1c      	ldr	r2, [pc, #112]	; (800262c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025bc:	fba2 2303 	umull	r2, r3, r2, r3
 80025c0:	0c9b      	lsrs	r3, r3, #18
 80025c2:	3301      	adds	r3, #1
 80025c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025c6:	e002      	b.n	80025ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ce:	4b15      	ldr	r3, [pc, #84]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025da:	d102      	bne.n	80025e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f2      	bne.n	80025c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025e2:	4b10      	ldr	r3, [pc, #64]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025ee:	d112      	bne.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e011      	b.n	8002618 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025f4:	4b0b      	ldr	r3, [pc, #44]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025fa:	4a0a      	ldr	r2, [pc, #40]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002600:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002604:	e007      	b.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800260e:	4a05      	ldr	r2, [pc, #20]	; (8002624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002610:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002614:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	40007000 	.word	0x40007000
 8002628:	20000000 	.word	0x20000000
 800262c:	431bde83 	.word	0x431bde83

08002630 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4a04      	ldr	r2, [pc, #16]	; (800264c <HAL_PWREx_EnableVddIO2+0x1c>)
 800263a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800263e:	6053      	str	r3, [r2, #4]
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40007000 	.word	0x40007000

08002650 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b088      	sub	sp, #32
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d102      	bne.n	8002664 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	f000 bc08 	b.w	8002e74 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002664:	4b96      	ldr	r3, [pc, #600]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 030c 	and.w	r3, r3, #12
 800266c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800266e:	4b94      	ldr	r3, [pc, #592]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0310 	and.w	r3, r3, #16
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 80e4 	beq.w	800284e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d007      	beq.n	800269c <HAL_RCC_OscConfig+0x4c>
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	2b0c      	cmp	r3, #12
 8002690:	f040 808b 	bne.w	80027aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	2b01      	cmp	r3, #1
 8002698:	f040 8087 	bne.w	80027aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800269c:	4b88      	ldr	r3, [pc, #544]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <HAL_RCC_OscConfig+0x64>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e3df      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a1a      	ldr	r2, [r3, #32]
 80026b8:	4b81      	ldr	r3, [pc, #516]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0308 	and.w	r3, r3, #8
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d004      	beq.n	80026ce <HAL_RCC_OscConfig+0x7e>
 80026c4:	4b7e      	ldr	r3, [pc, #504]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026cc:	e005      	b.n	80026da <HAL_RCC_OscConfig+0x8a>
 80026ce:	4b7c      	ldr	r3, [pc, #496]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026d4:	091b      	lsrs	r3, r3, #4
 80026d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026da:	4293      	cmp	r3, r2
 80026dc:	d223      	bcs.n	8002726 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f000 fdcc 	bl	8003280 <RCC_SetFlashLatencyFromMSIRange>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e3c0      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026f2:	4b73      	ldr	r3, [pc, #460]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a72      	ldr	r2, [pc, #456]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80026f8:	f043 0308 	orr.w	r3, r3, #8
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	4b70      	ldr	r3, [pc, #448]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	496d      	ldr	r1, [pc, #436]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800270c:	4313      	orrs	r3, r2
 800270e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002710:	4b6b      	ldr	r3, [pc, #428]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	021b      	lsls	r3, r3, #8
 800271e:	4968      	ldr	r1, [pc, #416]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002720:	4313      	orrs	r3, r2
 8002722:	604b      	str	r3, [r1, #4]
 8002724:	e025      	b.n	8002772 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002726:	4b66      	ldr	r3, [pc, #408]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a65      	ldr	r2, [pc, #404]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800272c:	f043 0308 	orr.w	r3, r3, #8
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	4b63      	ldr	r3, [pc, #396]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	4960      	ldr	r1, [pc, #384]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002740:	4313      	orrs	r3, r2
 8002742:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002744:	4b5e      	ldr	r3, [pc, #376]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	021b      	lsls	r3, r3, #8
 8002752:	495b      	ldr	r1, [pc, #364]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002754:	4313      	orrs	r3, r2
 8002756:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	4618      	mov	r0, r3
 8002764:	f000 fd8c 	bl	8003280 <RCC_SetFlashLatencyFromMSIRange>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e380      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002772:	f000 fcc1 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 8002776:	4602      	mov	r2, r0
 8002778:	4b51      	ldr	r3, [pc, #324]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	091b      	lsrs	r3, r3, #4
 800277e:	f003 030f 	and.w	r3, r3, #15
 8002782:	4950      	ldr	r1, [pc, #320]	; (80028c4 <HAL_RCC_OscConfig+0x274>)
 8002784:	5ccb      	ldrb	r3, [r1, r3]
 8002786:	f003 031f 	and.w	r3, r3, #31
 800278a:	fa22 f303 	lsr.w	r3, r2, r3
 800278e:	4a4e      	ldr	r2, [pc, #312]	; (80028c8 <HAL_RCC_OscConfig+0x278>)
 8002790:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002792:	4b4e      	ldr	r3, [pc, #312]	; (80028cc <HAL_RCC_OscConfig+0x27c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff facc 	bl	8001d34 <HAL_InitTick>
 800279c:	4603      	mov	r3, r0
 800279e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d052      	beq.n	800284c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	e364      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d032      	beq.n	8002818 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027b2:	4b43      	ldr	r3, [pc, #268]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a42      	ldr	r2, [pc, #264]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027be:	f7ff fb09 	bl	8001dd4 <HAL_GetTick>
 80027c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027c4:	e008      	b.n	80027d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027c6:	f7ff fb05 	bl	8001dd4 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d901      	bls.n	80027d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e34d      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027d8:	4b39      	ldr	r3, [pc, #228]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0f0      	beq.n	80027c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027e4:	4b36      	ldr	r3, [pc, #216]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a35      	ldr	r2, [pc, #212]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027ea:	f043 0308 	orr.w	r3, r3, #8
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	4b33      	ldr	r3, [pc, #204]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	4930      	ldr	r1, [pc, #192]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002802:	4b2f      	ldr	r3, [pc, #188]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	021b      	lsls	r3, r3, #8
 8002810:	492b      	ldr	r1, [pc, #172]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002812:	4313      	orrs	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
 8002816:	e01a      	b.n	800284e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002818:	4b29      	ldr	r3, [pc, #164]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a28      	ldr	r2, [pc, #160]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800281e:	f023 0301 	bic.w	r3, r3, #1
 8002822:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002824:	f7ff fad6 	bl	8001dd4 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800282c:	f7ff fad2 	bl	8001dd4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e31a      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800283e:	4b20      	ldr	r3, [pc, #128]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x1dc>
 800284a:	e000      	b.n	800284e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800284c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b00      	cmp	r3, #0
 8002858:	d073      	beq.n	8002942 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d005      	beq.n	800286c <HAL_RCC_OscConfig+0x21c>
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d10e      	bne.n	8002884 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2b03      	cmp	r3, #3
 800286a:	d10b      	bne.n	8002884 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800286c:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d063      	beq.n	8002940 <HAL_RCC_OscConfig+0x2f0>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d15f      	bne.n	8002940 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e2f7      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800288c:	d106      	bne.n	800289c <HAL_RCC_OscConfig+0x24c>
 800288e:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a0b      	ldr	r2, [pc, #44]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	e025      	b.n	80028e8 <HAL_RCC_OscConfig+0x298>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028a4:	d114      	bne.n	80028d0 <HAL_RCC_OscConfig+0x280>
 80028a6:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a05      	ldr	r2, [pc, #20]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	4b03      	ldr	r3, [pc, #12]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a02      	ldr	r2, [pc, #8]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80028b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028bc:	6013      	str	r3, [r2, #0]
 80028be:	e013      	b.n	80028e8 <HAL_RCC_OscConfig+0x298>
 80028c0:	40021000 	.word	0x40021000
 80028c4:	080093f4 	.word	0x080093f4
 80028c8:	20000000 	.word	0x20000000
 80028cc:	20000004 	.word	0x20000004
 80028d0:	4ba0      	ldr	r3, [pc, #640]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a9f      	ldr	r2, [pc, #636]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	4b9d      	ldr	r3, [pc, #628]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a9c      	ldr	r2, [pc, #624]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80028e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d013      	beq.n	8002918 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7ff fa70 	bl	8001dd4 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f8:	f7ff fa6c 	bl	8001dd4 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b64      	cmp	r3, #100	; 0x64
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e2b4      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290a:	4b92      	ldr	r3, [pc, #584]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f0      	beq.n	80028f8 <HAL_RCC_OscConfig+0x2a8>
 8002916:	e014      	b.n	8002942 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7ff fa5c 	bl	8001dd4 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002920:	f7ff fa58 	bl	8001dd4 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b64      	cmp	r3, #100	; 0x64
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e2a0      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002932:	4b88      	ldr	r3, [pc, #544]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0x2d0>
 800293e:	e000      	b.n	8002942 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d060      	beq.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	2b04      	cmp	r3, #4
 8002952:	d005      	beq.n	8002960 <HAL_RCC_OscConfig+0x310>
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	2b0c      	cmp	r3, #12
 8002958:	d119      	bne.n	800298e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b02      	cmp	r3, #2
 800295e:	d116      	bne.n	800298e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002960:	4b7c      	ldr	r3, [pc, #496]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002968:	2b00      	cmp	r3, #0
 800296a:	d005      	beq.n	8002978 <HAL_RCC_OscConfig+0x328>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d101      	bne.n	8002978 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e27d      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002978:	4b76      	ldr	r3, [pc, #472]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	061b      	lsls	r3, r3, #24
 8002986:	4973      	ldr	r1, [pc, #460]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800298c:	e040      	b.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d023      	beq.n	80029de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002996:	4b6f      	ldr	r3, [pc, #444]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a6e      	ldr	r2, [pc, #440]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 800299c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a2:	f7ff fa17 	bl	8001dd4 <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029aa:	f7ff fa13 	bl	8001dd4 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e25b      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029bc:	4b65      	ldr	r3, [pc, #404]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f0      	beq.n	80029aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c8:	4b62      	ldr	r3, [pc, #392]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	061b      	lsls	r3, r3, #24
 80029d6:	495f      	ldr	r1, [pc, #380]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
 80029dc:	e018      	b.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029de:	4b5d      	ldr	r3, [pc, #372]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a5c      	ldr	r2, [pc, #368]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 80029e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ea:	f7ff f9f3 	bl	8001dd4 <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029f0:	e008      	b.n	8002a04 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029f2:	f7ff f9ef 	bl	8001dd4 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e237      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a04:	4b53      	ldr	r3, [pc, #332]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f0      	bne.n	80029f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d03c      	beq.n	8002a96 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d01c      	beq.n	8002a5e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a24:	4b4b      	ldr	r3, [pc, #300]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a2a:	4a4a      	ldr	r2, [pc, #296]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7ff f9ce 	bl	8001dd4 <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3c:	f7ff f9ca 	bl	8001dd4 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e212      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a4e:	4b41      	ldr	r3, [pc, #260]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0ef      	beq.n	8002a3c <HAL_RCC_OscConfig+0x3ec>
 8002a5c:	e01b      	b.n	8002a96 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a5e:	4b3d      	ldr	r3, [pc, #244]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a64:	4a3b      	ldr	r2, [pc, #236]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a66:	f023 0301 	bic.w	r3, r3, #1
 8002a6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a6e:	f7ff f9b1 	bl	8001dd4 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a76:	f7ff f9ad 	bl	8001dd4 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e1f5      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a88:	4b32      	ldr	r3, [pc, #200]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002a8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1ef      	bne.n	8002a76 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f000 80a6 	beq.w	8002bf0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002aa8:	4b2a      	ldr	r3, [pc, #168]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10d      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab4:	4b27      	ldr	r3, [pc, #156]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab8:	4a26      	ldr	r2, [pc, #152]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abe:	6593      	str	r3, [r2, #88]	; 0x58
 8002ac0:	4b24      	ldr	r3, [pc, #144]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002acc:	2301      	movs	r3, #1
 8002ace:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ad0:	4b21      	ldr	r3, [pc, #132]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d118      	bne.n	8002b0e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002adc:	4b1e      	ldr	r3, [pc, #120]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1d      	ldr	r2, [pc, #116]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae8:	f7ff f974 	bl	8001dd4 <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002af0:	f7ff f970 	bl	8001dd4 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e1b8      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b02:	4b15      	ldr	r3, [pc, #84]	; (8002b58 <HAL_RCC_OscConfig+0x508>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d108      	bne.n	8002b28 <HAL_RCC_OscConfig+0x4d8>
 8002b16:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b1c:	4a0d      	ldr	r2, [pc, #52]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b1e:	f043 0301 	orr.w	r3, r3, #1
 8002b22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b26:	e029      	b.n	8002b7c <HAL_RCC_OscConfig+0x52c>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b05      	cmp	r3, #5
 8002b2e:	d115      	bne.n	8002b5c <HAL_RCC_OscConfig+0x50c>
 8002b30:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b36:	4a07      	ldr	r2, [pc, #28]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b38:	f043 0304 	orr.w	r3, r3, #4
 8002b3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b40:	4b04      	ldr	r3, [pc, #16]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b46:	4a03      	ldr	r2, [pc, #12]	; (8002b54 <HAL_RCC_OscConfig+0x504>)
 8002b48:	f043 0301 	orr.w	r3, r3, #1
 8002b4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b50:	e014      	b.n	8002b7c <HAL_RCC_OscConfig+0x52c>
 8002b52:	bf00      	nop
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40007000 	.word	0x40007000
 8002b5c:	4b9d      	ldr	r3, [pc, #628]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b62:	4a9c      	ldr	r2, [pc, #624]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b64:	f023 0301 	bic.w	r3, r3, #1
 8002b68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b6c:	4b99      	ldr	r3, [pc, #612]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b72:	4a98      	ldr	r2, [pc, #608]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002b74:	f023 0304 	bic.w	r3, r3, #4
 8002b78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d016      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b84:	f7ff f926 	bl	8001dd4 <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8c:	f7ff f922 	bl	8001dd4 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e168      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ba2:	4b8c      	ldr	r3, [pc, #560]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0ed      	beq.n	8002b8c <HAL_RCC_OscConfig+0x53c>
 8002bb0:	e015      	b.n	8002bde <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb2:	f7ff f90f 	bl	8001dd4 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bb8:	e00a      	b.n	8002bd0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bba:	f7ff f90b 	bl	8001dd4 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e151      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bd0:	4b80      	ldr	r3, [pc, #512]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1ed      	bne.n	8002bba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bde:	7ffb      	ldrb	r3, [r7, #31]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d105      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be4:	4b7b      	ldr	r3, [pc, #492]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be8:	4a7a      	ldr	r2, [pc, #488]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0320 	and.w	r3, r3, #32
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d03c      	beq.n	8002c76 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01c      	beq.n	8002c3e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c04:	4b73      	ldr	r3, [pc, #460]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c0a:	4a72      	ldr	r2, [pc, #456]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c14:	f7ff f8de 	bl	8001dd4 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c1c:	f7ff f8da 	bl	8001dd4 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e122      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c2e:	4b69      	ldr	r3, [pc, #420]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0ef      	beq.n	8002c1c <HAL_RCC_OscConfig+0x5cc>
 8002c3c:	e01b      	b.n	8002c76 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c3e:	4b65      	ldr	r3, [pc, #404]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c44:	4a63      	ldr	r2, [pc, #396]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c46:	f023 0301 	bic.w	r3, r3, #1
 8002c4a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c4e:	f7ff f8c1 	bl	8001dd4 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c56:	f7ff f8bd 	bl	8001dd4 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e105      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c68:	4b5a      	ldr	r3, [pc, #360]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1ef      	bne.n	8002c56 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 80f9 	beq.w	8002e72 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	f040 80cf 	bne.w	8002e28 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c8a:	4b52      	ldr	r3, [pc, #328]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0203 	and.w	r2, r3, #3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d12c      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d123      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d11b      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d113      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cda:	085b      	lsrs	r3, r3, #1
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d109      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	085b      	lsrs	r3, r3, #1
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d071      	beq.n	8002ddc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	2b0c      	cmp	r3, #12
 8002cfc:	d068      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002cfe:	4b35      	ldr	r3, [pc, #212]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d105      	bne.n	8002d16 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d0a:	4b32      	ldr	r3, [pc, #200]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e0ac      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d1a:	4b2e      	ldr	r3, [pc, #184]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a2d      	ldr	r2, [pc, #180]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d26:	f7ff f855 	bl	8001dd4 <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d2e:	f7ff f851 	bl	8001dd4 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e099      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d40:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f0      	bne.n	8002d2e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d4c:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	4b21      	ldr	r3, [pc, #132]	; (8002dd8 <HAL_RCC_OscConfig+0x788>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d5c:	3a01      	subs	r2, #1
 8002d5e:	0112      	lsls	r2, r2, #4
 8002d60:	4311      	orrs	r1, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d66:	0212      	lsls	r2, r2, #8
 8002d68:	4311      	orrs	r1, r2
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d6e:	0852      	lsrs	r2, r2, #1
 8002d70:	3a01      	subs	r2, #1
 8002d72:	0552      	lsls	r2, r2, #21
 8002d74:	4311      	orrs	r1, r2
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002d7a:	0852      	lsrs	r2, r2, #1
 8002d7c:	3a01      	subs	r2, #1
 8002d7e:	0652      	lsls	r2, r2, #25
 8002d80:	4311      	orrs	r1, r2
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d86:	06d2      	lsls	r2, r2, #27
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	4912      	ldr	r1, [pc, #72]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d90:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a0f      	ldr	r2, [pc, #60]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d9c:	4b0d      	ldr	r3, [pc, #52]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	4a0c      	ldr	r2, [pc, #48]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002da2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002da6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002da8:	f7ff f814 	bl	8001dd4 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db0:	f7ff f810 	bl	8001dd4 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e058      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc2:	4b04      	ldr	r3, [pc, #16]	; (8002dd4 <HAL_RCC_OscConfig+0x784>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0f0      	beq.n	8002db0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dce:	e050      	b.n	8002e72 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e04f      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ddc:	4b27      	ldr	r3, [pc, #156]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d144      	bne.n	8002e72 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002de8:	4b24      	ldr	r3, [pc, #144]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a23      	ldr	r2, [pc, #140]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002df2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002df4:	4b21      	ldr	r3, [pc, #132]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	4a20      	ldr	r2, [pc, #128]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002dfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dfe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e00:	f7fe ffe8 	bl	8001dd4 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e08:	f7fe ffe4 	bl	8001dd4 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e02c      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1a:	4b18      	ldr	r3, [pc, #96]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0x7b8>
 8002e26:	e024      	b.n	8002e72 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	2b0c      	cmp	r3, #12
 8002e2c:	d01f      	beq.n	8002e6e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a12      	ldr	r2, [pc, #72]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3a:	f7fe ffcb 	bl	8001dd4 <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e42:	f7fe ffc7 	bl	8001dd4 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e00f      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e54:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1f0      	bne.n	8002e42 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e60:	4b06      	ldr	r3, [pc, #24]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	4905      	ldr	r1, [pc, #20]	; (8002e7c <HAL_RCC_OscConfig+0x82c>)
 8002e66:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <HAL_RCC_OscConfig+0x830>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	60cb      	str	r3, [r1, #12]
 8002e6c:	e001      	b.n	8002e72 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3720      	adds	r7, #32
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	feeefffc 	.word	0xfeeefffc

08002e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e11d      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e9c:	4b90      	ldr	r3, [pc, #576]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 030f 	and.w	r3, r3, #15
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d910      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eaa:	4b8d      	ldr	r3, [pc, #564]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 020f 	bic.w	r2, r3, #15
 8002eb2:	498b      	ldr	r1, [pc, #556]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eba:	4b89      	ldr	r3, [pc, #548]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e105      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d010      	beq.n	8002efa <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	4b81      	ldr	r3, [pc, #516]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d908      	bls.n	8002efa <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee8:	4b7e      	ldr	r3, [pc, #504]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	497b      	ldr	r1, [pc, #492]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d079      	beq.n	8002ffa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d11e      	bne.n	8002f4c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f0e:	4b75      	ldr	r3, [pc, #468]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e0dc      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002f1e:	f000 fa09 	bl	8003334 <RCC_GetSysClockFreqFromPLLSource>
 8002f22:	4603      	mov	r3, r0
 8002f24:	4a70      	ldr	r2, [pc, #448]	; (80030e8 <HAL_RCC_ClockConfig+0x264>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d946      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002f2a:	4b6e      	ldr	r3, [pc, #440]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d140      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f36:	4b6b      	ldr	r3, [pc, #428]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f3e:	4a69      	ldr	r2, [pc, #420]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f46:	2380      	movs	r3, #128	; 0x80
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	e035      	b.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d107      	bne.n	8002f64 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f54:	4b63      	ldr	r3, [pc, #396]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d115      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0b9      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f6c:	4b5d      	ldr	r3, [pc, #372]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d109      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0ad      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f7c:	4b59      	ldr	r3, [pc, #356]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0a5      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002f8c:	f000 f8b4 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 8002f90:	4603      	mov	r3, r0
 8002f92:	4a55      	ldr	r2, [pc, #340]	; (80030e8 <HAL_RCC_ClockConfig+0x264>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d90f      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002f98:	4b52      	ldr	r3, [pc, #328]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d109      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002fa4:	4b4f      	ldr	r3, [pc, #316]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fac:	4a4d      	ldr	r2, [pc, #308]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fb2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002fb4:	2380      	movs	r3, #128	; 0x80
 8002fb6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fb8:	4b4a      	ldr	r3, [pc, #296]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f023 0203 	bic.w	r2, r3, #3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4947      	ldr	r1, [pc, #284]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fca:	f7fe ff03 	bl	8001dd4 <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd0:	e00a      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd2:	f7fe feff 	bl	8001dd4 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e077      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe8:	4b3e      	ldr	r3, [pc, #248]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f003 020c 	and.w	r2, r3, #12
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d1eb      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	2b80      	cmp	r3, #128	; 0x80
 8002ffe:	d105      	bne.n	800300c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003000:	4b38      	ldr	r3, [pc, #224]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	4a37      	ldr	r2, [pc, #220]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003006:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800300a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d010      	beq.n	800303a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	4b31      	ldr	r3, [pc, #196]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003024:	429a      	cmp	r2, r3
 8003026:	d208      	bcs.n	800303a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003028:	4b2e      	ldr	r3, [pc, #184]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	492b      	ldr	r1, [pc, #172]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800303a:	4b29      	ldr	r3, [pc, #164]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d210      	bcs.n	800306a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003048:	4b25      	ldr	r3, [pc, #148]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f023 020f 	bic.w	r2, r3, #15
 8003050:	4923      	ldr	r1, [pc, #140]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	4313      	orrs	r3, r2
 8003056:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003058:	4b21      	ldr	r3, [pc, #132]	; (80030e0 <HAL_RCC_ClockConfig+0x25c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 030f 	and.w	r3, r3, #15
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d001      	beq.n	800306a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e036      	b.n	80030d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	2b00      	cmp	r3, #0
 8003074:	d008      	beq.n	8003088 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003076:	4b1b      	ldr	r3, [pc, #108]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	4918      	ldr	r1, [pc, #96]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003084:	4313      	orrs	r3, r2
 8003086:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d009      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003094:	4b13      	ldr	r3, [pc, #76]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	4910      	ldr	r1, [pc, #64]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030a8:	f000 f826 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80030ac:	4602      	mov	r2, r0
 80030ae:	4b0d      	ldr	r3, [pc, #52]	; (80030e4 <HAL_RCC_ClockConfig+0x260>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	091b      	lsrs	r3, r3, #4
 80030b4:	f003 030f 	and.w	r3, r3, #15
 80030b8:	490c      	ldr	r1, [pc, #48]	; (80030ec <HAL_RCC_ClockConfig+0x268>)
 80030ba:	5ccb      	ldrb	r3, [r1, r3]
 80030bc:	f003 031f 	and.w	r3, r3, #31
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
 80030c4:	4a0a      	ldr	r2, [pc, #40]	; (80030f0 <HAL_RCC_ClockConfig+0x26c>)
 80030c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030c8:	4b0a      	ldr	r3, [pc, #40]	; (80030f4 <HAL_RCC_ClockConfig+0x270>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fe fe31 	bl	8001d34 <HAL_InitTick>
 80030d2:	4603      	mov	r3, r0
 80030d4:	73fb      	strb	r3, [r7, #15]

  return status;
 80030d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40022000 	.word	0x40022000
 80030e4:	40021000 	.word	0x40021000
 80030e8:	04c4b400 	.word	0x04c4b400
 80030ec:	080093f4 	.word	0x080093f4
 80030f0:	20000000 	.word	0x20000000
 80030f4:	20000004 	.word	0x20000004

080030f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b089      	sub	sp, #36	; 0x24
 80030fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	2300      	movs	r3, #0
 8003104:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003106:	4b3e      	ldr	r3, [pc, #248]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 030c 	and.w	r3, r3, #12
 800310e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003110:	4b3b      	ldr	r3, [pc, #236]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	f003 0303 	and.w	r3, r3, #3
 8003118:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d005      	beq.n	800312c <HAL_RCC_GetSysClockFreq+0x34>
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	2b0c      	cmp	r3, #12
 8003124:	d121      	bne.n	800316a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d11e      	bne.n	800316a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800312c:	4b34      	ldr	r3, [pc, #208]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0308 	and.w	r3, r3, #8
 8003134:	2b00      	cmp	r3, #0
 8003136:	d107      	bne.n	8003148 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003138:	4b31      	ldr	r3, [pc, #196]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 800313a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800313e:	0a1b      	lsrs	r3, r3, #8
 8003140:	f003 030f 	and.w	r3, r3, #15
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	e005      	b.n	8003154 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003148:	4b2d      	ldr	r3, [pc, #180]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	091b      	lsrs	r3, r3, #4
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003154:	4a2b      	ldr	r2, [pc, #172]	; (8003204 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800315c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10d      	bne.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003168:	e00a      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2b04      	cmp	r3, #4
 800316e:	d102      	bne.n	8003176 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003170:	4b25      	ldr	r3, [pc, #148]	; (8003208 <HAL_RCC_GetSysClockFreq+0x110>)
 8003172:	61bb      	str	r3, [r7, #24]
 8003174:	e004      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	2b08      	cmp	r3, #8
 800317a:	d101      	bne.n	8003180 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800317c:	4b23      	ldr	r3, [pc, #140]	; (800320c <HAL_RCC_GetSysClockFreq+0x114>)
 800317e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	2b0c      	cmp	r3, #12
 8003184:	d134      	bne.n	80031f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003186:	4b1e      	ldr	r3, [pc, #120]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	2b02      	cmp	r3, #2
 8003194:	d003      	beq.n	800319e <HAL_RCC_GetSysClockFreq+0xa6>
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	2b03      	cmp	r3, #3
 800319a:	d003      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0xac>
 800319c:	e005      	b.n	80031aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800319e:	4b1a      	ldr	r3, [pc, #104]	; (8003208 <HAL_RCC_GetSysClockFreq+0x110>)
 80031a0:	617b      	str	r3, [r7, #20]
      break;
 80031a2:	e005      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031a4:	4b19      	ldr	r3, [pc, #100]	; (800320c <HAL_RCC_GetSysClockFreq+0x114>)
 80031a6:	617b      	str	r3, [r7, #20]
      break;
 80031a8:	e002      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	617b      	str	r3, [r7, #20]
      break;
 80031ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031b0:	4b13      	ldr	r3, [pc, #76]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	3301      	adds	r3, #1
 80031bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031be:	4b10      	ldr	r3, [pc, #64]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	0a1b      	lsrs	r3, r3, #8
 80031c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	fb03 f202 	mul.w	r2, r3, r2
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031d6:	4b0a      	ldr	r3, [pc, #40]	; (8003200 <HAL_RCC_GetSysClockFreq+0x108>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	0e5b      	lsrs	r3, r3, #25
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	3301      	adds	r3, #1
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031f0:	69bb      	ldr	r3, [r7, #24]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3724      	adds	r7, #36	; 0x24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40021000 	.word	0x40021000
 8003204:	0800940c 	.word	0x0800940c
 8003208:	00f42400 	.word	0x00f42400
 800320c:	007a1200 	.word	0x007a1200

08003210 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <HAL_RCC_GetHCLKFreq+0x14>)
 8003216:	681b      	ldr	r3, [r3, #0]
}
 8003218:	4618      	mov	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	20000000 	.word	0x20000000

08003228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800322c:	f7ff fff0 	bl	8003210 <HAL_RCC_GetHCLKFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b06      	ldr	r3, [pc, #24]	; (800324c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	0a1b      	lsrs	r3, r3, #8
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	4904      	ldr	r1, [pc, #16]	; (8003250 <HAL_RCC_GetPCLK1Freq+0x28>)
 800323e:	5ccb      	ldrb	r3, [r1, r3]
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	08009404 	.word	0x08009404

08003254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003258:	f7ff ffda 	bl	8003210 <HAL_RCC_GetHCLKFreq>
 800325c:	4602      	mov	r2, r0
 800325e:	4b06      	ldr	r3, [pc, #24]	; (8003278 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	0adb      	lsrs	r3, r3, #11
 8003264:	f003 0307 	and.w	r3, r3, #7
 8003268:	4904      	ldr	r1, [pc, #16]	; (800327c <HAL_RCC_GetPCLK2Freq+0x28>)
 800326a:	5ccb      	ldrb	r3, [r1, r3]
 800326c:	f003 031f 	and.w	r3, r3, #31
 8003270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003274:	4618      	mov	r0, r3
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40021000 	.word	0x40021000
 800327c:	08009404 	.word	0x08009404

08003280 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003288:	2300      	movs	r3, #0
 800328a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800328c:	4b27      	ldr	r3, [pc, #156]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800328e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003298:	f7ff f906 	bl	80024a8 <HAL_PWREx_GetVoltageRange>
 800329c:	6178      	str	r0, [r7, #20]
 800329e:	e014      	b.n	80032ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032a0:	4b22      	ldr	r3, [pc, #136]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a4:	4a21      	ldr	r2, [pc, #132]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032aa:	6593      	str	r3, [r2, #88]	; 0x58
 80032ac:	4b1f      	ldr	r3, [pc, #124]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032b8:	f7ff f8f6 	bl	80024a8 <HAL_PWREx_GetVoltageRange>
 80032bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032be:	4b1b      	ldr	r3, [pc, #108]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c2:	4a1a      	ldr	r2, [pc, #104]	; (800332c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032c8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032d0:	d10b      	bne.n	80032ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b80      	cmp	r3, #128	; 0x80
 80032d6:	d913      	bls.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2ba0      	cmp	r3, #160	; 0xa0
 80032dc:	d902      	bls.n	80032e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032de:	2302      	movs	r3, #2
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	e00d      	b.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032e4:	2301      	movs	r3, #1
 80032e6:	613b      	str	r3, [r7, #16]
 80032e8:	e00a      	b.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b7f      	cmp	r3, #127	; 0x7f
 80032ee:	d902      	bls.n	80032f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80032f0:	2302      	movs	r3, #2
 80032f2:	613b      	str	r3, [r7, #16]
 80032f4:	e004      	b.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b70      	cmp	r3, #112	; 0x70
 80032fa:	d101      	bne.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032fc:	2301      	movs	r3, #1
 80032fe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003300:	4b0b      	ldr	r3, [pc, #44]	; (8003330 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f023 020f 	bic.w	r2, r3, #15
 8003308:	4909      	ldr	r1, [pc, #36]	; (8003330 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	4313      	orrs	r3, r2
 800330e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003310:	4b07      	ldr	r3, [pc, #28]	; (8003330 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 030f 	and.w	r3, r3, #15
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	429a      	cmp	r2, r3
 800331c:	d001      	beq.n	8003322 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40021000 	.word	0x40021000
 8003330:	40022000 	.word	0x40022000

08003334 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003334:	b480      	push	{r7}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800333a:	4b2d      	ldr	r3, [pc, #180]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b03      	cmp	r3, #3
 8003348:	d00b      	beq.n	8003362 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b03      	cmp	r3, #3
 800334e:	d825      	bhi.n	800339c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d008      	beq.n	8003368 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2b02      	cmp	r3, #2
 800335a:	d11f      	bne.n	800339c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800335c:	4b25      	ldr	r3, [pc, #148]	; (80033f4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800335e:	613b      	str	r3, [r7, #16]
    break;
 8003360:	e01f      	b.n	80033a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003362:	4b25      	ldr	r3, [pc, #148]	; (80033f8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003364:	613b      	str	r3, [r7, #16]
    break;
 8003366:	e01c      	b.n	80033a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003368:	4b21      	ldr	r3, [pc, #132]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b00      	cmp	r3, #0
 8003372:	d107      	bne.n	8003384 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003374:	4b1e      	ldr	r3, [pc, #120]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003376:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	f003 030f 	and.w	r3, r3, #15
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	e005      	b.n	8003390 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003384:	4b1a      	ldr	r3, [pc, #104]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003390:	4a1a      	ldr	r2, [pc, #104]	; (80033fc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003398:	613b      	str	r3, [r7, #16]
    break;
 800339a:	e002      	b.n	80033a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800339c:	2300      	movs	r3, #0
 800339e:	613b      	str	r3, [r7, #16]
    break;
 80033a0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033a2:	4b13      	ldr	r3, [pc, #76]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	f003 030f 	and.w	r3, r3, #15
 80033ac:	3301      	adds	r3, #1
 80033ae:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033b0:	4b0f      	ldr	r3, [pc, #60]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	0a1b      	lsrs	r3, r3, #8
 80033b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	fb03 f202 	mul.w	r2, r3, r2
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033c8:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	0e5b      	lsrs	r3, r3, #25
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	3301      	adds	r3, #1
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80033e2:	683b      	ldr	r3, [r7, #0]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	371c      	adds	r7, #28
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	40021000 	.word	0x40021000
 80033f4:	00f42400 	.word	0x00f42400
 80033f8:	007a1200 	.word	0x007a1200
 80033fc:	0800940c 	.word	0x0800940c

08003400 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003408:	2300      	movs	r3, #0
 800340a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800340c:	2300      	movs	r3, #0
 800340e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003418:	2b00      	cmp	r3, #0
 800341a:	d040      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003420:	2b80      	cmp	r3, #128	; 0x80
 8003422:	d02a      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003424:	2b80      	cmp	r3, #128	; 0x80
 8003426:	d825      	bhi.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003428:	2b60      	cmp	r3, #96	; 0x60
 800342a:	d026      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800342c:	2b60      	cmp	r3, #96	; 0x60
 800342e:	d821      	bhi.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003430:	2b40      	cmp	r3, #64	; 0x40
 8003432:	d006      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003434:	2b40      	cmp	r3, #64	; 0x40
 8003436:	d81d      	bhi.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d009      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800343c:	2b20      	cmp	r3, #32
 800343e:	d010      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003440:	e018      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003442:	4b89      	ldr	r3, [pc, #548]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	4a88      	ldr	r2, [pc, #544]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800344e:	e015      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3304      	adds	r3, #4
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f000 fb02 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 800345c:	4603      	mov	r3, r0
 800345e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003460:	e00c      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3320      	adds	r3, #32
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f000 fbed 	bl	8003c48 <RCCEx_PLLSAI2_Config>
 800346e:	4603      	mov	r3, r0
 8003470:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003472:	e003      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	74fb      	strb	r3, [r7, #19]
      break;
 8003478:	e000      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800347a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800347c:	7cfb      	ldrb	r3, [r7, #19]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10b      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003482:	4b79      	ldr	r3, [pc, #484]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003484:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003488:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003490:	4975      	ldr	r1, [pc, #468]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003492:	4313      	orrs	r3, r2
 8003494:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003498:	e001      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800349a:	7cfb      	ldrb	r3, [r7, #19]
 800349c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d047      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b2:	d030      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80034b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b8:	d82a      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034be:	d02a      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80034c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034c4:	d824      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034ca:	d008      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xde>
 80034cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034d0:	d81e      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xec>
 80034d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034da:	d010      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80034dc:	e018      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034de:	4b62      	ldr	r3, [pc, #392]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	4a61      	ldr	r2, [pc, #388]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034e8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034ea:	e015      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3304      	adds	r3, #4
 80034f0:	2100      	movs	r1, #0
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 fab4 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 80034f8:	4603      	mov	r3, r0
 80034fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034fc:	e00c      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3320      	adds	r3, #32
 8003502:	2100      	movs	r1, #0
 8003504:	4618      	mov	r0, r3
 8003506:	f000 fb9f 	bl	8003c48 <RCCEx_PLLSAI2_Config>
 800350a:	4603      	mov	r3, r0
 800350c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800350e:	e003      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	74fb      	strb	r3, [r7, #19]
      break;
 8003514:	e000      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003516:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10b      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800351e:	4b52      	ldr	r3, [pc, #328]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003520:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003524:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800352c:	494e      	ldr	r1, [pc, #312]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003534:	e001      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003536:	7cfb      	ldrb	r3, [r7, #19]
 8003538:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 809f 	beq.w	8003686 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003548:	2300      	movs	r3, #0
 800354a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800354c:	4b46      	ldr	r3, [pc, #280]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800354e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800355c:	2300      	movs	r3, #0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00d      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003562:	4b41      	ldr	r3, [pc, #260]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003566:	4a40      	ldr	r2, [pc, #256]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800356c:	6593      	str	r3, [r2, #88]	; 0x58
 800356e:	4b3e      	ldr	r3, [pc, #248]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003576:	60bb      	str	r3, [r7, #8]
 8003578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800357a:	2301      	movs	r3, #1
 800357c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800357e:	4b3b      	ldr	r3, [pc, #236]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a3a      	ldr	r2, [pc, #232]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003588:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800358a:	f7fe fc23 	bl	8001dd4 <HAL_GetTick>
 800358e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003590:	e009      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003592:	f7fe fc1f 	bl	8001dd4 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d902      	bls.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	74fb      	strb	r3, [r7, #19]
        break;
 80035a4:	e005      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035a6:	4b31      	ldr	r3, [pc, #196]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0ef      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80035b2:	7cfb      	ldrb	r3, [r7, #19]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d15b      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035b8:	4b2b      	ldr	r3, [pc, #172]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035c2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d01f      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d019      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035d6:	4b24      	ldr	r3, [pc, #144]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035e0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035e2:	4b21      	ldr	r3, [pc, #132]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e8:	4a1f      	ldr	r2, [pc, #124]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035f2:	4b1d      	ldr	r3, [pc, #116]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f8:	4a1b      	ldr	r2, [pc, #108]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003602:	4a19      	ldr	r2, [pc, #100]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d016      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003614:	f7fe fbde 	bl	8001dd4 <HAL_GetTick>
 8003618:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800361a:	e00b      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361c:	f7fe fbda 	bl	8001dd4 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	f241 3288 	movw	r2, #5000	; 0x1388
 800362a:	4293      	cmp	r3, r2
 800362c:	d902      	bls.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	74fb      	strb	r3, [r7, #19]
            break;
 8003632:	e006      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003634:	4b0c      	ldr	r3, [pc, #48]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0ec      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003642:	7cfb      	ldrb	r3, [r7, #19]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10c      	bne.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003648:	4b07      	ldr	r3, [pc, #28]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800364a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003658:	4903      	ldr	r1, [pc, #12]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003660:	e008      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003662:	7cfb      	ldrb	r3, [r7, #19]
 8003664:	74bb      	strb	r3, [r7, #18]
 8003666:	e005      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003668:	40021000 	.word	0x40021000
 800366c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003670:	7cfb      	ldrb	r3, [r7, #19]
 8003672:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003674:	7c7b      	ldrb	r3, [r7, #17]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d105      	bne.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800367a:	4ba0      	ldr	r3, [pc, #640]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800367c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367e:	4a9f      	ldr	r2, [pc, #636]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003680:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003684:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003692:	4b9a      	ldr	r3, [pc, #616]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003698:	f023 0203 	bic.w	r2, r3, #3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a0:	4996      	ldr	r1, [pc, #600]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036b4:	4b91      	ldr	r3, [pc, #580]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ba:	f023 020c 	bic.w	r2, r3, #12
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	498e      	ldr	r1, [pc, #568]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036d6:	4b89      	ldr	r3, [pc, #548]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036dc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e4:	4985      	ldr	r1, [pc, #532]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036f8:	4b80      	ldr	r3, [pc, #512]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003706:	497d      	ldr	r1, [pc, #500]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0310 	and.w	r3, r3, #16
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800371a:	4b78      	ldr	r3, [pc, #480]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003720:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003728:	4974      	ldr	r1, [pc, #464]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800372a:	4313      	orrs	r3, r2
 800372c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0320 	and.w	r3, r3, #32
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800373c:	4b6f      	ldr	r3, [pc, #444]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003742:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800374a:	496c      	ldr	r1, [pc, #432]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00a      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800375e:	4b67      	ldr	r3, [pc, #412]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003764:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800376c:	4963      	ldr	r1, [pc, #396]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00a      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003780:	4b5e      	ldr	r3, [pc, #376]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003786:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800378e:	495b      	ldr	r1, [pc, #364]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003790:	4313      	orrs	r3, r2
 8003792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00a      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037a2:	4b56      	ldr	r3, [pc, #344]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b0:	4952      	ldr	r1, [pc, #328]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00a      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037c4:	4b4d      	ldr	r3, [pc, #308]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d2:	494a      	ldr	r1, [pc, #296]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037e6:	4b45      	ldr	r3, [pc, #276]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f4:	4941      	ldr	r1, [pc, #260]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00a      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003808:	4b3c      	ldr	r3, [pc, #240]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800380a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800380e:	f023 0203 	bic.w	r2, r3, #3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003816:	4939      	ldr	r1, [pc, #228]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003818:	4313      	orrs	r3, r2
 800381a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d028      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800382a:	4b34      	ldr	r3, [pc, #208]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800382c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003830:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003838:	4930      	ldr	r1, [pc, #192]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800383a:	4313      	orrs	r3, r2
 800383c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003844:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003848:	d106      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800384a:	4b2c      	ldr	r3, [pc, #176]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	4a2b      	ldr	r2, [pc, #172]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003850:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003854:	60d3      	str	r3, [r2, #12]
 8003856:	e011      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800385c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003860:	d10c      	bne.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	3304      	adds	r3, #4
 8003866:	2101      	movs	r1, #1
 8003868:	4618      	mov	r0, r3
 800386a:	f000 f8f9 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 800386e:	4603      	mov	r3, r0
 8003870:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003872:	7cfb      	ldrb	r3, [r7, #19]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003878:	7cfb      	ldrb	r3, [r7, #19]
 800387a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d04d      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800388c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003890:	d108      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003892:	4b1a      	ldr	r3, [pc, #104]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003894:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003898:	4a18      	ldr	r2, [pc, #96]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800389a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800389e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80038a2:	e012      	b.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80038a4:	4b15      	ldr	r3, [pc, #84]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038aa:	4a14      	ldr	r2, [pc, #80]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038b0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80038b4:	4b11      	ldr	r3, [pc, #68]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038c2:	490e      	ldr	r1, [pc, #56]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038d2:	d106      	bne.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038d4:	4b09      	ldr	r3, [pc, #36]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	4a08      	ldr	r2, [pc, #32]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038de:	60d3      	str	r3, [r2, #12]
 80038e0:	e020      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038ea:	d109      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038ec:	4b03      	ldr	r3, [pc, #12]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4a02      	ldr	r2, [pc, #8]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f6:	60d3      	str	r3, [r2, #12]
 80038f8:	e014      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80038fa:	bf00      	nop
 80038fc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003904:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003908:	d10c      	bne.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3304      	adds	r3, #4
 800390e:	2101      	movs	r1, #1
 8003910:	4618      	mov	r0, r3
 8003912:	f000 f8a5 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 8003916:	4603      	mov	r3, r0
 8003918:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800391a:	7cfb      	ldrb	r3, [r7, #19]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003920:	7cfb      	ldrb	r3, [r7, #19]
 8003922:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d028      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003930:	4b4a      	ldr	r3, [pc, #296]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003936:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800393e:	4947      	ldr	r1, [pc, #284]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800394a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800394e:	d106      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003950:	4b42      	ldr	r3, [pc, #264]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	4a41      	ldr	r2, [pc, #260]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003956:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800395a:	60d3      	str	r3, [r2, #12]
 800395c:	e011      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003962:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003966:	d10c      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3304      	adds	r3, #4
 800396c:	2101      	movs	r1, #1
 800396e:	4618      	mov	r0, r3
 8003970:	f000 f876 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 8003974:	4603      	mov	r3, r0
 8003976:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003978:	7cfb      	ldrb	r3, [r7, #19]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800397e:	7cfb      	ldrb	r3, [r7, #19]
 8003980:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d01e      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800398e:	4b33      	ldr	r3, [pc, #204]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003990:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003994:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800399e:	492f      	ldr	r1, [pc, #188]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039b0:	d10c      	bne.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3304      	adds	r3, #4
 80039b6:	2102      	movs	r1, #2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 f851 	bl	8003a60 <RCCEx_PLLSAI1_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039c2:	7cfb      	ldrb	r3, [r7, #19]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80039c8:	7cfb      	ldrb	r3, [r7, #19]
 80039ca:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00b      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039d8:	4b20      	ldr	r3, [pc, #128]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80039de:	f023 0204 	bic.w	r2, r3, #4
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039e8:	491c      	ldr	r1, [pc, #112]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00b      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80039fc:	4b17      	ldr	r3, [pc, #92]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a02:	f023 0218 	bic.w	r2, r3, #24
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0c:	4913      	ldr	r1, [pc, #76]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d017      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003a20:	4b0e      	ldr	r3, [pc, #56]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a30:	490a      	ldr	r1, [pc, #40]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003a42:	d105      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a44:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4a04      	ldr	r2, [pc, #16]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a4e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a50:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3718      	adds	r7, #24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40021000 	.word	0x40021000

08003a60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a6e:	4b72      	ldr	r3, [pc, #456]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	f003 0303 	and.w	r3, r3, #3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00e      	beq.n	8003a98 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a7a:	4b6f      	ldr	r3, [pc, #444]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f003 0203 	and.w	r2, r3, #3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d103      	bne.n	8003a92 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d142      	bne.n	8003b18 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	73fb      	strb	r3, [r7, #15]
 8003a96:	e03f      	b.n	8003b18 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b03      	cmp	r3, #3
 8003a9e:	d018      	beq.n	8003ad2 <RCCEx_PLLSAI1_Config+0x72>
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d825      	bhi.n	8003af0 <RCCEx_PLLSAI1_Config+0x90>
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d002      	beq.n	8003aae <RCCEx_PLLSAI1_Config+0x4e>
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d009      	beq.n	8003ac0 <RCCEx_PLLSAI1_Config+0x60>
 8003aac:	e020      	b.n	8003af0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aae:	4b62      	ldr	r3, [pc, #392]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d11d      	bne.n	8003af6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003abe:	e01a      	b.n	8003af6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ac0:	4b5d      	ldr	r3, [pc, #372]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d116      	bne.n	8003afa <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad0:	e013      	b.n	8003afa <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ad2:	4b59      	ldr	r3, [pc, #356]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10f      	bne.n	8003afe <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ade:	4b56      	ldr	r3, [pc, #344]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d109      	bne.n	8003afe <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003aee:	e006      	b.n	8003afe <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	73fb      	strb	r3, [r7, #15]
      break;
 8003af4:	e004      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003af6:	bf00      	nop
 8003af8:	e002      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003afa:	bf00      	nop
 8003afc:	e000      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003afe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d108      	bne.n	8003b18 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003b06:	4b4c      	ldr	r3, [pc, #304]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f023 0203 	bic.w	r2, r3, #3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4949      	ldr	r1, [pc, #292]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f040 8086 	bne.w	8003c2c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b20:	4b45      	ldr	r3, [pc, #276]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a44      	ldr	r2, [pc, #272]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2c:	f7fe f952 	bl	8001dd4 <HAL_GetTick>
 8003b30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b32:	e009      	b.n	8003b48 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b34:	f7fe f94e 	bl	8001dd4 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d902      	bls.n	8003b48 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	73fb      	strb	r3, [r7, #15]
        break;
 8003b46:	e005      	b.n	8003b54 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b48:	4b3b      	ldr	r3, [pc, #236]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1ef      	bne.n	8003b34 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d168      	bne.n	8003c2c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d113      	bne.n	8003b88 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b60:	4b35      	ldr	r3, [pc, #212]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b62:	691a      	ldr	r2, [r3, #16]
 8003b64:	4b35      	ldr	r3, [pc, #212]	; (8003c3c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b66:	4013      	ands	r3, r2
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6892      	ldr	r2, [r2, #8]
 8003b6c:	0211      	lsls	r1, r2, #8
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	68d2      	ldr	r2, [r2, #12]
 8003b72:	06d2      	lsls	r2, r2, #27
 8003b74:	4311      	orrs	r1, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6852      	ldr	r2, [r2, #4]
 8003b7a:	3a01      	subs	r2, #1
 8003b7c:	0112      	lsls	r2, r2, #4
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	492d      	ldr	r1, [pc, #180]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	610b      	str	r3, [r1, #16]
 8003b86:	e02d      	b.n	8003be4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d115      	bne.n	8003bba <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b8e:	4b2a      	ldr	r3, [pc, #168]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b90:	691a      	ldr	r2, [r3, #16]
 8003b92:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b94:	4013      	ands	r3, r2
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6892      	ldr	r2, [r2, #8]
 8003b9a:	0211      	lsls	r1, r2, #8
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6912      	ldr	r2, [r2, #16]
 8003ba0:	0852      	lsrs	r2, r2, #1
 8003ba2:	3a01      	subs	r2, #1
 8003ba4:	0552      	lsls	r2, r2, #21
 8003ba6:	4311      	orrs	r1, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6852      	ldr	r2, [r2, #4]
 8003bac:	3a01      	subs	r2, #1
 8003bae:	0112      	lsls	r2, r2, #4
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	4921      	ldr	r1, [pc, #132]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	610b      	str	r3, [r1, #16]
 8003bb8:	e014      	b.n	8003be4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bba:	4b1f      	ldr	r3, [pc, #124]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bbc:	691a      	ldr	r2, [r3, #16]
 8003bbe:	4b21      	ldr	r3, [pc, #132]	; (8003c44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6892      	ldr	r2, [r2, #8]
 8003bc6:	0211      	lsls	r1, r2, #8
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6952      	ldr	r2, [r2, #20]
 8003bcc:	0852      	lsrs	r2, r2, #1
 8003bce:	3a01      	subs	r2, #1
 8003bd0:	0652      	lsls	r2, r2, #25
 8003bd2:	4311      	orrs	r1, r2
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6852      	ldr	r2, [r2, #4]
 8003bd8:	3a01      	subs	r2, #1
 8003bda:	0112      	lsls	r2, r2, #4
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	4916      	ldr	r1, [pc, #88]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003be4:	4b14      	ldr	r3, [pc, #80]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a13      	ldr	r2, [pc, #76]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003bee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf0:	f7fe f8f0 	bl	8001dd4 <HAL_GetTick>
 8003bf4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bf6:	e009      	b.n	8003c0c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bf8:	f7fe f8ec 	bl	8001dd4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d902      	bls.n	8003c0c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	73fb      	strb	r3, [r7, #15]
          break;
 8003c0a:	e005      	b.n	8003c18 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c0c:	4b0a      	ldr	r3, [pc, #40]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d0ef      	beq.n	8003bf8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d106      	bne.n	8003c2c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c1e:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c20:	691a      	ldr	r2, [r3, #16]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	4904      	ldr	r1, [pc, #16]	; (8003c38 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	07ff800f 	.word	0x07ff800f
 8003c40:	ff9f800f 	.word	0xff9f800f
 8003c44:	f9ff800f 	.word	0xf9ff800f

08003c48 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c56:	4b72      	ldr	r3, [pc, #456]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00e      	beq.n	8003c80 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c62:	4b6f      	ldr	r3, [pc, #444]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f003 0203 	and.w	r2, r3, #3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d103      	bne.n	8003c7a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
       ||
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d142      	bne.n	8003d00 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	73fb      	strb	r3, [r7, #15]
 8003c7e:	e03f      	b.n	8003d00 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b03      	cmp	r3, #3
 8003c86:	d018      	beq.n	8003cba <RCCEx_PLLSAI2_Config+0x72>
 8003c88:	2b03      	cmp	r3, #3
 8003c8a:	d825      	bhi.n	8003cd8 <RCCEx_PLLSAI2_Config+0x90>
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d002      	beq.n	8003c96 <RCCEx_PLLSAI2_Config+0x4e>
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d009      	beq.n	8003ca8 <RCCEx_PLLSAI2_Config+0x60>
 8003c94:	e020      	b.n	8003cd8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c96:	4b62      	ldr	r3, [pc, #392]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d11d      	bne.n	8003cde <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ca6:	e01a      	b.n	8003cde <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ca8:	4b5d      	ldr	r3, [pc, #372]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d116      	bne.n	8003ce2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cb8:	e013      	b.n	8003ce2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cba:	4b59      	ldr	r3, [pc, #356]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10f      	bne.n	8003ce6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cc6:	4b56      	ldr	r3, [pc, #344]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d109      	bne.n	8003ce6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cd6:	e006      	b.n	8003ce6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
      break;
 8003cdc:	e004      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003cde:	bf00      	nop
 8003ce0:	e002      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e000      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003ce6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d108      	bne.n	8003d00 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003cee:	4b4c      	ldr	r3, [pc, #304]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f023 0203 	bic.w	r2, r3, #3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4949      	ldr	r1, [pc, #292]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003d00:	7bfb      	ldrb	r3, [r7, #15]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f040 8086 	bne.w	8003e14 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d08:	4b45      	ldr	r3, [pc, #276]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a44      	ldr	r2, [pc, #272]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d14:	f7fe f85e 	bl	8001dd4 <HAL_GetTick>
 8003d18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d1a:	e009      	b.n	8003d30 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d1c:	f7fe f85a 	bl	8001dd4 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d902      	bls.n	8003d30 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d2e:	e005      	b.n	8003d3c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d30:	4b3b      	ldr	r3, [pc, #236]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1ef      	bne.n	8003d1c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d168      	bne.n	8003e14 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d113      	bne.n	8003d70 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d48:	4b35      	ldr	r3, [pc, #212]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d4a:	695a      	ldr	r2, [r3, #20]
 8003d4c:	4b35      	ldr	r3, [pc, #212]	; (8003e24 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003d4e:	4013      	ands	r3, r2
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6892      	ldr	r2, [r2, #8]
 8003d54:	0211      	lsls	r1, r2, #8
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	68d2      	ldr	r2, [r2, #12]
 8003d5a:	06d2      	lsls	r2, r2, #27
 8003d5c:	4311      	orrs	r1, r2
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6852      	ldr	r2, [r2, #4]
 8003d62:	3a01      	subs	r2, #1
 8003d64:	0112      	lsls	r2, r2, #4
 8003d66:	430a      	orrs	r2, r1
 8003d68:	492d      	ldr	r1, [pc, #180]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	614b      	str	r3, [r1, #20]
 8003d6e:	e02d      	b.n	8003dcc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d115      	bne.n	8003da2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d76:	4b2a      	ldr	r3, [pc, #168]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	4b2b      	ldr	r3, [pc, #172]	; (8003e28 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6892      	ldr	r2, [r2, #8]
 8003d82:	0211      	lsls	r1, r2, #8
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6912      	ldr	r2, [r2, #16]
 8003d88:	0852      	lsrs	r2, r2, #1
 8003d8a:	3a01      	subs	r2, #1
 8003d8c:	0552      	lsls	r2, r2, #21
 8003d8e:	4311      	orrs	r1, r2
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6852      	ldr	r2, [r2, #4]
 8003d94:	3a01      	subs	r2, #1
 8003d96:	0112      	lsls	r2, r2, #4
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	4921      	ldr	r1, [pc, #132]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	614b      	str	r3, [r1, #20]
 8003da0:	e014      	b.n	8003dcc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003da2:	4b1f      	ldr	r3, [pc, #124]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003da4:	695a      	ldr	r2, [r3, #20]
 8003da6:	4b21      	ldr	r3, [pc, #132]	; (8003e2c <RCCEx_PLLSAI2_Config+0x1e4>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6892      	ldr	r2, [r2, #8]
 8003dae:	0211      	lsls	r1, r2, #8
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6952      	ldr	r2, [r2, #20]
 8003db4:	0852      	lsrs	r2, r2, #1
 8003db6:	3a01      	subs	r2, #1
 8003db8:	0652      	lsls	r2, r2, #25
 8003dba:	4311      	orrs	r1, r2
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6852      	ldr	r2, [r2, #4]
 8003dc0:	3a01      	subs	r2, #1
 8003dc2:	0112      	lsls	r2, r2, #4
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	4916      	ldr	r1, [pc, #88]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a13      	ldr	r2, [pc, #76]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dd6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd8:	f7fd fffc 	bl	8001dd4 <HAL_GetTick>
 8003ddc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003dde:	e009      	b.n	8003df4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003de0:	f7fd fff8 	bl	8001dd4 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d902      	bls.n	8003df4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	73fb      	strb	r3, [r7, #15]
          break;
 8003df2:	e005      	b.n	8003e00 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003df4:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ef      	beq.n	8003de0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e06:	4b06      	ldr	r3, [pc, #24]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e08:	695a      	ldr	r2, [r3, #20]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	4904      	ldr	r1, [pc, #16]	; (8003e20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40021000 	.word	0x40021000
 8003e24:	07ff800f 	.word	0x07ff800f
 8003e28:	ff9f800f 	.word	0xff9f800f
 8003e2c:	f9ff800f 	.word	0xf9ff800f

08003e30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e049      	b.n	8003ed6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d106      	bne.n	8003e5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7fd fdb6 	bl	80019c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2202      	movs	r2, #2
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3304      	adds	r3, #4
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	4610      	mov	r0, r2
 8003e70:	f000 fa32 	bl	80042d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b084      	sub	sp, #16
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d020      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d01b      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f06f 0202 	mvn.w	r2, #2
 8003f12:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	f003 0303 	and.w	r3, r3, #3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f9b7 	bl	800429c <HAL_TIM_IC_CaptureCallback>
 8003f2e:	e005      	b.n	8003f3c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 f9a9 	bl	8004288 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f9ba 	bl	80042b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d020      	beq.n	8003f8e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01b      	beq.n	8003f8e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f06f 0204 	mvn.w	r2, #4
 8003f5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 f991 	bl	800429c <HAL_TIM_IC_CaptureCallback>
 8003f7a:	e005      	b.n	8003f88 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f983 	bl	8004288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f994 	bl	80042b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	f003 0308 	and.w	r3, r3, #8
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d020      	beq.n	8003fda <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f003 0308 	and.w	r3, r3, #8
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d01b      	beq.n	8003fda <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f06f 0208 	mvn.w	r2, #8
 8003faa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2204      	movs	r2, #4
 8003fb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	69db      	ldr	r3, [r3, #28]
 8003fb8:	f003 0303 	and.w	r3, r3, #3
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d003      	beq.n	8003fc8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f96b 	bl	800429c <HAL_TIM_IC_CaptureCallback>
 8003fc6:	e005      	b.n	8003fd4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f000 f95d 	bl	8004288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f96e 	bl	80042b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	f003 0310 	and.w	r3, r3, #16
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d020      	beq.n	8004026 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f003 0310 	and.w	r3, r3, #16
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d01b      	beq.n	8004026 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f06f 0210 	mvn.w	r2, #16
 8003ff6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2208      	movs	r2, #8
 8003ffc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69db      	ldr	r3, [r3, #28]
 8004004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 f945 	bl	800429c <HAL_TIM_IC_CaptureCallback>
 8004012:	e005      	b.n	8004020 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 f937 	bl	8004288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f948 	bl	80042b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00c      	beq.n	800404a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d007      	beq.n	800404a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f06f 0201 	mvn.w	r2, #1
 8004042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 f915 	bl	8004274 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00c      	beq.n	800406e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800405a:	2b00      	cmp	r3, #0
 800405c:	d007      	beq.n	800406e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004066:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 fafb 	bl	8004664 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00c      	beq.n	8004092 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800407e:	2b00      	cmp	r3, #0
 8004080:	d007      	beq.n	8004092 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800408a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 faf3 	bl	8004678 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00c      	beq.n	80040b6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d007      	beq.n	80040b6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 f907 	bl	80042c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	f003 0320 	and.w	r3, r3, #32
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d00c      	beq.n	80040da <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f003 0320 	and.w	r3, r3, #32
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d007      	beq.n	80040da <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f06f 0220 	mvn.w	r2, #32
 80040d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 fabb 	bl	8004650 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040da:	bf00      	nop
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b084      	sub	sp, #16
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ec:	2300      	movs	r3, #0
 80040ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <HAL_TIM_ConfigClockSource+0x1c>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e0b6      	b.n	800426c <HAL_TIM_ConfigClockSource+0x18a>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2202      	movs	r2, #2
 800410a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800411c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004120:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004128:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68ba      	ldr	r2, [r7, #8]
 8004130:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800413a:	d03e      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0xd8>
 800413c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004140:	f200 8087 	bhi.w	8004252 <HAL_TIM_ConfigClockSource+0x170>
 8004144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004148:	f000 8086 	beq.w	8004258 <HAL_TIM_ConfigClockSource+0x176>
 800414c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004150:	d87f      	bhi.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
 8004152:	2b70      	cmp	r3, #112	; 0x70
 8004154:	d01a      	beq.n	800418c <HAL_TIM_ConfigClockSource+0xaa>
 8004156:	2b70      	cmp	r3, #112	; 0x70
 8004158:	d87b      	bhi.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
 800415a:	2b60      	cmp	r3, #96	; 0x60
 800415c:	d050      	beq.n	8004200 <HAL_TIM_ConfigClockSource+0x11e>
 800415e:	2b60      	cmp	r3, #96	; 0x60
 8004160:	d877      	bhi.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
 8004162:	2b50      	cmp	r3, #80	; 0x50
 8004164:	d03c      	beq.n	80041e0 <HAL_TIM_ConfigClockSource+0xfe>
 8004166:	2b50      	cmp	r3, #80	; 0x50
 8004168:	d873      	bhi.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
 800416a:	2b40      	cmp	r3, #64	; 0x40
 800416c:	d058      	beq.n	8004220 <HAL_TIM_ConfigClockSource+0x13e>
 800416e:	2b40      	cmp	r3, #64	; 0x40
 8004170:	d86f      	bhi.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
 8004172:	2b30      	cmp	r3, #48	; 0x30
 8004174:	d064      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x15e>
 8004176:	2b30      	cmp	r3, #48	; 0x30
 8004178:	d86b      	bhi.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
 800417a:	2b20      	cmp	r3, #32
 800417c:	d060      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x15e>
 800417e:	2b20      	cmp	r3, #32
 8004180:	d867      	bhi.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
 8004182:	2b00      	cmp	r3, #0
 8004184:	d05c      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x15e>
 8004186:	2b10      	cmp	r3, #16
 8004188:	d05a      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x15e>
 800418a:	e062      	b.n	8004252 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800419c:	f000 f9b0 	bl	8004500 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	609a      	str	r2, [r3, #8]
      break;
 80041b8:	e04f      	b.n	800425a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041ca:	f000 f999 	bl	8004500 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689a      	ldr	r2, [r3, #8]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041dc:	609a      	str	r2, [r3, #8]
      break;
 80041de:	e03c      	b.n	800425a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ec:	461a      	mov	r2, r3
 80041ee:	f000 f90d 	bl	800440c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2150      	movs	r1, #80	; 0x50
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 f966 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 80041fe:	e02c      	b.n	800425a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800420c:	461a      	mov	r2, r3
 800420e:	f000 f92c 	bl	800446a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2160      	movs	r1, #96	; 0x60
 8004218:	4618      	mov	r0, r3
 800421a:	f000 f956 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 800421e:	e01c      	b.n	800425a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800422c:	461a      	mov	r2, r3
 800422e:	f000 f8ed 	bl	800440c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2140      	movs	r1, #64	; 0x40
 8004238:	4618      	mov	r0, r3
 800423a:	f000 f946 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 800423e:	e00c      	b.n	800425a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4619      	mov	r1, r3
 800424a:	4610      	mov	r0, r2
 800424c:	f000 f93d 	bl	80044ca <TIM_ITRx_SetConfig>
      break;
 8004250:	e003      	b.n	800425a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	73fb      	strb	r3, [r7, #15]
      break;
 8004256:	e000      	b.n	800425a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004258:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800426a:	7bfb      	ldrb	r3, [r7, #15]
}
 800426c:	4618      	mov	r0, r3
 800426e:	3710      	adds	r7, #16
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a40      	ldr	r2, [pc, #256]	; (80043ec <TIM_Base_SetConfig+0x114>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d013      	beq.n	8004318 <TIM_Base_SetConfig+0x40>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f6:	d00f      	beq.n	8004318 <TIM_Base_SetConfig+0x40>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a3d      	ldr	r2, [pc, #244]	; (80043f0 <TIM_Base_SetConfig+0x118>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d00b      	beq.n	8004318 <TIM_Base_SetConfig+0x40>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a3c      	ldr	r2, [pc, #240]	; (80043f4 <TIM_Base_SetConfig+0x11c>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d007      	beq.n	8004318 <TIM_Base_SetConfig+0x40>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a3b      	ldr	r2, [pc, #236]	; (80043f8 <TIM_Base_SetConfig+0x120>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d003      	beq.n	8004318 <TIM_Base_SetConfig+0x40>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a3a      	ldr	r2, [pc, #232]	; (80043fc <TIM_Base_SetConfig+0x124>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d108      	bne.n	800432a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800431e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	4313      	orrs	r3, r2
 8004328:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a2f      	ldr	r2, [pc, #188]	; (80043ec <TIM_Base_SetConfig+0x114>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d01f      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004338:	d01b      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a2c      	ldr	r2, [pc, #176]	; (80043f0 <TIM_Base_SetConfig+0x118>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d017      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a2b      	ldr	r2, [pc, #172]	; (80043f4 <TIM_Base_SetConfig+0x11c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d013      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a2a      	ldr	r2, [pc, #168]	; (80043f8 <TIM_Base_SetConfig+0x120>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d00f      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a29      	ldr	r2, [pc, #164]	; (80043fc <TIM_Base_SetConfig+0x124>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d00b      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a28      	ldr	r2, [pc, #160]	; (8004400 <TIM_Base_SetConfig+0x128>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d007      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a27      	ldr	r2, [pc, #156]	; (8004404 <TIM_Base_SetConfig+0x12c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d003      	beq.n	8004372 <TIM_Base_SetConfig+0x9a>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a26      	ldr	r2, [pc, #152]	; (8004408 <TIM_Base_SetConfig+0x130>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d108      	bne.n	8004384 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	4313      	orrs	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	4313      	orrs	r3, r2
 8004390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a10      	ldr	r2, [pc, #64]	; (80043ec <TIM_Base_SetConfig+0x114>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d00f      	beq.n	80043d0 <TIM_Base_SetConfig+0xf8>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a12      	ldr	r2, [pc, #72]	; (80043fc <TIM_Base_SetConfig+0x124>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d00b      	beq.n	80043d0 <TIM_Base_SetConfig+0xf8>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a11      	ldr	r2, [pc, #68]	; (8004400 <TIM_Base_SetConfig+0x128>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d007      	beq.n	80043d0 <TIM_Base_SetConfig+0xf8>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a10      	ldr	r2, [pc, #64]	; (8004404 <TIM_Base_SetConfig+0x12c>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d003      	beq.n	80043d0 <TIM_Base_SetConfig+0xf8>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a0f      	ldr	r2, [pc, #60]	; (8004408 <TIM_Base_SetConfig+0x130>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d103      	bne.n	80043d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	615a      	str	r2, [r3, #20]
}
 80043de:	bf00      	nop
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	40012c00 	.word	0x40012c00
 80043f0:	40000400 	.word	0x40000400
 80043f4:	40000800 	.word	0x40000800
 80043f8:	40000c00 	.word	0x40000c00
 80043fc:	40013400 	.word	0x40013400
 8004400:	40014000 	.word	0x40014000
 8004404:	40014400 	.word	0x40014400
 8004408:	40014800 	.word	0x40014800

0800440c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	f023 0201 	bic.w	r2, r3, #1
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004436:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f023 030a 	bic.w	r3, r3, #10
 8004448:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	4313      	orrs	r3, r2
 8004450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	693a      	ldr	r2, [r7, #16]
 8004456:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	697a      	ldr	r2, [r7, #20]
 800445c:	621a      	str	r2, [r3, #32]
}
 800445e:	bf00      	nop
 8004460:	371c      	adds	r7, #28
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr

0800446a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800446a:	b480      	push	{r7}
 800446c:	b087      	sub	sp, #28
 800446e:	af00      	add	r7, sp, #0
 8004470:	60f8      	str	r0, [r7, #12]
 8004472:	60b9      	str	r1, [r7, #8]
 8004474:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a1b      	ldr	r3, [r3, #32]
 8004480:	f023 0210 	bic.w	r2, r3, #16
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004494:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	031b      	lsls	r3, r3, #12
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	621a      	str	r2, [r3, #32]
}
 80044be:	bf00      	nop
 80044c0:	371c      	adds	r7, #28
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b085      	sub	sp, #20
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
 80044d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f043 0307 	orr.w	r3, r3, #7
 80044ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	609a      	str	r2, [r3, #8]
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
 800450c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800451a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	021a      	lsls	r2, r3, #8
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	431a      	orrs	r2, r3
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	4313      	orrs	r3, r2
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	609a      	str	r2, [r3, #8]
}
 8004534:	bf00      	nop
 8004536:	371c      	adds	r7, #28
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004554:	2302      	movs	r3, #2
 8004556:	e068      	b.n	800462a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a2e      	ldr	r2, [pc, #184]	; (8004638 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d004      	beq.n	800458c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a2d      	ldr	r2, [pc, #180]	; (800463c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d108      	bne.n	800459e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004592:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	4313      	orrs	r3, r2
 800459c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a1e      	ldr	r2, [pc, #120]	; (8004638 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d01d      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ca:	d018      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1b      	ldr	r2, [pc, #108]	; (8004640 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d013      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a1a      	ldr	r2, [pc, #104]	; (8004644 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00e      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a18      	ldr	r2, [pc, #96]	; (8004648 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d009      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a13      	ldr	r2, [pc, #76]	; (800463c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d004      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a14      	ldr	r2, [pc, #80]	; (800464c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d10c      	bne.n	8004618 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004604:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	4313      	orrs	r3, r2
 800460e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	40012c00 	.word	0x40012c00
 800463c:	40013400 	.word	0x40013400
 8004640:	40000400 	.word	0x40000400
 8004644:	40000800 	.word	0x40000800
 8004648:	40000c00 	.word	0x40000c00
 800464c:	40014000 	.word	0x40014000

08004650 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d101      	bne.n	800469e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e042      	b.n	8004724 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d106      	bne.n	80046b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7fd f8db 	bl	800186c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2224      	movs	r2, #36	; 0x24
 80046ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0201 	bic.w	r2, r2, #1
 80046cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 ff44 	bl	8005564 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fc45 	bl	8004f6c <UART_SetConfig>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e01b      	b.n	8004724 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800470a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 ffc3 	bl	80056a8 <UART_CheckIdleState>
 8004722:	4603      	mov	r3, r0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3708      	adds	r7, #8
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b08a      	sub	sp, #40	; 0x28
 8004730:	af02      	add	r7, sp, #8
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	603b      	str	r3, [r7, #0]
 8004738:	4613      	mov	r3, r2
 800473a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004742:	2b20      	cmp	r3, #32
 8004744:	d17c      	bne.n	8004840 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d002      	beq.n	8004752 <HAL_UART_Transmit+0x26>
 800474c:	88fb      	ldrh	r3, [r7, #6]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e075      	b.n	8004842 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2221      	movs	r2, #33	; 0x21
 8004762:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004766:	f7fd fb35 	bl	8001dd4 <HAL_GetTick>
 800476a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	88fa      	ldrh	r2, [r7, #6]
 8004770:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	88fa      	ldrh	r2, [r7, #6]
 8004778:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004784:	d108      	bne.n	8004798 <HAL_UART_Transmit+0x6c>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d104      	bne.n	8004798 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800478e:	2300      	movs	r3, #0
 8004790:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	61bb      	str	r3, [r7, #24]
 8004796:	e003      	b.n	80047a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800479c:	2300      	movs	r3, #0
 800479e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047a0:	e031      	b.n	8004806 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	2200      	movs	r2, #0
 80047aa:	2180      	movs	r1, #128	; 0x80
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f001 f825 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e03e      	b.n	8004842 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10b      	bne.n	80047e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	881a      	ldrh	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047d6:	b292      	uxth	r2, r2
 80047d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	3302      	adds	r3, #2
 80047de:	61bb      	str	r3, [r7, #24]
 80047e0:	e008      	b.n	80047f4 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	781a      	ldrb	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	b292      	uxth	r2, r2
 80047ec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	3301      	adds	r3, #1
 80047f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	3b01      	subs	r3, #1
 80047fe:	b29a      	uxth	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800480c:	b29b      	uxth	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1c7      	bne.n	80047a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	9300      	str	r3, [sp, #0]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	2200      	movs	r2, #0
 800481a:	2140      	movs	r1, #64	; 0x40
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 ffed 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d005      	beq.n	8004834 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2220      	movs	r2, #32
 800482c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004830:	2303      	movs	r3, #3
 8004832:	e006      	b.n	8004842 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2220      	movs	r2, #32
 8004838:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800483c:	2300      	movs	r3, #0
 800483e:	e000      	b.n	8004842 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8004840:	2302      	movs	r3, #2
  }
}
 8004842:	4618      	mov	r0, r3
 8004844:	3720      	adds	r7, #32
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
	...

0800484c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b08a      	sub	sp, #40	; 0x28
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	4613      	mov	r3, r2
 8004858:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004860:	2b20      	cmp	r3, #32
 8004862:	d137      	bne.n	80048d4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d002      	beq.n	8004870 <HAL_UART_Receive_IT+0x24>
 800486a:	88fb      	ldrh	r3, [r7, #6]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e030      	b.n	80048d6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a18      	ldr	r2, [pc, #96]	; (80048e0 <HAL_UART_Receive_IT+0x94>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d01f      	beq.n	80048c4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d018      	beq.n	80048c4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	e853 3f00 	ldrex	r3, [r3]
 800489e:	613b      	str	r3, [r7, #16]
   return(result);
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80048a6:	627b      	str	r3, [r7, #36]	; 0x24
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	461a      	mov	r2, r3
 80048ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b0:	623b      	str	r3, [r7, #32]
 80048b2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b4:	69f9      	ldr	r1, [r7, #28]
 80048b6:	6a3a      	ldr	r2, [r7, #32]
 80048b8:	e841 2300 	strex	r3, r2, [r1]
 80048bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1e6      	bne.n	8004892 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80048c4:	88fb      	ldrh	r3, [r7, #6]
 80048c6:	461a      	mov	r2, r3
 80048c8:	68b9      	ldr	r1, [r7, #8]
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	f000 fffe 	bl	80058cc <UART_Start_Receive_IT>
 80048d0:	4603      	mov	r3, r0
 80048d2:	e000      	b.n	80048d6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80048d4:	2302      	movs	r3, #2
  }
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3728      	adds	r7, #40	; 0x28
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	40008000 	.word	0x40008000

080048e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b0ba      	sub	sp, #232	; 0xe8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800490a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800490e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004912:	4013      	ands	r3, r2
 8004914:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004918:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800491c:	2b00      	cmp	r3, #0
 800491e:	d11b      	bne.n	8004958 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004924:	f003 0320 	and.w	r3, r3, #32
 8004928:	2b00      	cmp	r3, #0
 800492a:	d015      	beq.n	8004958 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800492c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d105      	bne.n	8004944 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800493c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d009      	beq.n	8004958 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004948:	2b00      	cmp	r3, #0
 800494a:	f000 82e3 	beq.w	8004f14 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	4798      	blx	r3
      }
      return;
 8004956:	e2dd      	b.n	8004f14 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8004958:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 8123 	beq.w	8004ba8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004962:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004966:	4b8d      	ldr	r3, [pc, #564]	; (8004b9c <HAL_UART_IRQHandler+0x2b8>)
 8004968:	4013      	ands	r3, r2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800496e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004972:	4b8b      	ldr	r3, [pc, #556]	; (8004ba0 <HAL_UART_IRQHandler+0x2bc>)
 8004974:	4013      	ands	r3, r2
 8004976:	2b00      	cmp	r3, #0
 8004978:	f000 8116 	beq.w	8004ba8 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800497c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d011      	beq.n	80049ac <HAL_UART_IRQHandler+0xc8>
 8004988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800498c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00b      	beq.n	80049ac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2201      	movs	r2, #1
 800499a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049a2:	f043 0201 	orr.w	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d011      	beq.n	80049dc <HAL_UART_IRQHandler+0xf8>
 80049b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00b      	beq.n	80049dc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2202      	movs	r2, #2
 80049ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d2:	f043 0204 	orr.w	r2, r3, #4
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d011      	beq.n	8004a0c <HAL_UART_IRQHandler+0x128>
 80049e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049ec:	f003 0301 	and.w	r3, r3, #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00b      	beq.n	8004a0c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2204      	movs	r2, #4
 80049fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a02:	f043 0202 	orr.w	r2, r3, #2
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d017      	beq.n	8004a48 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a1c:	f003 0320 	and.w	r3, r3, #32
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d105      	bne.n	8004a30 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004a24:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004a28:	4b5c      	ldr	r3, [pc, #368]	; (8004b9c <HAL_UART_IRQHandler+0x2b8>)
 8004a2a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00b      	beq.n	8004a48 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2208      	movs	r2, #8
 8004a36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a3e:	f043 0208 	orr.w	r2, r3, #8
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d012      	beq.n	8004a7a <HAL_UART_IRQHandler+0x196>
 8004a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00c      	beq.n	8004a7a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a70:	f043 0220 	orr.w	r2, r3, #32
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 8249 	beq.w	8004f18 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d013      	beq.n	8004aba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d105      	bne.n	8004aaa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004a9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d007      	beq.n	8004aba <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ac0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ace:	2b40      	cmp	r3, #64	; 0x40
 8004ad0:	d005      	beq.n	8004ade <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ad2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ad6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d054      	beq.n	8004b88 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f001 f816 	bl	8005b10 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aee:	2b40      	cmp	r3, #64	; 0x40
 8004af0:	d146      	bne.n	8004b80 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3308      	adds	r3, #8
 8004af8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b00:	e853 3f00 	ldrex	r3, [r3]
 8004b04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004b08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3308      	adds	r3, #8
 8004b1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004b1e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004b22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004b2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004b2e:	e841 2300 	strex	r3, r2, [r1]
 8004b32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004b36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1d9      	bne.n	8004af2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d017      	beq.n	8004b78 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b4e:	4a15      	ldr	r2, [pc, #84]	; (8004ba4 <HAL_UART_IRQHandler+0x2c0>)
 8004b50:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7fd fab4 	bl	80020c6 <HAL_DMA_Abort_IT>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d019      	beq.n	8004b98 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8004b72:	4610      	mov	r0, r2
 8004b74:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b76:	e00f      	b.n	8004b98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f9e1 	bl	8004f40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b7e:	e00b      	b.n	8004b98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f9dd 	bl	8004f40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b86:	e007      	b.n	8004b98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f9d9 	bl	8004f40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8004b96:	e1bf      	b.n	8004f18 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b98:	bf00      	nop
    return;
 8004b9a:	e1bd      	b.n	8004f18 <HAL_UART_IRQHandler+0x634>
 8004b9c:	10000001 	.word	0x10000001
 8004ba0:	04000120 	.word	0x04000120
 8004ba4:	08005bdd 	.word	0x08005bdd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	f040 8153 	bne.w	8004e58 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bb6:	f003 0310 	and.w	r3, r3, #16
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 814c 	beq.w	8004e58 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bc4:	f003 0310 	and.w	r3, r3, #16
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 8145 	beq.w	8004e58 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2210      	movs	r2, #16
 8004bd4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be0:	2b40      	cmp	r3, #64	; 0x40
 8004be2:	f040 80bb 	bne.w	8004d5c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004bf4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 818f 	beq.w	8004f1c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	f080 8187 	bcs.w	8004f1c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c14:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0320 	and.w	r3, r3, #32
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	f040 8087 	bne.w	8004d3a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c38:	e853 3f00 	ldrex	r3, [r3]
 8004c3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004c40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	461a      	mov	r2, r3
 8004c52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004c5a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004c62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c66:	e841 2300 	strex	r3, r2, [r1]
 8004c6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004c6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1da      	bne.n	8004c2c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c80:	e853 3f00 	ldrex	r3, [r3]
 8004c84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004c86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c88:	f023 0301 	bic.w	r3, r3, #1
 8004c8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3308      	adds	r3, #8
 8004c96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004c9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004c9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004ca2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004ca6:	e841 2300 	strex	r3, r2, [r1]
 8004caa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004cac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1e1      	bne.n	8004c76 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3308      	adds	r3, #8
 8004cb8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004cbc:	e853 3f00 	ldrex	r3, [r3]
 8004cc0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004cc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004cd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004cd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cdc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ce4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1e3      	bne.n	8004cb2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d00:	e853 3f00 	ldrex	r3, [r3]
 8004d04:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004d06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d08:	f023 0310 	bic.w	r3, r3, #16
 8004d0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	461a      	mov	r2, r3
 8004d16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d1a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d1c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d22:	e841 2300 	strex	r3, r2, [r1]
 8004d26:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004d28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1e4      	bne.n	8004cf8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7fd f96a 	bl	800200e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2202      	movs	r2, #2
 8004d3e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	4619      	mov	r1, r3
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 f8fd 	bl	8004f54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d5a:	e0df      	b.n	8004f1c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f000 80d1 	beq.w	8004f20 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8004d7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 80cc 	beq.w	8004f20 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d90:	e853 3f00 	ldrex	r3, [r3]
 8004d94:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d9c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004daa:	647b      	str	r3, [r7, #68]	; 0x44
 8004dac:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004db0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004db2:	e841 2300 	strex	r3, r2, [r1]
 8004db6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1e4      	bne.n	8004d88 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	3308      	adds	r3, #8
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc8:	e853 3f00 	ldrex	r3, [r3]
 8004dcc:	623b      	str	r3, [r7, #32]
   return(result);
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dd4:	f023 0301 	bic.w	r3, r3, #1
 8004dd8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3308      	adds	r3, #8
 8004de2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004de6:	633a      	str	r2, [r7, #48]	; 0x30
 8004de8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dee:	e841 2300 	strex	r3, r2, [r1]
 8004df2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1e1      	bne.n	8004dbe <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	e853 3f00 	ldrex	r3, [r3]
 8004e1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f023 0310 	bic.w	r3, r3, #16
 8004e22:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e30:	61fb      	str	r3, [r7, #28]
 8004e32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e34:	69b9      	ldr	r1, [r7, #24]
 8004e36:	69fa      	ldr	r2, [r7, #28]
 8004e38:	e841 2300 	strex	r3, r2, [r1]
 8004e3c:	617b      	str	r3, [r7, #20]
   return(result);
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1e4      	bne.n	8004e0e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2202      	movs	r2, #2
 8004e48:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e4a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e4e:	4619      	mov	r1, r3
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 f87f 	bl	8004f54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e56:	e063      	b.n	8004f20 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00e      	beq.n	8004e82 <HAL_UART_IRQHandler+0x59e>
 8004e64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d008      	beq.n	8004e82 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004e78:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f001 fc14 	bl	80066a8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e80:	e051      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d014      	beq.n	8004eb8 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d105      	bne.n	8004ea6 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d008      	beq.n	8004eb8 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d03a      	beq.n	8004f24 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	4798      	blx	r3
    }
    return;
 8004eb6:	e035      	b.n	8004f24 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d009      	beq.n	8004ed8 <HAL_UART_IRQHandler+0x5f4>
 8004ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 fe99 	bl	8005c08 <UART_EndTransmit_IT>
    return;
 8004ed6:	e026      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004edc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d009      	beq.n	8004ef8 <HAL_UART_IRQHandler+0x614>
 8004ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ee8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f001 fbed 	bl	80066d0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ef6:	e016      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004ef8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004efc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d010      	beq.n	8004f26 <HAL_UART_IRQHandler+0x642>
 8004f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	da0c      	bge.n	8004f26 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f001 fbd5 	bl	80066bc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f12:	e008      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
      return;
 8004f14:	bf00      	nop
 8004f16:	e006      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
    return;
 8004f18:	bf00      	nop
 8004f1a:	e004      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
      return;
 8004f1c:	bf00      	nop
 8004f1e:	e002      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
      return;
 8004f20:	bf00      	nop
 8004f22:	e000      	b.n	8004f26 <HAL_UART_IRQHandler+0x642>
    return;
 8004f24:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8004f26:	37e8      	adds	r7, #232	; 0xe8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f70:	b08c      	sub	sp, #48	; 0x30
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f76:	2300      	movs	r3, #0
 8004f78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	689a      	ldr	r2, [r3, #8]
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	431a      	orrs	r2, r3
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	69db      	ldr	r3, [r3, #28]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	4baa      	ldr	r3, [pc, #680]	; (8005244 <UART_SetConfig+0x2d8>)
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	6812      	ldr	r2, [r2, #0]
 8004fa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fa4:	430b      	orrs	r3, r1
 8004fa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	68da      	ldr	r2, [r3, #12]
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a9f      	ldr	r2, [pc, #636]	; (8005248 <UART_SetConfig+0x2dc>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d004      	beq.n	8004fd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004fe2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fec:	430b      	orrs	r3, r1
 8004fee:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff6:	f023 010f 	bic.w	r1, r3, #15
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a90      	ldr	r2, [pc, #576]	; (800524c <UART_SetConfig+0x2e0>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d125      	bne.n	800505c <UART_SetConfig+0xf0>
 8005010:	4b8f      	ldr	r3, [pc, #572]	; (8005250 <UART_SetConfig+0x2e4>)
 8005012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	2b03      	cmp	r3, #3
 800501c:	d81a      	bhi.n	8005054 <UART_SetConfig+0xe8>
 800501e:	a201      	add	r2, pc, #4	; (adr r2, 8005024 <UART_SetConfig+0xb8>)
 8005020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005024:	08005035 	.word	0x08005035
 8005028:	08005045 	.word	0x08005045
 800502c:	0800503d 	.word	0x0800503d
 8005030:	0800504d 	.word	0x0800504d
 8005034:	2301      	movs	r3, #1
 8005036:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800503a:	e116      	b.n	800526a <UART_SetConfig+0x2fe>
 800503c:	2302      	movs	r3, #2
 800503e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005042:	e112      	b.n	800526a <UART_SetConfig+0x2fe>
 8005044:	2304      	movs	r3, #4
 8005046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800504a:	e10e      	b.n	800526a <UART_SetConfig+0x2fe>
 800504c:	2308      	movs	r3, #8
 800504e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005052:	e10a      	b.n	800526a <UART_SetConfig+0x2fe>
 8005054:	2310      	movs	r3, #16
 8005056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800505a:	e106      	b.n	800526a <UART_SetConfig+0x2fe>
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a7c      	ldr	r2, [pc, #496]	; (8005254 <UART_SetConfig+0x2e8>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d138      	bne.n	80050d8 <UART_SetConfig+0x16c>
 8005066:	4b7a      	ldr	r3, [pc, #488]	; (8005250 <UART_SetConfig+0x2e4>)
 8005068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800506c:	f003 030c 	and.w	r3, r3, #12
 8005070:	2b0c      	cmp	r3, #12
 8005072:	d82d      	bhi.n	80050d0 <UART_SetConfig+0x164>
 8005074:	a201      	add	r2, pc, #4	; (adr r2, 800507c <UART_SetConfig+0x110>)
 8005076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507a:	bf00      	nop
 800507c:	080050b1 	.word	0x080050b1
 8005080:	080050d1 	.word	0x080050d1
 8005084:	080050d1 	.word	0x080050d1
 8005088:	080050d1 	.word	0x080050d1
 800508c:	080050c1 	.word	0x080050c1
 8005090:	080050d1 	.word	0x080050d1
 8005094:	080050d1 	.word	0x080050d1
 8005098:	080050d1 	.word	0x080050d1
 800509c:	080050b9 	.word	0x080050b9
 80050a0:	080050d1 	.word	0x080050d1
 80050a4:	080050d1 	.word	0x080050d1
 80050a8:	080050d1 	.word	0x080050d1
 80050ac:	080050c9 	.word	0x080050c9
 80050b0:	2300      	movs	r3, #0
 80050b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050b6:	e0d8      	b.n	800526a <UART_SetConfig+0x2fe>
 80050b8:	2302      	movs	r3, #2
 80050ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050be:	e0d4      	b.n	800526a <UART_SetConfig+0x2fe>
 80050c0:	2304      	movs	r3, #4
 80050c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050c6:	e0d0      	b.n	800526a <UART_SetConfig+0x2fe>
 80050c8:	2308      	movs	r3, #8
 80050ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ce:	e0cc      	b.n	800526a <UART_SetConfig+0x2fe>
 80050d0:	2310      	movs	r3, #16
 80050d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050d6:	e0c8      	b.n	800526a <UART_SetConfig+0x2fe>
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a5e      	ldr	r2, [pc, #376]	; (8005258 <UART_SetConfig+0x2ec>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d125      	bne.n	800512e <UART_SetConfig+0x1c2>
 80050e2:	4b5b      	ldr	r3, [pc, #364]	; (8005250 <UART_SetConfig+0x2e4>)
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80050ec:	2b30      	cmp	r3, #48	; 0x30
 80050ee:	d016      	beq.n	800511e <UART_SetConfig+0x1b2>
 80050f0:	2b30      	cmp	r3, #48	; 0x30
 80050f2:	d818      	bhi.n	8005126 <UART_SetConfig+0x1ba>
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	d00a      	beq.n	800510e <UART_SetConfig+0x1a2>
 80050f8:	2b20      	cmp	r3, #32
 80050fa:	d814      	bhi.n	8005126 <UART_SetConfig+0x1ba>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d002      	beq.n	8005106 <UART_SetConfig+0x19a>
 8005100:	2b10      	cmp	r3, #16
 8005102:	d008      	beq.n	8005116 <UART_SetConfig+0x1aa>
 8005104:	e00f      	b.n	8005126 <UART_SetConfig+0x1ba>
 8005106:	2300      	movs	r3, #0
 8005108:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800510c:	e0ad      	b.n	800526a <UART_SetConfig+0x2fe>
 800510e:	2302      	movs	r3, #2
 8005110:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005114:	e0a9      	b.n	800526a <UART_SetConfig+0x2fe>
 8005116:	2304      	movs	r3, #4
 8005118:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800511c:	e0a5      	b.n	800526a <UART_SetConfig+0x2fe>
 800511e:	2308      	movs	r3, #8
 8005120:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005124:	e0a1      	b.n	800526a <UART_SetConfig+0x2fe>
 8005126:	2310      	movs	r3, #16
 8005128:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800512c:	e09d      	b.n	800526a <UART_SetConfig+0x2fe>
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a4a      	ldr	r2, [pc, #296]	; (800525c <UART_SetConfig+0x2f0>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d125      	bne.n	8005184 <UART_SetConfig+0x218>
 8005138:	4b45      	ldr	r3, [pc, #276]	; (8005250 <UART_SetConfig+0x2e4>)
 800513a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800513e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005142:	2bc0      	cmp	r3, #192	; 0xc0
 8005144:	d016      	beq.n	8005174 <UART_SetConfig+0x208>
 8005146:	2bc0      	cmp	r3, #192	; 0xc0
 8005148:	d818      	bhi.n	800517c <UART_SetConfig+0x210>
 800514a:	2b80      	cmp	r3, #128	; 0x80
 800514c:	d00a      	beq.n	8005164 <UART_SetConfig+0x1f8>
 800514e:	2b80      	cmp	r3, #128	; 0x80
 8005150:	d814      	bhi.n	800517c <UART_SetConfig+0x210>
 8005152:	2b00      	cmp	r3, #0
 8005154:	d002      	beq.n	800515c <UART_SetConfig+0x1f0>
 8005156:	2b40      	cmp	r3, #64	; 0x40
 8005158:	d008      	beq.n	800516c <UART_SetConfig+0x200>
 800515a:	e00f      	b.n	800517c <UART_SetConfig+0x210>
 800515c:	2300      	movs	r3, #0
 800515e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005162:	e082      	b.n	800526a <UART_SetConfig+0x2fe>
 8005164:	2302      	movs	r3, #2
 8005166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800516a:	e07e      	b.n	800526a <UART_SetConfig+0x2fe>
 800516c:	2304      	movs	r3, #4
 800516e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005172:	e07a      	b.n	800526a <UART_SetConfig+0x2fe>
 8005174:	2308      	movs	r3, #8
 8005176:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800517a:	e076      	b.n	800526a <UART_SetConfig+0x2fe>
 800517c:	2310      	movs	r3, #16
 800517e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005182:	e072      	b.n	800526a <UART_SetConfig+0x2fe>
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a35      	ldr	r2, [pc, #212]	; (8005260 <UART_SetConfig+0x2f4>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d12a      	bne.n	80051e4 <UART_SetConfig+0x278>
 800518e:	4b30      	ldr	r3, [pc, #192]	; (8005250 <UART_SetConfig+0x2e4>)
 8005190:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005194:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005198:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800519c:	d01a      	beq.n	80051d4 <UART_SetConfig+0x268>
 800519e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051a2:	d81b      	bhi.n	80051dc <UART_SetConfig+0x270>
 80051a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051a8:	d00c      	beq.n	80051c4 <UART_SetConfig+0x258>
 80051aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051ae:	d815      	bhi.n	80051dc <UART_SetConfig+0x270>
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d003      	beq.n	80051bc <UART_SetConfig+0x250>
 80051b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051b8:	d008      	beq.n	80051cc <UART_SetConfig+0x260>
 80051ba:	e00f      	b.n	80051dc <UART_SetConfig+0x270>
 80051bc:	2300      	movs	r3, #0
 80051be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051c2:	e052      	b.n	800526a <UART_SetConfig+0x2fe>
 80051c4:	2302      	movs	r3, #2
 80051c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051ca:	e04e      	b.n	800526a <UART_SetConfig+0x2fe>
 80051cc:	2304      	movs	r3, #4
 80051ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051d2:	e04a      	b.n	800526a <UART_SetConfig+0x2fe>
 80051d4:	2308      	movs	r3, #8
 80051d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051da:	e046      	b.n	800526a <UART_SetConfig+0x2fe>
 80051dc:	2310      	movs	r3, #16
 80051de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051e2:	e042      	b.n	800526a <UART_SetConfig+0x2fe>
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a17      	ldr	r2, [pc, #92]	; (8005248 <UART_SetConfig+0x2dc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d13a      	bne.n	8005264 <UART_SetConfig+0x2f8>
 80051ee:	4b18      	ldr	r3, [pc, #96]	; (8005250 <UART_SetConfig+0x2e4>)
 80051f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051fc:	d01a      	beq.n	8005234 <UART_SetConfig+0x2c8>
 80051fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005202:	d81b      	bhi.n	800523c <UART_SetConfig+0x2d0>
 8005204:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005208:	d00c      	beq.n	8005224 <UART_SetConfig+0x2b8>
 800520a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800520e:	d815      	bhi.n	800523c <UART_SetConfig+0x2d0>
 8005210:	2b00      	cmp	r3, #0
 8005212:	d003      	beq.n	800521c <UART_SetConfig+0x2b0>
 8005214:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005218:	d008      	beq.n	800522c <UART_SetConfig+0x2c0>
 800521a:	e00f      	b.n	800523c <UART_SetConfig+0x2d0>
 800521c:	2300      	movs	r3, #0
 800521e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005222:	e022      	b.n	800526a <UART_SetConfig+0x2fe>
 8005224:	2302      	movs	r3, #2
 8005226:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800522a:	e01e      	b.n	800526a <UART_SetConfig+0x2fe>
 800522c:	2304      	movs	r3, #4
 800522e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005232:	e01a      	b.n	800526a <UART_SetConfig+0x2fe>
 8005234:	2308      	movs	r3, #8
 8005236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800523a:	e016      	b.n	800526a <UART_SetConfig+0x2fe>
 800523c:	2310      	movs	r3, #16
 800523e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005242:	e012      	b.n	800526a <UART_SetConfig+0x2fe>
 8005244:	cfff69f3 	.word	0xcfff69f3
 8005248:	40008000 	.word	0x40008000
 800524c:	40013800 	.word	0x40013800
 8005250:	40021000 	.word	0x40021000
 8005254:	40004400 	.word	0x40004400
 8005258:	40004800 	.word	0x40004800
 800525c:	40004c00 	.word	0x40004c00
 8005260:	40005000 	.word	0x40005000
 8005264:	2310      	movs	r3, #16
 8005266:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4aae      	ldr	r2, [pc, #696]	; (8005528 <UART_SetConfig+0x5bc>)
 8005270:	4293      	cmp	r3, r2
 8005272:	f040 8097 	bne.w	80053a4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005276:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800527a:	2b08      	cmp	r3, #8
 800527c:	d823      	bhi.n	80052c6 <UART_SetConfig+0x35a>
 800527e:	a201      	add	r2, pc, #4	; (adr r2, 8005284 <UART_SetConfig+0x318>)
 8005280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005284:	080052a9 	.word	0x080052a9
 8005288:	080052c7 	.word	0x080052c7
 800528c:	080052b1 	.word	0x080052b1
 8005290:	080052c7 	.word	0x080052c7
 8005294:	080052b7 	.word	0x080052b7
 8005298:	080052c7 	.word	0x080052c7
 800529c:	080052c7 	.word	0x080052c7
 80052a0:	080052c7 	.word	0x080052c7
 80052a4:	080052bf 	.word	0x080052bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052a8:	f7fd ffbe 	bl	8003228 <HAL_RCC_GetPCLK1Freq>
 80052ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052ae:	e010      	b.n	80052d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052b0:	4b9e      	ldr	r3, [pc, #632]	; (800552c <UART_SetConfig+0x5c0>)
 80052b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052b4:	e00d      	b.n	80052d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052b6:	f7fd ff1f 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80052ba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052bc:	e009      	b.n	80052d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052c4:	e005      	b.n	80052d2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80052d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 8130 	beq.w	800553a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052de:	4a94      	ldr	r2, [pc, #592]	; (8005530 <UART_SetConfig+0x5c4>)
 80052e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052e4:	461a      	mov	r2, r3
 80052e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80052ec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	005b      	lsls	r3, r3, #1
 80052f6:	4413      	add	r3, r2
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d305      	bcc.n	800530a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	429a      	cmp	r2, r3
 8005308:	d903      	bls.n	8005312 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005310:	e113      	b.n	800553a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005314:	2200      	movs	r2, #0
 8005316:	60bb      	str	r3, [r7, #8]
 8005318:	60fa      	str	r2, [r7, #12]
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	4a84      	ldr	r2, [pc, #528]	; (8005530 <UART_SetConfig+0x5c4>)
 8005320:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005324:	b29b      	uxth	r3, r3
 8005326:	2200      	movs	r2, #0
 8005328:	603b      	str	r3, [r7, #0]
 800532a:	607a      	str	r2, [r7, #4]
 800532c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005330:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005334:	f7fb fc50 	bl	8000bd8 <__aeabi_uldivmod>
 8005338:	4602      	mov	r2, r0
 800533a:	460b      	mov	r3, r1
 800533c:	4610      	mov	r0, r2
 800533e:	4619      	mov	r1, r3
 8005340:	f04f 0200 	mov.w	r2, #0
 8005344:	f04f 0300 	mov.w	r3, #0
 8005348:	020b      	lsls	r3, r1, #8
 800534a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800534e:	0202      	lsls	r2, r0, #8
 8005350:	6979      	ldr	r1, [r7, #20]
 8005352:	6849      	ldr	r1, [r1, #4]
 8005354:	0849      	lsrs	r1, r1, #1
 8005356:	2000      	movs	r0, #0
 8005358:	460c      	mov	r4, r1
 800535a:	4605      	mov	r5, r0
 800535c:	eb12 0804 	adds.w	r8, r2, r4
 8005360:	eb43 0905 	adc.w	r9, r3, r5
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	469a      	mov	sl, r3
 800536c:	4693      	mov	fp, r2
 800536e:	4652      	mov	r2, sl
 8005370:	465b      	mov	r3, fp
 8005372:	4640      	mov	r0, r8
 8005374:	4649      	mov	r1, r9
 8005376:	f7fb fc2f 	bl	8000bd8 <__aeabi_uldivmod>
 800537a:	4602      	mov	r2, r0
 800537c:	460b      	mov	r3, r1
 800537e:	4613      	mov	r3, r2
 8005380:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005388:	d308      	bcc.n	800539c <UART_SetConfig+0x430>
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005390:	d204      	bcs.n	800539c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6a3a      	ldr	r2, [r7, #32]
 8005398:	60da      	str	r2, [r3, #12]
 800539a:	e0ce      	b.n	800553a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80053a2:	e0ca      	b.n	800553a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	69db      	ldr	r3, [r3, #28]
 80053a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053ac:	d166      	bne.n	800547c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80053ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80053b2:	2b08      	cmp	r3, #8
 80053b4:	d827      	bhi.n	8005406 <UART_SetConfig+0x49a>
 80053b6:	a201      	add	r2, pc, #4	; (adr r2, 80053bc <UART_SetConfig+0x450>)
 80053b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053bc:	080053e1 	.word	0x080053e1
 80053c0:	080053e9 	.word	0x080053e9
 80053c4:	080053f1 	.word	0x080053f1
 80053c8:	08005407 	.word	0x08005407
 80053cc:	080053f7 	.word	0x080053f7
 80053d0:	08005407 	.word	0x08005407
 80053d4:	08005407 	.word	0x08005407
 80053d8:	08005407 	.word	0x08005407
 80053dc:	080053ff 	.word	0x080053ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053e0:	f7fd ff22 	bl	8003228 <HAL_RCC_GetPCLK1Freq>
 80053e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053e6:	e014      	b.n	8005412 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e8:	f7fd ff34 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 80053ec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053ee:	e010      	b.n	8005412 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053f0:	4b4e      	ldr	r3, [pc, #312]	; (800552c <UART_SetConfig+0x5c0>)
 80053f2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80053f4:	e00d      	b.n	8005412 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053f6:	f7fd fe7f 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80053fa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80053fc:	e009      	b.n	8005412 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005402:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005404:	e005      	b.n	8005412 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005406:	2300      	movs	r3, #0
 8005408:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005410:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 8090 	beq.w	800553a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541e:	4a44      	ldr	r2, [pc, #272]	; (8005530 <UART_SetConfig+0x5c4>)
 8005420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005424:	461a      	mov	r2, r3
 8005426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005428:	fbb3 f3f2 	udiv	r3, r3, r2
 800542c:	005a      	lsls	r2, r3, #1
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	085b      	lsrs	r3, r3, #1
 8005434:	441a      	add	r2, r3
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	fbb2 f3f3 	udiv	r3, r2, r3
 800543e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005440:	6a3b      	ldr	r3, [r7, #32]
 8005442:	2b0f      	cmp	r3, #15
 8005444:	d916      	bls.n	8005474 <UART_SetConfig+0x508>
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800544c:	d212      	bcs.n	8005474 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	b29b      	uxth	r3, r3
 8005452:	f023 030f 	bic.w	r3, r3, #15
 8005456:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	085b      	lsrs	r3, r3, #1
 800545c:	b29b      	uxth	r3, r3
 800545e:	f003 0307 	and.w	r3, r3, #7
 8005462:	b29a      	uxth	r2, r3
 8005464:	8bfb      	ldrh	r3, [r7, #30]
 8005466:	4313      	orrs	r3, r2
 8005468:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	8bfa      	ldrh	r2, [r7, #30]
 8005470:	60da      	str	r2, [r3, #12]
 8005472:	e062      	b.n	800553a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800547a:	e05e      	b.n	800553a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800547c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005480:	2b08      	cmp	r3, #8
 8005482:	d828      	bhi.n	80054d6 <UART_SetConfig+0x56a>
 8005484:	a201      	add	r2, pc, #4	; (adr r2, 800548c <UART_SetConfig+0x520>)
 8005486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800548a:	bf00      	nop
 800548c:	080054b1 	.word	0x080054b1
 8005490:	080054b9 	.word	0x080054b9
 8005494:	080054c1 	.word	0x080054c1
 8005498:	080054d7 	.word	0x080054d7
 800549c:	080054c7 	.word	0x080054c7
 80054a0:	080054d7 	.word	0x080054d7
 80054a4:	080054d7 	.word	0x080054d7
 80054a8:	080054d7 	.word	0x080054d7
 80054ac:	080054cf 	.word	0x080054cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054b0:	f7fd feba 	bl	8003228 <HAL_RCC_GetPCLK1Freq>
 80054b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054b6:	e014      	b.n	80054e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054b8:	f7fd fecc 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 80054bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054be:	e010      	b.n	80054e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054c0:	4b1a      	ldr	r3, [pc, #104]	; (800552c <UART_SetConfig+0x5c0>)
 80054c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80054c4:	e00d      	b.n	80054e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054c6:	f7fd fe17 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80054ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054cc:	e009      	b.n	80054e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80054d4:	e005      	b.n	80054e2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80054e0:	bf00      	nop
    }

    if (pclk != 0U)
 80054e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d028      	beq.n	800553a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ec:	4a10      	ldr	r2, [pc, #64]	; (8005530 <UART_SetConfig+0x5c4>)
 80054ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054f2:	461a      	mov	r2, r3
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	085b      	lsrs	r3, r3, #1
 8005500:	441a      	add	r2, r3
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	fbb2 f3f3 	udiv	r3, r2, r3
 800550a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	2b0f      	cmp	r3, #15
 8005510:	d910      	bls.n	8005534 <UART_SetConfig+0x5c8>
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005518:	d20c      	bcs.n	8005534 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800551a:	6a3b      	ldr	r3, [r7, #32]
 800551c:	b29a      	uxth	r2, r3
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60da      	str	r2, [r3, #12]
 8005524:	e009      	b.n	800553a <UART_SetConfig+0x5ce>
 8005526:	bf00      	nop
 8005528:	40008000 	.word	0x40008000
 800552c:	00f42400 	.word	0x00f42400
 8005530:	0800943c 	.word	0x0800943c
      }
      else
      {
        ret = HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2201      	movs	r2, #1
 800553e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	2201      	movs	r2, #1
 8005546:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2200      	movs	r2, #0
 800554e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2200      	movs	r2, #0
 8005554:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005556:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800555a:	4618      	mov	r0, r3
 800555c:	3730      	adds	r7, #48	; 0x30
 800555e:	46bd      	mov	sp, r7
 8005560:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005564 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00a      	beq.n	800558e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	430a      	orrs	r2, r1
 800558c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00a      	beq.n	80055b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	430a      	orrs	r2, r1
 80055ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00a      	beq.n	80055d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d6:	f003 0304 	and.w	r3, r3, #4
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00a      	beq.n	80055f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f8:	f003 0310 	and.w	r3, r3, #16
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00a      	beq.n	8005616 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561a:	f003 0320 	and.w	r3, r3, #32
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00a      	beq.n	8005638 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	430a      	orrs	r2, r1
 8005636:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800563c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005640:	2b00      	cmp	r3, #0
 8005642:	d01a      	beq.n	800567a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005662:	d10a      	bne.n	800567a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00a      	beq.n	800569c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	430a      	orrs	r2, r1
 800569a:	605a      	str	r2, [r3, #4]
  }
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b098      	sub	sp, #96	; 0x60
 80056ac:	af02      	add	r7, sp, #8
 80056ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056b8:	f7fc fb8c 	bl	8001dd4 <HAL_GetTick>
 80056bc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0308 	and.w	r3, r3, #8
 80056c8:	2b08      	cmp	r3, #8
 80056ca:	d12f      	bne.n	800572c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80056d4:	2200      	movs	r2, #0
 80056d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f88e 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d022      	beq.n	800572c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ee:	e853 3f00 	ldrex	r3, [r3]
 80056f2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056fa:	653b      	str	r3, [r7, #80]	; 0x50
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	461a      	mov	r2, r3
 8005702:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005704:	647b      	str	r3, [r7, #68]	; 0x44
 8005706:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005708:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800570a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800570c:	e841 2300 	strex	r3, r2, [r1]
 8005710:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1e6      	bne.n	80056e6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2220      	movs	r2, #32
 800571c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e063      	b.n	80057f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b04      	cmp	r3, #4
 8005738:	d149      	bne.n	80057ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800573a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005742:	2200      	movs	r2, #0
 8005744:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 f857 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d03c      	beq.n	80057ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575c:	e853 3f00 	ldrex	r3, [r3]
 8005760:	623b      	str	r3, [r7, #32]
   return(result);
 8005762:	6a3b      	ldr	r3, [r7, #32]
 8005764:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005768:	64fb      	str	r3, [r7, #76]	; 0x4c
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005772:	633b      	str	r3, [r7, #48]	; 0x30
 8005774:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005776:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800577a:	e841 2300 	strex	r3, r2, [r1]
 800577e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1e6      	bne.n	8005754 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3308      	adds	r3, #8
 800578c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	e853 3f00 	ldrex	r3, [r3]
 8005794:	60fb      	str	r3, [r7, #12]
   return(result);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f023 0301 	bic.w	r3, r3, #1
 800579c:	64bb      	str	r3, [r7, #72]	; 0x48
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3308      	adds	r3, #8
 80057a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057a6:	61fa      	str	r2, [r7, #28]
 80057a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057aa:	69b9      	ldr	r1, [r7, #24]
 80057ac:	69fa      	ldr	r2, [r7, #28]
 80057ae:	e841 2300 	strex	r3, r2, [r1]
 80057b2:	617b      	str	r3, [r7, #20]
   return(result);
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1e5      	bne.n	8005786 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2220      	movs	r2, #32
 80057be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e012      	b.n	80057f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2220      	movs	r2, #32
 80057d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3758      	adds	r7, #88	; 0x58
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	603b      	str	r3, [r7, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800580c:	e049      	b.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d045      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005816:	f7fc fadd 	bl	8001dd4 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	429a      	cmp	r2, r3
 8005824:	d302      	bcc.n	800582c <UART_WaitOnFlagUntilTimeout+0x30>
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e048      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 0304 	and.w	r3, r3, #4
 800583a:	2b00      	cmp	r3, #0
 800583c:	d031      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	f003 0308 	and.w	r3, r3, #8
 8005848:	2b08      	cmp	r3, #8
 800584a:	d110      	bne.n	800586e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2208      	movs	r2, #8
 8005852:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005854:	68f8      	ldr	r0, [r7, #12]
 8005856:	f000 f95b 	bl	8005b10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2208      	movs	r2, #8
 800585e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e029      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005878:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800587c:	d111      	bne.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005886:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005888:	68f8      	ldr	r0, [r7, #12]
 800588a:	f000 f941 	bl	8005b10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2220      	movs	r2, #32
 8005892:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e00f      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69da      	ldr	r2, [r3, #28]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4013      	ands	r3, r2
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	bf0c      	ite	eq
 80058b2:	2301      	moveq	r3, #1
 80058b4:	2300      	movne	r3, #0
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	79fb      	ldrb	r3, [r7, #7]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d0a6      	beq.n	800580e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
	...

080058cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b0a3      	sub	sp, #140	; 0x8c
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	4613      	mov	r3, r2
 80058d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	88fa      	ldrh	r2, [r7, #6]
 80058e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	88fa      	ldrh	r2, [r7, #6]
 80058ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058fe:	d10e      	bne.n	800591e <UART_Start_Receive_IT+0x52>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d105      	bne.n	8005914 <UART_Start_Receive_IT+0x48>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800590e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005912:	e02d      	b.n	8005970 <UART_Start_Receive_IT+0xa4>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	22ff      	movs	r2, #255	; 0xff
 8005918:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800591c:	e028      	b.n	8005970 <UART_Start_Receive_IT+0xa4>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10d      	bne.n	8005942 <UART_Start_Receive_IT+0x76>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d104      	bne.n	8005938 <UART_Start_Receive_IT+0x6c>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	22ff      	movs	r2, #255	; 0xff
 8005932:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005936:	e01b      	b.n	8005970 <UART_Start_Receive_IT+0xa4>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	227f      	movs	r2, #127	; 0x7f
 800593c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005940:	e016      	b.n	8005970 <UART_Start_Receive_IT+0xa4>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800594a:	d10d      	bne.n	8005968 <UART_Start_Receive_IT+0x9c>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d104      	bne.n	800595e <UART_Start_Receive_IT+0x92>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	227f      	movs	r2, #127	; 0x7f
 8005958:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800595c:	e008      	b.n	8005970 <UART_Start_Receive_IT+0xa4>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	223f      	movs	r2, #63	; 0x3f
 8005962:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005966:	e003      	b.n	8005970 <UART_Start_Receive_IT+0xa4>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2222      	movs	r2, #34	; 0x22
 800597c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	3308      	adds	r3, #8
 8005986:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800598a:	e853 3f00 	ldrex	r3, [r3]
 800598e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005990:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005992:	f043 0301 	orr.w	r3, r3, #1
 8005996:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	3308      	adds	r3, #8
 80059a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80059a4:	673a      	str	r2, [r7, #112]	; 0x70
 80059a6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80059aa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80059ac:	e841 2300 	strex	r3, r2, [r1]
 80059b0:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80059b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e3      	bne.n	8005980 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059c0:	d14f      	bne.n	8005a62 <UART_Start_Receive_IT+0x196>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80059c8:	88fa      	ldrh	r2, [r7, #6]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d349      	bcc.n	8005a62 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d6:	d107      	bne.n	80059e8 <UART_Start_Receive_IT+0x11c>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d103      	bne.n	80059e8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4a47      	ldr	r2, [pc, #284]	; (8005b00 <UART_Start_Receive_IT+0x234>)
 80059e4:	675a      	str	r2, [r3, #116]	; 0x74
 80059e6:	e002      	b.n	80059ee <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	4a46      	ldr	r2, [pc, #280]	; (8005b04 <UART_Start_Receive_IT+0x238>)
 80059ec:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d01a      	beq.n	8005a2c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059fe:	e853 3f00 	ldrex	r3, [r3]
 8005a02:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005a04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a0a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	461a      	mov	r2, r3
 8005a14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005a18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a1a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005a1e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005a20:	e841 2300 	strex	r3, r2, [r1]
 8005a24:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005a26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1e4      	bne.n	80059f6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	3308      	adds	r3, #8
 8005a32:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a36:	e853 3f00 	ldrex	r3, [r3]
 8005a3a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a42:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	3308      	adds	r3, #8
 8005a4a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005a4c:	64ba      	str	r2, [r7, #72]	; 0x48
 8005a4e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a50:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a54:	e841 2300 	strex	r3, r2, [r1]
 8005a58:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005a5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1e5      	bne.n	8005a2c <UART_Start_Receive_IT+0x160>
 8005a60:	e046      	b.n	8005af0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a6a:	d107      	bne.n	8005a7c <UART_Start_Receive_IT+0x1b0>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d103      	bne.n	8005a7c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	4a24      	ldr	r2, [pc, #144]	; (8005b08 <UART_Start_Receive_IT+0x23c>)
 8005a78:	675a      	str	r2, [r3, #116]	; 0x74
 8005a7a:	e002      	b.n	8005a82 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	4a23      	ldr	r2, [pc, #140]	; (8005b0c <UART_Start_Receive_IT+0x240>)
 8005a80:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d019      	beq.n	8005abe <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a92:	e853 3f00 	ldrex	r3, [r3]
 8005a96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005a9e:	677b      	str	r3, [r7, #116]	; 0x74
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005aa8:	637b      	str	r3, [r7, #52]	; 0x34
 8005aaa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005aae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ab0:	e841 2300 	strex	r3, r2, [r1]
 8005ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1e6      	bne.n	8005a8a <UART_Start_Receive_IT+0x1be>
 8005abc:	e018      	b.n	8005af0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	e853 3f00 	ldrex	r3, [r3]
 8005aca:	613b      	str	r3, [r7, #16]
   return(result);
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	f043 0320 	orr.w	r3, r3, #32
 8005ad2:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005adc:	623b      	str	r3, [r7, #32]
 8005ade:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae0:	69f9      	ldr	r1, [r7, #28]
 8005ae2:	6a3a      	ldr	r2, [r7, #32]
 8005ae4:	e841 2300 	strex	r3, r2, [r1]
 8005ae8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005aea:	69bb      	ldr	r3, [r7, #24]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1e6      	bne.n	8005abe <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	378c      	adds	r7, #140	; 0x8c
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	0800633d 	.word	0x0800633d
 8005b04:	08005fd9 	.word	0x08005fd9
 8005b08:	08005e1d 	.word	0x08005e1d
 8005b0c:	08005c61 	.word	0x08005c61

08005b10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b095      	sub	sp, #84	; 0x54
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b20:	e853 3f00 	ldrex	r3, [r3]
 8005b24:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	461a      	mov	r2, r3
 8005b34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b36:	643b      	str	r3, [r7, #64]	; 0x40
 8005b38:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b3e:	e841 2300 	strex	r3, r2, [r1]
 8005b42:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1e6      	bne.n	8005b18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	3308      	adds	r3, #8
 8005b50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	6a3b      	ldr	r3, [r7, #32]
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b60:	f023 0301 	bic.w	r3, r3, #1
 8005b64:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	3308      	adds	r3, #8
 8005b6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b70:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b76:	e841 2300 	strex	r3, r2, [r1]
 8005b7a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1e3      	bne.n	8005b4a <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d118      	bne.n	8005bbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	e853 3f00 	ldrex	r3, [r3]
 8005b96:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f023 0310 	bic.w	r3, r3, #16
 8005b9e:	647b      	str	r3, [r7, #68]	; 0x44
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ba8:	61bb      	str	r3, [r7, #24]
 8005baa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bac:	6979      	ldr	r1, [r7, #20]
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	e841 2300 	strex	r3, r2, [r1]
 8005bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1e6      	bne.n	8005b8a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005bd0:	bf00      	nop
 8005bd2:	3754      	adds	r7, #84	; 0x54
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f7ff f9a0 	bl	8004f40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c00:	bf00      	nop
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	e853 3f00 	ldrex	r3, [r3]
 8005c1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c24:	61fb      	str	r3, [r7, #28]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	61bb      	str	r3, [r7, #24]
 8005c30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	6979      	ldr	r1, [r7, #20]
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	e841 2300 	strex	r3, r2, [r1]
 8005c3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1e6      	bne.n	8005c10 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2220      	movs	r2, #32
 8005c46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f7ff f96b 	bl	8004f2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c56:	bf00      	nop
 8005c58:	3720      	adds	r7, #32
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
	...

08005c60 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b09c      	sub	sp, #112	; 0x70
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005c6e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c78:	2b22      	cmp	r3, #34	; 0x22
 8005c7a:	f040 80be 	bne.w	8005dfa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005c84:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005c88:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005c8c:	b2d9      	uxtb	r1, r3
 8005c8e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005c92:	b2da      	uxtb	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c98:	400a      	ands	r2, r1
 8005c9a:	b2d2      	uxtb	r2, r2
 8005c9c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ca2:	1c5a      	adds	r2, r3, #1
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f040 80a3 	bne.w	8005e0e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cd0:	e853 3f00 	ldrex	r3, [r3]
 8005cd4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cd8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ce6:	65bb      	str	r3, [r7, #88]	; 0x58
 8005ce8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005cec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005cee:	e841 2300 	strex	r3, r2, [r1]
 8005cf2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005cf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1e6      	bne.n	8005cc8 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3308      	adds	r3, #8
 8005d00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d04:	e853 3f00 	ldrex	r3, [r3]
 8005d08:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d0c:	f023 0301 	bic.w	r3, r3, #1
 8005d10:	667b      	str	r3, [r7, #100]	; 0x64
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3308      	adds	r3, #8
 8005d18:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005d1a:	647a      	str	r2, [r7, #68]	; 0x44
 8005d1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e5      	bne.n	8005cfa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a34      	ldr	r2, [pc, #208]	; (8005e18 <UART_RxISR_8BIT+0x1b8>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d01f      	beq.n	8005d8c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d018      	beq.n	8005d8c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d62:	e853 3f00 	ldrex	r3, [r3]
 8005d66:	623b      	str	r3, [r7, #32]
   return(result);
 8005d68:	6a3b      	ldr	r3, [r7, #32]
 8005d6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005d6e:	663b      	str	r3, [r7, #96]	; 0x60
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	461a      	mov	r2, r3
 8005d76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d78:	633b      	str	r3, [r7, #48]	; 0x30
 8005d7a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d80:	e841 2300 	strex	r3, r2, [r1]
 8005d84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1e6      	bne.n	8005d5a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d12e      	bne.n	8005df2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	e853 3f00 	ldrex	r3, [r3]
 8005da6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f023 0310 	bic.w	r3, r3, #16
 8005dae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	461a      	mov	r2, r3
 8005db6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005db8:	61fb      	str	r3, [r7, #28]
 8005dba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dbc:	69b9      	ldr	r1, [r7, #24]
 8005dbe:	69fa      	ldr	r2, [r7, #28]
 8005dc0:	e841 2300 	strex	r3, r2, [r1]
 8005dc4:	617b      	str	r3, [r7, #20]
   return(result);
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1e6      	bne.n	8005d9a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	f003 0310 	and.w	r3, r3, #16
 8005dd6:	2b10      	cmp	r3, #16
 8005dd8:	d103      	bne.n	8005de2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2210      	movs	r2, #16
 8005de0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005de8:	4619      	mov	r1, r3
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7ff f8b2 	bl	8004f54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005df0:	e00d      	b.n	8005e0e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f7fb f88a 	bl	8000f0c <HAL_UART_RxCpltCallback>
}
 8005df8:	e009      	b.n	8005e0e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	8b1b      	ldrh	r3, [r3, #24]
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f042 0208 	orr.w	r2, r2, #8
 8005e0a:	b292      	uxth	r2, r2
 8005e0c:	831a      	strh	r2, [r3, #24]
}
 8005e0e:	bf00      	nop
 8005e10:	3770      	adds	r7, #112	; 0x70
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	40008000 	.word	0x40008000

08005e1c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b09c      	sub	sp, #112	; 0x70
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005e2a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e34:	2b22      	cmp	r3, #34	; 0x22
 8005e36:	f040 80be 	bne.w	8005fb6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005e40:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e48:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005e4a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005e4e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005e52:	4013      	ands	r3, r2
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e58:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e5e:	1c9a      	adds	r2, r3, #2
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f040 80a3 	bne.w	8005fca <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e8c:	e853 3f00 	ldrex	r3, [r3]
 8005e90:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005e92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e98:	667b      	str	r3, [r7, #100]	; 0x64
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ea2:	657b      	str	r3, [r7, #84]	; 0x54
 8005ea4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005ea8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005eaa:	e841 2300 	strex	r3, r2, [r1]
 8005eae:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005eb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1e6      	bne.n	8005e84 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	3308      	adds	r3, #8
 8005ebc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ec0:	e853 3f00 	ldrex	r3, [r3]
 8005ec4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec8:	f023 0301 	bic.w	r3, r3, #1
 8005ecc:	663b      	str	r3, [r7, #96]	; 0x60
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	3308      	adds	r3, #8
 8005ed4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005ed6:	643a      	str	r2, [r7, #64]	; 0x40
 8005ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005edc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ede:	e841 2300 	strex	r3, r2, [r1]
 8005ee2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1e5      	bne.n	8005eb6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2220      	movs	r2, #32
 8005eee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a34      	ldr	r2, [pc, #208]	; (8005fd4 <UART_RxISR_16BIT+0x1b8>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d01f      	beq.n	8005f48 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d018      	beq.n	8005f48 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	e853 3f00 	ldrex	r3, [r3]
 8005f22:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005f2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	461a      	mov	r2, r3
 8005f32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f36:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f3c:	e841 2300 	strex	r3, r2, [r1]
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1e6      	bne.n	8005f16 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d12e      	bne.n	8005fae <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	e853 3f00 	ldrex	r3, [r3]
 8005f62:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f023 0310 	bic.w	r3, r3, #16
 8005f6a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	461a      	mov	r2, r3
 8005f72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f74:	61bb      	str	r3, [r7, #24]
 8005f76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f78:	6979      	ldr	r1, [r7, #20]
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	e841 2300 	strex	r3, r2, [r1]
 8005f80:	613b      	str	r3, [r7, #16]
   return(result);
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1e6      	bne.n	8005f56 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	f003 0310 	and.w	r3, r3, #16
 8005f92:	2b10      	cmp	r3, #16
 8005f94:	d103      	bne.n	8005f9e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	2210      	movs	r2, #16
 8005f9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fe ffd4 	bl	8004f54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005fac:	e00d      	b.n	8005fca <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f7fa ffac 	bl	8000f0c <HAL_UART_RxCpltCallback>
}
 8005fb4:	e009      	b.n	8005fca <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	8b1b      	ldrh	r3, [r3, #24]
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0208 	orr.w	r2, r2, #8
 8005fc6:	b292      	uxth	r2, r2
 8005fc8:	831a      	strh	r2, [r3, #24]
}
 8005fca:	bf00      	nop
 8005fcc:	3770      	adds	r7, #112	; 0x70
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	40008000 	.word	0x40008000

08005fd8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b0ac      	sub	sp, #176	; 0xb0
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005fe6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	69db      	ldr	r3, [r3, #28]
 8005ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800600e:	2b22      	cmp	r3, #34	; 0x22
 8006010:	f040 8182 	bne.w	8006318 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800601a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800601e:	e125      	b.n	800626c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006026:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800602a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800602e:	b2d9      	uxtb	r1, r3
 8006030:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006034:	b2da      	uxtb	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800603a:	400a      	ands	r2, r1
 800603c:	b2d2      	uxtb	r2, r2
 800603e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006044:	1c5a      	adds	r2, r3, #1
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006050:	b29b      	uxth	r3, r3
 8006052:	3b01      	subs	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800606a:	f003 0307 	and.w	r3, r3, #7
 800606e:	2b00      	cmp	r3, #0
 8006070:	d053      	beq.n	800611a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006076:	f003 0301 	and.w	r3, r3, #1
 800607a:	2b00      	cmp	r3, #0
 800607c:	d011      	beq.n	80060a2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800607e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00b      	beq.n	80060a2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2201      	movs	r2, #1
 8006090:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006098:	f043 0201 	orr.w	r2, r3, #1
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80060a6:	f003 0302 	and.w	r3, r3, #2
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d011      	beq.n	80060d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80060ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00b      	beq.n	80060d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2202      	movs	r2, #2
 80060c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c8:	f043 0204 	orr.w	r2, r3, #4
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80060d6:	f003 0304 	and.w	r3, r3, #4
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d011      	beq.n	8006102 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80060de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00b      	beq.n	8006102 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2204      	movs	r2, #4
 80060f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f8:	f043 0202 	orr.w	r2, r3, #2
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006108:	2b00      	cmp	r3, #0
 800610a:	d006      	beq.n	800611a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7fe ff17 	bl	8004f40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006120:	b29b      	uxth	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	f040 80a2 	bne.w	800626c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006130:	e853 3f00 	ldrex	r3, [r3]
 8006134:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8006136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800613c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	461a      	mov	r2, r3
 8006146:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800614a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800614c:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8006150:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006152:	e841 2300 	strex	r3, r2, [r1]
 8006156:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8006158:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1e4      	bne.n	8006128 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	3308      	adds	r3, #8
 8006164:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006166:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006168:	e853 3f00 	ldrex	r3, [r3]
 800616c:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800616e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006170:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006174:	f023 0301 	bic.w	r3, r3, #1
 8006178:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3308      	adds	r3, #8
 8006182:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006186:	66ba      	str	r2, [r7, #104]	; 0x68
 8006188:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800618c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800618e:	e841 2300 	strex	r3, r2, [r1]
 8006192:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8006194:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1e1      	bne.n	800615e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a60      	ldr	r2, [pc, #384]	; (8006334 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d021      	beq.n	80061fc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d01a      	beq.n	80061fc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061ce:	e853 3f00 	ldrex	r3, [r3]
 80061d2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80061d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80061da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	461a      	mov	r2, r3
 80061e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061e8:	657b      	str	r3, [r7, #84]	; 0x54
 80061ea:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80061ee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80061f0:	e841 2300 	strex	r3, r2, [r1]
 80061f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80061f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1e4      	bne.n	80061c6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006200:	2b01      	cmp	r3, #1
 8006202:	d130      	bne.n	8006266 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006210:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006212:	e853 3f00 	ldrex	r3, [r3]
 8006216:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621a:	f023 0310 	bic.w	r3, r3, #16
 800621e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	461a      	mov	r2, r3
 8006228:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800622c:	643b      	str	r3, [r7, #64]	; 0x40
 800622e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006230:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006232:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006234:	e841 2300 	strex	r3, r2, [r1]
 8006238:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800623a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1e4      	bne.n	800620a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	f003 0310 	and.w	r3, r3, #16
 800624a:	2b10      	cmp	r3, #16
 800624c:	d103      	bne.n	8006256 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2210      	movs	r2, #16
 8006254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800625c:	4619      	mov	r1, r3
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f7fe fe78 	bl	8004f54 <HAL_UARTEx_RxEventCallback>
 8006264:	e002      	b.n	800626c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f7fa fe50 	bl	8000f0c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800626c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8006270:	2b00      	cmp	r3, #0
 8006272:	d006      	beq.n	8006282 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006274:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006278:	f003 0320 	and.w	r3, r3, #32
 800627c:	2b00      	cmp	r3, #0
 800627e:	f47f aecf 	bne.w	8006020 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006288:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800628c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006290:	2b00      	cmp	r3, #0
 8006292:	d04b      	beq.n	800632c <UART_RxISR_8BIT_FIFOEN+0x354>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800629a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800629e:	429a      	cmp	r2, r3
 80062a0:	d244      	bcs.n	800632c <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	3308      	adds	r3, #8
 80062a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062aa:	6a3b      	ldr	r3, [r7, #32]
 80062ac:	e853 3f00 	ldrex	r3, [r3]
 80062b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	3308      	adds	r3, #8
 80062c2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80062c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80062cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80062ce:	e841 2300 	strex	r3, r2, [r1]
 80062d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1e3      	bne.n	80062a2 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a16      	ldr	r2, [pc, #88]	; (8006338 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80062de:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	e853 3f00 	ldrex	r3, [r3]
 80062ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f043 0320 	orr.w	r3, r3, #32
 80062f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	461a      	mov	r2, r3
 80062fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006302:	61bb      	str	r3, [r7, #24]
 8006304:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	6979      	ldr	r1, [r7, #20]
 8006308:	69ba      	ldr	r2, [r7, #24]
 800630a:	e841 2300 	strex	r3, r2, [r1]
 800630e:	613b      	str	r3, [r7, #16]
   return(result);
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1e4      	bne.n	80062e0 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006316:	e009      	b.n	800632c <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	8b1b      	ldrh	r3, [r3, #24]
 800631e:	b29a      	uxth	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0208 	orr.w	r2, r2, #8
 8006328:	b292      	uxth	r2, r2
 800632a:	831a      	strh	r2, [r3, #24]
}
 800632c:	bf00      	nop
 800632e:	37b0      	adds	r7, #176	; 0xb0
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	40008000 	.word	0x40008000
 8006338:	08005c61 	.word	0x08005c61

0800633c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b0ae      	sub	sp, #184	; 0xb8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800634a:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006372:	2b22      	cmp	r3, #34	; 0x22
 8006374:	f040 8186 	bne.w	8006684 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800637e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006382:	e129      	b.n	80065d8 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800638a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006392:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006396:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800639a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800639e:	4013      	ands	r3, r2
 80063a0:	b29a      	uxth	r2, r3
 80063a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80063a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ac:	1c9a      	adds	r2, r3, #2
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	3b01      	subs	r3, #1
 80063bc:	b29a      	uxth	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	69db      	ldr	r3, [r3, #28]
 80063ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80063ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80063d2:	f003 0307 	and.w	r3, r3, #7
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d053      	beq.n	8006482 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80063da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d011      	beq.n	800640a <UART_RxISR_16BIT_FIFOEN+0xce>
 80063e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80063ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00b      	beq.n	800640a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2201      	movs	r2, #1
 80063f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006400:	f043 0201 	orr.w	r2, r3, #1
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800640a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d011      	beq.n	800643a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006416:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00b      	beq.n	800643a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2202      	movs	r2, #2
 8006428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006430:	f043 0204 	orr.w	r2, r3, #4
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800643a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800643e:	f003 0304 	and.w	r3, r3, #4
 8006442:	2b00      	cmp	r3, #0
 8006444:	d011      	beq.n	800646a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006446:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00b      	beq.n	800646a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2204      	movs	r2, #4
 8006458:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006460:	f043 0202 	orr.w	r2, r3, #2
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006470:	2b00      	cmp	r3, #0
 8006472:	d006      	beq.n	8006482 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7fe fd63 	bl	8004f40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006488:	b29b      	uxth	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	f040 80a4 	bne.w	80065d8 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006496:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006498:	e853 3f00 	ldrex	r3, [r3]
 800649c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800649e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80064a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	461a      	mov	r2, r3
 80064ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80064b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80064b6:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80064ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80064be:	e841 2300 	strex	r3, r2, [r1]
 80064c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80064c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1e2      	bne.n	8006490 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3308      	adds	r3, #8
 80064d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064d4:	e853 3f00 	ldrex	r3, [r3]
 80064d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064e0:	f023 0301 	bic.w	r3, r3, #1
 80064e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	3308      	adds	r3, #8
 80064ee:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80064f2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064f4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064fa:	e841 2300 	strex	r3, r2, [r1]
 80064fe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006500:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1e1      	bne.n	80064ca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2220      	movs	r2, #32
 800650a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a60      	ldr	r2, [pc, #384]	; (80066a0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d021      	beq.n	8006568 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d01a      	beq.n	8006568 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800653a:	e853 3f00 	ldrex	r3, [r3]
 800653e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006540:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006542:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006546:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006554:	65bb      	str	r3, [r7, #88]	; 0x58
 8006556:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006558:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800655a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800655c:	e841 2300 	strex	r3, r2, [r1]
 8006560:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006562:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e4      	bne.n	8006532 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800656c:	2b01      	cmp	r3, #1
 800656e:	d130      	bne.n	80065d2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657e:	e853 3f00 	ldrex	r3, [r3]
 8006582:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006586:	f023 0310 	bic.w	r3, r3, #16
 800658a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	461a      	mov	r2, r3
 8006594:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006598:	647b      	str	r3, [r7, #68]	; 0x44
 800659a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800659c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800659e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065a0:	e841 2300 	strex	r3, r2, [r1]
 80065a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1e4      	bne.n	8006576 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	f003 0310 	and.w	r3, r3, #16
 80065b6:	2b10      	cmp	r3, #16
 80065b8:	d103      	bne.n	80065c2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2210      	movs	r2, #16
 80065c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80065c8:	4619      	mov	r1, r3
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7fe fcc2 	bl	8004f54 <HAL_UARTEx_RxEventCallback>
 80065d0:	e002      	b.n	80065d8 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7fa fc9a 	bl	8000f0c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80065d8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d006      	beq.n	80065ee <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80065e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80065e4:	f003 0320 	and.w	r3, r3, #32
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f47f aecb 	bne.w	8006384 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80065f4:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80065f8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d04b      	beq.n	8006698 <UART_RxISR_16BIT_FIFOEN+0x35c>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006606:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 800660a:	429a      	cmp	r2, r3
 800660c:	d244      	bcs.n	8006698 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	3308      	adds	r3, #8
 8006614:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006618:	e853 3f00 	ldrex	r3, [r3]
 800661c:	623b      	str	r3, [r7, #32]
   return(result);
 800661e:	6a3b      	ldr	r3, [r7, #32]
 8006620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006624:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	3308      	adds	r3, #8
 800662e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006632:	633a      	str	r2, [r7, #48]	; 0x30
 8006634:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006636:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1e3      	bne.n	800660e <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a16      	ldr	r2, [pc, #88]	; (80066a4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800664a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	e853 3f00 	ldrex	r3, [r3]
 8006658:	60fb      	str	r3, [r7, #12]
   return(result);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f043 0320 	orr.w	r3, r3, #32
 8006660:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	461a      	mov	r2, r3
 800666a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800666e:	61fb      	str	r3, [r7, #28]
 8006670:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	69b9      	ldr	r1, [r7, #24]
 8006674:	69fa      	ldr	r2, [r7, #28]
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	617b      	str	r3, [r7, #20]
   return(result);
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e4      	bne.n	800664c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006682:	e009      	b.n	8006698 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	8b1b      	ldrh	r3, [r3, #24]
 800668a:	b29a      	uxth	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f042 0208 	orr.w	r2, r2, #8
 8006694:	b292      	uxth	r2, r2
 8006696:	831a      	strh	r2, [r3, #24]
}
 8006698:	bf00      	nop
 800669a:	37b8      	adds	r7, #184	; 0xb8
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}
 80066a0:	40008000 	.word	0x40008000
 80066a4:	08005e1d 	.word	0x08005e1d

080066a8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80066b0:	bf00      	nop
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d101      	bne.n	80066fa <HAL_UARTEx_DisableFifoMode+0x16>
 80066f6:	2302      	movs	r3, #2
 80066f8:	e027      	b.n	800674a <HAL_UARTEx_DisableFifoMode+0x66>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2224      	movs	r2, #36	; 0x24
 8006706:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f022 0201 	bic.w	r2, r2, #1
 8006720:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006728:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2220      	movs	r2, #32
 800673c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006766:	2b01      	cmp	r3, #1
 8006768:	d101      	bne.n	800676e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800676a:	2302      	movs	r3, #2
 800676c:	e02d      	b.n	80067ca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2224      	movs	r2, #36	; 0x24
 800677a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f022 0201 	bic.w	r2, r2, #1
 8006794:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 f850 	bl	8006850 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2220      	movs	r2, #32
 80067bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3710      	adds	r7, #16
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067d2:	b580      	push	{r7, lr}
 80067d4:	b084      	sub	sp, #16
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
 80067da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d101      	bne.n	80067ea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80067e6:	2302      	movs	r3, #2
 80067e8:	e02d      	b.n	8006846 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2224      	movs	r2, #36	; 0x24
 80067f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0201 	bic.w	r2, r2, #1
 8006810:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f812 	bl	8006850 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2220      	movs	r2, #32
 8006838:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006844:	2300      	movs	r3, #0
}
 8006846:	4618      	mov	r0, r3
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
	...

08006850 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800685c:	2b00      	cmp	r3, #0
 800685e:	d108      	bne.n	8006872 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006870:	e031      	b.n	80068d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006872:	2308      	movs	r3, #8
 8006874:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006876:	2308      	movs	r3, #8
 8006878:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	0e5b      	lsrs	r3, r3, #25
 8006882:	b2db      	uxtb	r3, r3
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	0f5b      	lsrs	r3, r3, #29
 8006892:	b2db      	uxtb	r3, r3
 8006894:	f003 0307 	and.w	r3, r3, #7
 8006898:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800689a:	7bbb      	ldrb	r3, [r7, #14]
 800689c:	7b3a      	ldrb	r2, [r7, #12]
 800689e:	4911      	ldr	r1, [pc, #68]	; (80068e4 <UARTEx_SetNbDataToProcess+0x94>)
 80068a0:	5c8a      	ldrb	r2, [r1, r2]
 80068a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80068a6:	7b3a      	ldrb	r2, [r7, #12]
 80068a8:	490f      	ldr	r1, [pc, #60]	; (80068e8 <UARTEx_SetNbDataToProcess+0x98>)
 80068aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068b8:	7bfb      	ldrb	r3, [r7, #15]
 80068ba:	7b7a      	ldrb	r2, [r7, #13]
 80068bc:	4909      	ldr	r1, [pc, #36]	; (80068e4 <UARTEx_SetNbDataToProcess+0x94>)
 80068be:	5c8a      	ldrb	r2, [r1, r2]
 80068c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80068c4:	7b7a      	ldrb	r2, [r7, #13]
 80068c6:	4908      	ldr	r1, [pc, #32]	; (80068e8 <UARTEx_SetNbDataToProcess+0x98>)
 80068c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80068ce:	b29a      	uxth	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80068d6:	bf00      	nop
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	08009454 	.word	0x08009454
 80068e8:	0800945c 	.word	0x0800945c

080068ec <atoi>:
 80068ec:	220a      	movs	r2, #10
 80068ee:	2100      	movs	r1, #0
 80068f0:	f000 b882 	b.w	80069f8 <strtol>

080068f4 <_strtol_l.constprop.0>:
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068fa:	d001      	beq.n	8006900 <_strtol_l.constprop.0+0xc>
 80068fc:	2b24      	cmp	r3, #36	; 0x24
 80068fe:	d906      	bls.n	800690e <_strtol_l.constprop.0+0x1a>
 8006900:	f000 fe54 	bl	80075ac <__errno>
 8006904:	2316      	movs	r3, #22
 8006906:	6003      	str	r3, [r0, #0]
 8006908:	2000      	movs	r0, #0
 800690a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800690e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80069f4 <_strtol_l.constprop.0+0x100>
 8006912:	460d      	mov	r5, r1
 8006914:	462e      	mov	r6, r5
 8006916:	f815 4b01 	ldrb.w	r4, [r5], #1
 800691a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800691e:	f017 0708 	ands.w	r7, r7, #8
 8006922:	d1f7      	bne.n	8006914 <_strtol_l.constprop.0+0x20>
 8006924:	2c2d      	cmp	r4, #45	; 0x2d
 8006926:	d132      	bne.n	800698e <_strtol_l.constprop.0+0x9a>
 8006928:	782c      	ldrb	r4, [r5, #0]
 800692a:	2701      	movs	r7, #1
 800692c:	1cb5      	adds	r5, r6, #2
 800692e:	2b00      	cmp	r3, #0
 8006930:	d05b      	beq.n	80069ea <_strtol_l.constprop.0+0xf6>
 8006932:	2b10      	cmp	r3, #16
 8006934:	d109      	bne.n	800694a <_strtol_l.constprop.0+0x56>
 8006936:	2c30      	cmp	r4, #48	; 0x30
 8006938:	d107      	bne.n	800694a <_strtol_l.constprop.0+0x56>
 800693a:	782c      	ldrb	r4, [r5, #0]
 800693c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006940:	2c58      	cmp	r4, #88	; 0x58
 8006942:	d14d      	bne.n	80069e0 <_strtol_l.constprop.0+0xec>
 8006944:	786c      	ldrb	r4, [r5, #1]
 8006946:	2310      	movs	r3, #16
 8006948:	3502      	adds	r5, #2
 800694a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800694e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006952:	f04f 0e00 	mov.w	lr, #0
 8006956:	fbb8 f9f3 	udiv	r9, r8, r3
 800695a:	4676      	mov	r6, lr
 800695c:	fb03 8a19 	mls	sl, r3, r9, r8
 8006960:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006964:	f1bc 0f09 	cmp.w	ip, #9
 8006968:	d816      	bhi.n	8006998 <_strtol_l.constprop.0+0xa4>
 800696a:	4664      	mov	r4, ip
 800696c:	42a3      	cmp	r3, r4
 800696e:	dd24      	ble.n	80069ba <_strtol_l.constprop.0+0xc6>
 8006970:	f1be 3fff 	cmp.w	lr, #4294967295
 8006974:	d008      	beq.n	8006988 <_strtol_l.constprop.0+0x94>
 8006976:	45b1      	cmp	r9, r6
 8006978:	d31c      	bcc.n	80069b4 <_strtol_l.constprop.0+0xc0>
 800697a:	d101      	bne.n	8006980 <_strtol_l.constprop.0+0x8c>
 800697c:	45a2      	cmp	sl, r4
 800697e:	db19      	blt.n	80069b4 <_strtol_l.constprop.0+0xc0>
 8006980:	fb06 4603 	mla	r6, r6, r3, r4
 8006984:	f04f 0e01 	mov.w	lr, #1
 8006988:	f815 4b01 	ldrb.w	r4, [r5], #1
 800698c:	e7e8      	b.n	8006960 <_strtol_l.constprop.0+0x6c>
 800698e:	2c2b      	cmp	r4, #43	; 0x2b
 8006990:	bf04      	itt	eq
 8006992:	782c      	ldrbeq	r4, [r5, #0]
 8006994:	1cb5      	addeq	r5, r6, #2
 8006996:	e7ca      	b.n	800692e <_strtol_l.constprop.0+0x3a>
 8006998:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800699c:	f1bc 0f19 	cmp.w	ip, #25
 80069a0:	d801      	bhi.n	80069a6 <_strtol_l.constprop.0+0xb2>
 80069a2:	3c37      	subs	r4, #55	; 0x37
 80069a4:	e7e2      	b.n	800696c <_strtol_l.constprop.0+0x78>
 80069a6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80069aa:	f1bc 0f19 	cmp.w	ip, #25
 80069ae:	d804      	bhi.n	80069ba <_strtol_l.constprop.0+0xc6>
 80069b0:	3c57      	subs	r4, #87	; 0x57
 80069b2:	e7db      	b.n	800696c <_strtol_l.constprop.0+0x78>
 80069b4:	f04f 3eff 	mov.w	lr, #4294967295
 80069b8:	e7e6      	b.n	8006988 <_strtol_l.constprop.0+0x94>
 80069ba:	f1be 3fff 	cmp.w	lr, #4294967295
 80069be:	d105      	bne.n	80069cc <_strtol_l.constprop.0+0xd8>
 80069c0:	2322      	movs	r3, #34	; 0x22
 80069c2:	6003      	str	r3, [r0, #0]
 80069c4:	4646      	mov	r6, r8
 80069c6:	b942      	cbnz	r2, 80069da <_strtol_l.constprop.0+0xe6>
 80069c8:	4630      	mov	r0, r6
 80069ca:	e79e      	b.n	800690a <_strtol_l.constprop.0+0x16>
 80069cc:	b107      	cbz	r7, 80069d0 <_strtol_l.constprop.0+0xdc>
 80069ce:	4276      	negs	r6, r6
 80069d0:	2a00      	cmp	r2, #0
 80069d2:	d0f9      	beq.n	80069c8 <_strtol_l.constprop.0+0xd4>
 80069d4:	f1be 0f00 	cmp.w	lr, #0
 80069d8:	d000      	beq.n	80069dc <_strtol_l.constprop.0+0xe8>
 80069da:	1e69      	subs	r1, r5, #1
 80069dc:	6011      	str	r1, [r2, #0]
 80069de:	e7f3      	b.n	80069c8 <_strtol_l.constprop.0+0xd4>
 80069e0:	2430      	movs	r4, #48	; 0x30
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1b1      	bne.n	800694a <_strtol_l.constprop.0+0x56>
 80069e6:	2308      	movs	r3, #8
 80069e8:	e7af      	b.n	800694a <_strtol_l.constprop.0+0x56>
 80069ea:	2c30      	cmp	r4, #48	; 0x30
 80069ec:	d0a5      	beq.n	800693a <_strtol_l.constprop.0+0x46>
 80069ee:	230a      	movs	r3, #10
 80069f0:	e7ab      	b.n	800694a <_strtol_l.constprop.0+0x56>
 80069f2:	bf00      	nop
 80069f4:	08009465 	.word	0x08009465

080069f8 <strtol>:
 80069f8:	4613      	mov	r3, r2
 80069fa:	460a      	mov	r2, r1
 80069fc:	4601      	mov	r1, r0
 80069fe:	4802      	ldr	r0, [pc, #8]	; (8006a08 <strtol+0x10>)
 8006a00:	6800      	ldr	r0, [r0, #0]
 8006a02:	f7ff bf77 	b.w	80068f4 <_strtol_l.constprop.0>
 8006a06:	bf00      	nop
 8006a08:	20000064 	.word	0x20000064

08006a0c <__cvt>:
 8006a0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a10:	ec55 4b10 	vmov	r4, r5, d0
 8006a14:	2d00      	cmp	r5, #0
 8006a16:	460e      	mov	r6, r1
 8006a18:	4619      	mov	r1, r3
 8006a1a:	462b      	mov	r3, r5
 8006a1c:	bfbb      	ittet	lt
 8006a1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a22:	461d      	movlt	r5, r3
 8006a24:	2300      	movge	r3, #0
 8006a26:	232d      	movlt	r3, #45	; 0x2d
 8006a28:	700b      	strb	r3, [r1, #0]
 8006a2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006a30:	4691      	mov	r9, r2
 8006a32:	f023 0820 	bic.w	r8, r3, #32
 8006a36:	bfbc      	itt	lt
 8006a38:	4622      	movlt	r2, r4
 8006a3a:	4614      	movlt	r4, r2
 8006a3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a40:	d005      	beq.n	8006a4e <__cvt+0x42>
 8006a42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a46:	d100      	bne.n	8006a4a <__cvt+0x3e>
 8006a48:	3601      	adds	r6, #1
 8006a4a:	2102      	movs	r1, #2
 8006a4c:	e000      	b.n	8006a50 <__cvt+0x44>
 8006a4e:	2103      	movs	r1, #3
 8006a50:	ab03      	add	r3, sp, #12
 8006a52:	9301      	str	r3, [sp, #4]
 8006a54:	ab02      	add	r3, sp, #8
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	ec45 4b10 	vmov	d0, r4, r5
 8006a5c:	4653      	mov	r3, sl
 8006a5e:	4632      	mov	r2, r6
 8006a60:	f000 fe62 	bl	8007728 <_dtoa_r>
 8006a64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a68:	4607      	mov	r7, r0
 8006a6a:	d102      	bne.n	8006a72 <__cvt+0x66>
 8006a6c:	f019 0f01 	tst.w	r9, #1
 8006a70:	d022      	beq.n	8006ab8 <__cvt+0xac>
 8006a72:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a76:	eb07 0906 	add.w	r9, r7, r6
 8006a7a:	d110      	bne.n	8006a9e <__cvt+0x92>
 8006a7c:	783b      	ldrb	r3, [r7, #0]
 8006a7e:	2b30      	cmp	r3, #48	; 0x30
 8006a80:	d10a      	bne.n	8006a98 <__cvt+0x8c>
 8006a82:	2200      	movs	r2, #0
 8006a84:	2300      	movs	r3, #0
 8006a86:	4620      	mov	r0, r4
 8006a88:	4629      	mov	r1, r5
 8006a8a:	f7fa f835 	bl	8000af8 <__aeabi_dcmpeq>
 8006a8e:	b918      	cbnz	r0, 8006a98 <__cvt+0x8c>
 8006a90:	f1c6 0601 	rsb	r6, r6, #1
 8006a94:	f8ca 6000 	str.w	r6, [sl]
 8006a98:	f8da 3000 	ldr.w	r3, [sl]
 8006a9c:	4499      	add	r9, r3
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	4629      	mov	r1, r5
 8006aa6:	f7fa f827 	bl	8000af8 <__aeabi_dcmpeq>
 8006aaa:	b108      	cbz	r0, 8006ab0 <__cvt+0xa4>
 8006aac:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ab0:	2230      	movs	r2, #48	; 0x30
 8006ab2:	9b03      	ldr	r3, [sp, #12]
 8006ab4:	454b      	cmp	r3, r9
 8006ab6:	d307      	bcc.n	8006ac8 <__cvt+0xbc>
 8006ab8:	9b03      	ldr	r3, [sp, #12]
 8006aba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006abc:	1bdb      	subs	r3, r3, r7
 8006abe:	4638      	mov	r0, r7
 8006ac0:	6013      	str	r3, [r2, #0]
 8006ac2:	b004      	add	sp, #16
 8006ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac8:	1c59      	adds	r1, r3, #1
 8006aca:	9103      	str	r1, [sp, #12]
 8006acc:	701a      	strb	r2, [r3, #0]
 8006ace:	e7f0      	b.n	8006ab2 <__cvt+0xa6>

08006ad0 <__exponent>:
 8006ad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	2900      	cmp	r1, #0
 8006ad6:	bfb8      	it	lt
 8006ad8:	4249      	neglt	r1, r1
 8006ada:	f803 2b02 	strb.w	r2, [r3], #2
 8006ade:	bfb4      	ite	lt
 8006ae0:	222d      	movlt	r2, #45	; 0x2d
 8006ae2:	222b      	movge	r2, #43	; 0x2b
 8006ae4:	2909      	cmp	r1, #9
 8006ae6:	7042      	strb	r2, [r0, #1]
 8006ae8:	dd2a      	ble.n	8006b40 <__exponent+0x70>
 8006aea:	f10d 0207 	add.w	r2, sp, #7
 8006aee:	4617      	mov	r7, r2
 8006af0:	260a      	movs	r6, #10
 8006af2:	4694      	mov	ip, r2
 8006af4:	fb91 f5f6 	sdiv	r5, r1, r6
 8006af8:	fb06 1415 	mls	r4, r6, r5, r1
 8006afc:	3430      	adds	r4, #48	; 0x30
 8006afe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006b02:	460c      	mov	r4, r1
 8006b04:	2c63      	cmp	r4, #99	; 0x63
 8006b06:	f102 32ff 	add.w	r2, r2, #4294967295
 8006b0a:	4629      	mov	r1, r5
 8006b0c:	dcf1      	bgt.n	8006af2 <__exponent+0x22>
 8006b0e:	3130      	adds	r1, #48	; 0x30
 8006b10:	f1ac 0402 	sub.w	r4, ip, #2
 8006b14:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006b18:	1c41      	adds	r1, r0, #1
 8006b1a:	4622      	mov	r2, r4
 8006b1c:	42ba      	cmp	r2, r7
 8006b1e:	d30a      	bcc.n	8006b36 <__exponent+0x66>
 8006b20:	f10d 0209 	add.w	r2, sp, #9
 8006b24:	eba2 020c 	sub.w	r2, r2, ip
 8006b28:	42bc      	cmp	r4, r7
 8006b2a:	bf88      	it	hi
 8006b2c:	2200      	movhi	r2, #0
 8006b2e:	4413      	add	r3, r2
 8006b30:	1a18      	subs	r0, r3, r0
 8006b32:	b003      	add	sp, #12
 8006b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b36:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006b3a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006b3e:	e7ed      	b.n	8006b1c <__exponent+0x4c>
 8006b40:	2330      	movs	r3, #48	; 0x30
 8006b42:	3130      	adds	r1, #48	; 0x30
 8006b44:	7083      	strb	r3, [r0, #2]
 8006b46:	70c1      	strb	r1, [r0, #3]
 8006b48:	1d03      	adds	r3, r0, #4
 8006b4a:	e7f1      	b.n	8006b30 <__exponent+0x60>

08006b4c <_printf_float>:
 8006b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b50:	ed2d 8b02 	vpush	{d8}
 8006b54:	b08d      	sub	sp, #52	; 0x34
 8006b56:	460c      	mov	r4, r1
 8006b58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b5c:	4616      	mov	r6, r2
 8006b5e:	461f      	mov	r7, r3
 8006b60:	4605      	mov	r5, r0
 8006b62:	f000 fcd9 	bl	8007518 <_localeconv_r>
 8006b66:	f8d0 a000 	ldr.w	sl, [r0]
 8006b6a:	4650      	mov	r0, sl
 8006b6c:	f7f9 fb98 	bl	80002a0 <strlen>
 8006b70:	2300      	movs	r3, #0
 8006b72:	930a      	str	r3, [sp, #40]	; 0x28
 8006b74:	6823      	ldr	r3, [r4, #0]
 8006b76:	9305      	str	r3, [sp, #20]
 8006b78:	f8d8 3000 	ldr.w	r3, [r8]
 8006b7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006b80:	3307      	adds	r3, #7
 8006b82:	f023 0307 	bic.w	r3, r3, #7
 8006b86:	f103 0208 	add.w	r2, r3, #8
 8006b8a:	f8c8 2000 	str.w	r2, [r8]
 8006b8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006b96:	9307      	str	r3, [sp, #28]
 8006b98:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b9c:	ee08 0a10 	vmov	s16, r0
 8006ba0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006ba4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ba8:	4b9e      	ldr	r3, [pc, #632]	; (8006e24 <_printf_float+0x2d8>)
 8006baa:	f04f 32ff 	mov.w	r2, #4294967295
 8006bae:	f7f9 ffd5 	bl	8000b5c <__aeabi_dcmpun>
 8006bb2:	bb88      	cbnz	r0, 8006c18 <_printf_float+0xcc>
 8006bb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bb8:	4b9a      	ldr	r3, [pc, #616]	; (8006e24 <_printf_float+0x2d8>)
 8006bba:	f04f 32ff 	mov.w	r2, #4294967295
 8006bbe:	f7f9 ffaf 	bl	8000b20 <__aeabi_dcmple>
 8006bc2:	bb48      	cbnz	r0, 8006c18 <_printf_float+0xcc>
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	4640      	mov	r0, r8
 8006bca:	4649      	mov	r1, r9
 8006bcc:	f7f9 ff9e 	bl	8000b0c <__aeabi_dcmplt>
 8006bd0:	b110      	cbz	r0, 8006bd8 <_printf_float+0x8c>
 8006bd2:	232d      	movs	r3, #45	; 0x2d
 8006bd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bd8:	4a93      	ldr	r2, [pc, #588]	; (8006e28 <_printf_float+0x2dc>)
 8006bda:	4b94      	ldr	r3, [pc, #592]	; (8006e2c <_printf_float+0x2e0>)
 8006bdc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006be0:	bf94      	ite	ls
 8006be2:	4690      	movls	r8, r2
 8006be4:	4698      	movhi	r8, r3
 8006be6:	2303      	movs	r3, #3
 8006be8:	6123      	str	r3, [r4, #16]
 8006bea:	9b05      	ldr	r3, [sp, #20]
 8006bec:	f023 0304 	bic.w	r3, r3, #4
 8006bf0:	6023      	str	r3, [r4, #0]
 8006bf2:	f04f 0900 	mov.w	r9, #0
 8006bf6:	9700      	str	r7, [sp, #0]
 8006bf8:	4633      	mov	r3, r6
 8006bfa:	aa0b      	add	r2, sp, #44	; 0x2c
 8006bfc:	4621      	mov	r1, r4
 8006bfe:	4628      	mov	r0, r5
 8006c00:	f000 f9da 	bl	8006fb8 <_printf_common>
 8006c04:	3001      	adds	r0, #1
 8006c06:	f040 8090 	bne.w	8006d2a <_printf_float+0x1de>
 8006c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0e:	b00d      	add	sp, #52	; 0x34
 8006c10:	ecbd 8b02 	vpop	{d8}
 8006c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c18:	4642      	mov	r2, r8
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	4640      	mov	r0, r8
 8006c1e:	4649      	mov	r1, r9
 8006c20:	f7f9 ff9c 	bl	8000b5c <__aeabi_dcmpun>
 8006c24:	b140      	cbz	r0, 8006c38 <_printf_float+0xec>
 8006c26:	464b      	mov	r3, r9
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	bfbc      	itt	lt
 8006c2c:	232d      	movlt	r3, #45	; 0x2d
 8006c2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c32:	4a7f      	ldr	r2, [pc, #508]	; (8006e30 <_printf_float+0x2e4>)
 8006c34:	4b7f      	ldr	r3, [pc, #508]	; (8006e34 <_printf_float+0x2e8>)
 8006c36:	e7d1      	b.n	8006bdc <_printf_float+0x90>
 8006c38:	6863      	ldr	r3, [r4, #4]
 8006c3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006c3e:	9206      	str	r2, [sp, #24]
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	d13f      	bne.n	8006cc4 <_printf_float+0x178>
 8006c44:	2306      	movs	r3, #6
 8006c46:	6063      	str	r3, [r4, #4]
 8006c48:	9b05      	ldr	r3, [sp, #20]
 8006c4a:	6861      	ldr	r1, [r4, #4]
 8006c4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006c50:	2300      	movs	r3, #0
 8006c52:	9303      	str	r3, [sp, #12]
 8006c54:	ab0a      	add	r3, sp, #40	; 0x28
 8006c56:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006c5a:	ab09      	add	r3, sp, #36	; 0x24
 8006c5c:	ec49 8b10 	vmov	d0, r8, r9
 8006c60:	9300      	str	r3, [sp, #0]
 8006c62:	6022      	str	r2, [r4, #0]
 8006c64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c68:	4628      	mov	r0, r5
 8006c6a:	f7ff fecf 	bl	8006a0c <__cvt>
 8006c6e:	9b06      	ldr	r3, [sp, #24]
 8006c70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c72:	2b47      	cmp	r3, #71	; 0x47
 8006c74:	4680      	mov	r8, r0
 8006c76:	d108      	bne.n	8006c8a <_printf_float+0x13e>
 8006c78:	1cc8      	adds	r0, r1, #3
 8006c7a:	db02      	blt.n	8006c82 <_printf_float+0x136>
 8006c7c:	6863      	ldr	r3, [r4, #4]
 8006c7e:	4299      	cmp	r1, r3
 8006c80:	dd41      	ble.n	8006d06 <_printf_float+0x1ba>
 8006c82:	f1ab 0302 	sub.w	r3, fp, #2
 8006c86:	fa5f fb83 	uxtb.w	fp, r3
 8006c8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c8e:	d820      	bhi.n	8006cd2 <_printf_float+0x186>
 8006c90:	3901      	subs	r1, #1
 8006c92:	465a      	mov	r2, fp
 8006c94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c98:	9109      	str	r1, [sp, #36]	; 0x24
 8006c9a:	f7ff ff19 	bl	8006ad0 <__exponent>
 8006c9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ca0:	1813      	adds	r3, r2, r0
 8006ca2:	2a01      	cmp	r2, #1
 8006ca4:	4681      	mov	r9, r0
 8006ca6:	6123      	str	r3, [r4, #16]
 8006ca8:	dc02      	bgt.n	8006cb0 <_printf_float+0x164>
 8006caa:	6822      	ldr	r2, [r4, #0]
 8006cac:	07d2      	lsls	r2, r2, #31
 8006cae:	d501      	bpl.n	8006cb4 <_printf_float+0x168>
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	6123      	str	r3, [r4, #16]
 8006cb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d09c      	beq.n	8006bf6 <_printf_float+0xaa>
 8006cbc:	232d      	movs	r3, #45	; 0x2d
 8006cbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cc2:	e798      	b.n	8006bf6 <_printf_float+0xaa>
 8006cc4:	9a06      	ldr	r2, [sp, #24]
 8006cc6:	2a47      	cmp	r2, #71	; 0x47
 8006cc8:	d1be      	bne.n	8006c48 <_printf_float+0xfc>
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1bc      	bne.n	8006c48 <_printf_float+0xfc>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e7b9      	b.n	8006c46 <_printf_float+0xfa>
 8006cd2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006cd6:	d118      	bne.n	8006d0a <_printf_float+0x1be>
 8006cd8:	2900      	cmp	r1, #0
 8006cda:	6863      	ldr	r3, [r4, #4]
 8006cdc:	dd0b      	ble.n	8006cf6 <_printf_float+0x1aa>
 8006cde:	6121      	str	r1, [r4, #16]
 8006ce0:	b913      	cbnz	r3, 8006ce8 <_printf_float+0x19c>
 8006ce2:	6822      	ldr	r2, [r4, #0]
 8006ce4:	07d0      	lsls	r0, r2, #31
 8006ce6:	d502      	bpl.n	8006cee <_printf_float+0x1a2>
 8006ce8:	3301      	adds	r3, #1
 8006cea:	440b      	add	r3, r1
 8006cec:	6123      	str	r3, [r4, #16]
 8006cee:	65a1      	str	r1, [r4, #88]	; 0x58
 8006cf0:	f04f 0900 	mov.w	r9, #0
 8006cf4:	e7de      	b.n	8006cb4 <_printf_float+0x168>
 8006cf6:	b913      	cbnz	r3, 8006cfe <_printf_float+0x1b2>
 8006cf8:	6822      	ldr	r2, [r4, #0]
 8006cfa:	07d2      	lsls	r2, r2, #31
 8006cfc:	d501      	bpl.n	8006d02 <_printf_float+0x1b6>
 8006cfe:	3302      	adds	r3, #2
 8006d00:	e7f4      	b.n	8006cec <_printf_float+0x1a0>
 8006d02:	2301      	movs	r3, #1
 8006d04:	e7f2      	b.n	8006cec <_printf_float+0x1a0>
 8006d06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d0c:	4299      	cmp	r1, r3
 8006d0e:	db05      	blt.n	8006d1c <_printf_float+0x1d0>
 8006d10:	6823      	ldr	r3, [r4, #0]
 8006d12:	6121      	str	r1, [r4, #16]
 8006d14:	07d8      	lsls	r0, r3, #31
 8006d16:	d5ea      	bpl.n	8006cee <_printf_float+0x1a2>
 8006d18:	1c4b      	adds	r3, r1, #1
 8006d1a:	e7e7      	b.n	8006cec <_printf_float+0x1a0>
 8006d1c:	2900      	cmp	r1, #0
 8006d1e:	bfd4      	ite	le
 8006d20:	f1c1 0202 	rsble	r2, r1, #2
 8006d24:	2201      	movgt	r2, #1
 8006d26:	4413      	add	r3, r2
 8006d28:	e7e0      	b.n	8006cec <_printf_float+0x1a0>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	055a      	lsls	r2, r3, #21
 8006d2e:	d407      	bmi.n	8006d40 <_printf_float+0x1f4>
 8006d30:	6923      	ldr	r3, [r4, #16]
 8006d32:	4642      	mov	r2, r8
 8006d34:	4631      	mov	r1, r6
 8006d36:	4628      	mov	r0, r5
 8006d38:	47b8      	blx	r7
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	d12c      	bne.n	8006d98 <_printf_float+0x24c>
 8006d3e:	e764      	b.n	8006c0a <_printf_float+0xbe>
 8006d40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d44:	f240 80e0 	bls.w	8006f08 <_printf_float+0x3bc>
 8006d48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2300      	movs	r3, #0
 8006d50:	f7f9 fed2 	bl	8000af8 <__aeabi_dcmpeq>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	d034      	beq.n	8006dc2 <_printf_float+0x276>
 8006d58:	4a37      	ldr	r2, [pc, #220]	; (8006e38 <_printf_float+0x2ec>)
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	4631      	mov	r1, r6
 8006d5e:	4628      	mov	r0, r5
 8006d60:	47b8      	blx	r7
 8006d62:	3001      	adds	r0, #1
 8006d64:	f43f af51 	beq.w	8006c0a <_printf_float+0xbe>
 8006d68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	db02      	blt.n	8006d76 <_printf_float+0x22a>
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	07d8      	lsls	r0, r3, #31
 8006d74:	d510      	bpl.n	8006d98 <_printf_float+0x24c>
 8006d76:	ee18 3a10 	vmov	r3, s16
 8006d7a:	4652      	mov	r2, sl
 8006d7c:	4631      	mov	r1, r6
 8006d7e:	4628      	mov	r0, r5
 8006d80:	47b8      	blx	r7
 8006d82:	3001      	adds	r0, #1
 8006d84:	f43f af41 	beq.w	8006c0a <_printf_float+0xbe>
 8006d88:	f04f 0800 	mov.w	r8, #0
 8006d8c:	f104 091a 	add.w	r9, r4, #26
 8006d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d92:	3b01      	subs	r3, #1
 8006d94:	4543      	cmp	r3, r8
 8006d96:	dc09      	bgt.n	8006dac <_printf_float+0x260>
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	079b      	lsls	r3, r3, #30
 8006d9c:	f100 8107 	bmi.w	8006fae <_printf_float+0x462>
 8006da0:	68e0      	ldr	r0, [r4, #12]
 8006da2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006da4:	4298      	cmp	r0, r3
 8006da6:	bfb8      	it	lt
 8006da8:	4618      	movlt	r0, r3
 8006daa:	e730      	b.n	8006c0e <_printf_float+0xc2>
 8006dac:	2301      	movs	r3, #1
 8006dae:	464a      	mov	r2, r9
 8006db0:	4631      	mov	r1, r6
 8006db2:	4628      	mov	r0, r5
 8006db4:	47b8      	blx	r7
 8006db6:	3001      	adds	r0, #1
 8006db8:	f43f af27 	beq.w	8006c0a <_printf_float+0xbe>
 8006dbc:	f108 0801 	add.w	r8, r8, #1
 8006dc0:	e7e6      	b.n	8006d90 <_printf_float+0x244>
 8006dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	dc39      	bgt.n	8006e3c <_printf_float+0x2f0>
 8006dc8:	4a1b      	ldr	r2, [pc, #108]	; (8006e38 <_printf_float+0x2ec>)
 8006dca:	2301      	movs	r3, #1
 8006dcc:	4631      	mov	r1, r6
 8006dce:	4628      	mov	r0, r5
 8006dd0:	47b8      	blx	r7
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	f43f af19 	beq.w	8006c0a <_printf_float+0xbe>
 8006dd8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	d102      	bne.n	8006de6 <_printf_float+0x29a>
 8006de0:	6823      	ldr	r3, [r4, #0]
 8006de2:	07d9      	lsls	r1, r3, #31
 8006de4:	d5d8      	bpl.n	8006d98 <_printf_float+0x24c>
 8006de6:	ee18 3a10 	vmov	r3, s16
 8006dea:	4652      	mov	r2, sl
 8006dec:	4631      	mov	r1, r6
 8006dee:	4628      	mov	r0, r5
 8006df0:	47b8      	blx	r7
 8006df2:	3001      	adds	r0, #1
 8006df4:	f43f af09 	beq.w	8006c0a <_printf_float+0xbe>
 8006df8:	f04f 0900 	mov.w	r9, #0
 8006dfc:	f104 0a1a 	add.w	sl, r4, #26
 8006e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e02:	425b      	negs	r3, r3
 8006e04:	454b      	cmp	r3, r9
 8006e06:	dc01      	bgt.n	8006e0c <_printf_float+0x2c0>
 8006e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e0a:	e792      	b.n	8006d32 <_printf_float+0x1e6>
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	4652      	mov	r2, sl
 8006e10:	4631      	mov	r1, r6
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b8      	blx	r7
 8006e16:	3001      	adds	r0, #1
 8006e18:	f43f aef7 	beq.w	8006c0a <_printf_float+0xbe>
 8006e1c:	f109 0901 	add.w	r9, r9, #1
 8006e20:	e7ee      	b.n	8006e00 <_printf_float+0x2b4>
 8006e22:	bf00      	nop
 8006e24:	7fefffff 	.word	0x7fefffff
 8006e28:	08009565 	.word	0x08009565
 8006e2c:	08009569 	.word	0x08009569
 8006e30:	0800956d 	.word	0x0800956d
 8006e34:	08009571 	.word	0x08009571
 8006e38:	08009575 	.word	0x08009575
 8006e3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e40:	429a      	cmp	r2, r3
 8006e42:	bfa8      	it	ge
 8006e44:	461a      	movge	r2, r3
 8006e46:	2a00      	cmp	r2, #0
 8006e48:	4691      	mov	r9, r2
 8006e4a:	dc37      	bgt.n	8006ebc <_printf_float+0x370>
 8006e4c:	f04f 0b00 	mov.w	fp, #0
 8006e50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e54:	f104 021a 	add.w	r2, r4, #26
 8006e58:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e5a:	9305      	str	r3, [sp, #20]
 8006e5c:	eba3 0309 	sub.w	r3, r3, r9
 8006e60:	455b      	cmp	r3, fp
 8006e62:	dc33      	bgt.n	8006ecc <_printf_float+0x380>
 8006e64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	db3b      	blt.n	8006ee4 <_printf_float+0x398>
 8006e6c:	6823      	ldr	r3, [r4, #0]
 8006e6e:	07da      	lsls	r2, r3, #31
 8006e70:	d438      	bmi.n	8006ee4 <_printf_float+0x398>
 8006e72:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006e76:	eba2 0903 	sub.w	r9, r2, r3
 8006e7a:	9b05      	ldr	r3, [sp, #20]
 8006e7c:	1ad2      	subs	r2, r2, r3
 8006e7e:	4591      	cmp	r9, r2
 8006e80:	bfa8      	it	ge
 8006e82:	4691      	movge	r9, r2
 8006e84:	f1b9 0f00 	cmp.w	r9, #0
 8006e88:	dc35      	bgt.n	8006ef6 <_printf_float+0x3aa>
 8006e8a:	f04f 0800 	mov.w	r8, #0
 8006e8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e92:	f104 0a1a 	add.w	sl, r4, #26
 8006e96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e9a:	1a9b      	subs	r3, r3, r2
 8006e9c:	eba3 0309 	sub.w	r3, r3, r9
 8006ea0:	4543      	cmp	r3, r8
 8006ea2:	f77f af79 	ble.w	8006d98 <_printf_float+0x24c>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	4652      	mov	r2, sl
 8006eaa:	4631      	mov	r1, r6
 8006eac:	4628      	mov	r0, r5
 8006eae:	47b8      	blx	r7
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	f43f aeaa 	beq.w	8006c0a <_printf_float+0xbe>
 8006eb6:	f108 0801 	add.w	r8, r8, #1
 8006eba:	e7ec      	b.n	8006e96 <_printf_float+0x34a>
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	4631      	mov	r1, r6
 8006ec0:	4642      	mov	r2, r8
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	47b8      	blx	r7
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	d1c0      	bne.n	8006e4c <_printf_float+0x300>
 8006eca:	e69e      	b.n	8006c0a <_printf_float+0xbe>
 8006ecc:	2301      	movs	r3, #1
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	9205      	str	r2, [sp, #20]
 8006ed4:	47b8      	blx	r7
 8006ed6:	3001      	adds	r0, #1
 8006ed8:	f43f ae97 	beq.w	8006c0a <_printf_float+0xbe>
 8006edc:	9a05      	ldr	r2, [sp, #20]
 8006ede:	f10b 0b01 	add.w	fp, fp, #1
 8006ee2:	e7b9      	b.n	8006e58 <_printf_float+0x30c>
 8006ee4:	ee18 3a10 	vmov	r3, s16
 8006ee8:	4652      	mov	r2, sl
 8006eea:	4631      	mov	r1, r6
 8006eec:	4628      	mov	r0, r5
 8006eee:	47b8      	blx	r7
 8006ef0:	3001      	adds	r0, #1
 8006ef2:	d1be      	bne.n	8006e72 <_printf_float+0x326>
 8006ef4:	e689      	b.n	8006c0a <_printf_float+0xbe>
 8006ef6:	9a05      	ldr	r2, [sp, #20]
 8006ef8:	464b      	mov	r3, r9
 8006efa:	4442      	add	r2, r8
 8006efc:	4631      	mov	r1, r6
 8006efe:	4628      	mov	r0, r5
 8006f00:	47b8      	blx	r7
 8006f02:	3001      	adds	r0, #1
 8006f04:	d1c1      	bne.n	8006e8a <_printf_float+0x33e>
 8006f06:	e680      	b.n	8006c0a <_printf_float+0xbe>
 8006f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f0a:	2a01      	cmp	r2, #1
 8006f0c:	dc01      	bgt.n	8006f12 <_printf_float+0x3c6>
 8006f0e:	07db      	lsls	r3, r3, #31
 8006f10:	d53a      	bpl.n	8006f88 <_printf_float+0x43c>
 8006f12:	2301      	movs	r3, #1
 8006f14:	4642      	mov	r2, r8
 8006f16:	4631      	mov	r1, r6
 8006f18:	4628      	mov	r0, r5
 8006f1a:	47b8      	blx	r7
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	f43f ae74 	beq.w	8006c0a <_printf_float+0xbe>
 8006f22:	ee18 3a10 	vmov	r3, s16
 8006f26:	4652      	mov	r2, sl
 8006f28:	4631      	mov	r1, r6
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	47b8      	blx	r7
 8006f2e:	3001      	adds	r0, #1
 8006f30:	f43f ae6b 	beq.w	8006c0a <_printf_float+0xbe>
 8006f34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f38:	2200      	movs	r2, #0
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006f40:	f7f9 fdda 	bl	8000af8 <__aeabi_dcmpeq>
 8006f44:	b9d8      	cbnz	r0, 8006f7e <_printf_float+0x432>
 8006f46:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006f4a:	f108 0201 	add.w	r2, r8, #1
 8006f4e:	4631      	mov	r1, r6
 8006f50:	4628      	mov	r0, r5
 8006f52:	47b8      	blx	r7
 8006f54:	3001      	adds	r0, #1
 8006f56:	d10e      	bne.n	8006f76 <_printf_float+0x42a>
 8006f58:	e657      	b.n	8006c0a <_printf_float+0xbe>
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	4652      	mov	r2, sl
 8006f5e:	4631      	mov	r1, r6
 8006f60:	4628      	mov	r0, r5
 8006f62:	47b8      	blx	r7
 8006f64:	3001      	adds	r0, #1
 8006f66:	f43f ae50 	beq.w	8006c0a <_printf_float+0xbe>
 8006f6a:	f108 0801 	add.w	r8, r8, #1
 8006f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f70:	3b01      	subs	r3, #1
 8006f72:	4543      	cmp	r3, r8
 8006f74:	dcf1      	bgt.n	8006f5a <_printf_float+0x40e>
 8006f76:	464b      	mov	r3, r9
 8006f78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f7c:	e6da      	b.n	8006d34 <_printf_float+0x1e8>
 8006f7e:	f04f 0800 	mov.w	r8, #0
 8006f82:	f104 0a1a 	add.w	sl, r4, #26
 8006f86:	e7f2      	b.n	8006f6e <_printf_float+0x422>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	4642      	mov	r2, r8
 8006f8c:	e7df      	b.n	8006f4e <_printf_float+0x402>
 8006f8e:	2301      	movs	r3, #1
 8006f90:	464a      	mov	r2, r9
 8006f92:	4631      	mov	r1, r6
 8006f94:	4628      	mov	r0, r5
 8006f96:	47b8      	blx	r7
 8006f98:	3001      	adds	r0, #1
 8006f9a:	f43f ae36 	beq.w	8006c0a <_printf_float+0xbe>
 8006f9e:	f108 0801 	add.w	r8, r8, #1
 8006fa2:	68e3      	ldr	r3, [r4, #12]
 8006fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fa6:	1a5b      	subs	r3, r3, r1
 8006fa8:	4543      	cmp	r3, r8
 8006faa:	dcf0      	bgt.n	8006f8e <_printf_float+0x442>
 8006fac:	e6f8      	b.n	8006da0 <_printf_float+0x254>
 8006fae:	f04f 0800 	mov.w	r8, #0
 8006fb2:	f104 0919 	add.w	r9, r4, #25
 8006fb6:	e7f4      	b.n	8006fa2 <_printf_float+0x456>

08006fb8 <_printf_common>:
 8006fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fbc:	4616      	mov	r6, r2
 8006fbe:	4699      	mov	r9, r3
 8006fc0:	688a      	ldr	r2, [r1, #8]
 8006fc2:	690b      	ldr	r3, [r1, #16]
 8006fc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	bfb8      	it	lt
 8006fcc:	4613      	movlt	r3, r2
 8006fce:	6033      	str	r3, [r6, #0]
 8006fd0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fd4:	4607      	mov	r7, r0
 8006fd6:	460c      	mov	r4, r1
 8006fd8:	b10a      	cbz	r2, 8006fde <_printf_common+0x26>
 8006fda:	3301      	adds	r3, #1
 8006fdc:	6033      	str	r3, [r6, #0]
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	0699      	lsls	r1, r3, #26
 8006fe2:	bf42      	ittt	mi
 8006fe4:	6833      	ldrmi	r3, [r6, #0]
 8006fe6:	3302      	addmi	r3, #2
 8006fe8:	6033      	strmi	r3, [r6, #0]
 8006fea:	6825      	ldr	r5, [r4, #0]
 8006fec:	f015 0506 	ands.w	r5, r5, #6
 8006ff0:	d106      	bne.n	8007000 <_printf_common+0x48>
 8006ff2:	f104 0a19 	add.w	sl, r4, #25
 8006ff6:	68e3      	ldr	r3, [r4, #12]
 8006ff8:	6832      	ldr	r2, [r6, #0]
 8006ffa:	1a9b      	subs	r3, r3, r2
 8006ffc:	42ab      	cmp	r3, r5
 8006ffe:	dc26      	bgt.n	800704e <_printf_common+0x96>
 8007000:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007004:	1e13      	subs	r3, r2, #0
 8007006:	6822      	ldr	r2, [r4, #0]
 8007008:	bf18      	it	ne
 800700a:	2301      	movne	r3, #1
 800700c:	0692      	lsls	r2, r2, #26
 800700e:	d42b      	bmi.n	8007068 <_printf_common+0xb0>
 8007010:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007014:	4649      	mov	r1, r9
 8007016:	4638      	mov	r0, r7
 8007018:	47c0      	blx	r8
 800701a:	3001      	adds	r0, #1
 800701c:	d01e      	beq.n	800705c <_printf_common+0xa4>
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	6922      	ldr	r2, [r4, #16]
 8007022:	f003 0306 	and.w	r3, r3, #6
 8007026:	2b04      	cmp	r3, #4
 8007028:	bf02      	ittt	eq
 800702a:	68e5      	ldreq	r5, [r4, #12]
 800702c:	6833      	ldreq	r3, [r6, #0]
 800702e:	1aed      	subeq	r5, r5, r3
 8007030:	68a3      	ldr	r3, [r4, #8]
 8007032:	bf0c      	ite	eq
 8007034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007038:	2500      	movne	r5, #0
 800703a:	4293      	cmp	r3, r2
 800703c:	bfc4      	itt	gt
 800703e:	1a9b      	subgt	r3, r3, r2
 8007040:	18ed      	addgt	r5, r5, r3
 8007042:	2600      	movs	r6, #0
 8007044:	341a      	adds	r4, #26
 8007046:	42b5      	cmp	r5, r6
 8007048:	d11a      	bne.n	8007080 <_printf_common+0xc8>
 800704a:	2000      	movs	r0, #0
 800704c:	e008      	b.n	8007060 <_printf_common+0xa8>
 800704e:	2301      	movs	r3, #1
 8007050:	4652      	mov	r2, sl
 8007052:	4649      	mov	r1, r9
 8007054:	4638      	mov	r0, r7
 8007056:	47c0      	blx	r8
 8007058:	3001      	adds	r0, #1
 800705a:	d103      	bne.n	8007064 <_printf_common+0xac>
 800705c:	f04f 30ff 	mov.w	r0, #4294967295
 8007060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007064:	3501      	adds	r5, #1
 8007066:	e7c6      	b.n	8006ff6 <_printf_common+0x3e>
 8007068:	18e1      	adds	r1, r4, r3
 800706a:	1c5a      	adds	r2, r3, #1
 800706c:	2030      	movs	r0, #48	; 0x30
 800706e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007072:	4422      	add	r2, r4
 8007074:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007078:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800707c:	3302      	adds	r3, #2
 800707e:	e7c7      	b.n	8007010 <_printf_common+0x58>
 8007080:	2301      	movs	r3, #1
 8007082:	4622      	mov	r2, r4
 8007084:	4649      	mov	r1, r9
 8007086:	4638      	mov	r0, r7
 8007088:	47c0      	blx	r8
 800708a:	3001      	adds	r0, #1
 800708c:	d0e6      	beq.n	800705c <_printf_common+0xa4>
 800708e:	3601      	adds	r6, #1
 8007090:	e7d9      	b.n	8007046 <_printf_common+0x8e>
	...

08007094 <_printf_i>:
 8007094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007098:	7e0f      	ldrb	r7, [r1, #24]
 800709a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800709c:	2f78      	cmp	r7, #120	; 0x78
 800709e:	4691      	mov	r9, r2
 80070a0:	4680      	mov	r8, r0
 80070a2:	460c      	mov	r4, r1
 80070a4:	469a      	mov	sl, r3
 80070a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80070aa:	d807      	bhi.n	80070bc <_printf_i+0x28>
 80070ac:	2f62      	cmp	r7, #98	; 0x62
 80070ae:	d80a      	bhi.n	80070c6 <_printf_i+0x32>
 80070b0:	2f00      	cmp	r7, #0
 80070b2:	f000 80d4 	beq.w	800725e <_printf_i+0x1ca>
 80070b6:	2f58      	cmp	r7, #88	; 0x58
 80070b8:	f000 80c0 	beq.w	800723c <_printf_i+0x1a8>
 80070bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070c4:	e03a      	b.n	800713c <_printf_i+0xa8>
 80070c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070ca:	2b15      	cmp	r3, #21
 80070cc:	d8f6      	bhi.n	80070bc <_printf_i+0x28>
 80070ce:	a101      	add	r1, pc, #4	; (adr r1, 80070d4 <_printf_i+0x40>)
 80070d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070d4:	0800712d 	.word	0x0800712d
 80070d8:	08007141 	.word	0x08007141
 80070dc:	080070bd 	.word	0x080070bd
 80070e0:	080070bd 	.word	0x080070bd
 80070e4:	080070bd 	.word	0x080070bd
 80070e8:	080070bd 	.word	0x080070bd
 80070ec:	08007141 	.word	0x08007141
 80070f0:	080070bd 	.word	0x080070bd
 80070f4:	080070bd 	.word	0x080070bd
 80070f8:	080070bd 	.word	0x080070bd
 80070fc:	080070bd 	.word	0x080070bd
 8007100:	08007245 	.word	0x08007245
 8007104:	0800716d 	.word	0x0800716d
 8007108:	080071ff 	.word	0x080071ff
 800710c:	080070bd 	.word	0x080070bd
 8007110:	080070bd 	.word	0x080070bd
 8007114:	08007267 	.word	0x08007267
 8007118:	080070bd 	.word	0x080070bd
 800711c:	0800716d 	.word	0x0800716d
 8007120:	080070bd 	.word	0x080070bd
 8007124:	080070bd 	.word	0x080070bd
 8007128:	08007207 	.word	0x08007207
 800712c:	682b      	ldr	r3, [r5, #0]
 800712e:	1d1a      	adds	r2, r3, #4
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	602a      	str	r2, [r5, #0]
 8007134:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007138:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800713c:	2301      	movs	r3, #1
 800713e:	e09f      	b.n	8007280 <_printf_i+0x1ec>
 8007140:	6820      	ldr	r0, [r4, #0]
 8007142:	682b      	ldr	r3, [r5, #0]
 8007144:	0607      	lsls	r7, r0, #24
 8007146:	f103 0104 	add.w	r1, r3, #4
 800714a:	6029      	str	r1, [r5, #0]
 800714c:	d501      	bpl.n	8007152 <_printf_i+0xbe>
 800714e:	681e      	ldr	r6, [r3, #0]
 8007150:	e003      	b.n	800715a <_printf_i+0xc6>
 8007152:	0646      	lsls	r6, r0, #25
 8007154:	d5fb      	bpl.n	800714e <_printf_i+0xba>
 8007156:	f9b3 6000 	ldrsh.w	r6, [r3]
 800715a:	2e00      	cmp	r6, #0
 800715c:	da03      	bge.n	8007166 <_printf_i+0xd2>
 800715e:	232d      	movs	r3, #45	; 0x2d
 8007160:	4276      	negs	r6, r6
 8007162:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007166:	485a      	ldr	r0, [pc, #360]	; (80072d0 <_printf_i+0x23c>)
 8007168:	230a      	movs	r3, #10
 800716a:	e012      	b.n	8007192 <_printf_i+0xfe>
 800716c:	682b      	ldr	r3, [r5, #0]
 800716e:	6820      	ldr	r0, [r4, #0]
 8007170:	1d19      	adds	r1, r3, #4
 8007172:	6029      	str	r1, [r5, #0]
 8007174:	0605      	lsls	r5, r0, #24
 8007176:	d501      	bpl.n	800717c <_printf_i+0xe8>
 8007178:	681e      	ldr	r6, [r3, #0]
 800717a:	e002      	b.n	8007182 <_printf_i+0xee>
 800717c:	0641      	lsls	r1, r0, #25
 800717e:	d5fb      	bpl.n	8007178 <_printf_i+0xe4>
 8007180:	881e      	ldrh	r6, [r3, #0]
 8007182:	4853      	ldr	r0, [pc, #332]	; (80072d0 <_printf_i+0x23c>)
 8007184:	2f6f      	cmp	r7, #111	; 0x6f
 8007186:	bf0c      	ite	eq
 8007188:	2308      	moveq	r3, #8
 800718a:	230a      	movne	r3, #10
 800718c:	2100      	movs	r1, #0
 800718e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007192:	6865      	ldr	r5, [r4, #4]
 8007194:	60a5      	str	r5, [r4, #8]
 8007196:	2d00      	cmp	r5, #0
 8007198:	bfa2      	ittt	ge
 800719a:	6821      	ldrge	r1, [r4, #0]
 800719c:	f021 0104 	bicge.w	r1, r1, #4
 80071a0:	6021      	strge	r1, [r4, #0]
 80071a2:	b90e      	cbnz	r6, 80071a8 <_printf_i+0x114>
 80071a4:	2d00      	cmp	r5, #0
 80071a6:	d04b      	beq.n	8007240 <_printf_i+0x1ac>
 80071a8:	4615      	mov	r5, r2
 80071aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80071ae:	fb03 6711 	mls	r7, r3, r1, r6
 80071b2:	5dc7      	ldrb	r7, [r0, r7]
 80071b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80071b8:	4637      	mov	r7, r6
 80071ba:	42bb      	cmp	r3, r7
 80071bc:	460e      	mov	r6, r1
 80071be:	d9f4      	bls.n	80071aa <_printf_i+0x116>
 80071c0:	2b08      	cmp	r3, #8
 80071c2:	d10b      	bne.n	80071dc <_printf_i+0x148>
 80071c4:	6823      	ldr	r3, [r4, #0]
 80071c6:	07de      	lsls	r6, r3, #31
 80071c8:	d508      	bpl.n	80071dc <_printf_i+0x148>
 80071ca:	6923      	ldr	r3, [r4, #16]
 80071cc:	6861      	ldr	r1, [r4, #4]
 80071ce:	4299      	cmp	r1, r3
 80071d0:	bfde      	ittt	le
 80071d2:	2330      	movle	r3, #48	; 0x30
 80071d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80071dc:	1b52      	subs	r2, r2, r5
 80071de:	6122      	str	r2, [r4, #16]
 80071e0:	f8cd a000 	str.w	sl, [sp]
 80071e4:	464b      	mov	r3, r9
 80071e6:	aa03      	add	r2, sp, #12
 80071e8:	4621      	mov	r1, r4
 80071ea:	4640      	mov	r0, r8
 80071ec:	f7ff fee4 	bl	8006fb8 <_printf_common>
 80071f0:	3001      	adds	r0, #1
 80071f2:	d14a      	bne.n	800728a <_printf_i+0x1f6>
 80071f4:	f04f 30ff 	mov.w	r0, #4294967295
 80071f8:	b004      	add	sp, #16
 80071fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071fe:	6823      	ldr	r3, [r4, #0]
 8007200:	f043 0320 	orr.w	r3, r3, #32
 8007204:	6023      	str	r3, [r4, #0]
 8007206:	4833      	ldr	r0, [pc, #204]	; (80072d4 <_printf_i+0x240>)
 8007208:	2778      	movs	r7, #120	; 0x78
 800720a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800720e:	6823      	ldr	r3, [r4, #0]
 8007210:	6829      	ldr	r1, [r5, #0]
 8007212:	061f      	lsls	r7, r3, #24
 8007214:	f851 6b04 	ldr.w	r6, [r1], #4
 8007218:	d402      	bmi.n	8007220 <_printf_i+0x18c>
 800721a:	065f      	lsls	r7, r3, #25
 800721c:	bf48      	it	mi
 800721e:	b2b6      	uxthmi	r6, r6
 8007220:	07df      	lsls	r7, r3, #31
 8007222:	bf48      	it	mi
 8007224:	f043 0320 	orrmi.w	r3, r3, #32
 8007228:	6029      	str	r1, [r5, #0]
 800722a:	bf48      	it	mi
 800722c:	6023      	strmi	r3, [r4, #0]
 800722e:	b91e      	cbnz	r6, 8007238 <_printf_i+0x1a4>
 8007230:	6823      	ldr	r3, [r4, #0]
 8007232:	f023 0320 	bic.w	r3, r3, #32
 8007236:	6023      	str	r3, [r4, #0]
 8007238:	2310      	movs	r3, #16
 800723a:	e7a7      	b.n	800718c <_printf_i+0xf8>
 800723c:	4824      	ldr	r0, [pc, #144]	; (80072d0 <_printf_i+0x23c>)
 800723e:	e7e4      	b.n	800720a <_printf_i+0x176>
 8007240:	4615      	mov	r5, r2
 8007242:	e7bd      	b.n	80071c0 <_printf_i+0x12c>
 8007244:	682b      	ldr	r3, [r5, #0]
 8007246:	6826      	ldr	r6, [r4, #0]
 8007248:	6961      	ldr	r1, [r4, #20]
 800724a:	1d18      	adds	r0, r3, #4
 800724c:	6028      	str	r0, [r5, #0]
 800724e:	0635      	lsls	r5, r6, #24
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	d501      	bpl.n	8007258 <_printf_i+0x1c4>
 8007254:	6019      	str	r1, [r3, #0]
 8007256:	e002      	b.n	800725e <_printf_i+0x1ca>
 8007258:	0670      	lsls	r0, r6, #25
 800725a:	d5fb      	bpl.n	8007254 <_printf_i+0x1c0>
 800725c:	8019      	strh	r1, [r3, #0]
 800725e:	2300      	movs	r3, #0
 8007260:	6123      	str	r3, [r4, #16]
 8007262:	4615      	mov	r5, r2
 8007264:	e7bc      	b.n	80071e0 <_printf_i+0x14c>
 8007266:	682b      	ldr	r3, [r5, #0]
 8007268:	1d1a      	adds	r2, r3, #4
 800726a:	602a      	str	r2, [r5, #0]
 800726c:	681d      	ldr	r5, [r3, #0]
 800726e:	6862      	ldr	r2, [r4, #4]
 8007270:	2100      	movs	r1, #0
 8007272:	4628      	mov	r0, r5
 8007274:	f7f8 ffc4 	bl	8000200 <memchr>
 8007278:	b108      	cbz	r0, 800727e <_printf_i+0x1ea>
 800727a:	1b40      	subs	r0, r0, r5
 800727c:	6060      	str	r0, [r4, #4]
 800727e:	6863      	ldr	r3, [r4, #4]
 8007280:	6123      	str	r3, [r4, #16]
 8007282:	2300      	movs	r3, #0
 8007284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007288:	e7aa      	b.n	80071e0 <_printf_i+0x14c>
 800728a:	6923      	ldr	r3, [r4, #16]
 800728c:	462a      	mov	r2, r5
 800728e:	4649      	mov	r1, r9
 8007290:	4640      	mov	r0, r8
 8007292:	47d0      	blx	sl
 8007294:	3001      	adds	r0, #1
 8007296:	d0ad      	beq.n	80071f4 <_printf_i+0x160>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	079b      	lsls	r3, r3, #30
 800729c:	d413      	bmi.n	80072c6 <_printf_i+0x232>
 800729e:	68e0      	ldr	r0, [r4, #12]
 80072a0:	9b03      	ldr	r3, [sp, #12]
 80072a2:	4298      	cmp	r0, r3
 80072a4:	bfb8      	it	lt
 80072a6:	4618      	movlt	r0, r3
 80072a8:	e7a6      	b.n	80071f8 <_printf_i+0x164>
 80072aa:	2301      	movs	r3, #1
 80072ac:	4632      	mov	r2, r6
 80072ae:	4649      	mov	r1, r9
 80072b0:	4640      	mov	r0, r8
 80072b2:	47d0      	blx	sl
 80072b4:	3001      	adds	r0, #1
 80072b6:	d09d      	beq.n	80071f4 <_printf_i+0x160>
 80072b8:	3501      	adds	r5, #1
 80072ba:	68e3      	ldr	r3, [r4, #12]
 80072bc:	9903      	ldr	r1, [sp, #12]
 80072be:	1a5b      	subs	r3, r3, r1
 80072c0:	42ab      	cmp	r3, r5
 80072c2:	dcf2      	bgt.n	80072aa <_printf_i+0x216>
 80072c4:	e7eb      	b.n	800729e <_printf_i+0x20a>
 80072c6:	2500      	movs	r5, #0
 80072c8:	f104 0619 	add.w	r6, r4, #25
 80072cc:	e7f5      	b.n	80072ba <_printf_i+0x226>
 80072ce:	bf00      	nop
 80072d0:	08009577 	.word	0x08009577
 80072d4:	08009588 	.word	0x08009588

080072d8 <std>:
 80072d8:	2300      	movs	r3, #0
 80072da:	b510      	push	{r4, lr}
 80072dc:	4604      	mov	r4, r0
 80072de:	e9c0 3300 	strd	r3, r3, [r0]
 80072e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072e6:	6083      	str	r3, [r0, #8]
 80072e8:	8181      	strh	r1, [r0, #12]
 80072ea:	6643      	str	r3, [r0, #100]	; 0x64
 80072ec:	81c2      	strh	r2, [r0, #14]
 80072ee:	6183      	str	r3, [r0, #24]
 80072f0:	4619      	mov	r1, r3
 80072f2:	2208      	movs	r2, #8
 80072f4:	305c      	adds	r0, #92	; 0x5c
 80072f6:	f000 f906 	bl	8007506 <memset>
 80072fa:	4b0d      	ldr	r3, [pc, #52]	; (8007330 <std+0x58>)
 80072fc:	6263      	str	r3, [r4, #36]	; 0x24
 80072fe:	4b0d      	ldr	r3, [pc, #52]	; (8007334 <std+0x5c>)
 8007300:	62a3      	str	r3, [r4, #40]	; 0x28
 8007302:	4b0d      	ldr	r3, [pc, #52]	; (8007338 <std+0x60>)
 8007304:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007306:	4b0d      	ldr	r3, [pc, #52]	; (800733c <std+0x64>)
 8007308:	6323      	str	r3, [r4, #48]	; 0x30
 800730a:	4b0d      	ldr	r3, [pc, #52]	; (8007340 <std+0x68>)
 800730c:	6224      	str	r4, [r4, #32]
 800730e:	429c      	cmp	r4, r3
 8007310:	d006      	beq.n	8007320 <std+0x48>
 8007312:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007316:	4294      	cmp	r4, r2
 8007318:	d002      	beq.n	8007320 <std+0x48>
 800731a:	33d0      	adds	r3, #208	; 0xd0
 800731c:	429c      	cmp	r4, r3
 800731e:	d105      	bne.n	800732c <std+0x54>
 8007320:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007328:	f000 b96a 	b.w	8007600 <__retarget_lock_init_recursive>
 800732c:	bd10      	pop	{r4, pc}
 800732e:	bf00      	nop
 8007330:	08007481 	.word	0x08007481
 8007334:	080074a3 	.word	0x080074a3
 8007338:	080074db 	.word	0x080074db
 800733c:	080074ff 	.word	0x080074ff
 8007340:	2000058c 	.word	0x2000058c

08007344 <stdio_exit_handler>:
 8007344:	4a02      	ldr	r2, [pc, #8]	; (8007350 <stdio_exit_handler+0xc>)
 8007346:	4903      	ldr	r1, [pc, #12]	; (8007354 <stdio_exit_handler+0x10>)
 8007348:	4803      	ldr	r0, [pc, #12]	; (8007358 <stdio_exit_handler+0x14>)
 800734a:	f000 b869 	b.w	8007420 <_fwalk_sglue>
 800734e:	bf00      	nop
 8007350:	2000000c 	.word	0x2000000c
 8007354:	08008f99 	.word	0x08008f99
 8007358:	20000018 	.word	0x20000018

0800735c <cleanup_stdio>:
 800735c:	6841      	ldr	r1, [r0, #4]
 800735e:	4b0c      	ldr	r3, [pc, #48]	; (8007390 <cleanup_stdio+0x34>)
 8007360:	4299      	cmp	r1, r3
 8007362:	b510      	push	{r4, lr}
 8007364:	4604      	mov	r4, r0
 8007366:	d001      	beq.n	800736c <cleanup_stdio+0x10>
 8007368:	f001 fe16 	bl	8008f98 <_fflush_r>
 800736c:	68a1      	ldr	r1, [r4, #8]
 800736e:	4b09      	ldr	r3, [pc, #36]	; (8007394 <cleanup_stdio+0x38>)
 8007370:	4299      	cmp	r1, r3
 8007372:	d002      	beq.n	800737a <cleanup_stdio+0x1e>
 8007374:	4620      	mov	r0, r4
 8007376:	f001 fe0f 	bl	8008f98 <_fflush_r>
 800737a:	68e1      	ldr	r1, [r4, #12]
 800737c:	4b06      	ldr	r3, [pc, #24]	; (8007398 <cleanup_stdio+0x3c>)
 800737e:	4299      	cmp	r1, r3
 8007380:	d004      	beq.n	800738c <cleanup_stdio+0x30>
 8007382:	4620      	mov	r0, r4
 8007384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007388:	f001 be06 	b.w	8008f98 <_fflush_r>
 800738c:	bd10      	pop	{r4, pc}
 800738e:	bf00      	nop
 8007390:	2000058c 	.word	0x2000058c
 8007394:	200005f4 	.word	0x200005f4
 8007398:	2000065c 	.word	0x2000065c

0800739c <global_stdio_init.part.0>:
 800739c:	b510      	push	{r4, lr}
 800739e:	4b0b      	ldr	r3, [pc, #44]	; (80073cc <global_stdio_init.part.0+0x30>)
 80073a0:	4c0b      	ldr	r4, [pc, #44]	; (80073d0 <global_stdio_init.part.0+0x34>)
 80073a2:	4a0c      	ldr	r2, [pc, #48]	; (80073d4 <global_stdio_init.part.0+0x38>)
 80073a4:	601a      	str	r2, [r3, #0]
 80073a6:	4620      	mov	r0, r4
 80073a8:	2200      	movs	r2, #0
 80073aa:	2104      	movs	r1, #4
 80073ac:	f7ff ff94 	bl	80072d8 <std>
 80073b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80073b4:	2201      	movs	r2, #1
 80073b6:	2109      	movs	r1, #9
 80073b8:	f7ff ff8e 	bl	80072d8 <std>
 80073bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80073c0:	2202      	movs	r2, #2
 80073c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073c6:	2112      	movs	r1, #18
 80073c8:	f7ff bf86 	b.w	80072d8 <std>
 80073cc:	200006c4 	.word	0x200006c4
 80073d0:	2000058c 	.word	0x2000058c
 80073d4:	08007345 	.word	0x08007345

080073d8 <__sfp_lock_acquire>:
 80073d8:	4801      	ldr	r0, [pc, #4]	; (80073e0 <__sfp_lock_acquire+0x8>)
 80073da:	f000 b912 	b.w	8007602 <__retarget_lock_acquire_recursive>
 80073de:	bf00      	nop
 80073e0:	200006cd 	.word	0x200006cd

080073e4 <__sfp_lock_release>:
 80073e4:	4801      	ldr	r0, [pc, #4]	; (80073ec <__sfp_lock_release+0x8>)
 80073e6:	f000 b90d 	b.w	8007604 <__retarget_lock_release_recursive>
 80073ea:	bf00      	nop
 80073ec:	200006cd 	.word	0x200006cd

080073f0 <__sinit>:
 80073f0:	b510      	push	{r4, lr}
 80073f2:	4604      	mov	r4, r0
 80073f4:	f7ff fff0 	bl	80073d8 <__sfp_lock_acquire>
 80073f8:	6a23      	ldr	r3, [r4, #32]
 80073fa:	b11b      	cbz	r3, 8007404 <__sinit+0x14>
 80073fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007400:	f7ff bff0 	b.w	80073e4 <__sfp_lock_release>
 8007404:	4b04      	ldr	r3, [pc, #16]	; (8007418 <__sinit+0x28>)
 8007406:	6223      	str	r3, [r4, #32]
 8007408:	4b04      	ldr	r3, [pc, #16]	; (800741c <__sinit+0x2c>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1f5      	bne.n	80073fc <__sinit+0xc>
 8007410:	f7ff ffc4 	bl	800739c <global_stdio_init.part.0>
 8007414:	e7f2      	b.n	80073fc <__sinit+0xc>
 8007416:	bf00      	nop
 8007418:	0800735d 	.word	0x0800735d
 800741c:	200006c4 	.word	0x200006c4

08007420 <_fwalk_sglue>:
 8007420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007424:	4607      	mov	r7, r0
 8007426:	4688      	mov	r8, r1
 8007428:	4614      	mov	r4, r2
 800742a:	2600      	movs	r6, #0
 800742c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007430:	f1b9 0901 	subs.w	r9, r9, #1
 8007434:	d505      	bpl.n	8007442 <_fwalk_sglue+0x22>
 8007436:	6824      	ldr	r4, [r4, #0]
 8007438:	2c00      	cmp	r4, #0
 800743a:	d1f7      	bne.n	800742c <_fwalk_sglue+0xc>
 800743c:	4630      	mov	r0, r6
 800743e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007442:	89ab      	ldrh	r3, [r5, #12]
 8007444:	2b01      	cmp	r3, #1
 8007446:	d907      	bls.n	8007458 <_fwalk_sglue+0x38>
 8007448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800744c:	3301      	adds	r3, #1
 800744e:	d003      	beq.n	8007458 <_fwalk_sglue+0x38>
 8007450:	4629      	mov	r1, r5
 8007452:	4638      	mov	r0, r7
 8007454:	47c0      	blx	r8
 8007456:	4306      	orrs	r6, r0
 8007458:	3568      	adds	r5, #104	; 0x68
 800745a:	e7e9      	b.n	8007430 <_fwalk_sglue+0x10>

0800745c <iprintf>:
 800745c:	b40f      	push	{r0, r1, r2, r3}
 800745e:	b507      	push	{r0, r1, r2, lr}
 8007460:	4906      	ldr	r1, [pc, #24]	; (800747c <iprintf+0x20>)
 8007462:	ab04      	add	r3, sp, #16
 8007464:	6808      	ldr	r0, [r1, #0]
 8007466:	f853 2b04 	ldr.w	r2, [r3], #4
 800746a:	6881      	ldr	r1, [r0, #8]
 800746c:	9301      	str	r3, [sp, #4]
 800746e:	f001 fbf3 	bl	8008c58 <_vfiprintf_r>
 8007472:	b003      	add	sp, #12
 8007474:	f85d eb04 	ldr.w	lr, [sp], #4
 8007478:	b004      	add	sp, #16
 800747a:	4770      	bx	lr
 800747c:	20000064 	.word	0x20000064

08007480 <__sread>:
 8007480:	b510      	push	{r4, lr}
 8007482:	460c      	mov	r4, r1
 8007484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007488:	f000 f86c 	bl	8007564 <_read_r>
 800748c:	2800      	cmp	r0, #0
 800748e:	bfab      	itete	ge
 8007490:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007492:	89a3      	ldrhlt	r3, [r4, #12]
 8007494:	181b      	addge	r3, r3, r0
 8007496:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800749a:	bfac      	ite	ge
 800749c:	6563      	strge	r3, [r4, #84]	; 0x54
 800749e:	81a3      	strhlt	r3, [r4, #12]
 80074a0:	bd10      	pop	{r4, pc}

080074a2 <__swrite>:
 80074a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a6:	461f      	mov	r7, r3
 80074a8:	898b      	ldrh	r3, [r1, #12]
 80074aa:	05db      	lsls	r3, r3, #23
 80074ac:	4605      	mov	r5, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	4616      	mov	r6, r2
 80074b2:	d505      	bpl.n	80074c0 <__swrite+0x1e>
 80074b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074b8:	2302      	movs	r3, #2
 80074ba:	2200      	movs	r2, #0
 80074bc:	f000 f840 	bl	8007540 <_lseek_r>
 80074c0:	89a3      	ldrh	r3, [r4, #12]
 80074c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074ca:	81a3      	strh	r3, [r4, #12]
 80074cc:	4632      	mov	r2, r6
 80074ce:	463b      	mov	r3, r7
 80074d0:	4628      	mov	r0, r5
 80074d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074d6:	f000 b857 	b.w	8007588 <_write_r>

080074da <__sseek>:
 80074da:	b510      	push	{r4, lr}
 80074dc:	460c      	mov	r4, r1
 80074de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074e2:	f000 f82d 	bl	8007540 <_lseek_r>
 80074e6:	1c43      	adds	r3, r0, #1
 80074e8:	89a3      	ldrh	r3, [r4, #12]
 80074ea:	bf15      	itete	ne
 80074ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80074ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80074f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80074f6:	81a3      	strheq	r3, [r4, #12]
 80074f8:	bf18      	it	ne
 80074fa:	81a3      	strhne	r3, [r4, #12]
 80074fc:	bd10      	pop	{r4, pc}

080074fe <__sclose>:
 80074fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007502:	f000 b80d 	b.w	8007520 <_close_r>

08007506 <memset>:
 8007506:	4402      	add	r2, r0
 8007508:	4603      	mov	r3, r0
 800750a:	4293      	cmp	r3, r2
 800750c:	d100      	bne.n	8007510 <memset+0xa>
 800750e:	4770      	bx	lr
 8007510:	f803 1b01 	strb.w	r1, [r3], #1
 8007514:	e7f9      	b.n	800750a <memset+0x4>
	...

08007518 <_localeconv_r>:
 8007518:	4800      	ldr	r0, [pc, #0]	; (800751c <_localeconv_r+0x4>)
 800751a:	4770      	bx	lr
 800751c:	20000158 	.word	0x20000158

08007520 <_close_r>:
 8007520:	b538      	push	{r3, r4, r5, lr}
 8007522:	4d06      	ldr	r5, [pc, #24]	; (800753c <_close_r+0x1c>)
 8007524:	2300      	movs	r3, #0
 8007526:	4604      	mov	r4, r0
 8007528:	4608      	mov	r0, r1
 800752a:	602b      	str	r3, [r5, #0]
 800752c:	f7fa fb43 	bl	8001bb6 <_close>
 8007530:	1c43      	adds	r3, r0, #1
 8007532:	d102      	bne.n	800753a <_close_r+0x1a>
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	b103      	cbz	r3, 800753a <_close_r+0x1a>
 8007538:	6023      	str	r3, [r4, #0]
 800753a:	bd38      	pop	{r3, r4, r5, pc}
 800753c:	200006c8 	.word	0x200006c8

08007540 <_lseek_r>:
 8007540:	b538      	push	{r3, r4, r5, lr}
 8007542:	4d07      	ldr	r5, [pc, #28]	; (8007560 <_lseek_r+0x20>)
 8007544:	4604      	mov	r4, r0
 8007546:	4608      	mov	r0, r1
 8007548:	4611      	mov	r1, r2
 800754a:	2200      	movs	r2, #0
 800754c:	602a      	str	r2, [r5, #0]
 800754e:	461a      	mov	r2, r3
 8007550:	f7fa fb58 	bl	8001c04 <_lseek>
 8007554:	1c43      	adds	r3, r0, #1
 8007556:	d102      	bne.n	800755e <_lseek_r+0x1e>
 8007558:	682b      	ldr	r3, [r5, #0]
 800755a:	b103      	cbz	r3, 800755e <_lseek_r+0x1e>
 800755c:	6023      	str	r3, [r4, #0]
 800755e:	bd38      	pop	{r3, r4, r5, pc}
 8007560:	200006c8 	.word	0x200006c8

08007564 <_read_r>:
 8007564:	b538      	push	{r3, r4, r5, lr}
 8007566:	4d07      	ldr	r5, [pc, #28]	; (8007584 <_read_r+0x20>)
 8007568:	4604      	mov	r4, r0
 800756a:	4608      	mov	r0, r1
 800756c:	4611      	mov	r1, r2
 800756e:	2200      	movs	r2, #0
 8007570:	602a      	str	r2, [r5, #0]
 8007572:	461a      	mov	r2, r3
 8007574:	f7fa fae6 	bl	8001b44 <_read>
 8007578:	1c43      	adds	r3, r0, #1
 800757a:	d102      	bne.n	8007582 <_read_r+0x1e>
 800757c:	682b      	ldr	r3, [r5, #0]
 800757e:	b103      	cbz	r3, 8007582 <_read_r+0x1e>
 8007580:	6023      	str	r3, [r4, #0]
 8007582:	bd38      	pop	{r3, r4, r5, pc}
 8007584:	200006c8 	.word	0x200006c8

08007588 <_write_r>:
 8007588:	b538      	push	{r3, r4, r5, lr}
 800758a:	4d07      	ldr	r5, [pc, #28]	; (80075a8 <_write_r+0x20>)
 800758c:	4604      	mov	r4, r0
 800758e:	4608      	mov	r0, r1
 8007590:	4611      	mov	r1, r2
 8007592:	2200      	movs	r2, #0
 8007594:	602a      	str	r2, [r5, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	f7fa faf1 	bl	8001b7e <_write>
 800759c:	1c43      	adds	r3, r0, #1
 800759e:	d102      	bne.n	80075a6 <_write_r+0x1e>
 80075a0:	682b      	ldr	r3, [r5, #0]
 80075a2:	b103      	cbz	r3, 80075a6 <_write_r+0x1e>
 80075a4:	6023      	str	r3, [r4, #0]
 80075a6:	bd38      	pop	{r3, r4, r5, pc}
 80075a8:	200006c8 	.word	0x200006c8

080075ac <__errno>:
 80075ac:	4b01      	ldr	r3, [pc, #4]	; (80075b4 <__errno+0x8>)
 80075ae:	6818      	ldr	r0, [r3, #0]
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	20000064 	.word	0x20000064

080075b8 <__libc_init_array>:
 80075b8:	b570      	push	{r4, r5, r6, lr}
 80075ba:	4d0d      	ldr	r5, [pc, #52]	; (80075f0 <__libc_init_array+0x38>)
 80075bc:	4c0d      	ldr	r4, [pc, #52]	; (80075f4 <__libc_init_array+0x3c>)
 80075be:	1b64      	subs	r4, r4, r5
 80075c0:	10a4      	asrs	r4, r4, #2
 80075c2:	2600      	movs	r6, #0
 80075c4:	42a6      	cmp	r6, r4
 80075c6:	d109      	bne.n	80075dc <__libc_init_array+0x24>
 80075c8:	4d0b      	ldr	r5, [pc, #44]	; (80075f8 <__libc_init_array+0x40>)
 80075ca:	4c0c      	ldr	r4, [pc, #48]	; (80075fc <__libc_init_array+0x44>)
 80075cc:	f001 fef6 	bl	80093bc <_init>
 80075d0:	1b64      	subs	r4, r4, r5
 80075d2:	10a4      	asrs	r4, r4, #2
 80075d4:	2600      	movs	r6, #0
 80075d6:	42a6      	cmp	r6, r4
 80075d8:	d105      	bne.n	80075e6 <__libc_init_array+0x2e>
 80075da:	bd70      	pop	{r4, r5, r6, pc}
 80075dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e0:	4798      	blx	r3
 80075e2:	3601      	adds	r6, #1
 80075e4:	e7ee      	b.n	80075c4 <__libc_init_array+0xc>
 80075e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80075ea:	4798      	blx	r3
 80075ec:	3601      	adds	r6, #1
 80075ee:	e7f2      	b.n	80075d6 <__libc_init_array+0x1e>
 80075f0:	080097dc 	.word	0x080097dc
 80075f4:	080097dc 	.word	0x080097dc
 80075f8:	080097dc 	.word	0x080097dc
 80075fc:	080097e0 	.word	0x080097e0

08007600 <__retarget_lock_init_recursive>:
 8007600:	4770      	bx	lr

08007602 <__retarget_lock_acquire_recursive>:
 8007602:	4770      	bx	lr

08007604 <__retarget_lock_release_recursive>:
 8007604:	4770      	bx	lr

08007606 <strcpy>:
 8007606:	4603      	mov	r3, r0
 8007608:	f811 2b01 	ldrb.w	r2, [r1], #1
 800760c:	f803 2b01 	strb.w	r2, [r3], #1
 8007610:	2a00      	cmp	r2, #0
 8007612:	d1f9      	bne.n	8007608 <strcpy+0x2>
 8007614:	4770      	bx	lr

08007616 <quorem>:
 8007616:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800761a:	6903      	ldr	r3, [r0, #16]
 800761c:	690c      	ldr	r4, [r1, #16]
 800761e:	42a3      	cmp	r3, r4
 8007620:	4607      	mov	r7, r0
 8007622:	db7e      	blt.n	8007722 <quorem+0x10c>
 8007624:	3c01      	subs	r4, #1
 8007626:	f101 0814 	add.w	r8, r1, #20
 800762a:	f100 0514 	add.w	r5, r0, #20
 800762e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007632:	9301      	str	r3, [sp, #4]
 8007634:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007638:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800763c:	3301      	adds	r3, #1
 800763e:	429a      	cmp	r2, r3
 8007640:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007644:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007648:	fbb2 f6f3 	udiv	r6, r2, r3
 800764c:	d331      	bcc.n	80076b2 <quorem+0x9c>
 800764e:	f04f 0e00 	mov.w	lr, #0
 8007652:	4640      	mov	r0, r8
 8007654:	46ac      	mov	ip, r5
 8007656:	46f2      	mov	sl, lr
 8007658:	f850 2b04 	ldr.w	r2, [r0], #4
 800765c:	b293      	uxth	r3, r2
 800765e:	fb06 e303 	mla	r3, r6, r3, lr
 8007662:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007666:	0c1a      	lsrs	r2, r3, #16
 8007668:	b29b      	uxth	r3, r3
 800766a:	ebaa 0303 	sub.w	r3, sl, r3
 800766e:	f8dc a000 	ldr.w	sl, [ip]
 8007672:	fa13 f38a 	uxtah	r3, r3, sl
 8007676:	fb06 220e 	mla	r2, r6, lr, r2
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	9b00      	ldr	r3, [sp, #0]
 800767e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007682:	b292      	uxth	r2, r2
 8007684:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007688:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800768c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007690:	4581      	cmp	r9, r0
 8007692:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007696:	f84c 3b04 	str.w	r3, [ip], #4
 800769a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800769e:	d2db      	bcs.n	8007658 <quorem+0x42>
 80076a0:	f855 300b 	ldr.w	r3, [r5, fp]
 80076a4:	b92b      	cbnz	r3, 80076b2 <quorem+0x9c>
 80076a6:	9b01      	ldr	r3, [sp, #4]
 80076a8:	3b04      	subs	r3, #4
 80076aa:	429d      	cmp	r5, r3
 80076ac:	461a      	mov	r2, r3
 80076ae:	d32c      	bcc.n	800770a <quorem+0xf4>
 80076b0:	613c      	str	r4, [r7, #16]
 80076b2:	4638      	mov	r0, r7
 80076b4:	f001 f9a6 	bl	8008a04 <__mcmp>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	db22      	blt.n	8007702 <quorem+0xec>
 80076bc:	3601      	adds	r6, #1
 80076be:	4629      	mov	r1, r5
 80076c0:	2000      	movs	r0, #0
 80076c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80076c6:	f8d1 c000 	ldr.w	ip, [r1]
 80076ca:	b293      	uxth	r3, r2
 80076cc:	1ac3      	subs	r3, r0, r3
 80076ce:	0c12      	lsrs	r2, r2, #16
 80076d0:	fa13 f38c 	uxtah	r3, r3, ip
 80076d4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80076d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076dc:	b29b      	uxth	r3, r3
 80076de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076e2:	45c1      	cmp	r9, r8
 80076e4:	f841 3b04 	str.w	r3, [r1], #4
 80076e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80076ec:	d2e9      	bcs.n	80076c2 <quorem+0xac>
 80076ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076f6:	b922      	cbnz	r2, 8007702 <quorem+0xec>
 80076f8:	3b04      	subs	r3, #4
 80076fa:	429d      	cmp	r5, r3
 80076fc:	461a      	mov	r2, r3
 80076fe:	d30a      	bcc.n	8007716 <quorem+0x100>
 8007700:	613c      	str	r4, [r7, #16]
 8007702:	4630      	mov	r0, r6
 8007704:	b003      	add	sp, #12
 8007706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800770a:	6812      	ldr	r2, [r2, #0]
 800770c:	3b04      	subs	r3, #4
 800770e:	2a00      	cmp	r2, #0
 8007710:	d1ce      	bne.n	80076b0 <quorem+0x9a>
 8007712:	3c01      	subs	r4, #1
 8007714:	e7c9      	b.n	80076aa <quorem+0x94>
 8007716:	6812      	ldr	r2, [r2, #0]
 8007718:	3b04      	subs	r3, #4
 800771a:	2a00      	cmp	r2, #0
 800771c:	d1f0      	bne.n	8007700 <quorem+0xea>
 800771e:	3c01      	subs	r4, #1
 8007720:	e7eb      	b.n	80076fa <quorem+0xe4>
 8007722:	2000      	movs	r0, #0
 8007724:	e7ee      	b.n	8007704 <quorem+0xee>
	...

08007728 <_dtoa_r>:
 8007728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772c:	ed2d 8b04 	vpush	{d8-d9}
 8007730:	69c5      	ldr	r5, [r0, #28]
 8007732:	b093      	sub	sp, #76	; 0x4c
 8007734:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007738:	ec57 6b10 	vmov	r6, r7, d0
 800773c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007740:	9107      	str	r1, [sp, #28]
 8007742:	4604      	mov	r4, r0
 8007744:	920a      	str	r2, [sp, #40]	; 0x28
 8007746:	930d      	str	r3, [sp, #52]	; 0x34
 8007748:	b975      	cbnz	r5, 8007768 <_dtoa_r+0x40>
 800774a:	2010      	movs	r0, #16
 800774c:	f000 fe2a 	bl	80083a4 <malloc>
 8007750:	4602      	mov	r2, r0
 8007752:	61e0      	str	r0, [r4, #28]
 8007754:	b920      	cbnz	r0, 8007760 <_dtoa_r+0x38>
 8007756:	4bae      	ldr	r3, [pc, #696]	; (8007a10 <_dtoa_r+0x2e8>)
 8007758:	21ef      	movs	r1, #239	; 0xef
 800775a:	48ae      	ldr	r0, [pc, #696]	; (8007a14 <_dtoa_r+0x2ec>)
 800775c:	f001 fcf8 	bl	8009150 <__assert_func>
 8007760:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007764:	6005      	str	r5, [r0, #0]
 8007766:	60c5      	str	r5, [r0, #12]
 8007768:	69e3      	ldr	r3, [r4, #28]
 800776a:	6819      	ldr	r1, [r3, #0]
 800776c:	b151      	cbz	r1, 8007784 <_dtoa_r+0x5c>
 800776e:	685a      	ldr	r2, [r3, #4]
 8007770:	604a      	str	r2, [r1, #4]
 8007772:	2301      	movs	r3, #1
 8007774:	4093      	lsls	r3, r2
 8007776:	608b      	str	r3, [r1, #8]
 8007778:	4620      	mov	r0, r4
 800777a:	f000 ff07 	bl	800858c <_Bfree>
 800777e:	69e3      	ldr	r3, [r4, #28]
 8007780:	2200      	movs	r2, #0
 8007782:	601a      	str	r2, [r3, #0]
 8007784:	1e3b      	subs	r3, r7, #0
 8007786:	bfbb      	ittet	lt
 8007788:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800778c:	9303      	strlt	r3, [sp, #12]
 800778e:	2300      	movge	r3, #0
 8007790:	2201      	movlt	r2, #1
 8007792:	bfac      	ite	ge
 8007794:	f8c8 3000 	strge.w	r3, [r8]
 8007798:	f8c8 2000 	strlt.w	r2, [r8]
 800779c:	4b9e      	ldr	r3, [pc, #632]	; (8007a18 <_dtoa_r+0x2f0>)
 800779e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80077a2:	ea33 0308 	bics.w	r3, r3, r8
 80077a6:	d11b      	bne.n	80077e0 <_dtoa_r+0xb8>
 80077a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80077ae:	6013      	str	r3, [r2, #0]
 80077b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80077b4:	4333      	orrs	r3, r6
 80077b6:	f000 8593 	beq.w	80082e0 <_dtoa_r+0xbb8>
 80077ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077bc:	b963      	cbnz	r3, 80077d8 <_dtoa_r+0xb0>
 80077be:	4b97      	ldr	r3, [pc, #604]	; (8007a1c <_dtoa_r+0x2f4>)
 80077c0:	e027      	b.n	8007812 <_dtoa_r+0xea>
 80077c2:	4b97      	ldr	r3, [pc, #604]	; (8007a20 <_dtoa_r+0x2f8>)
 80077c4:	9300      	str	r3, [sp, #0]
 80077c6:	3308      	adds	r3, #8
 80077c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80077ca:	6013      	str	r3, [r2, #0]
 80077cc:	9800      	ldr	r0, [sp, #0]
 80077ce:	b013      	add	sp, #76	; 0x4c
 80077d0:	ecbd 8b04 	vpop	{d8-d9}
 80077d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077d8:	4b90      	ldr	r3, [pc, #576]	; (8007a1c <_dtoa_r+0x2f4>)
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	3303      	adds	r3, #3
 80077de:	e7f3      	b.n	80077c8 <_dtoa_r+0xa0>
 80077e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80077e4:	2200      	movs	r2, #0
 80077e6:	ec51 0b17 	vmov	r0, r1, d7
 80077ea:	eeb0 8a47 	vmov.f32	s16, s14
 80077ee:	eef0 8a67 	vmov.f32	s17, s15
 80077f2:	2300      	movs	r3, #0
 80077f4:	f7f9 f980 	bl	8000af8 <__aeabi_dcmpeq>
 80077f8:	4681      	mov	r9, r0
 80077fa:	b160      	cbz	r0, 8007816 <_dtoa_r+0xee>
 80077fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077fe:	2301      	movs	r3, #1
 8007800:	6013      	str	r3, [r2, #0]
 8007802:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007804:	2b00      	cmp	r3, #0
 8007806:	f000 8568 	beq.w	80082da <_dtoa_r+0xbb2>
 800780a:	4b86      	ldr	r3, [pc, #536]	; (8007a24 <_dtoa_r+0x2fc>)
 800780c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800780e:	6013      	str	r3, [r2, #0]
 8007810:	3b01      	subs	r3, #1
 8007812:	9300      	str	r3, [sp, #0]
 8007814:	e7da      	b.n	80077cc <_dtoa_r+0xa4>
 8007816:	aa10      	add	r2, sp, #64	; 0x40
 8007818:	a911      	add	r1, sp, #68	; 0x44
 800781a:	4620      	mov	r0, r4
 800781c:	eeb0 0a48 	vmov.f32	s0, s16
 8007820:	eef0 0a68 	vmov.f32	s1, s17
 8007824:	f001 f994 	bl	8008b50 <__d2b>
 8007828:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800782c:	4682      	mov	sl, r0
 800782e:	2d00      	cmp	r5, #0
 8007830:	d07f      	beq.n	8007932 <_dtoa_r+0x20a>
 8007832:	ee18 3a90 	vmov	r3, s17
 8007836:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800783a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800783e:	ec51 0b18 	vmov	r0, r1, d8
 8007842:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007846:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800784a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800784e:	4619      	mov	r1, r3
 8007850:	2200      	movs	r2, #0
 8007852:	4b75      	ldr	r3, [pc, #468]	; (8007a28 <_dtoa_r+0x300>)
 8007854:	f7f8 fd30 	bl	80002b8 <__aeabi_dsub>
 8007858:	a367      	add	r3, pc, #412	; (adr r3, 80079f8 <_dtoa_r+0x2d0>)
 800785a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785e:	f7f8 fee3 	bl	8000628 <__aeabi_dmul>
 8007862:	a367      	add	r3, pc, #412	; (adr r3, 8007a00 <_dtoa_r+0x2d8>)
 8007864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007868:	f7f8 fd28 	bl	80002bc <__adddf3>
 800786c:	4606      	mov	r6, r0
 800786e:	4628      	mov	r0, r5
 8007870:	460f      	mov	r7, r1
 8007872:	f7f8 fe6f 	bl	8000554 <__aeabi_i2d>
 8007876:	a364      	add	r3, pc, #400	; (adr r3, 8007a08 <_dtoa_r+0x2e0>)
 8007878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787c:	f7f8 fed4 	bl	8000628 <__aeabi_dmul>
 8007880:	4602      	mov	r2, r0
 8007882:	460b      	mov	r3, r1
 8007884:	4630      	mov	r0, r6
 8007886:	4639      	mov	r1, r7
 8007888:	f7f8 fd18 	bl	80002bc <__adddf3>
 800788c:	4606      	mov	r6, r0
 800788e:	460f      	mov	r7, r1
 8007890:	f7f9 f97a 	bl	8000b88 <__aeabi_d2iz>
 8007894:	2200      	movs	r2, #0
 8007896:	4683      	mov	fp, r0
 8007898:	2300      	movs	r3, #0
 800789a:	4630      	mov	r0, r6
 800789c:	4639      	mov	r1, r7
 800789e:	f7f9 f935 	bl	8000b0c <__aeabi_dcmplt>
 80078a2:	b148      	cbz	r0, 80078b8 <_dtoa_r+0x190>
 80078a4:	4658      	mov	r0, fp
 80078a6:	f7f8 fe55 	bl	8000554 <__aeabi_i2d>
 80078aa:	4632      	mov	r2, r6
 80078ac:	463b      	mov	r3, r7
 80078ae:	f7f9 f923 	bl	8000af8 <__aeabi_dcmpeq>
 80078b2:	b908      	cbnz	r0, 80078b8 <_dtoa_r+0x190>
 80078b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078b8:	f1bb 0f16 	cmp.w	fp, #22
 80078bc:	d857      	bhi.n	800796e <_dtoa_r+0x246>
 80078be:	4b5b      	ldr	r3, [pc, #364]	; (8007a2c <_dtoa_r+0x304>)
 80078c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80078c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c8:	ec51 0b18 	vmov	r0, r1, d8
 80078cc:	f7f9 f91e 	bl	8000b0c <__aeabi_dcmplt>
 80078d0:	2800      	cmp	r0, #0
 80078d2:	d04e      	beq.n	8007972 <_dtoa_r+0x24a>
 80078d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078d8:	2300      	movs	r3, #0
 80078da:	930c      	str	r3, [sp, #48]	; 0x30
 80078dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078de:	1b5b      	subs	r3, r3, r5
 80078e0:	1e5a      	subs	r2, r3, #1
 80078e2:	bf45      	ittet	mi
 80078e4:	f1c3 0301 	rsbmi	r3, r3, #1
 80078e8:	9305      	strmi	r3, [sp, #20]
 80078ea:	2300      	movpl	r3, #0
 80078ec:	2300      	movmi	r3, #0
 80078ee:	9206      	str	r2, [sp, #24]
 80078f0:	bf54      	ite	pl
 80078f2:	9305      	strpl	r3, [sp, #20]
 80078f4:	9306      	strmi	r3, [sp, #24]
 80078f6:	f1bb 0f00 	cmp.w	fp, #0
 80078fa:	db3c      	blt.n	8007976 <_dtoa_r+0x24e>
 80078fc:	9b06      	ldr	r3, [sp, #24]
 80078fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007902:	445b      	add	r3, fp
 8007904:	9306      	str	r3, [sp, #24]
 8007906:	2300      	movs	r3, #0
 8007908:	9308      	str	r3, [sp, #32]
 800790a:	9b07      	ldr	r3, [sp, #28]
 800790c:	2b09      	cmp	r3, #9
 800790e:	d868      	bhi.n	80079e2 <_dtoa_r+0x2ba>
 8007910:	2b05      	cmp	r3, #5
 8007912:	bfc4      	itt	gt
 8007914:	3b04      	subgt	r3, #4
 8007916:	9307      	strgt	r3, [sp, #28]
 8007918:	9b07      	ldr	r3, [sp, #28]
 800791a:	f1a3 0302 	sub.w	r3, r3, #2
 800791e:	bfcc      	ite	gt
 8007920:	2500      	movgt	r5, #0
 8007922:	2501      	movle	r5, #1
 8007924:	2b03      	cmp	r3, #3
 8007926:	f200 8085 	bhi.w	8007a34 <_dtoa_r+0x30c>
 800792a:	e8df f003 	tbb	[pc, r3]
 800792e:	3b2e      	.short	0x3b2e
 8007930:	5839      	.short	0x5839
 8007932:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007936:	441d      	add	r5, r3
 8007938:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800793c:	2b20      	cmp	r3, #32
 800793e:	bfc1      	itttt	gt
 8007940:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007944:	fa08 f803 	lslgt.w	r8, r8, r3
 8007948:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800794c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007950:	bfd6      	itet	le
 8007952:	f1c3 0320 	rsble	r3, r3, #32
 8007956:	ea48 0003 	orrgt.w	r0, r8, r3
 800795a:	fa06 f003 	lslle.w	r0, r6, r3
 800795e:	f7f8 fde9 	bl	8000534 <__aeabi_ui2d>
 8007962:	2201      	movs	r2, #1
 8007964:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007968:	3d01      	subs	r5, #1
 800796a:	920e      	str	r2, [sp, #56]	; 0x38
 800796c:	e76f      	b.n	800784e <_dtoa_r+0x126>
 800796e:	2301      	movs	r3, #1
 8007970:	e7b3      	b.n	80078da <_dtoa_r+0x1b2>
 8007972:	900c      	str	r0, [sp, #48]	; 0x30
 8007974:	e7b2      	b.n	80078dc <_dtoa_r+0x1b4>
 8007976:	9b05      	ldr	r3, [sp, #20]
 8007978:	eba3 030b 	sub.w	r3, r3, fp
 800797c:	9305      	str	r3, [sp, #20]
 800797e:	f1cb 0300 	rsb	r3, fp, #0
 8007982:	9308      	str	r3, [sp, #32]
 8007984:	2300      	movs	r3, #0
 8007986:	930b      	str	r3, [sp, #44]	; 0x2c
 8007988:	e7bf      	b.n	800790a <_dtoa_r+0x1e2>
 800798a:	2300      	movs	r3, #0
 800798c:	9309      	str	r3, [sp, #36]	; 0x24
 800798e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007990:	2b00      	cmp	r3, #0
 8007992:	dc52      	bgt.n	8007a3a <_dtoa_r+0x312>
 8007994:	2301      	movs	r3, #1
 8007996:	9301      	str	r3, [sp, #4]
 8007998:	9304      	str	r3, [sp, #16]
 800799a:	461a      	mov	r2, r3
 800799c:	920a      	str	r2, [sp, #40]	; 0x28
 800799e:	e00b      	b.n	80079b8 <_dtoa_r+0x290>
 80079a0:	2301      	movs	r3, #1
 80079a2:	e7f3      	b.n	800798c <_dtoa_r+0x264>
 80079a4:	2300      	movs	r3, #0
 80079a6:	9309      	str	r3, [sp, #36]	; 0x24
 80079a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079aa:	445b      	add	r3, fp
 80079ac:	9301      	str	r3, [sp, #4]
 80079ae:	3301      	adds	r3, #1
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	9304      	str	r3, [sp, #16]
 80079b4:	bfb8      	it	lt
 80079b6:	2301      	movlt	r3, #1
 80079b8:	69e0      	ldr	r0, [r4, #28]
 80079ba:	2100      	movs	r1, #0
 80079bc:	2204      	movs	r2, #4
 80079be:	f102 0614 	add.w	r6, r2, #20
 80079c2:	429e      	cmp	r6, r3
 80079c4:	d93d      	bls.n	8007a42 <_dtoa_r+0x31a>
 80079c6:	6041      	str	r1, [r0, #4]
 80079c8:	4620      	mov	r0, r4
 80079ca:	f000 fd9f 	bl	800850c <_Balloc>
 80079ce:	9000      	str	r0, [sp, #0]
 80079d0:	2800      	cmp	r0, #0
 80079d2:	d139      	bne.n	8007a48 <_dtoa_r+0x320>
 80079d4:	4b16      	ldr	r3, [pc, #88]	; (8007a30 <_dtoa_r+0x308>)
 80079d6:	4602      	mov	r2, r0
 80079d8:	f240 11af 	movw	r1, #431	; 0x1af
 80079dc:	e6bd      	b.n	800775a <_dtoa_r+0x32>
 80079de:	2301      	movs	r3, #1
 80079e0:	e7e1      	b.n	80079a6 <_dtoa_r+0x27e>
 80079e2:	2501      	movs	r5, #1
 80079e4:	2300      	movs	r3, #0
 80079e6:	9307      	str	r3, [sp, #28]
 80079e8:	9509      	str	r5, [sp, #36]	; 0x24
 80079ea:	f04f 33ff 	mov.w	r3, #4294967295
 80079ee:	9301      	str	r3, [sp, #4]
 80079f0:	9304      	str	r3, [sp, #16]
 80079f2:	2200      	movs	r2, #0
 80079f4:	2312      	movs	r3, #18
 80079f6:	e7d1      	b.n	800799c <_dtoa_r+0x274>
 80079f8:	636f4361 	.word	0x636f4361
 80079fc:	3fd287a7 	.word	0x3fd287a7
 8007a00:	8b60c8b3 	.word	0x8b60c8b3
 8007a04:	3fc68a28 	.word	0x3fc68a28
 8007a08:	509f79fb 	.word	0x509f79fb
 8007a0c:	3fd34413 	.word	0x3fd34413
 8007a10:	080095a6 	.word	0x080095a6
 8007a14:	080095bd 	.word	0x080095bd
 8007a18:	7ff00000 	.word	0x7ff00000
 8007a1c:	080095a2 	.word	0x080095a2
 8007a20:	08009599 	.word	0x08009599
 8007a24:	08009576 	.word	0x08009576
 8007a28:	3ff80000 	.word	0x3ff80000
 8007a2c:	080096a8 	.word	0x080096a8
 8007a30:	08009615 	.word	0x08009615
 8007a34:	2301      	movs	r3, #1
 8007a36:	9309      	str	r3, [sp, #36]	; 0x24
 8007a38:	e7d7      	b.n	80079ea <_dtoa_r+0x2c2>
 8007a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a3c:	9301      	str	r3, [sp, #4]
 8007a3e:	9304      	str	r3, [sp, #16]
 8007a40:	e7ba      	b.n	80079b8 <_dtoa_r+0x290>
 8007a42:	3101      	adds	r1, #1
 8007a44:	0052      	lsls	r2, r2, #1
 8007a46:	e7ba      	b.n	80079be <_dtoa_r+0x296>
 8007a48:	69e3      	ldr	r3, [r4, #28]
 8007a4a:	9a00      	ldr	r2, [sp, #0]
 8007a4c:	601a      	str	r2, [r3, #0]
 8007a4e:	9b04      	ldr	r3, [sp, #16]
 8007a50:	2b0e      	cmp	r3, #14
 8007a52:	f200 80a8 	bhi.w	8007ba6 <_dtoa_r+0x47e>
 8007a56:	2d00      	cmp	r5, #0
 8007a58:	f000 80a5 	beq.w	8007ba6 <_dtoa_r+0x47e>
 8007a5c:	f1bb 0f00 	cmp.w	fp, #0
 8007a60:	dd38      	ble.n	8007ad4 <_dtoa_r+0x3ac>
 8007a62:	4bc0      	ldr	r3, [pc, #768]	; (8007d64 <_dtoa_r+0x63c>)
 8007a64:	f00b 020f 	and.w	r2, fp, #15
 8007a68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a6c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007a70:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007a74:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007a78:	d019      	beq.n	8007aae <_dtoa_r+0x386>
 8007a7a:	4bbb      	ldr	r3, [pc, #748]	; (8007d68 <_dtoa_r+0x640>)
 8007a7c:	ec51 0b18 	vmov	r0, r1, d8
 8007a80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a84:	f7f8 fefa 	bl	800087c <__aeabi_ddiv>
 8007a88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a8c:	f008 080f 	and.w	r8, r8, #15
 8007a90:	2503      	movs	r5, #3
 8007a92:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007d68 <_dtoa_r+0x640>
 8007a96:	f1b8 0f00 	cmp.w	r8, #0
 8007a9a:	d10a      	bne.n	8007ab2 <_dtoa_r+0x38a>
 8007a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa0:	4632      	mov	r2, r6
 8007aa2:	463b      	mov	r3, r7
 8007aa4:	f7f8 feea 	bl	800087c <__aeabi_ddiv>
 8007aa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007aac:	e02b      	b.n	8007b06 <_dtoa_r+0x3de>
 8007aae:	2502      	movs	r5, #2
 8007ab0:	e7ef      	b.n	8007a92 <_dtoa_r+0x36a>
 8007ab2:	f018 0f01 	tst.w	r8, #1
 8007ab6:	d008      	beq.n	8007aca <_dtoa_r+0x3a2>
 8007ab8:	4630      	mov	r0, r6
 8007aba:	4639      	mov	r1, r7
 8007abc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007ac0:	f7f8 fdb2 	bl	8000628 <__aeabi_dmul>
 8007ac4:	3501      	adds	r5, #1
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	460f      	mov	r7, r1
 8007aca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007ace:	f109 0908 	add.w	r9, r9, #8
 8007ad2:	e7e0      	b.n	8007a96 <_dtoa_r+0x36e>
 8007ad4:	f000 809f 	beq.w	8007c16 <_dtoa_r+0x4ee>
 8007ad8:	f1cb 0600 	rsb	r6, fp, #0
 8007adc:	4ba1      	ldr	r3, [pc, #644]	; (8007d64 <_dtoa_r+0x63c>)
 8007ade:	4fa2      	ldr	r7, [pc, #648]	; (8007d68 <_dtoa_r+0x640>)
 8007ae0:	f006 020f 	and.w	r2, r6, #15
 8007ae4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aec:	ec51 0b18 	vmov	r0, r1, d8
 8007af0:	f7f8 fd9a 	bl	8000628 <__aeabi_dmul>
 8007af4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007af8:	1136      	asrs	r6, r6, #4
 8007afa:	2300      	movs	r3, #0
 8007afc:	2502      	movs	r5, #2
 8007afe:	2e00      	cmp	r6, #0
 8007b00:	d17e      	bne.n	8007c00 <_dtoa_r+0x4d8>
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1d0      	bne.n	8007aa8 <_dtoa_r+0x380>
 8007b06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b08:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f000 8084 	beq.w	8007c1a <_dtoa_r+0x4f2>
 8007b12:	4b96      	ldr	r3, [pc, #600]	; (8007d6c <_dtoa_r+0x644>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	4640      	mov	r0, r8
 8007b18:	4649      	mov	r1, r9
 8007b1a:	f7f8 fff7 	bl	8000b0c <__aeabi_dcmplt>
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d07b      	beq.n	8007c1a <_dtoa_r+0x4f2>
 8007b22:	9b04      	ldr	r3, [sp, #16]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d078      	beq.n	8007c1a <_dtoa_r+0x4f2>
 8007b28:	9b01      	ldr	r3, [sp, #4]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	dd39      	ble.n	8007ba2 <_dtoa_r+0x47a>
 8007b2e:	4b90      	ldr	r3, [pc, #576]	; (8007d70 <_dtoa_r+0x648>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	4640      	mov	r0, r8
 8007b34:	4649      	mov	r1, r9
 8007b36:	f7f8 fd77 	bl	8000628 <__aeabi_dmul>
 8007b3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b3e:	9e01      	ldr	r6, [sp, #4]
 8007b40:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007b44:	3501      	adds	r5, #1
 8007b46:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f7f8 fd02 	bl	8000554 <__aeabi_i2d>
 8007b50:	4642      	mov	r2, r8
 8007b52:	464b      	mov	r3, r9
 8007b54:	f7f8 fd68 	bl	8000628 <__aeabi_dmul>
 8007b58:	4b86      	ldr	r3, [pc, #536]	; (8007d74 <_dtoa_r+0x64c>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f7f8 fbae 	bl	80002bc <__adddf3>
 8007b60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007b64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b68:	9303      	str	r3, [sp, #12]
 8007b6a:	2e00      	cmp	r6, #0
 8007b6c:	d158      	bne.n	8007c20 <_dtoa_r+0x4f8>
 8007b6e:	4b82      	ldr	r3, [pc, #520]	; (8007d78 <_dtoa_r+0x650>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	4640      	mov	r0, r8
 8007b74:	4649      	mov	r1, r9
 8007b76:	f7f8 fb9f 	bl	80002b8 <__aeabi_dsub>
 8007b7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b7e:	4680      	mov	r8, r0
 8007b80:	4689      	mov	r9, r1
 8007b82:	f7f8 ffe1 	bl	8000b48 <__aeabi_dcmpgt>
 8007b86:	2800      	cmp	r0, #0
 8007b88:	f040 8296 	bne.w	80080b8 <_dtoa_r+0x990>
 8007b8c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007b90:	4640      	mov	r0, r8
 8007b92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b96:	4649      	mov	r1, r9
 8007b98:	f7f8 ffb8 	bl	8000b0c <__aeabi_dcmplt>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	f040 8289 	bne.w	80080b4 <_dtoa_r+0x98c>
 8007ba2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007ba6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f2c0 814e 	blt.w	8007e4a <_dtoa_r+0x722>
 8007bae:	f1bb 0f0e 	cmp.w	fp, #14
 8007bb2:	f300 814a 	bgt.w	8007e4a <_dtoa_r+0x722>
 8007bb6:	4b6b      	ldr	r3, [pc, #428]	; (8007d64 <_dtoa_r+0x63c>)
 8007bb8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007bbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	f280 80dc 	bge.w	8007d80 <_dtoa_r+0x658>
 8007bc8:	9b04      	ldr	r3, [sp, #16]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	f300 80d8 	bgt.w	8007d80 <_dtoa_r+0x658>
 8007bd0:	f040 826f 	bne.w	80080b2 <_dtoa_r+0x98a>
 8007bd4:	4b68      	ldr	r3, [pc, #416]	; (8007d78 <_dtoa_r+0x650>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	4640      	mov	r0, r8
 8007bda:	4649      	mov	r1, r9
 8007bdc:	f7f8 fd24 	bl	8000628 <__aeabi_dmul>
 8007be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007be4:	f7f8 ffa6 	bl	8000b34 <__aeabi_dcmpge>
 8007be8:	9e04      	ldr	r6, [sp, #16]
 8007bea:	4637      	mov	r7, r6
 8007bec:	2800      	cmp	r0, #0
 8007bee:	f040 8245 	bne.w	800807c <_dtoa_r+0x954>
 8007bf2:	9d00      	ldr	r5, [sp, #0]
 8007bf4:	2331      	movs	r3, #49	; 0x31
 8007bf6:	f805 3b01 	strb.w	r3, [r5], #1
 8007bfa:	f10b 0b01 	add.w	fp, fp, #1
 8007bfe:	e241      	b.n	8008084 <_dtoa_r+0x95c>
 8007c00:	07f2      	lsls	r2, r6, #31
 8007c02:	d505      	bpl.n	8007c10 <_dtoa_r+0x4e8>
 8007c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c08:	f7f8 fd0e 	bl	8000628 <__aeabi_dmul>
 8007c0c:	3501      	adds	r5, #1
 8007c0e:	2301      	movs	r3, #1
 8007c10:	1076      	asrs	r6, r6, #1
 8007c12:	3708      	adds	r7, #8
 8007c14:	e773      	b.n	8007afe <_dtoa_r+0x3d6>
 8007c16:	2502      	movs	r5, #2
 8007c18:	e775      	b.n	8007b06 <_dtoa_r+0x3de>
 8007c1a:	9e04      	ldr	r6, [sp, #16]
 8007c1c:	465f      	mov	r7, fp
 8007c1e:	e792      	b.n	8007b46 <_dtoa_r+0x41e>
 8007c20:	9900      	ldr	r1, [sp, #0]
 8007c22:	4b50      	ldr	r3, [pc, #320]	; (8007d64 <_dtoa_r+0x63c>)
 8007c24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c28:	4431      	add	r1, r6
 8007c2a:	9102      	str	r1, [sp, #8]
 8007c2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c2e:	eeb0 9a47 	vmov.f32	s18, s14
 8007c32:	eef0 9a67 	vmov.f32	s19, s15
 8007c36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007c3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c3e:	2900      	cmp	r1, #0
 8007c40:	d044      	beq.n	8007ccc <_dtoa_r+0x5a4>
 8007c42:	494e      	ldr	r1, [pc, #312]	; (8007d7c <_dtoa_r+0x654>)
 8007c44:	2000      	movs	r0, #0
 8007c46:	f7f8 fe19 	bl	800087c <__aeabi_ddiv>
 8007c4a:	ec53 2b19 	vmov	r2, r3, d9
 8007c4e:	f7f8 fb33 	bl	80002b8 <__aeabi_dsub>
 8007c52:	9d00      	ldr	r5, [sp, #0]
 8007c54:	ec41 0b19 	vmov	d9, r0, r1
 8007c58:	4649      	mov	r1, r9
 8007c5a:	4640      	mov	r0, r8
 8007c5c:	f7f8 ff94 	bl	8000b88 <__aeabi_d2iz>
 8007c60:	4606      	mov	r6, r0
 8007c62:	f7f8 fc77 	bl	8000554 <__aeabi_i2d>
 8007c66:	4602      	mov	r2, r0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	4640      	mov	r0, r8
 8007c6c:	4649      	mov	r1, r9
 8007c6e:	f7f8 fb23 	bl	80002b8 <__aeabi_dsub>
 8007c72:	3630      	adds	r6, #48	; 0x30
 8007c74:	f805 6b01 	strb.w	r6, [r5], #1
 8007c78:	ec53 2b19 	vmov	r2, r3, d9
 8007c7c:	4680      	mov	r8, r0
 8007c7e:	4689      	mov	r9, r1
 8007c80:	f7f8 ff44 	bl	8000b0c <__aeabi_dcmplt>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	d164      	bne.n	8007d52 <_dtoa_r+0x62a>
 8007c88:	4642      	mov	r2, r8
 8007c8a:	464b      	mov	r3, r9
 8007c8c:	4937      	ldr	r1, [pc, #220]	; (8007d6c <_dtoa_r+0x644>)
 8007c8e:	2000      	movs	r0, #0
 8007c90:	f7f8 fb12 	bl	80002b8 <__aeabi_dsub>
 8007c94:	ec53 2b19 	vmov	r2, r3, d9
 8007c98:	f7f8 ff38 	bl	8000b0c <__aeabi_dcmplt>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	f040 80b6 	bne.w	8007e0e <_dtoa_r+0x6e6>
 8007ca2:	9b02      	ldr	r3, [sp, #8]
 8007ca4:	429d      	cmp	r5, r3
 8007ca6:	f43f af7c 	beq.w	8007ba2 <_dtoa_r+0x47a>
 8007caa:	4b31      	ldr	r3, [pc, #196]	; (8007d70 <_dtoa_r+0x648>)
 8007cac:	ec51 0b19 	vmov	r0, r1, d9
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f7f8 fcb9 	bl	8000628 <__aeabi_dmul>
 8007cb6:	4b2e      	ldr	r3, [pc, #184]	; (8007d70 <_dtoa_r+0x648>)
 8007cb8:	ec41 0b19 	vmov	d9, r0, r1
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	4640      	mov	r0, r8
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	f7f8 fcb1 	bl	8000628 <__aeabi_dmul>
 8007cc6:	4680      	mov	r8, r0
 8007cc8:	4689      	mov	r9, r1
 8007cca:	e7c5      	b.n	8007c58 <_dtoa_r+0x530>
 8007ccc:	ec51 0b17 	vmov	r0, r1, d7
 8007cd0:	f7f8 fcaa 	bl	8000628 <__aeabi_dmul>
 8007cd4:	9b02      	ldr	r3, [sp, #8]
 8007cd6:	9d00      	ldr	r5, [sp, #0]
 8007cd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007cda:	ec41 0b19 	vmov	d9, r0, r1
 8007cde:	4649      	mov	r1, r9
 8007ce0:	4640      	mov	r0, r8
 8007ce2:	f7f8 ff51 	bl	8000b88 <__aeabi_d2iz>
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	f7f8 fc34 	bl	8000554 <__aeabi_i2d>
 8007cec:	3630      	adds	r6, #48	; 0x30
 8007cee:	4602      	mov	r2, r0
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	4640      	mov	r0, r8
 8007cf4:	4649      	mov	r1, r9
 8007cf6:	f7f8 fadf 	bl	80002b8 <__aeabi_dsub>
 8007cfa:	f805 6b01 	strb.w	r6, [r5], #1
 8007cfe:	9b02      	ldr	r3, [sp, #8]
 8007d00:	429d      	cmp	r5, r3
 8007d02:	4680      	mov	r8, r0
 8007d04:	4689      	mov	r9, r1
 8007d06:	f04f 0200 	mov.w	r2, #0
 8007d0a:	d124      	bne.n	8007d56 <_dtoa_r+0x62e>
 8007d0c:	4b1b      	ldr	r3, [pc, #108]	; (8007d7c <_dtoa_r+0x654>)
 8007d0e:	ec51 0b19 	vmov	r0, r1, d9
 8007d12:	f7f8 fad3 	bl	80002bc <__adddf3>
 8007d16:	4602      	mov	r2, r0
 8007d18:	460b      	mov	r3, r1
 8007d1a:	4640      	mov	r0, r8
 8007d1c:	4649      	mov	r1, r9
 8007d1e:	f7f8 ff13 	bl	8000b48 <__aeabi_dcmpgt>
 8007d22:	2800      	cmp	r0, #0
 8007d24:	d173      	bne.n	8007e0e <_dtoa_r+0x6e6>
 8007d26:	ec53 2b19 	vmov	r2, r3, d9
 8007d2a:	4914      	ldr	r1, [pc, #80]	; (8007d7c <_dtoa_r+0x654>)
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	f7f8 fac3 	bl	80002b8 <__aeabi_dsub>
 8007d32:	4602      	mov	r2, r0
 8007d34:	460b      	mov	r3, r1
 8007d36:	4640      	mov	r0, r8
 8007d38:	4649      	mov	r1, r9
 8007d3a:	f7f8 fee7 	bl	8000b0c <__aeabi_dcmplt>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	f43f af2f 	beq.w	8007ba2 <_dtoa_r+0x47a>
 8007d44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007d46:	1e6b      	subs	r3, r5, #1
 8007d48:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007d4e:	2b30      	cmp	r3, #48	; 0x30
 8007d50:	d0f8      	beq.n	8007d44 <_dtoa_r+0x61c>
 8007d52:	46bb      	mov	fp, r7
 8007d54:	e04a      	b.n	8007dec <_dtoa_r+0x6c4>
 8007d56:	4b06      	ldr	r3, [pc, #24]	; (8007d70 <_dtoa_r+0x648>)
 8007d58:	f7f8 fc66 	bl	8000628 <__aeabi_dmul>
 8007d5c:	4680      	mov	r8, r0
 8007d5e:	4689      	mov	r9, r1
 8007d60:	e7bd      	b.n	8007cde <_dtoa_r+0x5b6>
 8007d62:	bf00      	nop
 8007d64:	080096a8 	.word	0x080096a8
 8007d68:	08009680 	.word	0x08009680
 8007d6c:	3ff00000 	.word	0x3ff00000
 8007d70:	40240000 	.word	0x40240000
 8007d74:	401c0000 	.word	0x401c0000
 8007d78:	40140000 	.word	0x40140000
 8007d7c:	3fe00000 	.word	0x3fe00000
 8007d80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007d84:	9d00      	ldr	r5, [sp, #0]
 8007d86:	4642      	mov	r2, r8
 8007d88:	464b      	mov	r3, r9
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	4639      	mov	r1, r7
 8007d8e:	f7f8 fd75 	bl	800087c <__aeabi_ddiv>
 8007d92:	f7f8 fef9 	bl	8000b88 <__aeabi_d2iz>
 8007d96:	9001      	str	r0, [sp, #4]
 8007d98:	f7f8 fbdc 	bl	8000554 <__aeabi_i2d>
 8007d9c:	4642      	mov	r2, r8
 8007d9e:	464b      	mov	r3, r9
 8007da0:	f7f8 fc42 	bl	8000628 <__aeabi_dmul>
 8007da4:	4602      	mov	r2, r0
 8007da6:	460b      	mov	r3, r1
 8007da8:	4630      	mov	r0, r6
 8007daa:	4639      	mov	r1, r7
 8007dac:	f7f8 fa84 	bl	80002b8 <__aeabi_dsub>
 8007db0:	9e01      	ldr	r6, [sp, #4]
 8007db2:	9f04      	ldr	r7, [sp, #16]
 8007db4:	3630      	adds	r6, #48	; 0x30
 8007db6:	f805 6b01 	strb.w	r6, [r5], #1
 8007dba:	9e00      	ldr	r6, [sp, #0]
 8007dbc:	1bae      	subs	r6, r5, r6
 8007dbe:	42b7      	cmp	r7, r6
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	d134      	bne.n	8007e30 <_dtoa_r+0x708>
 8007dc6:	f7f8 fa79 	bl	80002bc <__adddf3>
 8007dca:	4642      	mov	r2, r8
 8007dcc:	464b      	mov	r3, r9
 8007dce:	4606      	mov	r6, r0
 8007dd0:	460f      	mov	r7, r1
 8007dd2:	f7f8 feb9 	bl	8000b48 <__aeabi_dcmpgt>
 8007dd6:	b9c8      	cbnz	r0, 8007e0c <_dtoa_r+0x6e4>
 8007dd8:	4642      	mov	r2, r8
 8007dda:	464b      	mov	r3, r9
 8007ddc:	4630      	mov	r0, r6
 8007dde:	4639      	mov	r1, r7
 8007de0:	f7f8 fe8a 	bl	8000af8 <__aeabi_dcmpeq>
 8007de4:	b110      	cbz	r0, 8007dec <_dtoa_r+0x6c4>
 8007de6:	9b01      	ldr	r3, [sp, #4]
 8007de8:	07db      	lsls	r3, r3, #31
 8007dea:	d40f      	bmi.n	8007e0c <_dtoa_r+0x6e4>
 8007dec:	4651      	mov	r1, sl
 8007dee:	4620      	mov	r0, r4
 8007df0:	f000 fbcc 	bl	800858c <_Bfree>
 8007df4:	2300      	movs	r3, #0
 8007df6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007df8:	702b      	strb	r3, [r5, #0]
 8007dfa:	f10b 0301 	add.w	r3, fp, #1
 8007dfe:	6013      	str	r3, [r2, #0]
 8007e00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f43f ace2 	beq.w	80077cc <_dtoa_r+0xa4>
 8007e08:	601d      	str	r5, [r3, #0]
 8007e0a:	e4df      	b.n	80077cc <_dtoa_r+0xa4>
 8007e0c:	465f      	mov	r7, fp
 8007e0e:	462b      	mov	r3, r5
 8007e10:	461d      	mov	r5, r3
 8007e12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e16:	2a39      	cmp	r2, #57	; 0x39
 8007e18:	d106      	bne.n	8007e28 <_dtoa_r+0x700>
 8007e1a:	9a00      	ldr	r2, [sp, #0]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d1f7      	bne.n	8007e10 <_dtoa_r+0x6e8>
 8007e20:	9900      	ldr	r1, [sp, #0]
 8007e22:	2230      	movs	r2, #48	; 0x30
 8007e24:	3701      	adds	r7, #1
 8007e26:	700a      	strb	r2, [r1, #0]
 8007e28:	781a      	ldrb	r2, [r3, #0]
 8007e2a:	3201      	adds	r2, #1
 8007e2c:	701a      	strb	r2, [r3, #0]
 8007e2e:	e790      	b.n	8007d52 <_dtoa_r+0x62a>
 8007e30:	4ba3      	ldr	r3, [pc, #652]	; (80080c0 <_dtoa_r+0x998>)
 8007e32:	2200      	movs	r2, #0
 8007e34:	f7f8 fbf8 	bl	8000628 <__aeabi_dmul>
 8007e38:	2200      	movs	r2, #0
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	4606      	mov	r6, r0
 8007e3e:	460f      	mov	r7, r1
 8007e40:	f7f8 fe5a 	bl	8000af8 <__aeabi_dcmpeq>
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d09e      	beq.n	8007d86 <_dtoa_r+0x65e>
 8007e48:	e7d0      	b.n	8007dec <_dtoa_r+0x6c4>
 8007e4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e4c:	2a00      	cmp	r2, #0
 8007e4e:	f000 80ca 	beq.w	8007fe6 <_dtoa_r+0x8be>
 8007e52:	9a07      	ldr	r2, [sp, #28]
 8007e54:	2a01      	cmp	r2, #1
 8007e56:	f300 80ad 	bgt.w	8007fb4 <_dtoa_r+0x88c>
 8007e5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e5c:	2a00      	cmp	r2, #0
 8007e5e:	f000 80a5 	beq.w	8007fac <_dtoa_r+0x884>
 8007e62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007e66:	9e08      	ldr	r6, [sp, #32]
 8007e68:	9d05      	ldr	r5, [sp, #20]
 8007e6a:	9a05      	ldr	r2, [sp, #20]
 8007e6c:	441a      	add	r2, r3
 8007e6e:	9205      	str	r2, [sp, #20]
 8007e70:	9a06      	ldr	r2, [sp, #24]
 8007e72:	2101      	movs	r1, #1
 8007e74:	441a      	add	r2, r3
 8007e76:	4620      	mov	r0, r4
 8007e78:	9206      	str	r2, [sp, #24]
 8007e7a:	f000 fc3d 	bl	80086f8 <__i2b>
 8007e7e:	4607      	mov	r7, r0
 8007e80:	b165      	cbz	r5, 8007e9c <_dtoa_r+0x774>
 8007e82:	9b06      	ldr	r3, [sp, #24]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	dd09      	ble.n	8007e9c <_dtoa_r+0x774>
 8007e88:	42ab      	cmp	r3, r5
 8007e8a:	9a05      	ldr	r2, [sp, #20]
 8007e8c:	bfa8      	it	ge
 8007e8e:	462b      	movge	r3, r5
 8007e90:	1ad2      	subs	r2, r2, r3
 8007e92:	9205      	str	r2, [sp, #20]
 8007e94:	9a06      	ldr	r2, [sp, #24]
 8007e96:	1aed      	subs	r5, r5, r3
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	9306      	str	r3, [sp, #24]
 8007e9c:	9b08      	ldr	r3, [sp, #32]
 8007e9e:	b1f3      	cbz	r3, 8007ede <_dtoa_r+0x7b6>
 8007ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	f000 80a3 	beq.w	8007fee <_dtoa_r+0x8c6>
 8007ea8:	2e00      	cmp	r6, #0
 8007eaa:	dd10      	ble.n	8007ece <_dtoa_r+0x7a6>
 8007eac:	4639      	mov	r1, r7
 8007eae:	4632      	mov	r2, r6
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f000 fce1 	bl	8008878 <__pow5mult>
 8007eb6:	4652      	mov	r2, sl
 8007eb8:	4601      	mov	r1, r0
 8007eba:	4607      	mov	r7, r0
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	f000 fc31 	bl	8008724 <__multiply>
 8007ec2:	4651      	mov	r1, sl
 8007ec4:	4680      	mov	r8, r0
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	f000 fb60 	bl	800858c <_Bfree>
 8007ecc:	46c2      	mov	sl, r8
 8007ece:	9b08      	ldr	r3, [sp, #32]
 8007ed0:	1b9a      	subs	r2, r3, r6
 8007ed2:	d004      	beq.n	8007ede <_dtoa_r+0x7b6>
 8007ed4:	4651      	mov	r1, sl
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f000 fcce 	bl	8008878 <__pow5mult>
 8007edc:	4682      	mov	sl, r0
 8007ede:	2101      	movs	r1, #1
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	f000 fc09 	bl	80086f8 <__i2b>
 8007ee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	4606      	mov	r6, r0
 8007eec:	f340 8081 	ble.w	8007ff2 <_dtoa_r+0x8ca>
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	4601      	mov	r1, r0
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	f000 fcbf 	bl	8008878 <__pow5mult>
 8007efa:	9b07      	ldr	r3, [sp, #28]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	4606      	mov	r6, r0
 8007f00:	dd7a      	ble.n	8007ff8 <_dtoa_r+0x8d0>
 8007f02:	f04f 0800 	mov.w	r8, #0
 8007f06:	6933      	ldr	r3, [r6, #16]
 8007f08:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007f0c:	6918      	ldr	r0, [r3, #16]
 8007f0e:	f000 fba5 	bl	800865c <__hi0bits>
 8007f12:	f1c0 0020 	rsb	r0, r0, #32
 8007f16:	9b06      	ldr	r3, [sp, #24]
 8007f18:	4418      	add	r0, r3
 8007f1a:	f010 001f 	ands.w	r0, r0, #31
 8007f1e:	f000 8094 	beq.w	800804a <_dtoa_r+0x922>
 8007f22:	f1c0 0320 	rsb	r3, r0, #32
 8007f26:	2b04      	cmp	r3, #4
 8007f28:	f340 8085 	ble.w	8008036 <_dtoa_r+0x90e>
 8007f2c:	9b05      	ldr	r3, [sp, #20]
 8007f2e:	f1c0 001c 	rsb	r0, r0, #28
 8007f32:	4403      	add	r3, r0
 8007f34:	9305      	str	r3, [sp, #20]
 8007f36:	9b06      	ldr	r3, [sp, #24]
 8007f38:	4403      	add	r3, r0
 8007f3a:	4405      	add	r5, r0
 8007f3c:	9306      	str	r3, [sp, #24]
 8007f3e:	9b05      	ldr	r3, [sp, #20]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	dd05      	ble.n	8007f50 <_dtoa_r+0x828>
 8007f44:	4651      	mov	r1, sl
 8007f46:	461a      	mov	r2, r3
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f000 fcef 	bl	800892c <__lshift>
 8007f4e:	4682      	mov	sl, r0
 8007f50:	9b06      	ldr	r3, [sp, #24]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	dd05      	ble.n	8007f62 <_dtoa_r+0x83a>
 8007f56:	4631      	mov	r1, r6
 8007f58:	461a      	mov	r2, r3
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f000 fce6 	bl	800892c <__lshift>
 8007f60:	4606      	mov	r6, r0
 8007f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d072      	beq.n	800804e <_dtoa_r+0x926>
 8007f68:	4631      	mov	r1, r6
 8007f6a:	4650      	mov	r0, sl
 8007f6c:	f000 fd4a 	bl	8008a04 <__mcmp>
 8007f70:	2800      	cmp	r0, #0
 8007f72:	da6c      	bge.n	800804e <_dtoa_r+0x926>
 8007f74:	2300      	movs	r3, #0
 8007f76:	4651      	mov	r1, sl
 8007f78:	220a      	movs	r2, #10
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 fb28 	bl	80085d0 <__multadd>
 8007f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f82:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007f86:	4682      	mov	sl, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f000 81b0 	beq.w	80082ee <_dtoa_r+0xbc6>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	4639      	mov	r1, r7
 8007f92:	220a      	movs	r2, #10
 8007f94:	4620      	mov	r0, r4
 8007f96:	f000 fb1b 	bl	80085d0 <__multadd>
 8007f9a:	9b01      	ldr	r3, [sp, #4]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	4607      	mov	r7, r0
 8007fa0:	f300 8096 	bgt.w	80080d0 <_dtoa_r+0x9a8>
 8007fa4:	9b07      	ldr	r3, [sp, #28]
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	dc59      	bgt.n	800805e <_dtoa_r+0x936>
 8007faa:	e091      	b.n	80080d0 <_dtoa_r+0x9a8>
 8007fac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007fb2:	e758      	b.n	8007e66 <_dtoa_r+0x73e>
 8007fb4:	9b04      	ldr	r3, [sp, #16]
 8007fb6:	1e5e      	subs	r6, r3, #1
 8007fb8:	9b08      	ldr	r3, [sp, #32]
 8007fba:	42b3      	cmp	r3, r6
 8007fbc:	bfbf      	itttt	lt
 8007fbe:	9b08      	ldrlt	r3, [sp, #32]
 8007fc0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007fc2:	9608      	strlt	r6, [sp, #32]
 8007fc4:	1af3      	sublt	r3, r6, r3
 8007fc6:	bfb4      	ite	lt
 8007fc8:	18d2      	addlt	r2, r2, r3
 8007fca:	1b9e      	subge	r6, r3, r6
 8007fcc:	9b04      	ldr	r3, [sp, #16]
 8007fce:	bfbc      	itt	lt
 8007fd0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007fd2:	2600      	movlt	r6, #0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	bfb7      	itett	lt
 8007fd8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007fdc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007fe0:	1a9d      	sublt	r5, r3, r2
 8007fe2:	2300      	movlt	r3, #0
 8007fe4:	e741      	b.n	8007e6a <_dtoa_r+0x742>
 8007fe6:	9e08      	ldr	r6, [sp, #32]
 8007fe8:	9d05      	ldr	r5, [sp, #20]
 8007fea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007fec:	e748      	b.n	8007e80 <_dtoa_r+0x758>
 8007fee:	9a08      	ldr	r2, [sp, #32]
 8007ff0:	e770      	b.n	8007ed4 <_dtoa_r+0x7ac>
 8007ff2:	9b07      	ldr	r3, [sp, #28]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	dc19      	bgt.n	800802c <_dtoa_r+0x904>
 8007ff8:	9b02      	ldr	r3, [sp, #8]
 8007ffa:	b9bb      	cbnz	r3, 800802c <_dtoa_r+0x904>
 8007ffc:	9b03      	ldr	r3, [sp, #12]
 8007ffe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008002:	b99b      	cbnz	r3, 800802c <_dtoa_r+0x904>
 8008004:	9b03      	ldr	r3, [sp, #12]
 8008006:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800800a:	0d1b      	lsrs	r3, r3, #20
 800800c:	051b      	lsls	r3, r3, #20
 800800e:	b183      	cbz	r3, 8008032 <_dtoa_r+0x90a>
 8008010:	9b05      	ldr	r3, [sp, #20]
 8008012:	3301      	adds	r3, #1
 8008014:	9305      	str	r3, [sp, #20]
 8008016:	9b06      	ldr	r3, [sp, #24]
 8008018:	3301      	adds	r3, #1
 800801a:	9306      	str	r3, [sp, #24]
 800801c:	f04f 0801 	mov.w	r8, #1
 8008020:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008022:	2b00      	cmp	r3, #0
 8008024:	f47f af6f 	bne.w	8007f06 <_dtoa_r+0x7de>
 8008028:	2001      	movs	r0, #1
 800802a:	e774      	b.n	8007f16 <_dtoa_r+0x7ee>
 800802c:	f04f 0800 	mov.w	r8, #0
 8008030:	e7f6      	b.n	8008020 <_dtoa_r+0x8f8>
 8008032:	4698      	mov	r8, r3
 8008034:	e7f4      	b.n	8008020 <_dtoa_r+0x8f8>
 8008036:	d082      	beq.n	8007f3e <_dtoa_r+0x816>
 8008038:	9a05      	ldr	r2, [sp, #20]
 800803a:	331c      	adds	r3, #28
 800803c:	441a      	add	r2, r3
 800803e:	9205      	str	r2, [sp, #20]
 8008040:	9a06      	ldr	r2, [sp, #24]
 8008042:	441a      	add	r2, r3
 8008044:	441d      	add	r5, r3
 8008046:	9206      	str	r2, [sp, #24]
 8008048:	e779      	b.n	8007f3e <_dtoa_r+0x816>
 800804a:	4603      	mov	r3, r0
 800804c:	e7f4      	b.n	8008038 <_dtoa_r+0x910>
 800804e:	9b04      	ldr	r3, [sp, #16]
 8008050:	2b00      	cmp	r3, #0
 8008052:	dc37      	bgt.n	80080c4 <_dtoa_r+0x99c>
 8008054:	9b07      	ldr	r3, [sp, #28]
 8008056:	2b02      	cmp	r3, #2
 8008058:	dd34      	ble.n	80080c4 <_dtoa_r+0x99c>
 800805a:	9b04      	ldr	r3, [sp, #16]
 800805c:	9301      	str	r3, [sp, #4]
 800805e:	9b01      	ldr	r3, [sp, #4]
 8008060:	b963      	cbnz	r3, 800807c <_dtoa_r+0x954>
 8008062:	4631      	mov	r1, r6
 8008064:	2205      	movs	r2, #5
 8008066:	4620      	mov	r0, r4
 8008068:	f000 fab2 	bl	80085d0 <__multadd>
 800806c:	4601      	mov	r1, r0
 800806e:	4606      	mov	r6, r0
 8008070:	4650      	mov	r0, sl
 8008072:	f000 fcc7 	bl	8008a04 <__mcmp>
 8008076:	2800      	cmp	r0, #0
 8008078:	f73f adbb 	bgt.w	8007bf2 <_dtoa_r+0x4ca>
 800807c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800807e:	9d00      	ldr	r5, [sp, #0]
 8008080:	ea6f 0b03 	mvn.w	fp, r3
 8008084:	f04f 0800 	mov.w	r8, #0
 8008088:	4631      	mov	r1, r6
 800808a:	4620      	mov	r0, r4
 800808c:	f000 fa7e 	bl	800858c <_Bfree>
 8008090:	2f00      	cmp	r7, #0
 8008092:	f43f aeab 	beq.w	8007dec <_dtoa_r+0x6c4>
 8008096:	f1b8 0f00 	cmp.w	r8, #0
 800809a:	d005      	beq.n	80080a8 <_dtoa_r+0x980>
 800809c:	45b8      	cmp	r8, r7
 800809e:	d003      	beq.n	80080a8 <_dtoa_r+0x980>
 80080a0:	4641      	mov	r1, r8
 80080a2:	4620      	mov	r0, r4
 80080a4:	f000 fa72 	bl	800858c <_Bfree>
 80080a8:	4639      	mov	r1, r7
 80080aa:	4620      	mov	r0, r4
 80080ac:	f000 fa6e 	bl	800858c <_Bfree>
 80080b0:	e69c      	b.n	8007dec <_dtoa_r+0x6c4>
 80080b2:	2600      	movs	r6, #0
 80080b4:	4637      	mov	r7, r6
 80080b6:	e7e1      	b.n	800807c <_dtoa_r+0x954>
 80080b8:	46bb      	mov	fp, r7
 80080ba:	4637      	mov	r7, r6
 80080bc:	e599      	b.n	8007bf2 <_dtoa_r+0x4ca>
 80080be:	bf00      	nop
 80080c0:	40240000 	.word	0x40240000
 80080c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	f000 80c8 	beq.w	800825c <_dtoa_r+0xb34>
 80080cc:	9b04      	ldr	r3, [sp, #16]
 80080ce:	9301      	str	r3, [sp, #4]
 80080d0:	2d00      	cmp	r5, #0
 80080d2:	dd05      	ble.n	80080e0 <_dtoa_r+0x9b8>
 80080d4:	4639      	mov	r1, r7
 80080d6:	462a      	mov	r2, r5
 80080d8:	4620      	mov	r0, r4
 80080da:	f000 fc27 	bl	800892c <__lshift>
 80080de:	4607      	mov	r7, r0
 80080e0:	f1b8 0f00 	cmp.w	r8, #0
 80080e4:	d05b      	beq.n	800819e <_dtoa_r+0xa76>
 80080e6:	6879      	ldr	r1, [r7, #4]
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 fa0f 	bl	800850c <_Balloc>
 80080ee:	4605      	mov	r5, r0
 80080f0:	b928      	cbnz	r0, 80080fe <_dtoa_r+0x9d6>
 80080f2:	4b83      	ldr	r3, [pc, #524]	; (8008300 <_dtoa_r+0xbd8>)
 80080f4:	4602      	mov	r2, r0
 80080f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80080fa:	f7ff bb2e 	b.w	800775a <_dtoa_r+0x32>
 80080fe:	693a      	ldr	r2, [r7, #16]
 8008100:	3202      	adds	r2, #2
 8008102:	0092      	lsls	r2, r2, #2
 8008104:	f107 010c 	add.w	r1, r7, #12
 8008108:	300c      	adds	r0, #12
 800810a:	f001 f813 	bl	8009134 <memcpy>
 800810e:	2201      	movs	r2, #1
 8008110:	4629      	mov	r1, r5
 8008112:	4620      	mov	r0, r4
 8008114:	f000 fc0a 	bl	800892c <__lshift>
 8008118:	9b00      	ldr	r3, [sp, #0]
 800811a:	3301      	adds	r3, #1
 800811c:	9304      	str	r3, [sp, #16]
 800811e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008122:	4413      	add	r3, r2
 8008124:	9308      	str	r3, [sp, #32]
 8008126:	9b02      	ldr	r3, [sp, #8]
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	46b8      	mov	r8, r7
 800812e:	9306      	str	r3, [sp, #24]
 8008130:	4607      	mov	r7, r0
 8008132:	9b04      	ldr	r3, [sp, #16]
 8008134:	4631      	mov	r1, r6
 8008136:	3b01      	subs	r3, #1
 8008138:	4650      	mov	r0, sl
 800813a:	9301      	str	r3, [sp, #4]
 800813c:	f7ff fa6b 	bl	8007616 <quorem>
 8008140:	4641      	mov	r1, r8
 8008142:	9002      	str	r0, [sp, #8]
 8008144:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008148:	4650      	mov	r0, sl
 800814a:	f000 fc5b 	bl	8008a04 <__mcmp>
 800814e:	463a      	mov	r2, r7
 8008150:	9005      	str	r0, [sp, #20]
 8008152:	4631      	mov	r1, r6
 8008154:	4620      	mov	r0, r4
 8008156:	f000 fc71 	bl	8008a3c <__mdiff>
 800815a:	68c2      	ldr	r2, [r0, #12]
 800815c:	4605      	mov	r5, r0
 800815e:	bb02      	cbnz	r2, 80081a2 <_dtoa_r+0xa7a>
 8008160:	4601      	mov	r1, r0
 8008162:	4650      	mov	r0, sl
 8008164:	f000 fc4e 	bl	8008a04 <__mcmp>
 8008168:	4602      	mov	r2, r0
 800816a:	4629      	mov	r1, r5
 800816c:	4620      	mov	r0, r4
 800816e:	9209      	str	r2, [sp, #36]	; 0x24
 8008170:	f000 fa0c 	bl	800858c <_Bfree>
 8008174:	9b07      	ldr	r3, [sp, #28]
 8008176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008178:	9d04      	ldr	r5, [sp, #16]
 800817a:	ea43 0102 	orr.w	r1, r3, r2
 800817e:	9b06      	ldr	r3, [sp, #24]
 8008180:	4319      	orrs	r1, r3
 8008182:	d110      	bne.n	80081a6 <_dtoa_r+0xa7e>
 8008184:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008188:	d029      	beq.n	80081de <_dtoa_r+0xab6>
 800818a:	9b05      	ldr	r3, [sp, #20]
 800818c:	2b00      	cmp	r3, #0
 800818e:	dd02      	ble.n	8008196 <_dtoa_r+0xa6e>
 8008190:	9b02      	ldr	r3, [sp, #8]
 8008192:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008196:	9b01      	ldr	r3, [sp, #4]
 8008198:	f883 9000 	strb.w	r9, [r3]
 800819c:	e774      	b.n	8008088 <_dtoa_r+0x960>
 800819e:	4638      	mov	r0, r7
 80081a0:	e7ba      	b.n	8008118 <_dtoa_r+0x9f0>
 80081a2:	2201      	movs	r2, #1
 80081a4:	e7e1      	b.n	800816a <_dtoa_r+0xa42>
 80081a6:	9b05      	ldr	r3, [sp, #20]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	db04      	blt.n	80081b6 <_dtoa_r+0xa8e>
 80081ac:	9907      	ldr	r1, [sp, #28]
 80081ae:	430b      	orrs	r3, r1
 80081b0:	9906      	ldr	r1, [sp, #24]
 80081b2:	430b      	orrs	r3, r1
 80081b4:	d120      	bne.n	80081f8 <_dtoa_r+0xad0>
 80081b6:	2a00      	cmp	r2, #0
 80081b8:	dded      	ble.n	8008196 <_dtoa_r+0xa6e>
 80081ba:	4651      	mov	r1, sl
 80081bc:	2201      	movs	r2, #1
 80081be:	4620      	mov	r0, r4
 80081c0:	f000 fbb4 	bl	800892c <__lshift>
 80081c4:	4631      	mov	r1, r6
 80081c6:	4682      	mov	sl, r0
 80081c8:	f000 fc1c 	bl	8008a04 <__mcmp>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	dc03      	bgt.n	80081d8 <_dtoa_r+0xab0>
 80081d0:	d1e1      	bne.n	8008196 <_dtoa_r+0xa6e>
 80081d2:	f019 0f01 	tst.w	r9, #1
 80081d6:	d0de      	beq.n	8008196 <_dtoa_r+0xa6e>
 80081d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80081dc:	d1d8      	bne.n	8008190 <_dtoa_r+0xa68>
 80081de:	9a01      	ldr	r2, [sp, #4]
 80081e0:	2339      	movs	r3, #57	; 0x39
 80081e2:	7013      	strb	r3, [r2, #0]
 80081e4:	462b      	mov	r3, r5
 80081e6:	461d      	mov	r5, r3
 80081e8:	3b01      	subs	r3, #1
 80081ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80081ee:	2a39      	cmp	r2, #57	; 0x39
 80081f0:	d06c      	beq.n	80082cc <_dtoa_r+0xba4>
 80081f2:	3201      	adds	r2, #1
 80081f4:	701a      	strb	r2, [r3, #0]
 80081f6:	e747      	b.n	8008088 <_dtoa_r+0x960>
 80081f8:	2a00      	cmp	r2, #0
 80081fa:	dd07      	ble.n	800820c <_dtoa_r+0xae4>
 80081fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008200:	d0ed      	beq.n	80081de <_dtoa_r+0xab6>
 8008202:	9a01      	ldr	r2, [sp, #4]
 8008204:	f109 0301 	add.w	r3, r9, #1
 8008208:	7013      	strb	r3, [r2, #0]
 800820a:	e73d      	b.n	8008088 <_dtoa_r+0x960>
 800820c:	9b04      	ldr	r3, [sp, #16]
 800820e:	9a08      	ldr	r2, [sp, #32]
 8008210:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008214:	4293      	cmp	r3, r2
 8008216:	d043      	beq.n	80082a0 <_dtoa_r+0xb78>
 8008218:	4651      	mov	r1, sl
 800821a:	2300      	movs	r3, #0
 800821c:	220a      	movs	r2, #10
 800821e:	4620      	mov	r0, r4
 8008220:	f000 f9d6 	bl	80085d0 <__multadd>
 8008224:	45b8      	cmp	r8, r7
 8008226:	4682      	mov	sl, r0
 8008228:	f04f 0300 	mov.w	r3, #0
 800822c:	f04f 020a 	mov.w	r2, #10
 8008230:	4641      	mov	r1, r8
 8008232:	4620      	mov	r0, r4
 8008234:	d107      	bne.n	8008246 <_dtoa_r+0xb1e>
 8008236:	f000 f9cb 	bl	80085d0 <__multadd>
 800823a:	4680      	mov	r8, r0
 800823c:	4607      	mov	r7, r0
 800823e:	9b04      	ldr	r3, [sp, #16]
 8008240:	3301      	adds	r3, #1
 8008242:	9304      	str	r3, [sp, #16]
 8008244:	e775      	b.n	8008132 <_dtoa_r+0xa0a>
 8008246:	f000 f9c3 	bl	80085d0 <__multadd>
 800824a:	4639      	mov	r1, r7
 800824c:	4680      	mov	r8, r0
 800824e:	2300      	movs	r3, #0
 8008250:	220a      	movs	r2, #10
 8008252:	4620      	mov	r0, r4
 8008254:	f000 f9bc 	bl	80085d0 <__multadd>
 8008258:	4607      	mov	r7, r0
 800825a:	e7f0      	b.n	800823e <_dtoa_r+0xb16>
 800825c:	9b04      	ldr	r3, [sp, #16]
 800825e:	9301      	str	r3, [sp, #4]
 8008260:	9d00      	ldr	r5, [sp, #0]
 8008262:	4631      	mov	r1, r6
 8008264:	4650      	mov	r0, sl
 8008266:	f7ff f9d6 	bl	8007616 <quorem>
 800826a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800826e:	9b00      	ldr	r3, [sp, #0]
 8008270:	f805 9b01 	strb.w	r9, [r5], #1
 8008274:	1aea      	subs	r2, r5, r3
 8008276:	9b01      	ldr	r3, [sp, #4]
 8008278:	4293      	cmp	r3, r2
 800827a:	dd07      	ble.n	800828c <_dtoa_r+0xb64>
 800827c:	4651      	mov	r1, sl
 800827e:	2300      	movs	r3, #0
 8008280:	220a      	movs	r2, #10
 8008282:	4620      	mov	r0, r4
 8008284:	f000 f9a4 	bl	80085d0 <__multadd>
 8008288:	4682      	mov	sl, r0
 800828a:	e7ea      	b.n	8008262 <_dtoa_r+0xb3a>
 800828c:	9b01      	ldr	r3, [sp, #4]
 800828e:	2b00      	cmp	r3, #0
 8008290:	bfc8      	it	gt
 8008292:	461d      	movgt	r5, r3
 8008294:	9b00      	ldr	r3, [sp, #0]
 8008296:	bfd8      	it	le
 8008298:	2501      	movle	r5, #1
 800829a:	441d      	add	r5, r3
 800829c:	f04f 0800 	mov.w	r8, #0
 80082a0:	4651      	mov	r1, sl
 80082a2:	2201      	movs	r2, #1
 80082a4:	4620      	mov	r0, r4
 80082a6:	f000 fb41 	bl	800892c <__lshift>
 80082aa:	4631      	mov	r1, r6
 80082ac:	4682      	mov	sl, r0
 80082ae:	f000 fba9 	bl	8008a04 <__mcmp>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	dc96      	bgt.n	80081e4 <_dtoa_r+0xabc>
 80082b6:	d102      	bne.n	80082be <_dtoa_r+0xb96>
 80082b8:	f019 0f01 	tst.w	r9, #1
 80082bc:	d192      	bne.n	80081e4 <_dtoa_r+0xabc>
 80082be:	462b      	mov	r3, r5
 80082c0:	461d      	mov	r5, r3
 80082c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082c6:	2a30      	cmp	r2, #48	; 0x30
 80082c8:	d0fa      	beq.n	80082c0 <_dtoa_r+0xb98>
 80082ca:	e6dd      	b.n	8008088 <_dtoa_r+0x960>
 80082cc:	9a00      	ldr	r2, [sp, #0]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d189      	bne.n	80081e6 <_dtoa_r+0xabe>
 80082d2:	f10b 0b01 	add.w	fp, fp, #1
 80082d6:	2331      	movs	r3, #49	; 0x31
 80082d8:	e796      	b.n	8008208 <_dtoa_r+0xae0>
 80082da:	4b0a      	ldr	r3, [pc, #40]	; (8008304 <_dtoa_r+0xbdc>)
 80082dc:	f7ff ba99 	b.w	8007812 <_dtoa_r+0xea>
 80082e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f47f aa6d 	bne.w	80077c2 <_dtoa_r+0x9a>
 80082e8:	4b07      	ldr	r3, [pc, #28]	; (8008308 <_dtoa_r+0xbe0>)
 80082ea:	f7ff ba92 	b.w	8007812 <_dtoa_r+0xea>
 80082ee:	9b01      	ldr	r3, [sp, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	dcb5      	bgt.n	8008260 <_dtoa_r+0xb38>
 80082f4:	9b07      	ldr	r3, [sp, #28]
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	f73f aeb1 	bgt.w	800805e <_dtoa_r+0x936>
 80082fc:	e7b0      	b.n	8008260 <_dtoa_r+0xb38>
 80082fe:	bf00      	nop
 8008300:	08009615 	.word	0x08009615
 8008304:	08009575 	.word	0x08009575
 8008308:	08009599 	.word	0x08009599

0800830c <_free_r>:
 800830c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800830e:	2900      	cmp	r1, #0
 8008310:	d044      	beq.n	800839c <_free_r+0x90>
 8008312:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008316:	9001      	str	r0, [sp, #4]
 8008318:	2b00      	cmp	r3, #0
 800831a:	f1a1 0404 	sub.w	r4, r1, #4
 800831e:	bfb8      	it	lt
 8008320:	18e4      	addlt	r4, r4, r3
 8008322:	f000 f8e7 	bl	80084f4 <__malloc_lock>
 8008326:	4a1e      	ldr	r2, [pc, #120]	; (80083a0 <_free_r+0x94>)
 8008328:	9801      	ldr	r0, [sp, #4]
 800832a:	6813      	ldr	r3, [r2, #0]
 800832c:	b933      	cbnz	r3, 800833c <_free_r+0x30>
 800832e:	6063      	str	r3, [r4, #4]
 8008330:	6014      	str	r4, [r2, #0]
 8008332:	b003      	add	sp, #12
 8008334:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008338:	f000 b8e2 	b.w	8008500 <__malloc_unlock>
 800833c:	42a3      	cmp	r3, r4
 800833e:	d908      	bls.n	8008352 <_free_r+0x46>
 8008340:	6825      	ldr	r5, [r4, #0]
 8008342:	1961      	adds	r1, r4, r5
 8008344:	428b      	cmp	r3, r1
 8008346:	bf01      	itttt	eq
 8008348:	6819      	ldreq	r1, [r3, #0]
 800834a:	685b      	ldreq	r3, [r3, #4]
 800834c:	1949      	addeq	r1, r1, r5
 800834e:	6021      	streq	r1, [r4, #0]
 8008350:	e7ed      	b.n	800832e <_free_r+0x22>
 8008352:	461a      	mov	r2, r3
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	b10b      	cbz	r3, 800835c <_free_r+0x50>
 8008358:	42a3      	cmp	r3, r4
 800835a:	d9fa      	bls.n	8008352 <_free_r+0x46>
 800835c:	6811      	ldr	r1, [r2, #0]
 800835e:	1855      	adds	r5, r2, r1
 8008360:	42a5      	cmp	r5, r4
 8008362:	d10b      	bne.n	800837c <_free_r+0x70>
 8008364:	6824      	ldr	r4, [r4, #0]
 8008366:	4421      	add	r1, r4
 8008368:	1854      	adds	r4, r2, r1
 800836a:	42a3      	cmp	r3, r4
 800836c:	6011      	str	r1, [r2, #0]
 800836e:	d1e0      	bne.n	8008332 <_free_r+0x26>
 8008370:	681c      	ldr	r4, [r3, #0]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	6053      	str	r3, [r2, #4]
 8008376:	440c      	add	r4, r1
 8008378:	6014      	str	r4, [r2, #0]
 800837a:	e7da      	b.n	8008332 <_free_r+0x26>
 800837c:	d902      	bls.n	8008384 <_free_r+0x78>
 800837e:	230c      	movs	r3, #12
 8008380:	6003      	str	r3, [r0, #0]
 8008382:	e7d6      	b.n	8008332 <_free_r+0x26>
 8008384:	6825      	ldr	r5, [r4, #0]
 8008386:	1961      	adds	r1, r4, r5
 8008388:	428b      	cmp	r3, r1
 800838a:	bf04      	itt	eq
 800838c:	6819      	ldreq	r1, [r3, #0]
 800838e:	685b      	ldreq	r3, [r3, #4]
 8008390:	6063      	str	r3, [r4, #4]
 8008392:	bf04      	itt	eq
 8008394:	1949      	addeq	r1, r1, r5
 8008396:	6021      	streq	r1, [r4, #0]
 8008398:	6054      	str	r4, [r2, #4]
 800839a:	e7ca      	b.n	8008332 <_free_r+0x26>
 800839c:	b003      	add	sp, #12
 800839e:	bd30      	pop	{r4, r5, pc}
 80083a0:	200006d0 	.word	0x200006d0

080083a4 <malloc>:
 80083a4:	4b02      	ldr	r3, [pc, #8]	; (80083b0 <malloc+0xc>)
 80083a6:	4601      	mov	r1, r0
 80083a8:	6818      	ldr	r0, [r3, #0]
 80083aa:	f000 b823 	b.w	80083f4 <_malloc_r>
 80083ae:	bf00      	nop
 80083b0:	20000064 	.word	0x20000064

080083b4 <sbrk_aligned>:
 80083b4:	b570      	push	{r4, r5, r6, lr}
 80083b6:	4e0e      	ldr	r6, [pc, #56]	; (80083f0 <sbrk_aligned+0x3c>)
 80083b8:	460c      	mov	r4, r1
 80083ba:	6831      	ldr	r1, [r6, #0]
 80083bc:	4605      	mov	r5, r0
 80083be:	b911      	cbnz	r1, 80083c6 <sbrk_aligned+0x12>
 80083c0:	f000 fea8 	bl	8009114 <_sbrk_r>
 80083c4:	6030      	str	r0, [r6, #0]
 80083c6:	4621      	mov	r1, r4
 80083c8:	4628      	mov	r0, r5
 80083ca:	f000 fea3 	bl	8009114 <_sbrk_r>
 80083ce:	1c43      	adds	r3, r0, #1
 80083d0:	d00a      	beq.n	80083e8 <sbrk_aligned+0x34>
 80083d2:	1cc4      	adds	r4, r0, #3
 80083d4:	f024 0403 	bic.w	r4, r4, #3
 80083d8:	42a0      	cmp	r0, r4
 80083da:	d007      	beq.n	80083ec <sbrk_aligned+0x38>
 80083dc:	1a21      	subs	r1, r4, r0
 80083de:	4628      	mov	r0, r5
 80083e0:	f000 fe98 	bl	8009114 <_sbrk_r>
 80083e4:	3001      	adds	r0, #1
 80083e6:	d101      	bne.n	80083ec <sbrk_aligned+0x38>
 80083e8:	f04f 34ff 	mov.w	r4, #4294967295
 80083ec:	4620      	mov	r0, r4
 80083ee:	bd70      	pop	{r4, r5, r6, pc}
 80083f0:	200006d4 	.word	0x200006d4

080083f4 <_malloc_r>:
 80083f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083f8:	1ccd      	adds	r5, r1, #3
 80083fa:	f025 0503 	bic.w	r5, r5, #3
 80083fe:	3508      	adds	r5, #8
 8008400:	2d0c      	cmp	r5, #12
 8008402:	bf38      	it	cc
 8008404:	250c      	movcc	r5, #12
 8008406:	2d00      	cmp	r5, #0
 8008408:	4607      	mov	r7, r0
 800840a:	db01      	blt.n	8008410 <_malloc_r+0x1c>
 800840c:	42a9      	cmp	r1, r5
 800840e:	d905      	bls.n	800841c <_malloc_r+0x28>
 8008410:	230c      	movs	r3, #12
 8008412:	603b      	str	r3, [r7, #0]
 8008414:	2600      	movs	r6, #0
 8008416:	4630      	mov	r0, r6
 8008418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800841c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80084f0 <_malloc_r+0xfc>
 8008420:	f000 f868 	bl	80084f4 <__malloc_lock>
 8008424:	f8d8 3000 	ldr.w	r3, [r8]
 8008428:	461c      	mov	r4, r3
 800842a:	bb5c      	cbnz	r4, 8008484 <_malloc_r+0x90>
 800842c:	4629      	mov	r1, r5
 800842e:	4638      	mov	r0, r7
 8008430:	f7ff ffc0 	bl	80083b4 <sbrk_aligned>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	4604      	mov	r4, r0
 8008438:	d155      	bne.n	80084e6 <_malloc_r+0xf2>
 800843a:	f8d8 4000 	ldr.w	r4, [r8]
 800843e:	4626      	mov	r6, r4
 8008440:	2e00      	cmp	r6, #0
 8008442:	d145      	bne.n	80084d0 <_malloc_r+0xdc>
 8008444:	2c00      	cmp	r4, #0
 8008446:	d048      	beq.n	80084da <_malloc_r+0xe6>
 8008448:	6823      	ldr	r3, [r4, #0]
 800844a:	4631      	mov	r1, r6
 800844c:	4638      	mov	r0, r7
 800844e:	eb04 0903 	add.w	r9, r4, r3
 8008452:	f000 fe5f 	bl	8009114 <_sbrk_r>
 8008456:	4581      	cmp	r9, r0
 8008458:	d13f      	bne.n	80084da <_malloc_r+0xe6>
 800845a:	6821      	ldr	r1, [r4, #0]
 800845c:	1a6d      	subs	r5, r5, r1
 800845e:	4629      	mov	r1, r5
 8008460:	4638      	mov	r0, r7
 8008462:	f7ff ffa7 	bl	80083b4 <sbrk_aligned>
 8008466:	3001      	adds	r0, #1
 8008468:	d037      	beq.n	80084da <_malloc_r+0xe6>
 800846a:	6823      	ldr	r3, [r4, #0]
 800846c:	442b      	add	r3, r5
 800846e:	6023      	str	r3, [r4, #0]
 8008470:	f8d8 3000 	ldr.w	r3, [r8]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d038      	beq.n	80084ea <_malloc_r+0xf6>
 8008478:	685a      	ldr	r2, [r3, #4]
 800847a:	42a2      	cmp	r2, r4
 800847c:	d12b      	bne.n	80084d6 <_malloc_r+0xe2>
 800847e:	2200      	movs	r2, #0
 8008480:	605a      	str	r2, [r3, #4]
 8008482:	e00f      	b.n	80084a4 <_malloc_r+0xb0>
 8008484:	6822      	ldr	r2, [r4, #0]
 8008486:	1b52      	subs	r2, r2, r5
 8008488:	d41f      	bmi.n	80084ca <_malloc_r+0xd6>
 800848a:	2a0b      	cmp	r2, #11
 800848c:	d917      	bls.n	80084be <_malloc_r+0xca>
 800848e:	1961      	adds	r1, r4, r5
 8008490:	42a3      	cmp	r3, r4
 8008492:	6025      	str	r5, [r4, #0]
 8008494:	bf18      	it	ne
 8008496:	6059      	strne	r1, [r3, #4]
 8008498:	6863      	ldr	r3, [r4, #4]
 800849a:	bf08      	it	eq
 800849c:	f8c8 1000 	streq.w	r1, [r8]
 80084a0:	5162      	str	r2, [r4, r5]
 80084a2:	604b      	str	r3, [r1, #4]
 80084a4:	4638      	mov	r0, r7
 80084a6:	f104 060b 	add.w	r6, r4, #11
 80084aa:	f000 f829 	bl	8008500 <__malloc_unlock>
 80084ae:	f026 0607 	bic.w	r6, r6, #7
 80084b2:	1d23      	adds	r3, r4, #4
 80084b4:	1af2      	subs	r2, r6, r3
 80084b6:	d0ae      	beq.n	8008416 <_malloc_r+0x22>
 80084b8:	1b9b      	subs	r3, r3, r6
 80084ba:	50a3      	str	r3, [r4, r2]
 80084bc:	e7ab      	b.n	8008416 <_malloc_r+0x22>
 80084be:	42a3      	cmp	r3, r4
 80084c0:	6862      	ldr	r2, [r4, #4]
 80084c2:	d1dd      	bne.n	8008480 <_malloc_r+0x8c>
 80084c4:	f8c8 2000 	str.w	r2, [r8]
 80084c8:	e7ec      	b.n	80084a4 <_malloc_r+0xb0>
 80084ca:	4623      	mov	r3, r4
 80084cc:	6864      	ldr	r4, [r4, #4]
 80084ce:	e7ac      	b.n	800842a <_malloc_r+0x36>
 80084d0:	4634      	mov	r4, r6
 80084d2:	6876      	ldr	r6, [r6, #4]
 80084d4:	e7b4      	b.n	8008440 <_malloc_r+0x4c>
 80084d6:	4613      	mov	r3, r2
 80084d8:	e7cc      	b.n	8008474 <_malloc_r+0x80>
 80084da:	230c      	movs	r3, #12
 80084dc:	603b      	str	r3, [r7, #0]
 80084de:	4638      	mov	r0, r7
 80084e0:	f000 f80e 	bl	8008500 <__malloc_unlock>
 80084e4:	e797      	b.n	8008416 <_malloc_r+0x22>
 80084e6:	6025      	str	r5, [r4, #0]
 80084e8:	e7dc      	b.n	80084a4 <_malloc_r+0xb0>
 80084ea:	605b      	str	r3, [r3, #4]
 80084ec:	deff      	udf	#255	; 0xff
 80084ee:	bf00      	nop
 80084f0:	200006d0 	.word	0x200006d0

080084f4 <__malloc_lock>:
 80084f4:	4801      	ldr	r0, [pc, #4]	; (80084fc <__malloc_lock+0x8>)
 80084f6:	f7ff b884 	b.w	8007602 <__retarget_lock_acquire_recursive>
 80084fa:	bf00      	nop
 80084fc:	200006cc 	.word	0x200006cc

08008500 <__malloc_unlock>:
 8008500:	4801      	ldr	r0, [pc, #4]	; (8008508 <__malloc_unlock+0x8>)
 8008502:	f7ff b87f 	b.w	8007604 <__retarget_lock_release_recursive>
 8008506:	bf00      	nop
 8008508:	200006cc 	.word	0x200006cc

0800850c <_Balloc>:
 800850c:	b570      	push	{r4, r5, r6, lr}
 800850e:	69c6      	ldr	r6, [r0, #28]
 8008510:	4604      	mov	r4, r0
 8008512:	460d      	mov	r5, r1
 8008514:	b976      	cbnz	r6, 8008534 <_Balloc+0x28>
 8008516:	2010      	movs	r0, #16
 8008518:	f7ff ff44 	bl	80083a4 <malloc>
 800851c:	4602      	mov	r2, r0
 800851e:	61e0      	str	r0, [r4, #28]
 8008520:	b920      	cbnz	r0, 800852c <_Balloc+0x20>
 8008522:	4b18      	ldr	r3, [pc, #96]	; (8008584 <_Balloc+0x78>)
 8008524:	4818      	ldr	r0, [pc, #96]	; (8008588 <_Balloc+0x7c>)
 8008526:	216b      	movs	r1, #107	; 0x6b
 8008528:	f000 fe12 	bl	8009150 <__assert_func>
 800852c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008530:	6006      	str	r6, [r0, #0]
 8008532:	60c6      	str	r6, [r0, #12]
 8008534:	69e6      	ldr	r6, [r4, #28]
 8008536:	68f3      	ldr	r3, [r6, #12]
 8008538:	b183      	cbz	r3, 800855c <_Balloc+0x50>
 800853a:	69e3      	ldr	r3, [r4, #28]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008542:	b9b8      	cbnz	r0, 8008574 <_Balloc+0x68>
 8008544:	2101      	movs	r1, #1
 8008546:	fa01 f605 	lsl.w	r6, r1, r5
 800854a:	1d72      	adds	r2, r6, #5
 800854c:	0092      	lsls	r2, r2, #2
 800854e:	4620      	mov	r0, r4
 8008550:	f000 fe1c 	bl	800918c <_calloc_r>
 8008554:	b160      	cbz	r0, 8008570 <_Balloc+0x64>
 8008556:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800855a:	e00e      	b.n	800857a <_Balloc+0x6e>
 800855c:	2221      	movs	r2, #33	; 0x21
 800855e:	2104      	movs	r1, #4
 8008560:	4620      	mov	r0, r4
 8008562:	f000 fe13 	bl	800918c <_calloc_r>
 8008566:	69e3      	ldr	r3, [r4, #28]
 8008568:	60f0      	str	r0, [r6, #12]
 800856a:	68db      	ldr	r3, [r3, #12]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1e4      	bne.n	800853a <_Balloc+0x2e>
 8008570:	2000      	movs	r0, #0
 8008572:	bd70      	pop	{r4, r5, r6, pc}
 8008574:	6802      	ldr	r2, [r0, #0]
 8008576:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800857a:	2300      	movs	r3, #0
 800857c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008580:	e7f7      	b.n	8008572 <_Balloc+0x66>
 8008582:	bf00      	nop
 8008584:	080095a6 	.word	0x080095a6
 8008588:	08009626 	.word	0x08009626

0800858c <_Bfree>:
 800858c:	b570      	push	{r4, r5, r6, lr}
 800858e:	69c6      	ldr	r6, [r0, #28]
 8008590:	4605      	mov	r5, r0
 8008592:	460c      	mov	r4, r1
 8008594:	b976      	cbnz	r6, 80085b4 <_Bfree+0x28>
 8008596:	2010      	movs	r0, #16
 8008598:	f7ff ff04 	bl	80083a4 <malloc>
 800859c:	4602      	mov	r2, r0
 800859e:	61e8      	str	r0, [r5, #28]
 80085a0:	b920      	cbnz	r0, 80085ac <_Bfree+0x20>
 80085a2:	4b09      	ldr	r3, [pc, #36]	; (80085c8 <_Bfree+0x3c>)
 80085a4:	4809      	ldr	r0, [pc, #36]	; (80085cc <_Bfree+0x40>)
 80085a6:	218f      	movs	r1, #143	; 0x8f
 80085a8:	f000 fdd2 	bl	8009150 <__assert_func>
 80085ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085b0:	6006      	str	r6, [r0, #0]
 80085b2:	60c6      	str	r6, [r0, #12]
 80085b4:	b13c      	cbz	r4, 80085c6 <_Bfree+0x3a>
 80085b6:	69eb      	ldr	r3, [r5, #28]
 80085b8:	6862      	ldr	r2, [r4, #4]
 80085ba:	68db      	ldr	r3, [r3, #12]
 80085bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80085c0:	6021      	str	r1, [r4, #0]
 80085c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80085c6:	bd70      	pop	{r4, r5, r6, pc}
 80085c8:	080095a6 	.word	0x080095a6
 80085cc:	08009626 	.word	0x08009626

080085d0 <__multadd>:
 80085d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085d4:	690d      	ldr	r5, [r1, #16]
 80085d6:	4607      	mov	r7, r0
 80085d8:	460c      	mov	r4, r1
 80085da:	461e      	mov	r6, r3
 80085dc:	f101 0c14 	add.w	ip, r1, #20
 80085e0:	2000      	movs	r0, #0
 80085e2:	f8dc 3000 	ldr.w	r3, [ip]
 80085e6:	b299      	uxth	r1, r3
 80085e8:	fb02 6101 	mla	r1, r2, r1, r6
 80085ec:	0c1e      	lsrs	r6, r3, #16
 80085ee:	0c0b      	lsrs	r3, r1, #16
 80085f0:	fb02 3306 	mla	r3, r2, r6, r3
 80085f4:	b289      	uxth	r1, r1
 80085f6:	3001      	adds	r0, #1
 80085f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80085fc:	4285      	cmp	r5, r0
 80085fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008602:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008606:	dcec      	bgt.n	80085e2 <__multadd+0x12>
 8008608:	b30e      	cbz	r6, 800864e <__multadd+0x7e>
 800860a:	68a3      	ldr	r3, [r4, #8]
 800860c:	42ab      	cmp	r3, r5
 800860e:	dc19      	bgt.n	8008644 <__multadd+0x74>
 8008610:	6861      	ldr	r1, [r4, #4]
 8008612:	4638      	mov	r0, r7
 8008614:	3101      	adds	r1, #1
 8008616:	f7ff ff79 	bl	800850c <_Balloc>
 800861a:	4680      	mov	r8, r0
 800861c:	b928      	cbnz	r0, 800862a <__multadd+0x5a>
 800861e:	4602      	mov	r2, r0
 8008620:	4b0c      	ldr	r3, [pc, #48]	; (8008654 <__multadd+0x84>)
 8008622:	480d      	ldr	r0, [pc, #52]	; (8008658 <__multadd+0x88>)
 8008624:	21ba      	movs	r1, #186	; 0xba
 8008626:	f000 fd93 	bl	8009150 <__assert_func>
 800862a:	6922      	ldr	r2, [r4, #16]
 800862c:	3202      	adds	r2, #2
 800862e:	f104 010c 	add.w	r1, r4, #12
 8008632:	0092      	lsls	r2, r2, #2
 8008634:	300c      	adds	r0, #12
 8008636:	f000 fd7d 	bl	8009134 <memcpy>
 800863a:	4621      	mov	r1, r4
 800863c:	4638      	mov	r0, r7
 800863e:	f7ff ffa5 	bl	800858c <_Bfree>
 8008642:	4644      	mov	r4, r8
 8008644:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008648:	3501      	adds	r5, #1
 800864a:	615e      	str	r6, [r3, #20]
 800864c:	6125      	str	r5, [r4, #16]
 800864e:	4620      	mov	r0, r4
 8008650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008654:	08009615 	.word	0x08009615
 8008658:	08009626 	.word	0x08009626

0800865c <__hi0bits>:
 800865c:	0c03      	lsrs	r3, r0, #16
 800865e:	041b      	lsls	r3, r3, #16
 8008660:	b9d3      	cbnz	r3, 8008698 <__hi0bits+0x3c>
 8008662:	0400      	lsls	r0, r0, #16
 8008664:	2310      	movs	r3, #16
 8008666:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800866a:	bf04      	itt	eq
 800866c:	0200      	lsleq	r0, r0, #8
 800866e:	3308      	addeq	r3, #8
 8008670:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008674:	bf04      	itt	eq
 8008676:	0100      	lsleq	r0, r0, #4
 8008678:	3304      	addeq	r3, #4
 800867a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800867e:	bf04      	itt	eq
 8008680:	0080      	lsleq	r0, r0, #2
 8008682:	3302      	addeq	r3, #2
 8008684:	2800      	cmp	r0, #0
 8008686:	db05      	blt.n	8008694 <__hi0bits+0x38>
 8008688:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800868c:	f103 0301 	add.w	r3, r3, #1
 8008690:	bf08      	it	eq
 8008692:	2320      	moveq	r3, #32
 8008694:	4618      	mov	r0, r3
 8008696:	4770      	bx	lr
 8008698:	2300      	movs	r3, #0
 800869a:	e7e4      	b.n	8008666 <__hi0bits+0xa>

0800869c <__lo0bits>:
 800869c:	6803      	ldr	r3, [r0, #0]
 800869e:	f013 0207 	ands.w	r2, r3, #7
 80086a2:	d00c      	beq.n	80086be <__lo0bits+0x22>
 80086a4:	07d9      	lsls	r1, r3, #31
 80086a6:	d422      	bmi.n	80086ee <__lo0bits+0x52>
 80086a8:	079a      	lsls	r2, r3, #30
 80086aa:	bf49      	itett	mi
 80086ac:	085b      	lsrmi	r3, r3, #1
 80086ae:	089b      	lsrpl	r3, r3, #2
 80086b0:	6003      	strmi	r3, [r0, #0]
 80086b2:	2201      	movmi	r2, #1
 80086b4:	bf5c      	itt	pl
 80086b6:	6003      	strpl	r3, [r0, #0]
 80086b8:	2202      	movpl	r2, #2
 80086ba:	4610      	mov	r0, r2
 80086bc:	4770      	bx	lr
 80086be:	b299      	uxth	r1, r3
 80086c0:	b909      	cbnz	r1, 80086c6 <__lo0bits+0x2a>
 80086c2:	0c1b      	lsrs	r3, r3, #16
 80086c4:	2210      	movs	r2, #16
 80086c6:	b2d9      	uxtb	r1, r3
 80086c8:	b909      	cbnz	r1, 80086ce <__lo0bits+0x32>
 80086ca:	3208      	adds	r2, #8
 80086cc:	0a1b      	lsrs	r3, r3, #8
 80086ce:	0719      	lsls	r1, r3, #28
 80086d0:	bf04      	itt	eq
 80086d2:	091b      	lsreq	r3, r3, #4
 80086d4:	3204      	addeq	r2, #4
 80086d6:	0799      	lsls	r1, r3, #30
 80086d8:	bf04      	itt	eq
 80086da:	089b      	lsreq	r3, r3, #2
 80086dc:	3202      	addeq	r2, #2
 80086de:	07d9      	lsls	r1, r3, #31
 80086e0:	d403      	bmi.n	80086ea <__lo0bits+0x4e>
 80086e2:	085b      	lsrs	r3, r3, #1
 80086e4:	f102 0201 	add.w	r2, r2, #1
 80086e8:	d003      	beq.n	80086f2 <__lo0bits+0x56>
 80086ea:	6003      	str	r3, [r0, #0]
 80086ec:	e7e5      	b.n	80086ba <__lo0bits+0x1e>
 80086ee:	2200      	movs	r2, #0
 80086f0:	e7e3      	b.n	80086ba <__lo0bits+0x1e>
 80086f2:	2220      	movs	r2, #32
 80086f4:	e7e1      	b.n	80086ba <__lo0bits+0x1e>
	...

080086f8 <__i2b>:
 80086f8:	b510      	push	{r4, lr}
 80086fa:	460c      	mov	r4, r1
 80086fc:	2101      	movs	r1, #1
 80086fe:	f7ff ff05 	bl	800850c <_Balloc>
 8008702:	4602      	mov	r2, r0
 8008704:	b928      	cbnz	r0, 8008712 <__i2b+0x1a>
 8008706:	4b05      	ldr	r3, [pc, #20]	; (800871c <__i2b+0x24>)
 8008708:	4805      	ldr	r0, [pc, #20]	; (8008720 <__i2b+0x28>)
 800870a:	f240 1145 	movw	r1, #325	; 0x145
 800870e:	f000 fd1f 	bl	8009150 <__assert_func>
 8008712:	2301      	movs	r3, #1
 8008714:	6144      	str	r4, [r0, #20]
 8008716:	6103      	str	r3, [r0, #16]
 8008718:	bd10      	pop	{r4, pc}
 800871a:	bf00      	nop
 800871c:	08009615 	.word	0x08009615
 8008720:	08009626 	.word	0x08009626

08008724 <__multiply>:
 8008724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008728:	4691      	mov	r9, r2
 800872a:	690a      	ldr	r2, [r1, #16]
 800872c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008730:	429a      	cmp	r2, r3
 8008732:	bfb8      	it	lt
 8008734:	460b      	movlt	r3, r1
 8008736:	460c      	mov	r4, r1
 8008738:	bfbc      	itt	lt
 800873a:	464c      	movlt	r4, r9
 800873c:	4699      	movlt	r9, r3
 800873e:	6927      	ldr	r7, [r4, #16]
 8008740:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008744:	68a3      	ldr	r3, [r4, #8]
 8008746:	6861      	ldr	r1, [r4, #4]
 8008748:	eb07 060a 	add.w	r6, r7, sl
 800874c:	42b3      	cmp	r3, r6
 800874e:	b085      	sub	sp, #20
 8008750:	bfb8      	it	lt
 8008752:	3101      	addlt	r1, #1
 8008754:	f7ff feda 	bl	800850c <_Balloc>
 8008758:	b930      	cbnz	r0, 8008768 <__multiply+0x44>
 800875a:	4602      	mov	r2, r0
 800875c:	4b44      	ldr	r3, [pc, #272]	; (8008870 <__multiply+0x14c>)
 800875e:	4845      	ldr	r0, [pc, #276]	; (8008874 <__multiply+0x150>)
 8008760:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008764:	f000 fcf4 	bl	8009150 <__assert_func>
 8008768:	f100 0514 	add.w	r5, r0, #20
 800876c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008770:	462b      	mov	r3, r5
 8008772:	2200      	movs	r2, #0
 8008774:	4543      	cmp	r3, r8
 8008776:	d321      	bcc.n	80087bc <__multiply+0x98>
 8008778:	f104 0314 	add.w	r3, r4, #20
 800877c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008780:	f109 0314 	add.w	r3, r9, #20
 8008784:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008788:	9202      	str	r2, [sp, #8]
 800878a:	1b3a      	subs	r2, r7, r4
 800878c:	3a15      	subs	r2, #21
 800878e:	f022 0203 	bic.w	r2, r2, #3
 8008792:	3204      	adds	r2, #4
 8008794:	f104 0115 	add.w	r1, r4, #21
 8008798:	428f      	cmp	r7, r1
 800879a:	bf38      	it	cc
 800879c:	2204      	movcc	r2, #4
 800879e:	9201      	str	r2, [sp, #4]
 80087a0:	9a02      	ldr	r2, [sp, #8]
 80087a2:	9303      	str	r3, [sp, #12]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d80c      	bhi.n	80087c2 <__multiply+0x9e>
 80087a8:	2e00      	cmp	r6, #0
 80087aa:	dd03      	ble.n	80087b4 <__multiply+0x90>
 80087ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d05b      	beq.n	800886c <__multiply+0x148>
 80087b4:	6106      	str	r6, [r0, #16]
 80087b6:	b005      	add	sp, #20
 80087b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087bc:	f843 2b04 	str.w	r2, [r3], #4
 80087c0:	e7d8      	b.n	8008774 <__multiply+0x50>
 80087c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80087c6:	f1ba 0f00 	cmp.w	sl, #0
 80087ca:	d024      	beq.n	8008816 <__multiply+0xf2>
 80087cc:	f104 0e14 	add.w	lr, r4, #20
 80087d0:	46a9      	mov	r9, r5
 80087d2:	f04f 0c00 	mov.w	ip, #0
 80087d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80087da:	f8d9 1000 	ldr.w	r1, [r9]
 80087de:	fa1f fb82 	uxth.w	fp, r2
 80087e2:	b289      	uxth	r1, r1
 80087e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80087e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80087ec:	f8d9 2000 	ldr.w	r2, [r9]
 80087f0:	4461      	add	r1, ip
 80087f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80087f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80087fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80087fe:	b289      	uxth	r1, r1
 8008800:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008804:	4577      	cmp	r7, lr
 8008806:	f849 1b04 	str.w	r1, [r9], #4
 800880a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800880e:	d8e2      	bhi.n	80087d6 <__multiply+0xb2>
 8008810:	9a01      	ldr	r2, [sp, #4]
 8008812:	f845 c002 	str.w	ip, [r5, r2]
 8008816:	9a03      	ldr	r2, [sp, #12]
 8008818:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800881c:	3304      	adds	r3, #4
 800881e:	f1b9 0f00 	cmp.w	r9, #0
 8008822:	d021      	beq.n	8008868 <__multiply+0x144>
 8008824:	6829      	ldr	r1, [r5, #0]
 8008826:	f104 0c14 	add.w	ip, r4, #20
 800882a:	46ae      	mov	lr, r5
 800882c:	f04f 0a00 	mov.w	sl, #0
 8008830:	f8bc b000 	ldrh.w	fp, [ip]
 8008834:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008838:	fb09 220b 	mla	r2, r9, fp, r2
 800883c:	4452      	add	r2, sl
 800883e:	b289      	uxth	r1, r1
 8008840:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008844:	f84e 1b04 	str.w	r1, [lr], #4
 8008848:	f85c 1b04 	ldr.w	r1, [ip], #4
 800884c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008850:	f8be 1000 	ldrh.w	r1, [lr]
 8008854:	fb09 110a 	mla	r1, r9, sl, r1
 8008858:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800885c:	4567      	cmp	r7, ip
 800885e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008862:	d8e5      	bhi.n	8008830 <__multiply+0x10c>
 8008864:	9a01      	ldr	r2, [sp, #4]
 8008866:	50a9      	str	r1, [r5, r2]
 8008868:	3504      	adds	r5, #4
 800886a:	e799      	b.n	80087a0 <__multiply+0x7c>
 800886c:	3e01      	subs	r6, #1
 800886e:	e79b      	b.n	80087a8 <__multiply+0x84>
 8008870:	08009615 	.word	0x08009615
 8008874:	08009626 	.word	0x08009626

08008878 <__pow5mult>:
 8008878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800887c:	4615      	mov	r5, r2
 800887e:	f012 0203 	ands.w	r2, r2, #3
 8008882:	4606      	mov	r6, r0
 8008884:	460f      	mov	r7, r1
 8008886:	d007      	beq.n	8008898 <__pow5mult+0x20>
 8008888:	4c25      	ldr	r4, [pc, #148]	; (8008920 <__pow5mult+0xa8>)
 800888a:	3a01      	subs	r2, #1
 800888c:	2300      	movs	r3, #0
 800888e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008892:	f7ff fe9d 	bl	80085d0 <__multadd>
 8008896:	4607      	mov	r7, r0
 8008898:	10ad      	asrs	r5, r5, #2
 800889a:	d03d      	beq.n	8008918 <__pow5mult+0xa0>
 800889c:	69f4      	ldr	r4, [r6, #28]
 800889e:	b97c      	cbnz	r4, 80088c0 <__pow5mult+0x48>
 80088a0:	2010      	movs	r0, #16
 80088a2:	f7ff fd7f 	bl	80083a4 <malloc>
 80088a6:	4602      	mov	r2, r0
 80088a8:	61f0      	str	r0, [r6, #28]
 80088aa:	b928      	cbnz	r0, 80088b8 <__pow5mult+0x40>
 80088ac:	4b1d      	ldr	r3, [pc, #116]	; (8008924 <__pow5mult+0xac>)
 80088ae:	481e      	ldr	r0, [pc, #120]	; (8008928 <__pow5mult+0xb0>)
 80088b0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80088b4:	f000 fc4c 	bl	8009150 <__assert_func>
 80088b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088bc:	6004      	str	r4, [r0, #0]
 80088be:	60c4      	str	r4, [r0, #12]
 80088c0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80088c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088c8:	b94c      	cbnz	r4, 80088de <__pow5mult+0x66>
 80088ca:	f240 2171 	movw	r1, #625	; 0x271
 80088ce:	4630      	mov	r0, r6
 80088d0:	f7ff ff12 	bl	80086f8 <__i2b>
 80088d4:	2300      	movs	r3, #0
 80088d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80088da:	4604      	mov	r4, r0
 80088dc:	6003      	str	r3, [r0, #0]
 80088de:	f04f 0900 	mov.w	r9, #0
 80088e2:	07eb      	lsls	r3, r5, #31
 80088e4:	d50a      	bpl.n	80088fc <__pow5mult+0x84>
 80088e6:	4639      	mov	r1, r7
 80088e8:	4622      	mov	r2, r4
 80088ea:	4630      	mov	r0, r6
 80088ec:	f7ff ff1a 	bl	8008724 <__multiply>
 80088f0:	4639      	mov	r1, r7
 80088f2:	4680      	mov	r8, r0
 80088f4:	4630      	mov	r0, r6
 80088f6:	f7ff fe49 	bl	800858c <_Bfree>
 80088fa:	4647      	mov	r7, r8
 80088fc:	106d      	asrs	r5, r5, #1
 80088fe:	d00b      	beq.n	8008918 <__pow5mult+0xa0>
 8008900:	6820      	ldr	r0, [r4, #0]
 8008902:	b938      	cbnz	r0, 8008914 <__pow5mult+0x9c>
 8008904:	4622      	mov	r2, r4
 8008906:	4621      	mov	r1, r4
 8008908:	4630      	mov	r0, r6
 800890a:	f7ff ff0b 	bl	8008724 <__multiply>
 800890e:	6020      	str	r0, [r4, #0]
 8008910:	f8c0 9000 	str.w	r9, [r0]
 8008914:	4604      	mov	r4, r0
 8008916:	e7e4      	b.n	80088e2 <__pow5mult+0x6a>
 8008918:	4638      	mov	r0, r7
 800891a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800891e:	bf00      	nop
 8008920:	08009770 	.word	0x08009770
 8008924:	080095a6 	.word	0x080095a6
 8008928:	08009626 	.word	0x08009626

0800892c <__lshift>:
 800892c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008930:	460c      	mov	r4, r1
 8008932:	6849      	ldr	r1, [r1, #4]
 8008934:	6923      	ldr	r3, [r4, #16]
 8008936:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800893a:	68a3      	ldr	r3, [r4, #8]
 800893c:	4607      	mov	r7, r0
 800893e:	4691      	mov	r9, r2
 8008940:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008944:	f108 0601 	add.w	r6, r8, #1
 8008948:	42b3      	cmp	r3, r6
 800894a:	db0b      	blt.n	8008964 <__lshift+0x38>
 800894c:	4638      	mov	r0, r7
 800894e:	f7ff fddd 	bl	800850c <_Balloc>
 8008952:	4605      	mov	r5, r0
 8008954:	b948      	cbnz	r0, 800896a <__lshift+0x3e>
 8008956:	4602      	mov	r2, r0
 8008958:	4b28      	ldr	r3, [pc, #160]	; (80089fc <__lshift+0xd0>)
 800895a:	4829      	ldr	r0, [pc, #164]	; (8008a00 <__lshift+0xd4>)
 800895c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008960:	f000 fbf6 	bl	8009150 <__assert_func>
 8008964:	3101      	adds	r1, #1
 8008966:	005b      	lsls	r3, r3, #1
 8008968:	e7ee      	b.n	8008948 <__lshift+0x1c>
 800896a:	2300      	movs	r3, #0
 800896c:	f100 0114 	add.w	r1, r0, #20
 8008970:	f100 0210 	add.w	r2, r0, #16
 8008974:	4618      	mov	r0, r3
 8008976:	4553      	cmp	r3, sl
 8008978:	db33      	blt.n	80089e2 <__lshift+0xb6>
 800897a:	6920      	ldr	r0, [r4, #16]
 800897c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008980:	f104 0314 	add.w	r3, r4, #20
 8008984:	f019 091f 	ands.w	r9, r9, #31
 8008988:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800898c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008990:	d02b      	beq.n	80089ea <__lshift+0xbe>
 8008992:	f1c9 0e20 	rsb	lr, r9, #32
 8008996:	468a      	mov	sl, r1
 8008998:	2200      	movs	r2, #0
 800899a:	6818      	ldr	r0, [r3, #0]
 800899c:	fa00 f009 	lsl.w	r0, r0, r9
 80089a0:	4310      	orrs	r0, r2
 80089a2:	f84a 0b04 	str.w	r0, [sl], #4
 80089a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80089aa:	459c      	cmp	ip, r3
 80089ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80089b0:	d8f3      	bhi.n	800899a <__lshift+0x6e>
 80089b2:	ebac 0304 	sub.w	r3, ip, r4
 80089b6:	3b15      	subs	r3, #21
 80089b8:	f023 0303 	bic.w	r3, r3, #3
 80089bc:	3304      	adds	r3, #4
 80089be:	f104 0015 	add.w	r0, r4, #21
 80089c2:	4584      	cmp	ip, r0
 80089c4:	bf38      	it	cc
 80089c6:	2304      	movcc	r3, #4
 80089c8:	50ca      	str	r2, [r1, r3]
 80089ca:	b10a      	cbz	r2, 80089d0 <__lshift+0xa4>
 80089cc:	f108 0602 	add.w	r6, r8, #2
 80089d0:	3e01      	subs	r6, #1
 80089d2:	4638      	mov	r0, r7
 80089d4:	612e      	str	r6, [r5, #16]
 80089d6:	4621      	mov	r1, r4
 80089d8:	f7ff fdd8 	bl	800858c <_Bfree>
 80089dc:	4628      	mov	r0, r5
 80089de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80089e6:	3301      	adds	r3, #1
 80089e8:	e7c5      	b.n	8008976 <__lshift+0x4a>
 80089ea:	3904      	subs	r1, #4
 80089ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80089f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80089f4:	459c      	cmp	ip, r3
 80089f6:	d8f9      	bhi.n	80089ec <__lshift+0xc0>
 80089f8:	e7ea      	b.n	80089d0 <__lshift+0xa4>
 80089fa:	bf00      	nop
 80089fc:	08009615 	.word	0x08009615
 8008a00:	08009626 	.word	0x08009626

08008a04 <__mcmp>:
 8008a04:	b530      	push	{r4, r5, lr}
 8008a06:	6902      	ldr	r2, [r0, #16]
 8008a08:	690c      	ldr	r4, [r1, #16]
 8008a0a:	1b12      	subs	r2, r2, r4
 8008a0c:	d10e      	bne.n	8008a2c <__mcmp+0x28>
 8008a0e:	f100 0314 	add.w	r3, r0, #20
 8008a12:	3114      	adds	r1, #20
 8008a14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008a20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008a24:	42a5      	cmp	r5, r4
 8008a26:	d003      	beq.n	8008a30 <__mcmp+0x2c>
 8008a28:	d305      	bcc.n	8008a36 <__mcmp+0x32>
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	4610      	mov	r0, r2
 8008a2e:	bd30      	pop	{r4, r5, pc}
 8008a30:	4283      	cmp	r3, r0
 8008a32:	d3f3      	bcc.n	8008a1c <__mcmp+0x18>
 8008a34:	e7fa      	b.n	8008a2c <__mcmp+0x28>
 8008a36:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3a:	e7f7      	b.n	8008a2c <__mcmp+0x28>

08008a3c <__mdiff>:
 8008a3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a40:	460c      	mov	r4, r1
 8008a42:	4606      	mov	r6, r0
 8008a44:	4611      	mov	r1, r2
 8008a46:	4620      	mov	r0, r4
 8008a48:	4690      	mov	r8, r2
 8008a4a:	f7ff ffdb 	bl	8008a04 <__mcmp>
 8008a4e:	1e05      	subs	r5, r0, #0
 8008a50:	d110      	bne.n	8008a74 <__mdiff+0x38>
 8008a52:	4629      	mov	r1, r5
 8008a54:	4630      	mov	r0, r6
 8008a56:	f7ff fd59 	bl	800850c <_Balloc>
 8008a5a:	b930      	cbnz	r0, 8008a6a <__mdiff+0x2e>
 8008a5c:	4b3a      	ldr	r3, [pc, #232]	; (8008b48 <__mdiff+0x10c>)
 8008a5e:	4602      	mov	r2, r0
 8008a60:	f240 2137 	movw	r1, #567	; 0x237
 8008a64:	4839      	ldr	r0, [pc, #228]	; (8008b4c <__mdiff+0x110>)
 8008a66:	f000 fb73 	bl	8009150 <__assert_func>
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a74:	bfa4      	itt	ge
 8008a76:	4643      	movge	r3, r8
 8008a78:	46a0      	movge	r8, r4
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a80:	bfa6      	itte	ge
 8008a82:	461c      	movge	r4, r3
 8008a84:	2500      	movge	r5, #0
 8008a86:	2501      	movlt	r5, #1
 8008a88:	f7ff fd40 	bl	800850c <_Balloc>
 8008a8c:	b920      	cbnz	r0, 8008a98 <__mdiff+0x5c>
 8008a8e:	4b2e      	ldr	r3, [pc, #184]	; (8008b48 <__mdiff+0x10c>)
 8008a90:	4602      	mov	r2, r0
 8008a92:	f240 2145 	movw	r1, #581	; 0x245
 8008a96:	e7e5      	b.n	8008a64 <__mdiff+0x28>
 8008a98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a9c:	6926      	ldr	r6, [r4, #16]
 8008a9e:	60c5      	str	r5, [r0, #12]
 8008aa0:	f104 0914 	add.w	r9, r4, #20
 8008aa4:	f108 0514 	add.w	r5, r8, #20
 8008aa8:	f100 0e14 	add.w	lr, r0, #20
 8008aac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008ab0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008ab4:	f108 0210 	add.w	r2, r8, #16
 8008ab8:	46f2      	mov	sl, lr
 8008aba:	2100      	movs	r1, #0
 8008abc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008ac0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008ac4:	fa11 f88b 	uxtah	r8, r1, fp
 8008ac8:	b299      	uxth	r1, r3
 8008aca:	0c1b      	lsrs	r3, r3, #16
 8008acc:	eba8 0801 	sub.w	r8, r8, r1
 8008ad0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008ad4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008ad8:	fa1f f888 	uxth.w	r8, r8
 8008adc:	1419      	asrs	r1, r3, #16
 8008ade:	454e      	cmp	r6, r9
 8008ae0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008ae4:	f84a 3b04 	str.w	r3, [sl], #4
 8008ae8:	d8e8      	bhi.n	8008abc <__mdiff+0x80>
 8008aea:	1b33      	subs	r3, r6, r4
 8008aec:	3b15      	subs	r3, #21
 8008aee:	f023 0303 	bic.w	r3, r3, #3
 8008af2:	3304      	adds	r3, #4
 8008af4:	3415      	adds	r4, #21
 8008af6:	42a6      	cmp	r6, r4
 8008af8:	bf38      	it	cc
 8008afa:	2304      	movcc	r3, #4
 8008afc:	441d      	add	r5, r3
 8008afe:	4473      	add	r3, lr
 8008b00:	469e      	mov	lr, r3
 8008b02:	462e      	mov	r6, r5
 8008b04:	4566      	cmp	r6, ip
 8008b06:	d30e      	bcc.n	8008b26 <__mdiff+0xea>
 8008b08:	f10c 0203 	add.w	r2, ip, #3
 8008b0c:	1b52      	subs	r2, r2, r5
 8008b0e:	f022 0203 	bic.w	r2, r2, #3
 8008b12:	3d03      	subs	r5, #3
 8008b14:	45ac      	cmp	ip, r5
 8008b16:	bf38      	it	cc
 8008b18:	2200      	movcc	r2, #0
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008b20:	b17a      	cbz	r2, 8008b42 <__mdiff+0x106>
 8008b22:	6107      	str	r7, [r0, #16]
 8008b24:	e7a4      	b.n	8008a70 <__mdiff+0x34>
 8008b26:	f856 8b04 	ldr.w	r8, [r6], #4
 8008b2a:	fa11 f288 	uxtah	r2, r1, r8
 8008b2e:	1414      	asrs	r4, r2, #16
 8008b30:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008b34:	b292      	uxth	r2, r2
 8008b36:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008b3a:	f84e 2b04 	str.w	r2, [lr], #4
 8008b3e:	1421      	asrs	r1, r4, #16
 8008b40:	e7e0      	b.n	8008b04 <__mdiff+0xc8>
 8008b42:	3f01      	subs	r7, #1
 8008b44:	e7ea      	b.n	8008b1c <__mdiff+0xe0>
 8008b46:	bf00      	nop
 8008b48:	08009615 	.word	0x08009615
 8008b4c:	08009626 	.word	0x08009626

08008b50 <__d2b>:
 8008b50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b54:	460f      	mov	r7, r1
 8008b56:	2101      	movs	r1, #1
 8008b58:	ec59 8b10 	vmov	r8, r9, d0
 8008b5c:	4616      	mov	r6, r2
 8008b5e:	f7ff fcd5 	bl	800850c <_Balloc>
 8008b62:	4604      	mov	r4, r0
 8008b64:	b930      	cbnz	r0, 8008b74 <__d2b+0x24>
 8008b66:	4602      	mov	r2, r0
 8008b68:	4b24      	ldr	r3, [pc, #144]	; (8008bfc <__d2b+0xac>)
 8008b6a:	4825      	ldr	r0, [pc, #148]	; (8008c00 <__d2b+0xb0>)
 8008b6c:	f240 310f 	movw	r1, #783	; 0x30f
 8008b70:	f000 faee 	bl	8009150 <__assert_func>
 8008b74:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b7c:	bb2d      	cbnz	r5, 8008bca <__d2b+0x7a>
 8008b7e:	9301      	str	r3, [sp, #4]
 8008b80:	f1b8 0300 	subs.w	r3, r8, #0
 8008b84:	d026      	beq.n	8008bd4 <__d2b+0x84>
 8008b86:	4668      	mov	r0, sp
 8008b88:	9300      	str	r3, [sp, #0]
 8008b8a:	f7ff fd87 	bl	800869c <__lo0bits>
 8008b8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b92:	b1e8      	cbz	r0, 8008bd0 <__d2b+0x80>
 8008b94:	f1c0 0320 	rsb	r3, r0, #32
 8008b98:	fa02 f303 	lsl.w	r3, r2, r3
 8008b9c:	430b      	orrs	r3, r1
 8008b9e:	40c2      	lsrs	r2, r0
 8008ba0:	6163      	str	r3, [r4, #20]
 8008ba2:	9201      	str	r2, [sp, #4]
 8008ba4:	9b01      	ldr	r3, [sp, #4]
 8008ba6:	61a3      	str	r3, [r4, #24]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	bf14      	ite	ne
 8008bac:	2202      	movne	r2, #2
 8008bae:	2201      	moveq	r2, #1
 8008bb0:	6122      	str	r2, [r4, #16]
 8008bb2:	b1bd      	cbz	r5, 8008be4 <__d2b+0x94>
 8008bb4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008bb8:	4405      	add	r5, r0
 8008bba:	603d      	str	r5, [r7, #0]
 8008bbc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008bc0:	6030      	str	r0, [r6, #0]
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	b003      	add	sp, #12
 8008bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008bce:	e7d6      	b.n	8008b7e <__d2b+0x2e>
 8008bd0:	6161      	str	r1, [r4, #20]
 8008bd2:	e7e7      	b.n	8008ba4 <__d2b+0x54>
 8008bd4:	a801      	add	r0, sp, #4
 8008bd6:	f7ff fd61 	bl	800869c <__lo0bits>
 8008bda:	9b01      	ldr	r3, [sp, #4]
 8008bdc:	6163      	str	r3, [r4, #20]
 8008bde:	3020      	adds	r0, #32
 8008be0:	2201      	movs	r2, #1
 8008be2:	e7e5      	b.n	8008bb0 <__d2b+0x60>
 8008be4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008be8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008bec:	6038      	str	r0, [r7, #0]
 8008bee:	6918      	ldr	r0, [r3, #16]
 8008bf0:	f7ff fd34 	bl	800865c <__hi0bits>
 8008bf4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bf8:	e7e2      	b.n	8008bc0 <__d2b+0x70>
 8008bfa:	bf00      	nop
 8008bfc:	08009615 	.word	0x08009615
 8008c00:	08009626 	.word	0x08009626

08008c04 <__sfputc_r>:
 8008c04:	6893      	ldr	r3, [r2, #8]
 8008c06:	3b01      	subs	r3, #1
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	b410      	push	{r4}
 8008c0c:	6093      	str	r3, [r2, #8]
 8008c0e:	da08      	bge.n	8008c22 <__sfputc_r+0x1e>
 8008c10:	6994      	ldr	r4, [r2, #24]
 8008c12:	42a3      	cmp	r3, r4
 8008c14:	db01      	blt.n	8008c1a <__sfputc_r+0x16>
 8008c16:	290a      	cmp	r1, #10
 8008c18:	d103      	bne.n	8008c22 <__sfputc_r+0x1e>
 8008c1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c1e:	f000 b9e3 	b.w	8008fe8 <__swbuf_r>
 8008c22:	6813      	ldr	r3, [r2, #0]
 8008c24:	1c58      	adds	r0, r3, #1
 8008c26:	6010      	str	r0, [r2, #0]
 8008c28:	7019      	strb	r1, [r3, #0]
 8008c2a:	4608      	mov	r0, r1
 8008c2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c30:	4770      	bx	lr

08008c32 <__sfputs_r>:
 8008c32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c34:	4606      	mov	r6, r0
 8008c36:	460f      	mov	r7, r1
 8008c38:	4614      	mov	r4, r2
 8008c3a:	18d5      	adds	r5, r2, r3
 8008c3c:	42ac      	cmp	r4, r5
 8008c3e:	d101      	bne.n	8008c44 <__sfputs_r+0x12>
 8008c40:	2000      	movs	r0, #0
 8008c42:	e007      	b.n	8008c54 <__sfputs_r+0x22>
 8008c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c48:	463a      	mov	r2, r7
 8008c4a:	4630      	mov	r0, r6
 8008c4c:	f7ff ffda 	bl	8008c04 <__sfputc_r>
 8008c50:	1c43      	adds	r3, r0, #1
 8008c52:	d1f3      	bne.n	8008c3c <__sfputs_r+0xa>
 8008c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c58 <_vfiprintf_r>:
 8008c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c5c:	460d      	mov	r5, r1
 8008c5e:	b09d      	sub	sp, #116	; 0x74
 8008c60:	4614      	mov	r4, r2
 8008c62:	4698      	mov	r8, r3
 8008c64:	4606      	mov	r6, r0
 8008c66:	b118      	cbz	r0, 8008c70 <_vfiprintf_r+0x18>
 8008c68:	6a03      	ldr	r3, [r0, #32]
 8008c6a:	b90b      	cbnz	r3, 8008c70 <_vfiprintf_r+0x18>
 8008c6c:	f7fe fbc0 	bl	80073f0 <__sinit>
 8008c70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c72:	07d9      	lsls	r1, r3, #31
 8008c74:	d405      	bmi.n	8008c82 <_vfiprintf_r+0x2a>
 8008c76:	89ab      	ldrh	r3, [r5, #12]
 8008c78:	059a      	lsls	r2, r3, #22
 8008c7a:	d402      	bmi.n	8008c82 <_vfiprintf_r+0x2a>
 8008c7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c7e:	f7fe fcc0 	bl	8007602 <__retarget_lock_acquire_recursive>
 8008c82:	89ab      	ldrh	r3, [r5, #12]
 8008c84:	071b      	lsls	r3, r3, #28
 8008c86:	d501      	bpl.n	8008c8c <_vfiprintf_r+0x34>
 8008c88:	692b      	ldr	r3, [r5, #16]
 8008c8a:	b99b      	cbnz	r3, 8008cb4 <_vfiprintf_r+0x5c>
 8008c8c:	4629      	mov	r1, r5
 8008c8e:	4630      	mov	r0, r6
 8008c90:	f000 f9e8 	bl	8009064 <__swsetup_r>
 8008c94:	b170      	cbz	r0, 8008cb4 <_vfiprintf_r+0x5c>
 8008c96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c98:	07dc      	lsls	r4, r3, #31
 8008c9a:	d504      	bpl.n	8008ca6 <_vfiprintf_r+0x4e>
 8008c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca0:	b01d      	add	sp, #116	; 0x74
 8008ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca6:	89ab      	ldrh	r3, [r5, #12]
 8008ca8:	0598      	lsls	r0, r3, #22
 8008caa:	d4f7      	bmi.n	8008c9c <_vfiprintf_r+0x44>
 8008cac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cae:	f7fe fca9 	bl	8007604 <__retarget_lock_release_recursive>
 8008cb2:	e7f3      	b.n	8008c9c <_vfiprintf_r+0x44>
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb8:	2320      	movs	r3, #32
 8008cba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cc2:	2330      	movs	r3, #48	; 0x30
 8008cc4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008e78 <_vfiprintf_r+0x220>
 8008cc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ccc:	f04f 0901 	mov.w	r9, #1
 8008cd0:	4623      	mov	r3, r4
 8008cd2:	469a      	mov	sl, r3
 8008cd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd8:	b10a      	cbz	r2, 8008cde <_vfiprintf_r+0x86>
 8008cda:	2a25      	cmp	r2, #37	; 0x25
 8008cdc:	d1f9      	bne.n	8008cd2 <_vfiprintf_r+0x7a>
 8008cde:	ebba 0b04 	subs.w	fp, sl, r4
 8008ce2:	d00b      	beq.n	8008cfc <_vfiprintf_r+0xa4>
 8008ce4:	465b      	mov	r3, fp
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	4629      	mov	r1, r5
 8008cea:	4630      	mov	r0, r6
 8008cec:	f7ff ffa1 	bl	8008c32 <__sfputs_r>
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	f000 80a9 	beq.w	8008e48 <_vfiprintf_r+0x1f0>
 8008cf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cf8:	445a      	add	r2, fp
 8008cfa:	9209      	str	r2, [sp, #36]	; 0x24
 8008cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f000 80a1 	beq.w	8008e48 <_vfiprintf_r+0x1f0>
 8008d06:	2300      	movs	r3, #0
 8008d08:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d10:	f10a 0a01 	add.w	sl, sl, #1
 8008d14:	9304      	str	r3, [sp, #16]
 8008d16:	9307      	str	r3, [sp, #28]
 8008d18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d1c:	931a      	str	r3, [sp, #104]	; 0x68
 8008d1e:	4654      	mov	r4, sl
 8008d20:	2205      	movs	r2, #5
 8008d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d26:	4854      	ldr	r0, [pc, #336]	; (8008e78 <_vfiprintf_r+0x220>)
 8008d28:	f7f7 fa6a 	bl	8000200 <memchr>
 8008d2c:	9a04      	ldr	r2, [sp, #16]
 8008d2e:	b9d8      	cbnz	r0, 8008d68 <_vfiprintf_r+0x110>
 8008d30:	06d1      	lsls	r1, r2, #27
 8008d32:	bf44      	itt	mi
 8008d34:	2320      	movmi	r3, #32
 8008d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d3a:	0713      	lsls	r3, r2, #28
 8008d3c:	bf44      	itt	mi
 8008d3e:	232b      	movmi	r3, #43	; 0x2b
 8008d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d44:	f89a 3000 	ldrb.w	r3, [sl]
 8008d48:	2b2a      	cmp	r3, #42	; 0x2a
 8008d4a:	d015      	beq.n	8008d78 <_vfiprintf_r+0x120>
 8008d4c:	9a07      	ldr	r2, [sp, #28]
 8008d4e:	4654      	mov	r4, sl
 8008d50:	2000      	movs	r0, #0
 8008d52:	f04f 0c0a 	mov.w	ip, #10
 8008d56:	4621      	mov	r1, r4
 8008d58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d5c:	3b30      	subs	r3, #48	; 0x30
 8008d5e:	2b09      	cmp	r3, #9
 8008d60:	d94d      	bls.n	8008dfe <_vfiprintf_r+0x1a6>
 8008d62:	b1b0      	cbz	r0, 8008d92 <_vfiprintf_r+0x13a>
 8008d64:	9207      	str	r2, [sp, #28]
 8008d66:	e014      	b.n	8008d92 <_vfiprintf_r+0x13a>
 8008d68:	eba0 0308 	sub.w	r3, r0, r8
 8008d6c:	fa09 f303 	lsl.w	r3, r9, r3
 8008d70:	4313      	orrs	r3, r2
 8008d72:	9304      	str	r3, [sp, #16]
 8008d74:	46a2      	mov	sl, r4
 8008d76:	e7d2      	b.n	8008d1e <_vfiprintf_r+0xc6>
 8008d78:	9b03      	ldr	r3, [sp, #12]
 8008d7a:	1d19      	adds	r1, r3, #4
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	9103      	str	r1, [sp, #12]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	bfbb      	ittet	lt
 8008d84:	425b      	neglt	r3, r3
 8008d86:	f042 0202 	orrlt.w	r2, r2, #2
 8008d8a:	9307      	strge	r3, [sp, #28]
 8008d8c:	9307      	strlt	r3, [sp, #28]
 8008d8e:	bfb8      	it	lt
 8008d90:	9204      	strlt	r2, [sp, #16]
 8008d92:	7823      	ldrb	r3, [r4, #0]
 8008d94:	2b2e      	cmp	r3, #46	; 0x2e
 8008d96:	d10c      	bne.n	8008db2 <_vfiprintf_r+0x15a>
 8008d98:	7863      	ldrb	r3, [r4, #1]
 8008d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d9c:	d134      	bne.n	8008e08 <_vfiprintf_r+0x1b0>
 8008d9e:	9b03      	ldr	r3, [sp, #12]
 8008da0:	1d1a      	adds	r2, r3, #4
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	9203      	str	r2, [sp, #12]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	bfb8      	it	lt
 8008daa:	f04f 33ff 	movlt.w	r3, #4294967295
 8008dae:	3402      	adds	r4, #2
 8008db0:	9305      	str	r3, [sp, #20]
 8008db2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008e88 <_vfiprintf_r+0x230>
 8008db6:	7821      	ldrb	r1, [r4, #0]
 8008db8:	2203      	movs	r2, #3
 8008dba:	4650      	mov	r0, sl
 8008dbc:	f7f7 fa20 	bl	8000200 <memchr>
 8008dc0:	b138      	cbz	r0, 8008dd2 <_vfiprintf_r+0x17a>
 8008dc2:	9b04      	ldr	r3, [sp, #16]
 8008dc4:	eba0 000a 	sub.w	r0, r0, sl
 8008dc8:	2240      	movs	r2, #64	; 0x40
 8008dca:	4082      	lsls	r2, r0
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	3401      	adds	r4, #1
 8008dd0:	9304      	str	r3, [sp, #16]
 8008dd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dd6:	4829      	ldr	r0, [pc, #164]	; (8008e7c <_vfiprintf_r+0x224>)
 8008dd8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ddc:	2206      	movs	r2, #6
 8008dde:	f7f7 fa0f 	bl	8000200 <memchr>
 8008de2:	2800      	cmp	r0, #0
 8008de4:	d03f      	beq.n	8008e66 <_vfiprintf_r+0x20e>
 8008de6:	4b26      	ldr	r3, [pc, #152]	; (8008e80 <_vfiprintf_r+0x228>)
 8008de8:	bb1b      	cbnz	r3, 8008e32 <_vfiprintf_r+0x1da>
 8008dea:	9b03      	ldr	r3, [sp, #12]
 8008dec:	3307      	adds	r3, #7
 8008dee:	f023 0307 	bic.w	r3, r3, #7
 8008df2:	3308      	adds	r3, #8
 8008df4:	9303      	str	r3, [sp, #12]
 8008df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008df8:	443b      	add	r3, r7
 8008dfa:	9309      	str	r3, [sp, #36]	; 0x24
 8008dfc:	e768      	b.n	8008cd0 <_vfiprintf_r+0x78>
 8008dfe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e02:	460c      	mov	r4, r1
 8008e04:	2001      	movs	r0, #1
 8008e06:	e7a6      	b.n	8008d56 <_vfiprintf_r+0xfe>
 8008e08:	2300      	movs	r3, #0
 8008e0a:	3401      	adds	r4, #1
 8008e0c:	9305      	str	r3, [sp, #20]
 8008e0e:	4619      	mov	r1, r3
 8008e10:	f04f 0c0a 	mov.w	ip, #10
 8008e14:	4620      	mov	r0, r4
 8008e16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e1a:	3a30      	subs	r2, #48	; 0x30
 8008e1c:	2a09      	cmp	r2, #9
 8008e1e:	d903      	bls.n	8008e28 <_vfiprintf_r+0x1d0>
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d0c6      	beq.n	8008db2 <_vfiprintf_r+0x15a>
 8008e24:	9105      	str	r1, [sp, #20]
 8008e26:	e7c4      	b.n	8008db2 <_vfiprintf_r+0x15a>
 8008e28:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e7f0      	b.n	8008e14 <_vfiprintf_r+0x1bc>
 8008e32:	ab03      	add	r3, sp, #12
 8008e34:	9300      	str	r3, [sp, #0]
 8008e36:	462a      	mov	r2, r5
 8008e38:	4b12      	ldr	r3, [pc, #72]	; (8008e84 <_vfiprintf_r+0x22c>)
 8008e3a:	a904      	add	r1, sp, #16
 8008e3c:	4630      	mov	r0, r6
 8008e3e:	f7fd fe85 	bl	8006b4c <_printf_float>
 8008e42:	4607      	mov	r7, r0
 8008e44:	1c78      	adds	r0, r7, #1
 8008e46:	d1d6      	bne.n	8008df6 <_vfiprintf_r+0x19e>
 8008e48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e4a:	07d9      	lsls	r1, r3, #31
 8008e4c:	d405      	bmi.n	8008e5a <_vfiprintf_r+0x202>
 8008e4e:	89ab      	ldrh	r3, [r5, #12]
 8008e50:	059a      	lsls	r2, r3, #22
 8008e52:	d402      	bmi.n	8008e5a <_vfiprintf_r+0x202>
 8008e54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e56:	f7fe fbd5 	bl	8007604 <__retarget_lock_release_recursive>
 8008e5a:	89ab      	ldrh	r3, [r5, #12]
 8008e5c:	065b      	lsls	r3, r3, #25
 8008e5e:	f53f af1d 	bmi.w	8008c9c <_vfiprintf_r+0x44>
 8008e62:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e64:	e71c      	b.n	8008ca0 <_vfiprintf_r+0x48>
 8008e66:	ab03      	add	r3, sp, #12
 8008e68:	9300      	str	r3, [sp, #0]
 8008e6a:	462a      	mov	r2, r5
 8008e6c:	4b05      	ldr	r3, [pc, #20]	; (8008e84 <_vfiprintf_r+0x22c>)
 8008e6e:	a904      	add	r1, sp, #16
 8008e70:	4630      	mov	r0, r6
 8008e72:	f7fe f90f 	bl	8007094 <_printf_i>
 8008e76:	e7e4      	b.n	8008e42 <_vfiprintf_r+0x1ea>
 8008e78:	0800977c 	.word	0x0800977c
 8008e7c:	08009786 	.word	0x08009786
 8008e80:	08006b4d 	.word	0x08006b4d
 8008e84:	08008c33 	.word	0x08008c33
 8008e88:	08009782 	.word	0x08009782

08008e8c <__sflush_r>:
 8008e8c:	898a      	ldrh	r2, [r1, #12]
 8008e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e92:	4605      	mov	r5, r0
 8008e94:	0710      	lsls	r0, r2, #28
 8008e96:	460c      	mov	r4, r1
 8008e98:	d458      	bmi.n	8008f4c <__sflush_r+0xc0>
 8008e9a:	684b      	ldr	r3, [r1, #4]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	dc05      	bgt.n	8008eac <__sflush_r+0x20>
 8008ea0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	dc02      	bgt.n	8008eac <__sflush_r+0x20>
 8008ea6:	2000      	movs	r0, #0
 8008ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008eae:	2e00      	cmp	r6, #0
 8008eb0:	d0f9      	beq.n	8008ea6 <__sflush_r+0x1a>
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008eb8:	682f      	ldr	r7, [r5, #0]
 8008eba:	6a21      	ldr	r1, [r4, #32]
 8008ebc:	602b      	str	r3, [r5, #0]
 8008ebe:	d032      	beq.n	8008f26 <__sflush_r+0x9a>
 8008ec0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	075a      	lsls	r2, r3, #29
 8008ec6:	d505      	bpl.n	8008ed4 <__sflush_r+0x48>
 8008ec8:	6863      	ldr	r3, [r4, #4]
 8008eca:	1ac0      	subs	r0, r0, r3
 8008ecc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ece:	b10b      	cbz	r3, 8008ed4 <__sflush_r+0x48>
 8008ed0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ed2:	1ac0      	subs	r0, r0, r3
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008eda:	6a21      	ldr	r1, [r4, #32]
 8008edc:	4628      	mov	r0, r5
 8008ede:	47b0      	blx	r6
 8008ee0:	1c43      	adds	r3, r0, #1
 8008ee2:	89a3      	ldrh	r3, [r4, #12]
 8008ee4:	d106      	bne.n	8008ef4 <__sflush_r+0x68>
 8008ee6:	6829      	ldr	r1, [r5, #0]
 8008ee8:	291d      	cmp	r1, #29
 8008eea:	d82b      	bhi.n	8008f44 <__sflush_r+0xb8>
 8008eec:	4a29      	ldr	r2, [pc, #164]	; (8008f94 <__sflush_r+0x108>)
 8008eee:	410a      	asrs	r2, r1
 8008ef0:	07d6      	lsls	r6, r2, #31
 8008ef2:	d427      	bmi.n	8008f44 <__sflush_r+0xb8>
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	6062      	str	r2, [r4, #4]
 8008ef8:	04d9      	lsls	r1, r3, #19
 8008efa:	6922      	ldr	r2, [r4, #16]
 8008efc:	6022      	str	r2, [r4, #0]
 8008efe:	d504      	bpl.n	8008f0a <__sflush_r+0x7e>
 8008f00:	1c42      	adds	r2, r0, #1
 8008f02:	d101      	bne.n	8008f08 <__sflush_r+0x7c>
 8008f04:	682b      	ldr	r3, [r5, #0]
 8008f06:	b903      	cbnz	r3, 8008f0a <__sflush_r+0x7e>
 8008f08:	6560      	str	r0, [r4, #84]	; 0x54
 8008f0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f0c:	602f      	str	r7, [r5, #0]
 8008f0e:	2900      	cmp	r1, #0
 8008f10:	d0c9      	beq.n	8008ea6 <__sflush_r+0x1a>
 8008f12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f16:	4299      	cmp	r1, r3
 8008f18:	d002      	beq.n	8008f20 <__sflush_r+0x94>
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	f7ff f9f6 	bl	800830c <_free_r>
 8008f20:	2000      	movs	r0, #0
 8008f22:	6360      	str	r0, [r4, #52]	; 0x34
 8008f24:	e7c0      	b.n	8008ea8 <__sflush_r+0x1c>
 8008f26:	2301      	movs	r3, #1
 8008f28:	4628      	mov	r0, r5
 8008f2a:	47b0      	blx	r6
 8008f2c:	1c41      	adds	r1, r0, #1
 8008f2e:	d1c8      	bne.n	8008ec2 <__sflush_r+0x36>
 8008f30:	682b      	ldr	r3, [r5, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d0c5      	beq.n	8008ec2 <__sflush_r+0x36>
 8008f36:	2b1d      	cmp	r3, #29
 8008f38:	d001      	beq.n	8008f3e <__sflush_r+0xb2>
 8008f3a:	2b16      	cmp	r3, #22
 8008f3c:	d101      	bne.n	8008f42 <__sflush_r+0xb6>
 8008f3e:	602f      	str	r7, [r5, #0]
 8008f40:	e7b1      	b.n	8008ea6 <__sflush_r+0x1a>
 8008f42:	89a3      	ldrh	r3, [r4, #12]
 8008f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f48:	81a3      	strh	r3, [r4, #12]
 8008f4a:	e7ad      	b.n	8008ea8 <__sflush_r+0x1c>
 8008f4c:	690f      	ldr	r7, [r1, #16]
 8008f4e:	2f00      	cmp	r7, #0
 8008f50:	d0a9      	beq.n	8008ea6 <__sflush_r+0x1a>
 8008f52:	0793      	lsls	r3, r2, #30
 8008f54:	680e      	ldr	r6, [r1, #0]
 8008f56:	bf08      	it	eq
 8008f58:	694b      	ldreq	r3, [r1, #20]
 8008f5a:	600f      	str	r7, [r1, #0]
 8008f5c:	bf18      	it	ne
 8008f5e:	2300      	movne	r3, #0
 8008f60:	eba6 0807 	sub.w	r8, r6, r7
 8008f64:	608b      	str	r3, [r1, #8]
 8008f66:	f1b8 0f00 	cmp.w	r8, #0
 8008f6a:	dd9c      	ble.n	8008ea6 <__sflush_r+0x1a>
 8008f6c:	6a21      	ldr	r1, [r4, #32]
 8008f6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f70:	4643      	mov	r3, r8
 8008f72:	463a      	mov	r2, r7
 8008f74:	4628      	mov	r0, r5
 8008f76:	47b0      	blx	r6
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	dc06      	bgt.n	8008f8a <__sflush_r+0xfe>
 8008f7c:	89a3      	ldrh	r3, [r4, #12]
 8008f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f82:	81a3      	strh	r3, [r4, #12]
 8008f84:	f04f 30ff 	mov.w	r0, #4294967295
 8008f88:	e78e      	b.n	8008ea8 <__sflush_r+0x1c>
 8008f8a:	4407      	add	r7, r0
 8008f8c:	eba8 0800 	sub.w	r8, r8, r0
 8008f90:	e7e9      	b.n	8008f66 <__sflush_r+0xda>
 8008f92:	bf00      	nop
 8008f94:	dfbffffe 	.word	0xdfbffffe

08008f98 <_fflush_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	690b      	ldr	r3, [r1, #16]
 8008f9c:	4605      	mov	r5, r0
 8008f9e:	460c      	mov	r4, r1
 8008fa0:	b913      	cbnz	r3, 8008fa8 <_fflush_r+0x10>
 8008fa2:	2500      	movs	r5, #0
 8008fa4:	4628      	mov	r0, r5
 8008fa6:	bd38      	pop	{r3, r4, r5, pc}
 8008fa8:	b118      	cbz	r0, 8008fb2 <_fflush_r+0x1a>
 8008faa:	6a03      	ldr	r3, [r0, #32]
 8008fac:	b90b      	cbnz	r3, 8008fb2 <_fflush_r+0x1a>
 8008fae:	f7fe fa1f 	bl	80073f0 <__sinit>
 8008fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d0f3      	beq.n	8008fa2 <_fflush_r+0xa>
 8008fba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fbc:	07d0      	lsls	r0, r2, #31
 8008fbe:	d404      	bmi.n	8008fca <_fflush_r+0x32>
 8008fc0:	0599      	lsls	r1, r3, #22
 8008fc2:	d402      	bmi.n	8008fca <_fflush_r+0x32>
 8008fc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fc6:	f7fe fb1c 	bl	8007602 <__retarget_lock_acquire_recursive>
 8008fca:	4628      	mov	r0, r5
 8008fcc:	4621      	mov	r1, r4
 8008fce:	f7ff ff5d 	bl	8008e8c <__sflush_r>
 8008fd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fd4:	07da      	lsls	r2, r3, #31
 8008fd6:	4605      	mov	r5, r0
 8008fd8:	d4e4      	bmi.n	8008fa4 <_fflush_r+0xc>
 8008fda:	89a3      	ldrh	r3, [r4, #12]
 8008fdc:	059b      	lsls	r3, r3, #22
 8008fde:	d4e1      	bmi.n	8008fa4 <_fflush_r+0xc>
 8008fe0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fe2:	f7fe fb0f 	bl	8007604 <__retarget_lock_release_recursive>
 8008fe6:	e7dd      	b.n	8008fa4 <_fflush_r+0xc>

08008fe8 <__swbuf_r>:
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fea:	460e      	mov	r6, r1
 8008fec:	4614      	mov	r4, r2
 8008fee:	4605      	mov	r5, r0
 8008ff0:	b118      	cbz	r0, 8008ffa <__swbuf_r+0x12>
 8008ff2:	6a03      	ldr	r3, [r0, #32]
 8008ff4:	b90b      	cbnz	r3, 8008ffa <__swbuf_r+0x12>
 8008ff6:	f7fe f9fb 	bl	80073f0 <__sinit>
 8008ffa:	69a3      	ldr	r3, [r4, #24]
 8008ffc:	60a3      	str	r3, [r4, #8]
 8008ffe:	89a3      	ldrh	r3, [r4, #12]
 8009000:	071a      	lsls	r2, r3, #28
 8009002:	d525      	bpl.n	8009050 <__swbuf_r+0x68>
 8009004:	6923      	ldr	r3, [r4, #16]
 8009006:	b31b      	cbz	r3, 8009050 <__swbuf_r+0x68>
 8009008:	6823      	ldr	r3, [r4, #0]
 800900a:	6922      	ldr	r2, [r4, #16]
 800900c:	1a98      	subs	r0, r3, r2
 800900e:	6963      	ldr	r3, [r4, #20]
 8009010:	b2f6      	uxtb	r6, r6
 8009012:	4283      	cmp	r3, r0
 8009014:	4637      	mov	r7, r6
 8009016:	dc04      	bgt.n	8009022 <__swbuf_r+0x3a>
 8009018:	4621      	mov	r1, r4
 800901a:	4628      	mov	r0, r5
 800901c:	f7ff ffbc 	bl	8008f98 <_fflush_r>
 8009020:	b9e0      	cbnz	r0, 800905c <__swbuf_r+0x74>
 8009022:	68a3      	ldr	r3, [r4, #8]
 8009024:	3b01      	subs	r3, #1
 8009026:	60a3      	str	r3, [r4, #8]
 8009028:	6823      	ldr	r3, [r4, #0]
 800902a:	1c5a      	adds	r2, r3, #1
 800902c:	6022      	str	r2, [r4, #0]
 800902e:	701e      	strb	r6, [r3, #0]
 8009030:	6962      	ldr	r2, [r4, #20]
 8009032:	1c43      	adds	r3, r0, #1
 8009034:	429a      	cmp	r2, r3
 8009036:	d004      	beq.n	8009042 <__swbuf_r+0x5a>
 8009038:	89a3      	ldrh	r3, [r4, #12]
 800903a:	07db      	lsls	r3, r3, #31
 800903c:	d506      	bpl.n	800904c <__swbuf_r+0x64>
 800903e:	2e0a      	cmp	r6, #10
 8009040:	d104      	bne.n	800904c <__swbuf_r+0x64>
 8009042:	4621      	mov	r1, r4
 8009044:	4628      	mov	r0, r5
 8009046:	f7ff ffa7 	bl	8008f98 <_fflush_r>
 800904a:	b938      	cbnz	r0, 800905c <__swbuf_r+0x74>
 800904c:	4638      	mov	r0, r7
 800904e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009050:	4621      	mov	r1, r4
 8009052:	4628      	mov	r0, r5
 8009054:	f000 f806 	bl	8009064 <__swsetup_r>
 8009058:	2800      	cmp	r0, #0
 800905a:	d0d5      	beq.n	8009008 <__swbuf_r+0x20>
 800905c:	f04f 37ff 	mov.w	r7, #4294967295
 8009060:	e7f4      	b.n	800904c <__swbuf_r+0x64>
	...

08009064 <__swsetup_r>:
 8009064:	b538      	push	{r3, r4, r5, lr}
 8009066:	4b2a      	ldr	r3, [pc, #168]	; (8009110 <__swsetup_r+0xac>)
 8009068:	4605      	mov	r5, r0
 800906a:	6818      	ldr	r0, [r3, #0]
 800906c:	460c      	mov	r4, r1
 800906e:	b118      	cbz	r0, 8009078 <__swsetup_r+0x14>
 8009070:	6a03      	ldr	r3, [r0, #32]
 8009072:	b90b      	cbnz	r3, 8009078 <__swsetup_r+0x14>
 8009074:	f7fe f9bc 	bl	80073f0 <__sinit>
 8009078:	89a3      	ldrh	r3, [r4, #12]
 800907a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800907e:	0718      	lsls	r0, r3, #28
 8009080:	d422      	bmi.n	80090c8 <__swsetup_r+0x64>
 8009082:	06d9      	lsls	r1, r3, #27
 8009084:	d407      	bmi.n	8009096 <__swsetup_r+0x32>
 8009086:	2309      	movs	r3, #9
 8009088:	602b      	str	r3, [r5, #0]
 800908a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800908e:	81a3      	strh	r3, [r4, #12]
 8009090:	f04f 30ff 	mov.w	r0, #4294967295
 8009094:	e034      	b.n	8009100 <__swsetup_r+0x9c>
 8009096:	0758      	lsls	r0, r3, #29
 8009098:	d512      	bpl.n	80090c0 <__swsetup_r+0x5c>
 800909a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800909c:	b141      	cbz	r1, 80090b0 <__swsetup_r+0x4c>
 800909e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090a2:	4299      	cmp	r1, r3
 80090a4:	d002      	beq.n	80090ac <__swsetup_r+0x48>
 80090a6:	4628      	mov	r0, r5
 80090a8:	f7ff f930 	bl	800830c <_free_r>
 80090ac:	2300      	movs	r3, #0
 80090ae:	6363      	str	r3, [r4, #52]	; 0x34
 80090b0:	89a3      	ldrh	r3, [r4, #12]
 80090b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090b6:	81a3      	strh	r3, [r4, #12]
 80090b8:	2300      	movs	r3, #0
 80090ba:	6063      	str	r3, [r4, #4]
 80090bc:	6923      	ldr	r3, [r4, #16]
 80090be:	6023      	str	r3, [r4, #0]
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f043 0308 	orr.w	r3, r3, #8
 80090c6:	81a3      	strh	r3, [r4, #12]
 80090c8:	6923      	ldr	r3, [r4, #16]
 80090ca:	b94b      	cbnz	r3, 80090e0 <__swsetup_r+0x7c>
 80090cc:	89a3      	ldrh	r3, [r4, #12]
 80090ce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090d6:	d003      	beq.n	80090e0 <__swsetup_r+0x7c>
 80090d8:	4621      	mov	r1, r4
 80090da:	4628      	mov	r0, r5
 80090dc:	f000 f8c4 	bl	8009268 <__smakebuf_r>
 80090e0:	89a0      	ldrh	r0, [r4, #12]
 80090e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090e6:	f010 0301 	ands.w	r3, r0, #1
 80090ea:	d00a      	beq.n	8009102 <__swsetup_r+0x9e>
 80090ec:	2300      	movs	r3, #0
 80090ee:	60a3      	str	r3, [r4, #8]
 80090f0:	6963      	ldr	r3, [r4, #20]
 80090f2:	425b      	negs	r3, r3
 80090f4:	61a3      	str	r3, [r4, #24]
 80090f6:	6923      	ldr	r3, [r4, #16]
 80090f8:	b943      	cbnz	r3, 800910c <__swsetup_r+0xa8>
 80090fa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80090fe:	d1c4      	bne.n	800908a <__swsetup_r+0x26>
 8009100:	bd38      	pop	{r3, r4, r5, pc}
 8009102:	0781      	lsls	r1, r0, #30
 8009104:	bf58      	it	pl
 8009106:	6963      	ldrpl	r3, [r4, #20]
 8009108:	60a3      	str	r3, [r4, #8]
 800910a:	e7f4      	b.n	80090f6 <__swsetup_r+0x92>
 800910c:	2000      	movs	r0, #0
 800910e:	e7f7      	b.n	8009100 <__swsetup_r+0x9c>
 8009110:	20000064 	.word	0x20000064

08009114 <_sbrk_r>:
 8009114:	b538      	push	{r3, r4, r5, lr}
 8009116:	4d06      	ldr	r5, [pc, #24]	; (8009130 <_sbrk_r+0x1c>)
 8009118:	2300      	movs	r3, #0
 800911a:	4604      	mov	r4, r0
 800911c:	4608      	mov	r0, r1
 800911e:	602b      	str	r3, [r5, #0]
 8009120:	f7f8 fd7e 	bl	8001c20 <_sbrk>
 8009124:	1c43      	adds	r3, r0, #1
 8009126:	d102      	bne.n	800912e <_sbrk_r+0x1a>
 8009128:	682b      	ldr	r3, [r5, #0]
 800912a:	b103      	cbz	r3, 800912e <_sbrk_r+0x1a>
 800912c:	6023      	str	r3, [r4, #0]
 800912e:	bd38      	pop	{r3, r4, r5, pc}
 8009130:	200006c8 	.word	0x200006c8

08009134 <memcpy>:
 8009134:	440a      	add	r2, r1
 8009136:	4291      	cmp	r1, r2
 8009138:	f100 33ff 	add.w	r3, r0, #4294967295
 800913c:	d100      	bne.n	8009140 <memcpy+0xc>
 800913e:	4770      	bx	lr
 8009140:	b510      	push	{r4, lr}
 8009142:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009146:	f803 4f01 	strb.w	r4, [r3, #1]!
 800914a:	4291      	cmp	r1, r2
 800914c:	d1f9      	bne.n	8009142 <memcpy+0xe>
 800914e:	bd10      	pop	{r4, pc}

08009150 <__assert_func>:
 8009150:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009152:	4614      	mov	r4, r2
 8009154:	461a      	mov	r2, r3
 8009156:	4b09      	ldr	r3, [pc, #36]	; (800917c <__assert_func+0x2c>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4605      	mov	r5, r0
 800915c:	68d8      	ldr	r0, [r3, #12]
 800915e:	b14c      	cbz	r4, 8009174 <__assert_func+0x24>
 8009160:	4b07      	ldr	r3, [pc, #28]	; (8009180 <__assert_func+0x30>)
 8009162:	9100      	str	r1, [sp, #0]
 8009164:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009168:	4906      	ldr	r1, [pc, #24]	; (8009184 <__assert_func+0x34>)
 800916a:	462b      	mov	r3, r5
 800916c:	f000 f844 	bl	80091f8 <fiprintf>
 8009170:	f000 f8d8 	bl	8009324 <abort>
 8009174:	4b04      	ldr	r3, [pc, #16]	; (8009188 <__assert_func+0x38>)
 8009176:	461c      	mov	r4, r3
 8009178:	e7f3      	b.n	8009162 <__assert_func+0x12>
 800917a:	bf00      	nop
 800917c:	20000064 	.word	0x20000064
 8009180:	08009797 	.word	0x08009797
 8009184:	080097a4 	.word	0x080097a4
 8009188:	080097d2 	.word	0x080097d2

0800918c <_calloc_r>:
 800918c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800918e:	fba1 2402 	umull	r2, r4, r1, r2
 8009192:	b94c      	cbnz	r4, 80091a8 <_calloc_r+0x1c>
 8009194:	4611      	mov	r1, r2
 8009196:	9201      	str	r2, [sp, #4]
 8009198:	f7ff f92c 	bl	80083f4 <_malloc_r>
 800919c:	9a01      	ldr	r2, [sp, #4]
 800919e:	4605      	mov	r5, r0
 80091a0:	b930      	cbnz	r0, 80091b0 <_calloc_r+0x24>
 80091a2:	4628      	mov	r0, r5
 80091a4:	b003      	add	sp, #12
 80091a6:	bd30      	pop	{r4, r5, pc}
 80091a8:	220c      	movs	r2, #12
 80091aa:	6002      	str	r2, [r0, #0]
 80091ac:	2500      	movs	r5, #0
 80091ae:	e7f8      	b.n	80091a2 <_calloc_r+0x16>
 80091b0:	4621      	mov	r1, r4
 80091b2:	f7fe f9a8 	bl	8007506 <memset>
 80091b6:	e7f4      	b.n	80091a2 <_calloc_r+0x16>

080091b8 <__ascii_mbtowc>:
 80091b8:	b082      	sub	sp, #8
 80091ba:	b901      	cbnz	r1, 80091be <__ascii_mbtowc+0x6>
 80091bc:	a901      	add	r1, sp, #4
 80091be:	b142      	cbz	r2, 80091d2 <__ascii_mbtowc+0x1a>
 80091c0:	b14b      	cbz	r3, 80091d6 <__ascii_mbtowc+0x1e>
 80091c2:	7813      	ldrb	r3, [r2, #0]
 80091c4:	600b      	str	r3, [r1, #0]
 80091c6:	7812      	ldrb	r2, [r2, #0]
 80091c8:	1e10      	subs	r0, r2, #0
 80091ca:	bf18      	it	ne
 80091cc:	2001      	movne	r0, #1
 80091ce:	b002      	add	sp, #8
 80091d0:	4770      	bx	lr
 80091d2:	4610      	mov	r0, r2
 80091d4:	e7fb      	b.n	80091ce <__ascii_mbtowc+0x16>
 80091d6:	f06f 0001 	mvn.w	r0, #1
 80091da:	e7f8      	b.n	80091ce <__ascii_mbtowc+0x16>

080091dc <__ascii_wctomb>:
 80091dc:	b149      	cbz	r1, 80091f2 <__ascii_wctomb+0x16>
 80091de:	2aff      	cmp	r2, #255	; 0xff
 80091e0:	bf85      	ittet	hi
 80091e2:	238a      	movhi	r3, #138	; 0x8a
 80091e4:	6003      	strhi	r3, [r0, #0]
 80091e6:	700a      	strbls	r2, [r1, #0]
 80091e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80091ec:	bf98      	it	ls
 80091ee:	2001      	movls	r0, #1
 80091f0:	4770      	bx	lr
 80091f2:	4608      	mov	r0, r1
 80091f4:	4770      	bx	lr
	...

080091f8 <fiprintf>:
 80091f8:	b40e      	push	{r1, r2, r3}
 80091fa:	b503      	push	{r0, r1, lr}
 80091fc:	4601      	mov	r1, r0
 80091fe:	ab03      	add	r3, sp, #12
 8009200:	4805      	ldr	r0, [pc, #20]	; (8009218 <fiprintf+0x20>)
 8009202:	f853 2b04 	ldr.w	r2, [r3], #4
 8009206:	6800      	ldr	r0, [r0, #0]
 8009208:	9301      	str	r3, [sp, #4]
 800920a:	f7ff fd25 	bl	8008c58 <_vfiprintf_r>
 800920e:	b002      	add	sp, #8
 8009210:	f85d eb04 	ldr.w	lr, [sp], #4
 8009214:	b003      	add	sp, #12
 8009216:	4770      	bx	lr
 8009218:	20000064 	.word	0x20000064

0800921c <__swhatbuf_r>:
 800921c:	b570      	push	{r4, r5, r6, lr}
 800921e:	460c      	mov	r4, r1
 8009220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009224:	2900      	cmp	r1, #0
 8009226:	b096      	sub	sp, #88	; 0x58
 8009228:	4615      	mov	r5, r2
 800922a:	461e      	mov	r6, r3
 800922c:	da0d      	bge.n	800924a <__swhatbuf_r+0x2e>
 800922e:	89a3      	ldrh	r3, [r4, #12]
 8009230:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009234:	f04f 0100 	mov.w	r1, #0
 8009238:	bf0c      	ite	eq
 800923a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800923e:	2340      	movne	r3, #64	; 0x40
 8009240:	2000      	movs	r0, #0
 8009242:	6031      	str	r1, [r6, #0]
 8009244:	602b      	str	r3, [r5, #0]
 8009246:	b016      	add	sp, #88	; 0x58
 8009248:	bd70      	pop	{r4, r5, r6, pc}
 800924a:	466a      	mov	r2, sp
 800924c:	f000 f848 	bl	80092e0 <_fstat_r>
 8009250:	2800      	cmp	r0, #0
 8009252:	dbec      	blt.n	800922e <__swhatbuf_r+0x12>
 8009254:	9901      	ldr	r1, [sp, #4]
 8009256:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800925a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800925e:	4259      	negs	r1, r3
 8009260:	4159      	adcs	r1, r3
 8009262:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009266:	e7eb      	b.n	8009240 <__swhatbuf_r+0x24>

08009268 <__smakebuf_r>:
 8009268:	898b      	ldrh	r3, [r1, #12]
 800926a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800926c:	079d      	lsls	r5, r3, #30
 800926e:	4606      	mov	r6, r0
 8009270:	460c      	mov	r4, r1
 8009272:	d507      	bpl.n	8009284 <__smakebuf_r+0x1c>
 8009274:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009278:	6023      	str	r3, [r4, #0]
 800927a:	6123      	str	r3, [r4, #16]
 800927c:	2301      	movs	r3, #1
 800927e:	6163      	str	r3, [r4, #20]
 8009280:	b002      	add	sp, #8
 8009282:	bd70      	pop	{r4, r5, r6, pc}
 8009284:	ab01      	add	r3, sp, #4
 8009286:	466a      	mov	r2, sp
 8009288:	f7ff ffc8 	bl	800921c <__swhatbuf_r>
 800928c:	9900      	ldr	r1, [sp, #0]
 800928e:	4605      	mov	r5, r0
 8009290:	4630      	mov	r0, r6
 8009292:	f7ff f8af 	bl	80083f4 <_malloc_r>
 8009296:	b948      	cbnz	r0, 80092ac <__smakebuf_r+0x44>
 8009298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800929c:	059a      	lsls	r2, r3, #22
 800929e:	d4ef      	bmi.n	8009280 <__smakebuf_r+0x18>
 80092a0:	f023 0303 	bic.w	r3, r3, #3
 80092a4:	f043 0302 	orr.w	r3, r3, #2
 80092a8:	81a3      	strh	r3, [r4, #12]
 80092aa:	e7e3      	b.n	8009274 <__smakebuf_r+0xc>
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	6020      	str	r0, [r4, #0]
 80092b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092b4:	81a3      	strh	r3, [r4, #12]
 80092b6:	9b00      	ldr	r3, [sp, #0]
 80092b8:	6163      	str	r3, [r4, #20]
 80092ba:	9b01      	ldr	r3, [sp, #4]
 80092bc:	6120      	str	r0, [r4, #16]
 80092be:	b15b      	cbz	r3, 80092d8 <__smakebuf_r+0x70>
 80092c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092c4:	4630      	mov	r0, r6
 80092c6:	f000 f81d 	bl	8009304 <_isatty_r>
 80092ca:	b128      	cbz	r0, 80092d8 <__smakebuf_r+0x70>
 80092cc:	89a3      	ldrh	r3, [r4, #12]
 80092ce:	f023 0303 	bic.w	r3, r3, #3
 80092d2:	f043 0301 	orr.w	r3, r3, #1
 80092d6:	81a3      	strh	r3, [r4, #12]
 80092d8:	89a3      	ldrh	r3, [r4, #12]
 80092da:	431d      	orrs	r5, r3
 80092dc:	81a5      	strh	r5, [r4, #12]
 80092de:	e7cf      	b.n	8009280 <__smakebuf_r+0x18>

080092e0 <_fstat_r>:
 80092e0:	b538      	push	{r3, r4, r5, lr}
 80092e2:	4d07      	ldr	r5, [pc, #28]	; (8009300 <_fstat_r+0x20>)
 80092e4:	2300      	movs	r3, #0
 80092e6:	4604      	mov	r4, r0
 80092e8:	4608      	mov	r0, r1
 80092ea:	4611      	mov	r1, r2
 80092ec:	602b      	str	r3, [r5, #0]
 80092ee:	f7f8 fc6e 	bl	8001bce <_fstat>
 80092f2:	1c43      	adds	r3, r0, #1
 80092f4:	d102      	bne.n	80092fc <_fstat_r+0x1c>
 80092f6:	682b      	ldr	r3, [r5, #0]
 80092f8:	b103      	cbz	r3, 80092fc <_fstat_r+0x1c>
 80092fa:	6023      	str	r3, [r4, #0]
 80092fc:	bd38      	pop	{r3, r4, r5, pc}
 80092fe:	bf00      	nop
 8009300:	200006c8 	.word	0x200006c8

08009304 <_isatty_r>:
 8009304:	b538      	push	{r3, r4, r5, lr}
 8009306:	4d06      	ldr	r5, [pc, #24]	; (8009320 <_isatty_r+0x1c>)
 8009308:	2300      	movs	r3, #0
 800930a:	4604      	mov	r4, r0
 800930c:	4608      	mov	r0, r1
 800930e:	602b      	str	r3, [r5, #0]
 8009310:	f7f8 fc6d 	bl	8001bee <_isatty>
 8009314:	1c43      	adds	r3, r0, #1
 8009316:	d102      	bne.n	800931e <_isatty_r+0x1a>
 8009318:	682b      	ldr	r3, [r5, #0]
 800931a:	b103      	cbz	r3, 800931e <_isatty_r+0x1a>
 800931c:	6023      	str	r3, [r4, #0]
 800931e:	bd38      	pop	{r3, r4, r5, pc}
 8009320:	200006c8 	.word	0x200006c8

08009324 <abort>:
 8009324:	b508      	push	{r3, lr}
 8009326:	2006      	movs	r0, #6
 8009328:	f000 f82c 	bl	8009384 <raise>
 800932c:	2001      	movs	r0, #1
 800932e:	f7f8 fbff 	bl	8001b30 <_exit>

08009332 <_raise_r>:
 8009332:	291f      	cmp	r1, #31
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4604      	mov	r4, r0
 8009338:	460d      	mov	r5, r1
 800933a:	d904      	bls.n	8009346 <_raise_r+0x14>
 800933c:	2316      	movs	r3, #22
 800933e:	6003      	str	r3, [r0, #0]
 8009340:	f04f 30ff 	mov.w	r0, #4294967295
 8009344:	bd38      	pop	{r3, r4, r5, pc}
 8009346:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009348:	b112      	cbz	r2, 8009350 <_raise_r+0x1e>
 800934a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800934e:	b94b      	cbnz	r3, 8009364 <_raise_r+0x32>
 8009350:	4620      	mov	r0, r4
 8009352:	f000 f831 	bl	80093b8 <_getpid_r>
 8009356:	462a      	mov	r2, r5
 8009358:	4601      	mov	r1, r0
 800935a:	4620      	mov	r0, r4
 800935c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009360:	f000 b818 	b.w	8009394 <_kill_r>
 8009364:	2b01      	cmp	r3, #1
 8009366:	d00a      	beq.n	800937e <_raise_r+0x4c>
 8009368:	1c59      	adds	r1, r3, #1
 800936a:	d103      	bne.n	8009374 <_raise_r+0x42>
 800936c:	2316      	movs	r3, #22
 800936e:	6003      	str	r3, [r0, #0]
 8009370:	2001      	movs	r0, #1
 8009372:	e7e7      	b.n	8009344 <_raise_r+0x12>
 8009374:	2400      	movs	r4, #0
 8009376:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800937a:	4628      	mov	r0, r5
 800937c:	4798      	blx	r3
 800937e:	2000      	movs	r0, #0
 8009380:	e7e0      	b.n	8009344 <_raise_r+0x12>
	...

08009384 <raise>:
 8009384:	4b02      	ldr	r3, [pc, #8]	; (8009390 <raise+0xc>)
 8009386:	4601      	mov	r1, r0
 8009388:	6818      	ldr	r0, [r3, #0]
 800938a:	f7ff bfd2 	b.w	8009332 <_raise_r>
 800938e:	bf00      	nop
 8009390:	20000064 	.word	0x20000064

08009394 <_kill_r>:
 8009394:	b538      	push	{r3, r4, r5, lr}
 8009396:	4d07      	ldr	r5, [pc, #28]	; (80093b4 <_kill_r+0x20>)
 8009398:	2300      	movs	r3, #0
 800939a:	4604      	mov	r4, r0
 800939c:	4608      	mov	r0, r1
 800939e:	4611      	mov	r1, r2
 80093a0:	602b      	str	r3, [r5, #0]
 80093a2:	f7f8 fbb5 	bl	8001b10 <_kill>
 80093a6:	1c43      	adds	r3, r0, #1
 80093a8:	d102      	bne.n	80093b0 <_kill_r+0x1c>
 80093aa:	682b      	ldr	r3, [r5, #0]
 80093ac:	b103      	cbz	r3, 80093b0 <_kill_r+0x1c>
 80093ae:	6023      	str	r3, [r4, #0]
 80093b0:	bd38      	pop	{r3, r4, r5, pc}
 80093b2:	bf00      	nop
 80093b4:	200006c8 	.word	0x200006c8

080093b8 <_getpid_r>:
 80093b8:	f7f8 bba2 	b.w	8001b00 <_getpid>

080093bc <_init>:
 80093bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093be:	bf00      	nop
 80093c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093c2:	bc08      	pop	{r3}
 80093c4:	469e      	mov	lr, r3
 80093c6:	4770      	bx	lr

080093c8 <_fini>:
 80093c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ca:	bf00      	nop
 80093cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ce:	bc08      	pop	{r3}
 80093d0:	469e      	mov	lr, r3
 80093d2:	4770      	bx	lr
