Abrishami, H., Hatami, S., Amerlifard, B., and Pedram, M. 2008. Characterization and design of sequential elements to combat soft errors. In Proceedings of the International Conference on Computer Design (ICCD). 194--199.
Almukhaism, S., Makris, Y., Yang, Y., and Veneris, A. 2006. Seamless integration of SER in rewiring-based design space exploration. International Test Conference (ITC). 1--9.
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
Brglez, F. and Fujiwara, H. 1985. A neural netlist of ten combinational benchmark circuits and translator in Fortran. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 663--698.
Hungse Cha , Janak H. Patel, Latch Design for Transient Pulse Tolerance, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.385-388, October 10-12, 1994
Mihir R. Choudhury , Quming Zhou , Kartik Mohanram, Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233542]
Curran, B., Camporese, P., Carey, S., Yuen, C., Chan, Y., Clemen, R., Crea, R., Hoffman, D., Koprowski, T., Mayo, M., McPherson, T., Northrop, G., Sigal, L., Smith, H., Tanzi, F. and Williams, P. 2001. A 1.1 GHz first 64 b generation Z900 microprocessor. In Proceedings of the International Solid-State Circuits Conference (ISSCC). 238--239.
Yuvraj S. Dhillon , Abdulkadir U. Diril , Abhijit Chatterjee , Cecilia Metra, Load and Logic Co-Optimization for Design of Soft-Error Resistant Nanometer CMOS Circuits, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.35-40, July 06-08, 2005[doi>10.1109/IOLTS.2005.41]
Praveen Elakkumanan , Kishan Prasad , Ramalingam Sridhar, Time Redundancy Based Scan Flip-Flop Reuse To Reduce SER Of Combinational Logic, Proceedings of the 7th International Symposium on Quality Electronic Design, p.617-624, March 27-29, 2006[doi>10.1109/ISQED.2006.137]
Faccio, F., Kloukinas, K., Marchioro, A., Calin, T., Cosculluella, J., Nicolaidis, M., and Velazco, R. 1999. Single event effects in static and dynamic registers in a 0.25μm technology. IEEE Trans. Nucl. Sci. 46, 6, 1434--1439.
Fishburn, J. and Dunlop, A. 1985. TILOS: A posynomial programming approach to transistor sizing. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 326--328.
L. B. Freeman, Critical charge calculations for a bipolar SRAM array, IBM Journal of Research and Development, v.40 n.1, p.119-129, Jan. 1996[doi>10.1147/rd.401.0119]
Rajesh Garg , Nikhil Jayakumar , Sunil P. Khatri , Gwan Choi, A design approach for radiation-hard digital electronics, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147105]
Hazucha, P. and Svensson, C. 2000. Impact of CMOS technology scaling on atmospheric neutron soft error rate. IEEE Trans. Nucl. Sci. 47, 6, 2586--2594.
Vivek Joshi , Rajeev R. Rao , David Blaauw , Dennis Sylvester, Logic SER Reduction through Flipflop Redesign, Proceedings of the 7th International Symposium on Quality Electronic Design, p.611-616, March 27-29, 2006[doi>10.1109/ISQED.2006.82]
Karnik, T., Bloechel, B., Soumyanath, K., De, V., and Borkar, S. 2001. Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18μm. In Proceedings of the Symposium on VLSI Circuits. 61--62.
Karnik, T., Vangal, S., Veeramachaneni, S., Hazucha, P., Erraguntla, V., and Borkar, S. 2002. Selective node engineering for chip-level soft error rate improvement. In Proceedings of the Symposium on VLSI Circuits. 204--205.
Smita Krishnaswamy , Igor L. Markov , John P. Hayes, On the role of timing masking in reliable logic circuit design, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391703]
Smita Krishnaswamy , George F. Viamontes , Igor L. Markov , John P. Hayes, Probabilistic transfer matrices in symbolic reliability analysis of logic circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-35, January 2008[doi>10.1145/1297666.1297674]
Juan Antonio Maestro , Pedro Reviriego, Study of the effects of MBUs on the reliability of a 150 nm SRAM device, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391704]
Nir Magen , Avinoam Kolodny , Uri Weiser , Nachum Shamir, Interconnect-power dissipation in a microprocessor, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966750]
Mavis, D. and Eaton, P. 2002. Soft error rate mitigation techniques for modern microcircuits. In Proceedings of the International Reliability Physics Symposium. (IRPS). 216--225.
Subhasish Mitra , Tanay Karnik , Norbert Seifert , Ming Zhang, Logic soft errors in sub-65nm technologies design and CAD challenges, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065585]
Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005[doi>10.1109/MC.2005.70]
Mitra, S., Zhang, N., Waqas, S., Seifer, N., Gill, B., and Kim, K. 2006. Combinational logic soft error correction. In Proceedings of the International Test Conference (ITC). 1--9.
Moharam, K. and Touba, N. 2003. Cost-effective approach for reducing the soft error failure rate in logic circuits. In Proceedings of the International Test Conference (ITC). 893--901.
T. Monnier , F. M. Roche , G. Cathébras, Flip-Flop Hardening for Space Applications, Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing, p.104, August 24-25, 1998
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Martin Omaña , Daniele Rossi , Cecilia Metra, Latch Susceptibility to Transient Faults and New Hardening Approach, IEEE Transactions on Computers, v.56 n.9, p.1255-1268, September 2007[doi>10.1109/TC.2007.1070]
Qian Ding , Yu Wang , Hui Wang , Rong Luo , Huazhong Yang, Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths, Proceedings of the 9th international symposium on Quality Electronic Design, p.74-77, March 17-19, 2008
R. Rajaraman , J. S. Kim , N. Vijaykrishnan , Y. Xie , M. J. Irwin, SEAT-LA: A Soft Error Analysis Tool for Combinational Logic, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.499-502, January 03-07, 2006[doi>10.1109/VLSID.2006.143]
K. Ramakrishnan , R. Rajaraman , N. Vijaykrishnan , Y. Xie , M. J. Irwin , K. Unlu, Hierarchical Soft Error Estimation Tool (HSEET), Proceedings of the 9th international symposium on Quality Electronic Design, p.680-683, March 17-19, 2008
Ramanarayanan, R., Degalahal, V., Vijaykrishnan, N., Irwin, M., and Duarte, D. 2003. Analysis of soft error rate in flipflops and scannable latches. In Proceedings of the International ASIC/SOC Conference. 2321--234.
Rajeev R. Rao , Kaviraj Chopra , David T. Blaauw , Dennis M. Sylvester, Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.468-479, March 2007[doi>10.1109/TCAD.2007.891036]
Yoichi Sasaki , Kazuteru Namba , Hideo Ito, Circuit and Latch Capable of Masking Soft Errors with Schmitt Trigger, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.11-19, June      2008[doi>10.1007/s10836-007-5034-2]
Seifert, N. and Tam, N. 2004. Timing vulnerability factors of sequentials. IEEE Trans. Dev. Mater. Reliabil. 4, 3, 516--522.
Shazli, S. Z., Abdul-Aziz, M., Tahoori, M. B., and Kaeli, D. R. 2008. A field analysis of system-level effects of soft errors occurring in microprocessors used in information systems. In Conference on International Test Conference (ITC). 1--10.
Shivakumar, P. and Keckler, S. 2006. Exploiting slack for low overhead soft error reliability. Soft Errors in Logic—System Effects (SELSE).
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
J. D. Warnock , J. M. Keaty , J. Petrovick , J. G. Clabes , C. J. Kircher , B. L. Krauter , P. J. Restle , B. A. Zoric , C. J. Anderson, The circuit and physical design of the POWER4 microprocessor, IBM Journal of Research and Development, v.46 n.1, p.27-51, January 2002[doi>10.1147/rd.461.0027]
Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010
Kai-Chiang Wu , Diana Marculescu, Soft error rate reduction using redundancy addition and removal, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Yang, S. 1991. Logic Synthesis and Optimization Benchmarks User Guide, MCNC, Research Triangle Park, North Carolina.
Bin Zhang , Wei-Shen Wang , Michael Orshansky, FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs, Proceedings of the 7th International Symposium on Quality Electronic Design, p.755-760, March 27-29, 2006[doi>10.1109/ISQED.2006.64]
Ming Zhang , N. R. Shanbhag, A soft error rate analysis (SERA) methodology, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.111-118, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382553]
Zhang, M. and Shanbhag, N. 2005. An energy-efficient circuit technique for single event transient noise-tolerance. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 636--639.
Zhang, M. and Shanbhag, N. 2005. A CMOS design style for logic circuit hardening. In Proceedings of the International Reliability Physics Symposium (IRPS). 223--229.
Chong Zhao , Xiaoliang Bai , Sujit Dey, A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996804]
Chong Zhao , Sujit Dey, Improving Transient Error Tolerance of Digital VLSI Circuits Using RObustness COmpiler (ROCO), Proceedings of the 7th International Symposium on Quality Electronic Design, p.133-140, March 27-29, 2006[doi>10.1109/ISQED.2006.75]
Quming Zhou , K. Mohanram, Cost-effective radiation hardening technique for combinational logic, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.100-106, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382551]
Quming Zhou , Mihir R. Choudhury , Kartik Mohanram, Tunable Transient Filters for Soft Error Rate Reduction in Combinational Circuits, Proceedings of the 2008 13th European Test Symposium, p.179-184, May 25-29, 2008[doi>10.1109/ETS.2008.39]
Natasa Miskov-Zivanov , Diana Marculescu, MARS-C: modeling and reduction of soft errors in combinational circuits, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147104]
Natasa Miskov-Zivanov , Diana Marculescu, Soft error rate analysis for sequential circuits, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
