---
layout:     post
title:      如何给开发板自定义时钟
subtitle:   
date:       2019-06-18
author:     yzmb2411
header-img: 
catalog: 	 true
tags:
    - FPGA
    - Verilog
	- PLL
---
大概流程，利用锁相环PLL，先生成PLL，再实例化PLL, 把开发板的50Mhz主时钟作为输入，输入到pll的CLK_IN1，把PLL的输出CLK_OUT1 输出给程序中clk 
led模块程序如下：
```verilog
module led(
        input  clk100,
        output reg [2:0] led,
        output reg led1
    );
    reg [31:0] cnt;
    reg [31:0] cnt1;
    always @ (posedge clk100)
    begin
      if(cnt == 32'd149_999_999)
           cnt <= 0;
           else
             cnt <= cnt + 32'd1;
     end
     always @ (posedge clk100)
     begin
       if(cnt == 32'd49_999_999)
          led <= 3'b011;
       else if(cnt == 32'd99_999_999)
          led <= 3'b101;
       else if(cnt == 32'd149_999_999)
          led <= 3'b110; 
      end
      always @ (posedge clk100)
      begin
        if(cnt1 >= 32'd24_999_999)
          begin
           led1 <= ~led1;
           cnt1 <= 0;
          end 
          else
            begin 
             led1 <= led1;
             cnt1 <= cnt1 + 32'd1;
            end
       end                 
       
endmodule
```
top程序如下
```verilog
module top(
       input clk,
       output  led1,
       output  [2:0] led
      
    );
    wire clk100;
    wire led1;
    wire [2:0] led; 
 clk_wiz_0 U0(
               .clk_in1(clk),
               .clk_out1(clk100),
               .reset(),
               .locked()
               );
  led U1(
               .clk100(clk100),
               .led(led),
               .led1(led1)
               );
                 
endmodule
```
XDC
```verilog
set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
set_property PACKAGE_PIN M15 [get_ports {led[2]}]
set_property PACKAGE_PIN K16 [get_ports {led[1]}]
set_property PACKAGE_PIN J16 [get_ports {led[0]}]
set_property PACKAGE_PIN U18 [get_ports clk]
set_property PACKAGE_PIN M14 [get_ports led1]
set_property IOSTANDARD LVCMOS33 [get_ports led1]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
```
其结果为第一个LED灯每0.25s进行反转，后面3个LED进行流水灯效果，间隔为0.5s