$date
	Tue Dec 03 07:04:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CLA_with_DFF_tb $end
$var wire 4 ! Sum_out_tb [3:0] $end
$var wire 1 " Cout_out_tb $end
$var reg 4 # A_tb [3:0] $end
$var reg 4 $ B_tb [3:0] $end
$var reg 1 % Cin_tb $end
$var reg 1 & Clk_tb $end
$var reg 1 ' Reset_tb $end
$scope module uut $end
$var wire 4 ( A [3:0] $end
$var wire 4 ) B [3:0] $end
$var wire 1 % Cin $end
$var wire 1 & Clk $end
$var wire 1 * Cout $end
$var wire 1 " Cout_out $end
$var wire 4 + G [3:0] $end
$var wire 4 , P [3:0] $end
$var wire 1 ' Reset $end
$var wire 4 - Sum [3:0] $end
$var wire 4 . Sum_out [3:0] $end
$var wire 4 / Sum_reg [3:0] $end
$var wire 1 0 Cout_reg $end
$var wire 4 1 C [3:0] $end
$scope module DFF0 $end
$var wire 1 & Clk $end
$var wire 1 2 D $end
$var wire 1 ' Reset $end
$var reg 1 3 Q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 & Clk $end
$var wire 1 4 D $end
$var wire 1 ' Reset $end
$var reg 1 5 Q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 & Clk $end
$var wire 1 6 D $end
$var wire 1 ' Reset $end
$var reg 1 7 Q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 & Clk $end
$var wire 1 8 D $end
$var wire 1 ' Reset $end
$var reg 1 9 Q $end
$upscope $end
$scope module DFFC $end
$var wire 1 & Clk $end
$var wire 1 * D $end
$var wire 1 ' Reset $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
08
x7
06
x5
04
x3
02
b0 1
x0
bx /
bx .
b0 -
b0 ,
b0 +
0*
b0 )
b0 (
1'
0&
0%
b0 $
b0 #
x"
bx !
$end
#5000
03
05
07
b0 !
b0 .
b0 /
09
0"
00
1&
#10000
1*
14
b10 1
16
b110 -
b1001 +
b100 ,
0&
b1101 $
b1101 )
b1001 #
b1001 (
0'
#15000
1"
10
17
b110 !
b110 .
b110 /
15
1&
#20000
0*
b0 1
12
14
18
b1111 -
b0 +
b1111 ,
0&
b1010 $
b1010 )
b101 #
b101 (
#25000
13
b1111 !
b1111 .
b1111 /
19
0"
00
1&
#30000
06
04
1*
b1110 1
02
18
b1000 -
b1001 +
b110 ,
0&
b1011 $
b1011 )
b1101 #
b1101 (
#35000
1"
10
07
05
b1000 !
b1000 .
b1000 /
03
1&
#40000
0&
#45000
1&
#50000
0&
