# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE10_Standard_AD9913_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913 {C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/DE10_Standard_AD9913.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:17 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913" C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/DE10_Standard_AD9913.v 
# -- Compiling module DE10_Standard_AD9913
# 
# Top level modules:
# 	DE10_Standard_AD9913
# End time: 16:07:17 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913 {C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/DE1_SOC_AD9913.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:17 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913" C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/DE1_SOC_AD9913.v 
# -- Compiling module DE1_SOC_AD9913
# 
# Top level modules:
# 	DE1_SOC_AD9913
# End time: 16:07:18 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913 {C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/SPI_Bus_Transceiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913" C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/SPI_Bus_Transceiver.v 
# -- Compiling module SPI_Bus_Transceiver
# 
# Top level modules:
# 	SPI_Bus_Transceiver
# End time: 16:07:18 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib test1a
# ** Warning: (vlib-34) Library already exists at "test1a".
# vmap test1a test1a
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap test1a test1a 
# Modifying modelsim.ini
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 16:07:18 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 16:07:18 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 16:07:19 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:19 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 16:07:19 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:19 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 16:07:19 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:19 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 16:07:19 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:19 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 16:07:19 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:19 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 16:07:19 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:19 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 16:07:20 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 16:07:20 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 16:07:20 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 16:07:20 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 16:07:20 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_addr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_addr.v 
# -- Compiling module test1a_ADDR
# 
# Top level modules:
# 	test1a_ADDR
# End time: 16:07:20 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_done.v 
# -- Compiling module test1a_DONE
# 
# Top level modules:
# 	test1a_DONE
# End time: 16:07:20 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_m_reset.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_m_reset.v 
# -- Compiling module test1a_M_RESET
# 
# Top level modules:
# 	test1a_M_RESET
# End time: 16:07:21 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_wr_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:21 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_wr_data.v 
# -- Compiling module test1a_WR_DATA
# 
# Top level modules:
# 	test1a_WR_DATA
# End time: 16:07:21 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_wr_data_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:21 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_wr_data_16.v 
# -- Compiling module test1a_WR_DATA_16
# 
# Top level modules:
# 	test1a_WR_DATA_16
# End time: 16:07:21 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:21 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0.v 
# -- Compiling module test1a_master_0
# 
# Top level modules:
# 	test1a_master_0
# End time: 16:07:21 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:21 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0.v 
# -- Compiling module test1a_mm_interconnect_0
# 
# Top level modules:
# 	test1a_mm_interconnect_0
# End time: 16:07:21 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:21 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module test1a_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	test1a_mm_interconnect_0_avalon_st_adapter
# End time: 16:07:21 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/test1a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:22 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/test1a.v 
# -- Compiling module test1a
# 
# Top level modules:
# 	test1a
# End time: 16:07:22 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:22 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 16:07:22 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:22 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 16:07:22 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:22 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:07:22 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:22 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 16:07:22 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:22 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 16:07:22 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:22 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 16:07:23 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:23 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 16:07:23 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:23 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 16:07:23 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:23 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 16:07:23 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:24 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0_b2p_adapter.sv 
# -- Compiling module test1a_master_0_b2p_adapter
# 
# Top level modules:
# 	test1a_master_0_b2p_adapter
# End time: 16:07:24 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:24 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0_p2b_adapter.sv 
# -- Compiling module test1a_master_0_p2b_adapter
# 
# Top level modules:
# 	test1a_master_0_p2b_adapter
# End time: 16:07:24 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:24 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_master_0_timing_adt.sv 
# -- Compiling module test1a_master_0_timing_adt
# 
# Top level modules:
# 	test1a_master_0_timing_adt
# End time: 16:07:24 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:24 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	test1a_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 16:07:24 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:24 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module test1a_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	test1a_mm_interconnect_0_cmd_demux
# End time: 16:07:25 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:25 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module test1a_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	test1a_mm_interconnect_0_cmd_mux
# End time: 16:07:25 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:25 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router.sv 
# -- Compiling module test1a_mm_interconnect_0_router_default_decode
# -- Compiling module test1a_mm_interconnect_0_router
# 
# Top level modules:
# 	test1a_mm_interconnect_0_router
# End time: 16:07:25 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:25 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_router_001.sv 
# -- Compiling module test1a_mm_interconnect_0_router_001_default_decode
# -- Compiling module test1a_mm_interconnect_0_router_001
# 
# Top level modules:
# 	test1a_mm_interconnect_0_router_001
# End time: 16:07:25 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:25 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module test1a_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	test1a_mm_interconnect_0_rsp_demux
# End time: 16:07:25 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work test1a +incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules {c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:25 on Feb 06,2019
# vlog -reportprogress 300 -sv -work test1a "+incdir+c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules" c:/users/cyrus/downloads/de10_standard/de10-standard_v.1.2.9_systemcd/tool/systembuilder/codegenerated/de10_standard/de10_standard_ad9913/db/ip/test1a/submodules/test1a_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module test1a_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	test1a_mm_interconnect_0_rsp_mux
# End time: 16:07:25 on Feb 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913 {C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/TF_SPI_Bus_Transceiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:25 on Feb 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913" C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/TF_SPI_Bus_Transceiver.v 
# -- Compiling module TF_SPI_Bus_Transceiver
# 
# Top level modules:
# 	TF_SPI_Bus_Transceiver
# End time: 16:07:26 on Feb 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L test1a -voptargs="+acc"  TF_SPI_Bus_Transceiver
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L test1a -voptargs=""+acc"" TF_SPI_Bus_Transceiver 
# Start time: 16:07:26 on Feb 06,2019
# Loading work.TF_SPI_Bus_Transceiver
# Loading work.SPI_Bus_Transceiver
# 
# do C:/Users/cyrus/Downloads/DE10_Standard/DE10-Standard_v.1.2.9_SystemCD/Tool/SystemBuilder/CodeGenerated/DE10_Standard/DE10_Standard_AD9913/simulation/modelsim/TF_SPI_Bus_Transceiver_Wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider System_Signals
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/CLK
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/RESET
# add wave -noupdate -divider Control_Signals
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/START
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/OPER
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/DONE
# add wave -noupdate -divider Data_Signals
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/ADDR
# add wave -noupdate -radix hexadecimal /TF_SPI_Bus_Transceiver/uut1/WR_DATA
# add wave -noupdate -radix hexadecimal /TF_SPI_Bus_Transceiver/uut1/WR_DATA_16
# add wave -noupdate -divider SPI_Bus_Signals
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/SPI_CS_N
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/SPI_SCLK
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/SPI_SDO
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/SPI_IO_UPDATE
# add wave -noupdate -divider Internal_Signals_Bus_Timing
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/bus_rate_timer_reset
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/timer_count_reg
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/timer_tick
# add wave -noupdate -divider Internal_Signals_Shift_Register_Actions
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/shift_reg_tx
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/shift_reg_tx_16
# add wave -noupdate -radix decimal /TF_SPI_Bus_Transceiver/uut1/bit_count
# add wave -noupdate -radix decimal /TF_SPI_Bus_Transceiver/uut1/byte_count
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/op_rw
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/op_addr
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/bit_count_done
# add wave -noupdate /TF_SPI_Bus_Transceiver/uut1/byte_count_done
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {10 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 188
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {600 us}
# run 600 us
add wave -position insertpoint  \
sim:/TF_SPI_Bus_Transceiver/RESET
run
restart
run
# End time: 16:10:09 on Feb 06,2019, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
