{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629222476837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629222476839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 14:47:56 2021 " "Processing started: Tue Aug 17 14:47:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629222476839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222476839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Unidade_controle -c Unidade_controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Unidade_controle -c Unidade_controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222476839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629222477108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629222477108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_controle " "Found entity 1: Unidade_controle" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629222489091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Unidade_controle " "Elaborating entity \"Unidade_controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629222489158 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NotFound Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"NotFound\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489161 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ControleUla Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"ControleUla\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489161 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalMux Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"SinalMux\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489161 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelPC Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"SelPC\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489161 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSinalEscritaMem Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"regSinalEscritaMem\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489161 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Smuxula Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"Smuxula\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489161 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdadoext Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"Sdadoext\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489161 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalEscritaReg Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"SinalEscritaReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489162 "|Unidade_controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdesv Unidade_controle.v(13) " "Verilog HDL Always Construct warning at Unidade_controle.v(13): inferring latch(es) for variable \"Sdesv\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629222489162 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdesv Unidade_controle.v(13) " "Inferred latch for \"Sdesv\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalEscritaReg Unidade_controle.v(13) " "Inferred latch for \"SinalEscritaReg\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdadoext Unidade_controle.v(13) " "Inferred latch for \"Sdadoext\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Smuxula Unidade_controle.v(13) " "Inferred latch for \"Smuxula\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSinalEscritaMem Unidade_controle.v(13) " "Inferred latch for \"regSinalEscritaMem\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelPC Unidade_controle.v(13) " "Inferred latch for \"SelPC\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalMux\[0\] Unidade_controle.v(13) " "Inferred latch for \"SinalMux\[0\]\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalMux\[1\] Unidade_controle.v(13) " "Inferred latch for \"SinalMux\[1\]\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[0\] Unidade_controle.v(13) " "Inferred latch for \"ControleUla\[0\]\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489163 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[1\] Unidade_controle.v(13) " "Inferred latch for \"ControleUla\[1\]\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489164 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[2\] Unidade_controle.v(13) " "Inferred latch for \"ControleUla\[2\]\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489164 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[3\] Unidade_controle.v(13) " "Inferred latch for \"ControleUla\[3\]\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489164 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[4\] Unidade_controle.v(13) " "Inferred latch for \"ControleUla\[4\]\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489164 "|Unidade_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NotFound Unidade_controle.v(13) " "Inferred latch for \"NotFound\" at Unidade_controle.v(13)" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222489164 "|Unidade_controle"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleUla\[0\]\$latch " "Latch ControleUla\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[0\] " "Ports D and ENA on the latch are fed by the same signal Instr\[0\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489779 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleUla\[1\]\$latch " "Latch ControleUla\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[1\] " "Ports D and ENA on the latch are fed by the same signal Instr\[1\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489779 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleUla\[2\]\$latch " "Latch ControleUla\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[2\] " "Ports D and ENA on the latch are fed by the same signal Instr\[2\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489779 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleUla\[3\]\$latch " "Latch ControleUla\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[3\] " "Ports D and ENA on the latch are fed by the same signal Instr\[3\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489779 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleUla\[4\]\$latch " "Latch ControleUla\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[4\] " "Ports D and ENA on the latch are fed by the same signal Instr\[4\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489779 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SinalMux\[0\]\$latch " "Latch SinalMux\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[4\] " "Ports D and ENA on the latch are fed by the same signal Instr\[4\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489780 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdadoext\$latch " "Latch Sdadoext\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[4\] " "Ports D and ENA on the latch are fed by the same signal Instr\[4\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489780 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Smuxula\$latch " "Latch Smuxula\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[4\] " "Ports D and ENA on the latch are fed by the same signal Instr\[4\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489780 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SelPC\$latch " "Latch SelPC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[4\] " "Ports D and ENA on the latch are fed by the same signal Instr\[4\]" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629222489780 ""}  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629222489780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SinalMux\[1\] GND " "Pin \"SinalMux\[1\]\" is stuck at GND" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629222489801 "|Unidade_controle|SinalMux[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regSinalEscritaMem VCC " "Pin \"regSinalEscritaMem\" is stuck at VCC" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629222489801 "|Unidade_controle|regSinalEscritaMem"} { "Warning" "WMLS_MLS_STUCK_PIN" "SinalEscritaReg VCC " "Pin \"SinalEscritaReg\" is stuck at VCC" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629222489801 "|Unidade_controle|SinalEscritaReg"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sdesv VCC " "Pin \"Sdesv\" is stuck at VCC" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629222489801 "|Unidade_controle|Sdesv"} { "Warning" "WMLS_MLS_STUCK_PIN" "NotFound VCC " "Pin \"NotFound\" is stuck at VCC" {  } { { "Unidade_controle.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/UC/Unidade_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629222489801 "|Unidade_controle|NotFound"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629222489801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629222489946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629222490601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629222490601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629222490650 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629222490650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629222490650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629222490650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "922 " "Peak virtual memory: 922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629222490659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 14:48:10 2021 " "Processing ended: Tue Aug 17 14:48:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629222490659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629222490659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629222490659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629222490659 ""}
