Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Jul 31 15:53:16 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    9
Slice Logic Utilization:
  Number of Slice Registers:                    70 out of  69,120    1%
    Number used as Flip Flops:                  70
  Number of Slice LUTs:                         78 out of  69,120    1%
    Number used as logic:                       76 out of  69,120    1%
      Number using O6 output only:              37
      Number using O5 output only:              28
      Number using O5 and O6:                   11
    Number used as exclusive route-thru:         2
  Number of route-thrus:                        30
    Number using O6 output only:                30

Slice Logic Distribution:
  Number of occupied Slices:                    32 out of  17,280    1%
  Number of LUT Flip Flop pairs used:           97
    Number with an unused Flip Flop:            27 out of      97   27%
    Number with an unused LUT:                  19 out of      97   19%
    Number of fully used LUT-FF pairs:          51 out of      97   52%
    Number of unique control sets:               7
    Number of slice register sites lost
      to control set restrictions:              14 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         8 out of     640    1%
    Number of LOCed IOBs:                        8 out of       8  100%
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of OSERDESs:                            4
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.22

Peak Memory Usage:  1007 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   19 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2515 - The LUT-1 inverter "LED1_INV_0" failed to join the OLOGIC
   comp matched to output buffer "LED_OBUF".  This may result in suboptimal
   timing.  The LUT-1 inverter LED1_INV_0 drives multiple loads.
WARNING:PhysDesignRules:1350 - Issue with pin connections and/or configuration
   on block:<slave_serdes_inst_clk>:<OSERDES_OSERDES>.  The use of INIT_OQ
   requires the OQ output pin to be connected.
WARNING:PhysDesignRules:1351 - Issue with pin connections and/or configuration
   on block:<slave_serdes_inst_clk>:<OSERDES_OSERDES>.  The use of SRVAL_OQ
   requires the OQ output pin to be connected.
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   slave_serdes_inst_clk with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   master_serdes_inst_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1350 - Issue with pin connections and/or configuration
   on block:<slave_serdes_inst_data>:<OSERDES_OSERDES>.  The use of INIT_OQ
   requires the OQ output pin to be connected.
WARNING:PhysDesignRules:1351 - Issue with pin connections and/or configuration
   on block:<slave_serdes_inst_data>:<OSERDES_OSERDES>.  The use of SRVAL_OQ
   requires the OQ output pin to be connected.
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   slave_serdes_inst_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   master_serdes_inst_clk with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects
   TRISTATE_WIDTH to be set 4. 

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV PLL_BASE_inst.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK_LANE_N                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| CLK_LANE_P                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OSERDES      |          |          |
| DATA_LANE_0_N                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DATA_LANE_0_P                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OSERDES      |          |          |
| LED                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RESET                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SWITCH                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| USER_CLK                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
