// Seed: 3236847420
module module_0 (
    output id_0,
    input id_1,
    input reg id_2,
    output id_3,
    output logic id_4
);
  always @(posedge id_2) begin
    id_0 <= id_2;
  end
endmodule
