<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Board Developer Center</title>

    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        /* ::-webkit-scrollbar {
            display: none;
        } */

        /******** Resources to ********/
        .mv_discover_more_padd{
            padding: 40px 0px 10px 0px;
            background-color: #F7F7F7;
        }
        .mv_intel_tiber{
            margin-bottom: 1.5rem;
        }
        .mv_explore_resources_content h2{
            font-weight: 300;
        }
        .mv_intel_tiber_img{
            align-content: center;
            text-align: center;
        }
        .mv_intel_tiber_img i{
            height: 40px;
            width: 40px;
            margin-right: 1.5rem;
            border-radius: 50%;
            background-color: #ffffff;
            border: none !important;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        .mv_intel_card{
            display: flex;
            padding: .75rem 1.5rem;
            background-color: #fff;
            min-height: 4.5rem;
        }
        .mv_discover_more_heading h2{
            font-weight: 300;
        }
        .mv_discover_more_content{
            padding: 16px;
        }
        .mv_discover_more_item{
            padding-left: 15px;
            width: 58.33%;
        }
        .mv_discover_more_item h4{
            font-weight: 300;
        }
        .dk_issue{
            color: #0068b5;
        }
        .dk_issue:hover{
            color: #004a86;
        }
        /* ***************************** */
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">Board Developer Support Center</a></li>
                    <li><p class="mb-0">Board Developer Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Board Developer Center</h1>
            <p style="color: #fff;">The FPGA Board Developer Center provides resources related to board-level design specifically for FPGAs. The goal is to help you successfully develop printed circuit boards (PCBs) using Stratix® 10, Arria® 10, Cyclone® 10 GX, Cyclone® 10 LP, MAX® 10, Arria® V, Cyclone® V, MAX® V, Cyclone® IV devices. For Agilex™ devices, refer to the dedicated Agilex board journey resources listed below.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            1. Design Considerations
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Learning Resources and Prerequisites
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            3. Getting Started
                        </a>
                    </li>
                    <li>
                        <a href="#ds_board" class="text-dark text-decoration-none py-4 d-block">
                            4. Developer Resources
                        </a>
                    </li>
                    <li>
                        <a href="#ds_interoperability" class="text-dark text-decoration-none py-4 d-block">
                            5. PCB Manufacturing Resources
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- Resources to ------------------------------------>
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 350;">Board Design Journeys for Agilex™ 7 and Agilex™ 5 Devices</h3>
                <p>Design Hubs provide a Step-by-Step Guided Journeys for standard development flows surfacing the key critical resources and documentation.</p>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-solid fa-bars"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 7 FPGA Board Design Guided Journey</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-solid fa-bars"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 5 FPGA Board Design Guided Journey</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!---------------------------------- 1. Design ------------------------------>
    <section id="ds_overview">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. Design Considerations</h2>
                <p class="mb-2"><b>Using Engineering Sample (ES) Devices</b></p>
                <p class="mb-0">If you are designing a board using an engineering sample (ES) devices, please contact your Intel® sales representative or file an Intel® Premium Support case to get the latest board design guidelines for ES parts.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Board Design ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0"><b>Board Design Guidelines for Intel FPGAs</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Board Design Solution Center</a></td>
                        <td>The Board Design Solution Center provides resources related to board design for Intel FPGAs. The goal is to help you implement successful high-speed PCBs that integrate FPGAs and other elements.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel FPGA Board Design Guidelines</a></td>
                        <td>This application note provides the recommended PCB design guidelines for some of the more complex package options offered for Intel programmable devices. Designers should also refer to the board design guidelines that are documented for the specific device family.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Pin Connection Guidelines</a></td>
                        <td>Each Intel FPGA family has its own pin connection guidelines. These guidelines are only recommendations by Intel. It is the responsibility of the designer to apply simulation results to the design and verify proper device functionality.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Schematic Review Checklists</a></td>
                        <td>Intel provides FPGA schematic review worksheets intended to help you review your schematic and adhere to Intel's guidelines. These worksheets are based on the respective device pin connection guidelines and other referenced Intel documentation applicable to board-level pin connections that need to be considered when you finalize your schematic.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Power Tree ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0"><b>Power Tree</b></p>
                <p class="mb-0">Estimate the power consumption of the device and the decoupling networks that are required.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/early_power_estimator.html">Early Power Estimator</a></td>
                        <td>Intel's power analysis tools, including early power estimators and the Intel® Quartus® Prime software Power Analyzer, give you the ability to estimate power consumption from early design concept through design implementation. As you provide more details about your design characteristics, estimation accuracy is improved with Power Analyzer technology.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/power_distribution_network_PDN.html">Power Distribution Network (PDN)</a></td>
                        <td>The PDN design tool provides a fast, accurate, and interactive way to determine the right number of decoupling capacitors for optimal cost and performance trade-offs.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- On-Chip Debug ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0"><b>On-Chip Debug</b></p>
                <p class="mb-0">Plan for system-level debug to assist in board bring-up and checkout.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/on_chip_debugging_resource_center.html">On-Chip Debugging Resource Center</a></td>
                        <td>Intel provides a portfolio of on-chip debugging tools. The on-chip debugging tools allow real-time capture of internal nodes in your design to help you verify your design quickly without the use of external equipment.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/FPGA_BSDL_support.html">Boundary-scan</a></td>
                        <td>	
                            Intel provides boundary-scan description language (BSDL) files for IEEE Standard 1149.1, IEEE Standard 1149.6, and IEEE Standard 1532 specifications. BSDL files provide a syntax that allows the device to run boundary-scan test (BST) and in-system programmability (ISP).</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 2. Learning ------------------------------>
    <section id="ds_product">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">2. Learning Resources and Prerequisites</h2>
                <p class="mb-2"><b>Create Your My Intel Account</b></p>
                <ul>
                    <li>Create your My Intel account from the <a class="b_special_a1" href="">My Intel page</a>.</li>
                    <li>Your My Intel account allows you to file a service request, register for a class, download software, access resources, training courses, and much more.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Design Flow ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0"><b>Design Flow</b></p>
                <p class="mb-0">This figure shows the typical design flow using an Intel FPGA or SoC FPGA. For more detailed explanation on each step, refer to the <a class="b_special_a1" href="">AN 597 Getting Started Flow for Board Designs</a>.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/board-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------------- Foundational ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0"><b>Foundational Learning: Training Classes</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Read Me First</a></td>
                        <td>A starting place to quickly understand and use Intel® products, collateral, and resources.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/intel_FPGA_software_download_and_installation_support.html">Download and Installation Support Resources</a></td>
                        <td>You have several options for software download, software updates, and additional device support. The option you choose depends on your download speed, design requirements, and installation methods.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">Technical Training</a></td>
                        <td>Intel FPGA Technical Training offers training to help you sharpen your competitive edge. Take advantage of the interactivity of one of our instructor-led/virtual classroom courses, or the flexibility and convenience of an online course today.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 3. Getting ------------------------------>
    <section id="ds_get_started">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">3. Getting Started</h2>
                <p class="mb-2"><b>Component Selection</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Power Tree</a></td>
                        <td>The power tree illustrates the main power supply flow through a tree of power converters that convert the main power supply to the voltage and current required to drive various loads. Every FPGA design has unique power consumption requirements that require a unique power tree.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Voltage Regulators</a></td>
                        <td>This white paper discusses how to identify the various rails associated with Intel® devices, analyze the power requirements, and select the appropriate voltage regulator modules. This white paper also walks through a practical design example.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_10_FPGAs.html">Board Management Controller</a></td>
                        <td>Many of today’s FPGAs and SoCs have multiple power rails that need to be turned on in a specific order and monitored during runtime to ensure proper device operation. For more information, refer to the <a class="b_special_a1" href="">AN 761 Board Management Controller Application Note</a>.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/ECC.html">External Memory Interface</a></td>
                        <td>Intel provides solutions for a host of mainstream SDRAM and SRAM memory protocols as well as serial memory technologies, such as Hybrid Memory Cube (HMC) and Bandwidth Engine. Our memory interface solutions include high-performance memory controller options, memory PHY options, and multi-port front-end options.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Schematic ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Schematic</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Cadence PCB Design Tools</a></td>
                        <td>View the PCB footprint libraries and symbols for Cadence Capture CIS and Allegro Design Entry HDL (Allegro DE-HDL).</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Mentor Graphics PCB Design Tools</a></td>
                        <td>View the PCB footprint libraries for Mentor Graphics PCB design tools.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/pin_out_files.html">Pin-Out Files</a></td>
                        <td>This website contains downloadable files listing Intel FPGA pin-out descriptions. There are up to three types of files for each device: Portable Document Format files (.pdf), text files (.txt), and Microsoft* Excel files (.xls).</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Pin Connection Guidelines</a></td>
                        <td>This website provides the recommended pin connections for each device. Note: You need to apply simulation results to the design to verify proper device functionality.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/early_power_estimator.html">Early Power Estimation</a></td>
                        <td>This website contains information on power analysis and estimation. Power analysis and early power estimators give you the ability to estimate power consumption from early design concept through design implementation.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/power_distribution_network_PDN.html">Power Distribution Network</a></td>
                        <td>This website contains information on power distribution network (PDN) design. For each power supply, you must choose a network of bulk and ceramic decoupling capacitors. While you can use SPICE simulation to simulate the circuit, the PDN design tool provides a fast, accurate, and interactive way to determine the right number of decoupling capacitors for optimal cost and performance trade-offs.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/FPGA_Package_and_thermal_information.html">Thermal Management</a></td>
                        <td>This website provides information on thermal management. Thermal management is an important design consideration. Intel® device packages are designed to minimize thermal resistance and maximize power dissipation. Some applications dissipate more power and will require external thermal solutions, including heat sinks.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/FPGA_Package_and_thermal_information.html">Package and Thermal Resistance</a></td>
                        <td>This page contains links to thermal resistance and package details for all device families.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Schematic Review</a></td>
                        <td>This website provides schematic review worksheets to help you review your schematic and adhere to design guidelines.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Simulation ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Simulation</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/Signal_integrity_basics.html">Signal Integrity Terminology</a></td>
                        <td>This website contains information on transmission line effects, impedance mismatch, signal attenuation, crosstalk, and simultaneous switching outputs.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/SPICE_models_for_Intel_FPGAs.html">SPICE Models</a></td>
                        <td>This website contains information on SPICE kits for Intel FPGAs. SPICE kits for Intel FPGAs provide models that support a wide variety of I/O features across process, voltage, and temperature (PVT).</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/IBIS_modelsfor_FPGA_devices.html">IBIS Models</a></td>
                        <td>This website contains information on IBIS models. The IBIS model allows the development of device models that preserve the proprietary nature of integrated circuit device designs, while at the same time providing information-rich models for signal integrity and electromagnetic compatibility (EMC) analysis.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">High-Speed PCB Design Guidelines</a></td>
                        <td>This document is a guideline for PCB layouts and designs associated with high-speed systems.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Dialectric Material Selection</a></td>
                        <td>
                            <p class="mb-2">This application note is for PCB designers planning to use high-speed transceiver-based devices and addresses two key design topics:</p>
                            <ul class="mb-2">
                                <li>Dielectric material selection</li>
                                <li>Additional skew introduced in differential pairs because of local variations in dielectric constant (Er), resulting from the fiberglass weave pattern in a dielectric material.</li>
                            </ul>
                            <p class="mb-2">It also discusses the various strategies you can employ to compensate for the fiberglass weave effect, expands on existing knowledge, and lists various technical papers for additional information.</p>
                        </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Net Length Reports</a></td>
                        <td>Net Length Reports provide the length and total delay of the package nets. Data is provided per pin for each device/package offered in table format.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Board Skew</a></td>
                        <td>This website allows you to download the Board Skew Parameter Tool. The Board Skew Parameter Tool results are based on your simulated printed circuit board trace delays, the device package delays (if applicable), and the formulas from the External Memory Interfaces Parameters Handbook. The tool takes the input provided and calculates the skew parameters.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Layout ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Layout</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Device Layout Review</a></td>
                        <td>This document guides you in completing a board layout review using an Intel FPGA. The technical content is divided into focus areas such as Power Planes and Stack Up, Critical Signals, Component Mounting, and Connectors.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">PCB Footprints (Cadence)</a></td>
                        <td>PCB Footprint Libraries for Cadence* Allegro PCB Tools.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/PCB_footprint_libraries_for_mentor_graphics_tools.html">PCB Footprints (Mentor Graphics)</a></td>
                        <td>Mentor Graphics* Expedition Tool Footprint (physical package information) library.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Board ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Board Bring-Up and Checkout</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th class="small-column">
                            <p class="mb-2">Topic</p>
                        </th>
                        <th class="midium-column">
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/on_chip_debugging_resource_center.html">On-chip Debugging Resource Center</a></td>
                        <td>Start here to learn about all the tools, examples, documentation, and training available to assist with PCB bring-up and help you debug your FPGA design.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/FPGA_BSDL_support.html">BSDL Support</a></td>
                        <td>The IEEE 1149.1 BSDL files available on this website are used for pre- and post-configuration BST.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">External Memory Interface Toolkit</a></td>
                        <td>The EMIF Toolkit lets you diagnose and debug calibration problems and produce margining reports for your external memory interface.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/Transceiver_toolkit.html">Transceiver Toolkit</a></td>
                        <td>The Transceiver Toolkit helps FPGA and board designers validate transceiver link signal integrity real time in a system and improve board bring-up time. Test for bit-error rate (BER) while simultaneously running multiple links at your target data rate to validate your board design.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/System_console.html">System Console</a></td>
                        <td>System Console is a flexible system-level debugging tool that helps designers quickly and efficiently debug their design while the design is running at full speed in an FPGA. System Console enables designers to send read and write system-level transactions into their Platform Designer (formerly Qsys) to help isolate and identify problems. It also provides a quick and easy way to check system clocks and monitor reset states, which can be particularly helpful during board bring-up.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 4. Developer ------------------------------>
    <section id="ds_board">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">4. Developer Resources</h2>
                <p class="mb-2"><b>Developer Resources</b></p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th class="small-column">
                            <p class="mb-2">Topic</p>
                        </th>
                        <th class="midium-column">
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/signal_and_power_integrity_support_center.html">Signal and Power Integrity Support Center</a></td>
                        <td>Learn about signal integrity tools and models as well as power analysis and estimation.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/FPGA_Package_and_thermal_information.html">Packaging and Thermal Resistance</a></td>
                        <td>Package information including ordering codes, package acronym, leadframe material, lead finish (plating), JEDEC* outline reference, lead coplanarity, weight, moisture sensitivity level, and other special information. The thermal resistance information includes device pin count, package name, and resistance values.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_product/ECC.html">External Memory Interfaces Support Center</a></td>
                        <td>The External Memory Interface (EMIF) Handbook contains information and documentation regarding external memory interface design, intellectual property (IP) implementation and parameterization, simulation, debug, and much more.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/darshit/dk_product/FPGA_configuration_troubleshooter.html">FPGA Configuration Troubleshooter</a></td>
                        <td>You can use this troubleshooter to help you identify possible causes to a failed FPGA configuration attempt. While this troubleshooter does not cover every possible case, it does identify a majority of problems encountered during configuration.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources Portal</a></td>
                        <td>A comprehensive collection of FPGA documentation, how-to videos, a community forum, online training courses, and a design store where customers can access an array of FPGA design examples. Hours of Engineer-to-Engineer videos provide a visual walkthrough of solving common design problems.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 5. PCB ------------------------------>
    <section id="ds_interoperability">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-2" style="font-weight: 350;">5. PCB Manufacturing Resources</h2>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th class="small-column">
                            <p class="mb-2">Topic</p>
                        </th>
                        <th class="midium-column">
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">MAS Documents – Intel® Stratix® 10 FPGAs</a></td>
                        <td>This Manufacturing Advantage Services (MAS) course shares Intel manufacturing recommendations to facilitate our customer’s manufacturing excellence.</td>
                        <td>Collection of assets</td>
                        <td>Intel® Stratix® 10 Devices</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">MAS Documents – Intel Agilex® 7 FPGAs</a></td>
                        <td>This Manufacturing Advantage Services (MAS) course shares Intel manufacturing recommendations to facilitate our customer’s manufacturing excellence.</td>
                        <td>Collection of assets</td>
                        <td>Intel Agilex® 7 Devices</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Guidelines for Handling J-Lead, QFP, BGA, FBGA, and Lidless FBGA Devices </a>(AN71)</td>
                        <td>This application note provides guidelines for handling J-Lead, Quad Flat Pack (QFP), and Ball-Grid Array (BGA, including FineLine BGA [FBGA] and lidless FBGA packaging) devices to preserve the quality of these devices during storage, shipment, and transfer and to ensure easier soldering.</td>
                        <td>Collection of assets</td>
                        <td>
                            <p class="mb-2">J-Lead,</p>
                            <p class="mb-2">QFP,</p>
                            <p class="mb-2">BGA,</p>
                            <p class="mb-2">FBGA,</p>
                            <p class="mb-2">Lidless FBGA</p>
                        </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Thermal management and mechanical handling for Intel FPGA TCFCBGA devices</a> (AN657)</td>
                        <td>This application note provides guidance on thermal management and mechanical handling of thermal composite flip chip ball-grid array (TCFCBGA) for Arria® V FPGA devices.</td>
                        <td>Application Note</td>
                        <td>
                            <p class="mb-2">TCFCBGA,</p>
                            <p class="mb-2">Arria® V Devices</p>
                        </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Thermal management and mechanical handling for lidless flip chip ball-grid array </a>(AN659)</td>
                        <td>This application note provides guidance on thermal management and mechanical handling of lidless flip chip ball-grid array (FCBGA) for Intel FPGA devices.</td>
                        <td>Application Note</td>
                        <td>Lidless FCBGA</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Guidelines for Handling Altera Wafer Level Chip Scale Package (WLCSP)</a> (AN752)</td>
                        <td>Proper care must be taken when handling Wafer Level Chip Scale Package (WLCSP) components.</td>
                        <td>Application Note</td>
                        <td>WLCSP</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SMT Board Assembly Process Recommendations </a>(AN353)</td>
                        <td>Describes the differences between the conventional soldering and the lead-free soldering. Provides guidelines and recommendations for reflow soldering of Intel® lead-free devices.</td>
                        <td>Application Note</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Challenges in Manufacturing Reliable Lead-Free and RoHS-Compliant Components </a>(White Paper)</td>
                        <td>This white paper covers some of the modifications necessary and Altera® packaging solutions available to meet reliability and usability requirements for lead-free and RoHS-compliant products.</td>
                        <td>White Paper</td>
                        <td>
                            <p class="mb-2">PQFP,</p>
                            <p class="mb-2">TQFP,</p>
                            <p class="mb-2">BGA,</p>
                            <p class="mb-2">FBGA,</p>
                            <p class="mb-2">Flip-chip BGA</p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------- Explore Other ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;">Explore Other Developer Centers</h3>
                <p class="mb-2">For other design guidelines, visit the following Developer Centers:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Center</a> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a> - Contains resources to complete your Altera® FPGA design.</li>
                    <li><a class="b_special_a1" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Center</a> - The System Architect Developer Center provides you with information on how Altera® FPGAs can add value to your system design.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/board-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>