.. |tab|   unicode:: U+00A0 .. NO-BREAK SPACE

Overall Description
===================

User needs
----------

ECAP5 is the primary user for ECAP5-DWBTIMER, but it could be used as a standalone Wishbone UART peripheral as well.

Memory-Mapped Interface
^^^^^^^^^^^^^^^^^^^^^^^

.. requirement:: U_REGISTERS_01

   The peripheral shall provide memory-mapped configuration and status registers.

.. requirement:: U_MEMORY_INTERFACE_01

   The peripheral memory-mapped registers shall be accessible through a memory interface compliant with the Wishbone specification.

.. list-table:: Wishbone Datasheet for the memory interface
  :header-rows: 1
  :width: 100%
  :widths: 70 30
  
  * - Description
    - Specification

  * - Revision level of the WISHBONE specification
    - B4
  * - Type of interface
    - SLAVE
  * - Signal names for the WISHBONE interface
    - Wishbone signals are prefixed with ``wb_``.
  * - ERR_I support
    - No
  * - RTY_I support
    - No
  * - Supported tags
    - None
  * - Port size
    - 32-bit
  * - Port granularity
    - 8-bit
  * - Maximum operand size
    - 32-bit
  * - Data transfer ordering
    - Little Endian
  * - Sequence of data transfer
    - Undefined
  * - Clock constraints
    - Clocked on clk_i

Assumptions and Dependencies
----------------------------

N/A
