INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.sim/sim_1/synth/func/xsim/fir_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-311] analyzing module glbl
