
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.704881                       # Number of seconds simulated
sim_ticks                                704880604000                       # Number of ticks simulated
final_tick                               1205209964500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315992                       # Simulator instruction rate (inst/s)
host_op_rate                                   315992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               74245499                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203060                       # Number of bytes of host memory used
host_seconds                                  9493.92                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        48704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     33733888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33782592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        48704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26370496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26370496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       527092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              527853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        412039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             412039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        69095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     47857591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47926687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        69095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37411295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37411295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37411295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        69095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     47857591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85337982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      527853                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     412039                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    527853                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   412039                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   33782592                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                26370496                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             33782592                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             26370496                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               33003                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               32800                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               32757                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               33378                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               32827                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               33055                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               33064                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32525                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               33561                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               32952                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              32842                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32876                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              33260                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              32926                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              32985                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              33002                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               25945                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               25790                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               25589                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               25852                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               25615                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               25909                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               25566                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               25288                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               25885                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               25601                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              25591                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              25837                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              26077                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              25863                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              25754                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              25877                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  704878180500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                527853                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               412039                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  519956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   17733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       906097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.383003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.632243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.696365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          873762     96.43%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          31711      3.50%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            369      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256            114      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             55      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             21      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             16      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       906097                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7350086500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             30751981500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2639065000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               20762830000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     13925.55                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39337.47                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58263.02                       # Average memory access latency
system.mem_ctrls.avgRdBW                        47.93                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        37.41                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                47.93                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                37.41                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.93                       # Average write queue length over time
system.mem_ctrls.readRowHits                    32558                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1180                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     749956.57                       # Average gap between requests
system.membus.throughput                     85337982                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              490678                       # Transaction distribution
system.membus.trans_dist::ReadResp             490678                       # Transaction distribution
system.membus.trans_dist::Writeback            412039                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37175                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37175                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1467745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1467745                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     60153088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            60153088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               60153088                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2118102000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2505505500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       591439999                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    492825755                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     36042983                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    306210137                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288107628                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.088207                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27394223                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       365126                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            613012827                       # DTB read hits
system.switch_cpus.dtb.read_misses            2540456                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        615553283                       # DTB read accesses
system.switch_cpus.dtb.write_hits           184581079                       # DTB write hits
system.switch_cpus.dtb.write_misses           2245851                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       186826930                       # DTB write accesses
system.switch_cpus.dtb.data_hits            797593906                       # DTB hits
system.switch_cpus.dtb.data_misses            4786307                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses        802380213                       # DTB accesses
system.switch_cpus.itb.fetch_hits           477768761                       # ITB hits
system.switch_cpus.itb.fetch_misses               270                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       477769031                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1409761208                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    502959974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3294542121                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           591439999                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    315501851                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             625124995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       157788054                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      125812847                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3333                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         477768761                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15511118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1374116310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.397572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.118993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        748991315     54.51%     54.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56426470      4.11%     58.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57934542      4.22%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37119254      2.70%     65.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        144113644     10.49%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33549414      2.44%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37170643      2.71%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26824923      1.95%     83.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        231986105     16.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1374116310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.419532                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.336950                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        534165604                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     117315350                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         593159195                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10444548                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      119031612                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55944507                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1259866                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3171719538                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2468211                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      119031612                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        557814471                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        21466929                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     68875225                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         580217767                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      26710305                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3072319853                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         94516                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          56041                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      19875722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2280651025                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3948248269                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3931026531                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17221738                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        779742500                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3760181                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          79709578                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    691609203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206295672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10972108                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2632765                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2833219707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2518202595                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8648515                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    813982567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    506461455                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          266                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1374116310                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.832598                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896048                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    502926202     36.60%     36.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203837007     14.83%     51.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219429475     15.97%     67.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155155062     11.29%     78.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    147969342     10.77%     89.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73367725      5.34%     94.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52712503      3.84%     98.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14701511      1.07%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4017483      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1374116310                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12435902     27.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22568885     49.00%     76.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11055807     24.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1676916354     66.59%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1048277      0.04%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408902      0.18%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645357      0.11%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640415822     25.43%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    190122558      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2518202595                       # Type of FU issued
system.switch_cpus.iq.rate                   1.786262                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            46060594                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018291                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6438125492                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3633706783                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2398945432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27105115                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13581896                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13315360                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2548788733                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13710902                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14742545                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    203627736                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       391661                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        90553                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     48023972                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          130                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         9091                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      119031612                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10562398                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        342943                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2875227683                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     13842619                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     691609203                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206295672                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          205                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          62026                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         33721                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        90553                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23683839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     18035975                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41719814                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2461178569                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     615557566                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     57024024                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42007635                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            802395833                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        425241691                       # Number of branches executed
system.switch_cpus.iew.exec_stores          186838267                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.745812                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2431233572                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2412260792                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1495619151                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1885745689                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.711113                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793118                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    798523035                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34859498                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1255084698                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.617522                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.389595                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    607974093     48.44%     48.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    264557752     21.08%     69.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110742496      8.82%     78.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46312577      3.69%     82.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47352527      3.77%     85.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42306378      3.37%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27388266      2.18%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27729609      2.21%     93.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     80721000      6.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1255084698                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      80721000                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3983990073                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5777154720                       # The number of ROB writes
system.switch_cpus.timesIdled                  358694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                35644898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.704881                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.704881                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.418680                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.418680                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3195973177                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1827227857                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8972851                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817755                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 1                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 1                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.000031                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000031                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  935083036                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  504177828                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         399985.671386                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         224663.999998                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          624649.671384                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  57                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  57                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 16404965.543860                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 8845225.052632                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.649697                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.350303                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             324.262501                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1           57                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2           57                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      1867719                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      1867719                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    525599                       # number of replacements
system.l2.tags.tagsinuse                 32549.854944                       # Cycle average of tags in use
system.l2.tags.total_refs                     3325175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    558157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.957419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3270.017714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    81.760689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27749.124781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         51.808260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1397.143502                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.099793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.846836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.042637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993343                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       652803                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       692825                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1345628                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1498170                       # number of Writeback hits
system.l2.Writeback_hits::total               1498170                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       814612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                814612                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        652803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1507437                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2160240                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       652803                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1507437                       # number of overall hits
system.l2.overall_hits::total                 2160240                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          761                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       489917                       # number of ReadReq misses
system.l2.ReadReq_misses::total                490678                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        37175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37175                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          761                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       527092                       # number of demand (read+write) misses
system.l2.demand_misses::total                 527853                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          761                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       527092                       # number of overall misses
system.l2.overall_misses::total                527853                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     74068500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  47136411750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     47210480250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2804288250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2804288250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     74068500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  49940700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50014768500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     74068500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  49940700000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50014768500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       653564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1182742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1836306                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1498170                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1498170                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       851787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            851787                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       653564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2034529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2688093                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       653564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2034529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2688093                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.414221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.267209                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.043644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043644                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001164                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.259073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196367                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001164                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.259073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196367                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 97330.486202                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 96213.055987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 96214.789027                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 75434.788164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75434.788164                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 97330.486202                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94747.596245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94751.319970                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 97330.486202                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94747.596245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94751.319970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               412039                       # number of writebacks
system.l2.writebacks::total                    412039                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          761                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       489917                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           490678                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        37175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37175                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       527092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            527853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       527092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           527853                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     65324500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  41505500250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  41570824750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2377226750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2377226750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     65324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  43882727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43948051500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     65324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  43882727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43948051500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.414221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.267209                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.043644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.043644                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.259073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196367                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.259073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196367                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 85840.341656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84719.452989                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 84721.191392                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 63946.919973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63946.919973                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 85840.341656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83254.397714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83258.125842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 85840.341656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83254.397714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83258.125842                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   380093920                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1836306                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1836306                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1498170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           851787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          851787                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1307128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5567228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6874356                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     41828096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    226092736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          267920832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             267920832                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3591301500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         980569674                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3181769500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2410419928                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12039772.791940                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12039772.791940                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            653549                       # number of replacements
system.cpu.icache.tags.tagsinuse          1010.259930                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1318335072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            654561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2014.075192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   263.075891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   747.184039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.256910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.729672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986582                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    477101834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       477101834                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    477101834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        477101834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    477101834                       # number of overall hits
system.cpu.icache.overall_hits::total       477101834                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       666927                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        666927                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       666927                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         666927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       666927                       # number of overall misses
system.cpu.icache.overall_misses::total        666927                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   5489101920                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5489101920                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   5489101920                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5489101920                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   5489101920                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5489101920                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    477768761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    477768761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    477768761                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    477768761                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    477768761                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    477768761                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001396                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001396                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001396                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001396                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001396                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8230.438894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8230.438894                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8230.438894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8230.438894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8230.438894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8230.438894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        13363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13363                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        13363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        13363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13363                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       653564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       653564                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       653564                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       653564                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       653564                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       653564                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4062974826                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4062974826                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4062974826                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4062974826                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4062974826                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4062974826                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001368                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6216.644163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6216.644163                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6216.644163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6216.644163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6216.644163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6216.644163                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           46                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.044922                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1334629387                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           75835719                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 14247152.206318                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 852599.999343                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  15099752.205661                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          388                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          388                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3439766.461340                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 195452.884021                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.946234                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.053766                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg       9.625128                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         5632                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        12216                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        17848                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       379464                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       379464                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    14.515464                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2026103                       # number of replacements
system.cpu.dcache.tags.tagsinuse           978.769104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           852591963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2027081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            420.600836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   937.280121                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    41.488982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.915313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.040517                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955829                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596380506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596380506                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    154708531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      154708531                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    751089037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        751089037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    751089037                       # number of overall hits
system.cpu.dcache.overall_hits::total       751089037                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1885067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1885067                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3563139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3563139                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5448206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5448206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5448206                       # number of overall misses
system.cpu.dcache.overall_misses::total       5448206                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  93174026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  93174026500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  36635764731                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36635764731                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       263250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       263250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 129809791231                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 129809791231                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 129809791231                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 129809791231                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    598265573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    598265573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    756537243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756537243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    756537243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756537243                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003151                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022513                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007202                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007202                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007202                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49427.434940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49427.434940                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10281.879189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10281.879189                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        87750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23826.153275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23826.153275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23826.153275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23826.153275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        74005                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        16021                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.103033                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets  2288.714286                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1498170                       # number of writebacks
system.cpu.dcache.writebacks::total           1498170                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       702289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       702289                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2711388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2711388                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3413677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3413677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3413677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3413677                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1182778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1182778                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       851751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       851751                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2034529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2034529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2034529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2034529                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  51897942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51897942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   7972671706                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7972671706                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  59870613706                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59870613706                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  59870613706                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59870613706                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002689                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 43878.007538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43878.007538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  9360.331489                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9360.331489                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 29427.259924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29427.259924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 29427.259924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29427.259924                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
