
robot_end_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dfe4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800e174  0800e174  0000f174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e1f8  0800e1f8  00010090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e1f8  0800e1f8  0000f1f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e200  0800e200  00010090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e200  0800e200  0000f200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e204  0800e204  0000f204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800e208  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010090  2**0
                  CONTENTS
 10 .bss          000054fc  20000090  20000090  00010090  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000558c  2000558c  00010090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a378  00000000  00000000  000100c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005cb1  00000000  00000000  0003a438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000021a0  00000000  00000000  000400f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a23  00000000  00000000  00042290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007627  00000000  00000000  00043cb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a801  00000000  00000000  0004b2da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2222  00000000  00000000  00075adb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00157cfd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000092d8  00000000  00000000  00157d40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00161018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e15c 	.word	0x0800e15c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800e15c 	.word	0x0800e15c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <dwm_reset>:

#define ANTENNA_DELAY 32000ULL



void dwm_reset(DWM_Module *module) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_RESET);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6898      	ldr	r0, [r3, #8]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	899b      	ldrh	r3, [r3, #12]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	f001 fdb8 	bl	8002084 <HAL_GPIO_WritePin>
//    HAL_Delay(1);  // 1 ms minimum
    osDelay(1);
 8000514:	2001      	movs	r0, #1
 8000516:	f00a fa5b 	bl	800a9d0 <osDelay>

    // Release  to Hi-Z because open-drain
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_SET);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6898      	ldr	r0, [r3, #8]
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	899b      	ldrh	r3, [r3, #12]
 8000522:	2201      	movs	r2, #1
 8000524:	4619      	mov	r1, r3
 8000526:	f001 fdad 	bl	8002084 <HAL_GPIO_WritePin>
//    HAL_Delay(10); // Allow DW1000 to boot
    osDelay(1);
 800052a:	2001      	movs	r0, #1
 800052c:	f00a fa50 	bl	800a9d0 <osDelay>
}
 8000530:	bf00      	nop
 8000532:	3708      	adds	r7, #8
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <dwm_read_reg>:
//
//    memcpy(data, &rx[1], len);
//}

void dwm_read_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint16_t len)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	607a      	str	r2, [r7, #4]
 8000542:	461a      	mov	r2, r3
 8000544:	460b      	mov	r3, r1
 8000546:	72fb      	strb	r3, [r7, #11]
 8000548:	4613      	mov	r3, r2
 800054a:	813b      	strh	r3, [r7, #8]
    uint8_t header = reg_id & 0x3F;
 800054c:	7afb      	ldrb	r3, [r7, #11]
 800054e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000552:	b2db      	uxtb	r3, r3
 8000554:	75fb      	strb	r3, [r7, #23]

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6818      	ldr	r0, [r3, #0]
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	889b      	ldrh	r3, [r3, #4]
 800055e:	2200      	movs	r2, #0
 8000560:	4619      	mov	r1, r3
 8000562:	f001 fd8f 	bl	8002084 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, &header, 1, HAL_MAX_DELAY);
 8000566:	f107 0117 	add.w	r1, r7, #23
 800056a:	f04f 33ff 	mov.w	r3, #4294967295
 800056e:	2201      	movs	r2, #1
 8000570:	480a      	ldr	r0, [pc, #40]	@ (800059c <dwm_read_reg+0x64>)
 8000572:	f005 fb2a 	bl	8005bca <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8000576:	893a      	ldrh	r2, [r7, #8]
 8000578:	f04f 33ff 	mov.w	r3, #4294967295
 800057c:	6879      	ldr	r1, [r7, #4]
 800057e:	4807      	ldr	r0, [pc, #28]	@ (800059c <dwm_read_reg+0x64>)
 8000580:	f005 fc67 	bl	8005e52 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	6818      	ldr	r0, [r3, #0]
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	889b      	ldrh	r3, [r3, #4]
 800058c:	2201      	movs	r2, #1
 800058e:	4619      	mov	r1, r3
 8000590:	f001 fd78 	bl	8002084 <HAL_GPIO_WritePin>
}
 8000594:	bf00      	nop
 8000596:	3718      	adds	r7, #24
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000164 	.word	0x20000164

080005a0 <dwm_write_reg>:





void dwm_write_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint8_t len) {
 80005a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80005a4:	b087      	sub	sp, #28
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	60f8      	str	r0, [r7, #12]
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	461a      	mov	r2, r3
 80005ae:	460b      	mov	r3, r1
 80005b0:	72fb      	strb	r3, [r7, #11]
 80005b2:	4613      	mov	r3, r2
 80005b4:	72bb      	strb	r3, [r7, #10]
 80005b6:	466b      	mov	r3, sp
 80005b8:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 80005ba:	7abb      	ldrb	r3, [r7, #10]
 80005bc:	1c59      	adds	r1, r3, #1
 80005be:	1e4b      	subs	r3, r1, #1
 80005c0:	617b      	str	r3, [r7, #20]
 80005c2:	460a      	mov	r2, r1
 80005c4:	2300      	movs	r3, #0
 80005c6:	4690      	mov	r8, r2
 80005c8:	4699      	mov	r9, r3
 80005ca:	f04f 0200 	mov.w	r2, #0
 80005ce:	f04f 0300 	mov.w	r3, #0
 80005d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80005d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80005da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80005de:	460a      	mov	r2, r1
 80005e0:	2300      	movs	r3, #0
 80005e2:	4614      	mov	r4, r2
 80005e4:	461d      	mov	r5, r3
 80005e6:	f04f 0200 	mov.w	r2, #0
 80005ea:	f04f 0300 	mov.w	r3, #0
 80005ee:	00eb      	lsls	r3, r5, #3
 80005f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80005f4:	00e2      	lsls	r2, r4, #3
 80005f6:	460b      	mov	r3, r1
 80005f8:	3307      	adds	r3, #7
 80005fa:	08db      	lsrs	r3, r3, #3
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	ebad 0d03 	sub.w	sp, sp, r3
 8000602:	466b      	mov	r3, sp
 8000604:	3300      	adds	r3, #0
 8000606:	613b      	str	r3, [r7, #16]
    tx[0] = 0x80 | (reg_id & 0x3F);
 8000608:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800060c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000610:	b25b      	sxtb	r3, r3
 8000612:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000616:	b25b      	sxtb	r3, r3
 8000618:	b2da      	uxtb	r2, r3
 800061a:	693b      	ldr	r3, [r7, #16]
 800061c:	701a      	strb	r2, [r3, #0]

    memcpy(&tx[1], data, len);
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	3301      	adds	r3, #1
 8000622:	7aba      	ldrb	r2, [r7, #10]
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	4618      	mov	r0, r3
 8000628:	f00d fd40 	bl	800e0ac <memcpy>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	6818      	ldr	r0, [r3, #0]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	889b      	ldrh	r3, [r3, #4]
 8000634:	2200      	movs	r2, #0
 8000636:	4619      	mov	r1, r3
 8000638:	f001 fd24 	bl	8002084 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 1 + len, HAL_MAX_DELAY);
 800063c:	7abb      	ldrb	r3, [r7, #10]
 800063e:	b29b      	uxth	r3, r3
 8000640:	3301      	adds	r3, #1
 8000642:	b29a      	uxth	r2, r3
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	6939      	ldr	r1, [r7, #16]
 800064a:	4808      	ldr	r0, [pc, #32]	@ (800066c <dwm_write_reg+0xcc>)
 800064c:	f005 fabd 	bl	8005bca <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	6818      	ldr	r0, [r3, #0]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	889b      	ldrh	r3, [r3, #4]
 8000658:	2201      	movs	r2, #1
 800065a:	4619      	mov	r1, r3
 800065c:	f001 fd12 	bl	8002084 <HAL_GPIO_WritePin>
 8000660:	46b5      	mov	sp, r6
}
 8000662:	bf00      	nop
 8000664:	371c      	adds	r7, #28
 8000666:	46bd      	mov	sp, r7
 8000668:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800066c:	20000164 	.word	0x20000164

08000670 <dwm_write_reg_sub>:



void dwm_write_reg_sub(DWM_Module *module, uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b086      	sub	sp, #24
 8000674:	af00      	add	r7, sp, #0
 8000676:	60f8      	str	r0, [r7, #12]
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	460b      	mov	r3, r1
 800067c:	72fb      	strb	r3, [r7, #11]
 800067e:	4613      	mov	r3, r2
 8000680:	813b      	strh	r3, [r7, #8]

	uint8_t header[3];
    uint8_t header_len = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	75fb      	strb	r3, [r7, #23]

    //first header byte - write + reg ID
    header[0] = 0x80 | (reg_id & 0x3F);
 8000686:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800068a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800068e:	b25b      	sxtb	r3, r3
 8000690:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000694:	b25b      	sxtb	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	753b      	strb	r3, [r7, #20]

    if (subaddr != 0xFFFF) {  // sentinel = no subaddr
 800069a:	893b      	ldrh	r3, [r7, #8]
 800069c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d01b      	beq.n	80006dc <dwm_write_reg_sub+0x6c>
        header[0] |= 0x40;    // subaddress flag
 80006a4:	7d3b      	ldrb	r3, [r7, #20]
 80006a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	753b      	strb	r3, [r7, #20]

        header[1] = subaddr & 0x7F;
 80006ae:	893b      	ldrh	r3, [r7, #8]
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	757b      	strb	r3, [r7, #21]
        header_len = 2;
 80006ba:	2302      	movs	r3, #2
 80006bc:	75fb      	strb	r3, [r7, #23]

        if (subaddr > 0x7F) {
 80006be:	893b      	ldrh	r3, [r7, #8]
 80006c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80006c2:	d90b      	bls.n	80006dc <dwm_write_reg_sub+0x6c>
            header[1] |= 0x80;
 80006c4:	7d7b      	ldrb	r3, [r7, #21]
 80006c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	757b      	strb	r3, [r7, #21]
            header[2] = (subaddr >> 7) & 0xFF;
 80006ce:	893b      	ldrh	r3, [r7, #8]
 80006d0:	09db      	lsrs	r3, r3, #7
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	75bb      	strb	r3, [r7, #22]
            header_len = 3;
 80006d8:	2303      	movs	r3, #3
 80006da:	75fb      	strb	r3, [r7, #23]
        }
    }

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	6818      	ldr	r0, [r3, #0]
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	889b      	ldrh	r3, [r3, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	4619      	mov	r1, r3
 80006e8:	f001 fccc 	bl	8002084 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, header, header_len, HAL_MAX_DELAY);
 80006ec:	7dfb      	ldrb	r3, [r7, #23]
 80006ee:	b29a      	uxth	r2, r3
 80006f0:	f107 0114 	add.w	r1, r7, #20
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	480a      	ldr	r0, [pc, #40]	@ (8000724 <dwm_write_reg_sub+0xb4>)
 80006fa:	f005 fa66 	bl	8005bca <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 80006fe:	8c3a      	ldrh	r2, [r7, #32]
 8000700:	f04f 33ff 	mov.w	r3, #4294967295
 8000704:	6879      	ldr	r1, [r7, #4]
 8000706:	4807      	ldr	r0, [pc, #28]	@ (8000724 <dwm_write_reg_sub+0xb4>)
 8000708:	f005 fa5f 	bl	8005bca <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	6818      	ldr	r0, [r3, #0]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	889b      	ldrh	r3, [r3, #4]
 8000714:	2201      	movs	r2, #1
 8000716:	4619      	mov	r1, r3
 8000718:	f001 fcb4 	bl	8002084 <HAL_GPIO_WritePin>
}
 800071c:	bf00      	nop
 800071e:	3718      	adds	r7, #24
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000164 	.word	0x20000164

08000728 <dwm_read_reg_sub>:


void dwm_read_reg_sub(DWM_Module *module,uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 8000728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800072c:	b08f      	sub	sp, #60	@ 0x3c
 800072e:	af02      	add	r7, sp, #8
 8000730:	6178      	str	r0, [r7, #20]
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	460b      	mov	r3, r1
 8000736:	74fb      	strb	r3, [r7, #19]
 8000738:	4613      	mov	r3, r2
 800073a:	823b      	strh	r3, [r7, #16]
 800073c:	466b      	mov	r3, sp
 800073e:	461e      	mov	r6, r3

	uint8_t header[3];
    uint8_t header_len = 1;
 8000740:	2301      	movs	r3, #1
 8000742:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    header[0] = reg_id & 0x3F;
 8000746:	7cfb      	ldrb	r3, [r7, #19]
 8000748:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800074c:	b2db      	uxtb	r3, r3
 800074e:	763b      	strb	r3, [r7, #24]

    if (subaddr != 0xFFFF) {
 8000750:	8a3b      	ldrh	r3, [r7, #16]
 8000752:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000756:	4293      	cmp	r3, r2
 8000758:	d01d      	beq.n	8000796 <dwm_read_reg_sub+0x6e>
        header[0] |= 0x40;
 800075a:	7e3b      	ldrb	r3, [r7, #24]
 800075c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000760:	b2db      	uxtb	r3, r3
 8000762:	763b      	strb	r3, [r7, #24]

        header[1] = subaddr & 0x7F;
 8000764:	8a3b      	ldrh	r3, [r7, #16]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800076c:	b2db      	uxtb	r3, r3
 800076e:	767b      	strb	r3, [r7, #25]
        header_len = 2;
 8000770:	2302      	movs	r3, #2
 8000772:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (subaddr > 0x7F) {
 8000776:	8a3b      	ldrh	r3, [r7, #16]
 8000778:	2b7f      	cmp	r3, #127	@ 0x7f
 800077a:	d90c      	bls.n	8000796 <dwm_read_reg_sub+0x6e>
            header[1] |= 0x80;
 800077c:	7e7b      	ldrb	r3, [r7, #25]
 800077e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000782:	b2db      	uxtb	r3, r3
 8000784:	767b      	strb	r3, [r7, #25]
            header[2] = subaddr >> 7;
 8000786:	8a3b      	ldrh	r3, [r7, #16]
 8000788:	09db      	lsrs	r3, r3, #7
 800078a:	b29b      	uxth	r3, r3
 800078c:	b2db      	uxtb	r3, r3
 800078e:	76bb      	strb	r3, [r7, #26]
            header_len = 3;
 8000790:	2303      	movs	r3, #3
 8000792:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }

    //combine header + dummy
    uint8_t tx[header_len + len];
 8000796:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800079a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800079e:	18d1      	adds	r1, r2, r3
 80007a0:	1e4b      	subs	r3, r1, #1
 80007a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80007a4:	460a      	mov	r2, r1
 80007a6:	2300      	movs	r3, #0
 80007a8:	603a      	str	r2, [r7, #0]
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	f04f 0200 	mov.w	r2, #0
 80007b0:	f04f 0300 	mov.w	r3, #0
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	00c3      	lsls	r3, r0, #3
 80007b8:	6838      	ldr	r0, [r7, #0]
 80007ba:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80007be:	6838      	ldr	r0, [r7, #0]
 80007c0:	00c2      	lsls	r2, r0, #3
 80007c2:	460a      	mov	r2, r1
 80007c4:	2300      	movs	r3, #0
 80007c6:	4692      	mov	sl, r2
 80007c8:	469b      	mov	fp, r3
 80007ca:	f04f 0200 	mov.w	r2, #0
 80007ce:	f04f 0300 	mov.w	r3, #0
 80007d2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80007d6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80007da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80007de:	460b      	mov	r3, r1
 80007e0:	3307      	adds	r3, #7
 80007e2:	08db      	lsrs	r3, r3, #3
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	ebad 0d03 	sub.w	sp, sp, r3
 80007ea:	ab02      	add	r3, sp, #8
 80007ec:	3300      	adds	r3, #0
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx[header_len + len];
 80007f0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80007f4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80007f8:	18d1      	adds	r1, r2, r3
 80007fa:	1e4b      	subs	r3, r1, #1
 80007fc:	623b      	str	r3, [r7, #32]
 80007fe:	460a      	mov	r2, r1
 8000800:	2300      	movs	r3, #0
 8000802:	4690      	mov	r8, r2
 8000804:	4699      	mov	r9, r3
 8000806:	f04f 0200 	mov.w	r2, #0
 800080a:	f04f 0300 	mov.w	r3, #0
 800080e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800081a:	460a      	mov	r2, r1
 800081c:	2300      	movs	r3, #0
 800081e:	4614      	mov	r4, r2
 8000820:	461d      	mov	r5, r3
 8000822:	f04f 0200 	mov.w	r2, #0
 8000826:	f04f 0300 	mov.w	r3, #0
 800082a:	00eb      	lsls	r3, r5, #3
 800082c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000830:	00e2      	lsls	r2, r4, #3
 8000832:	460b      	mov	r3, r1
 8000834:	3307      	adds	r3, #7
 8000836:	08db      	lsrs	r3, r3, #3
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	ebad 0d03 	sub.w	sp, sp, r3
 800083e:	ab02      	add	r3, sp, #8
 8000840:	3300      	adds	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]

    memcpy(tx, header, header_len);
 8000844:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000848:	f107 0318 	add.w	r3, r7, #24
 800084c:	4619      	mov	r1, r3
 800084e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000850:	f00d fc2c 	bl	800e0ac <memcpy>
    memset(tx + header_len, 0, len);
 8000854:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000858:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800085a:	4413      	add	r3, r2
 800085c:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f00d fb80 	bl	800df68 <memset>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	6818      	ldr	r0, [r3, #0]
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	889b      	ldrh	r3, [r3, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	4619      	mov	r1, r3
 8000874:	f001 fc06 	bl	8002084 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, header_len + len, HAL_MAX_DELAY);
 8000878:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800087c:	b29a      	uxth	r2, r3
 800087e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8000882:	4413      	add	r3, r2
 8000884:	b29b      	uxth	r3, r3
 8000886:	f04f 32ff 	mov.w	r2, #4294967295
 800088a:	9200      	str	r2, [sp, #0]
 800088c:	69fa      	ldr	r2, [r7, #28]
 800088e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000890:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <dwm_read_reg_sub+0x1a0>)
 8000892:	f005 fbf7 	bl	8006084 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	889b      	ldrh	r3, [r3, #4]
 800089e:	2201      	movs	r2, #1
 80008a0:	4619      	mov	r1, r3
 80008a2:	f001 fbef 	bl	8002084 <HAL_GPIO_WritePin>

    memcpy(data, rx + header_len, len);
 80008a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008aa:	69fa      	ldr	r2, [r7, #28]
 80008ac:	4413      	add	r3, r2
 80008ae:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80008b2:	4619      	mov	r1, r3
 80008b4:	68f8      	ldr	r0, [r7, #12]
 80008b6:	f00d fbf9 	bl	800e0ac <memcpy>
 80008ba:	46b5      	mov	sp, r6
}
 80008bc:	bf00      	nop
 80008be:	3734      	adds	r7, #52	@ 0x34
 80008c0:	46bd      	mov	sp, r7
 80008c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008c6:	bf00      	nop
 80008c8:	20000164 	.word	0x20000164

080008cc <dwm_configure>:

void dwm_configure(DWM_Module* module){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b092      	sub	sp, #72	@ 0x48
 80008d0:	af02      	add	r7, sp, #8
 80008d2:	6078      	str	r0, [r7, #4]

	//1. AGC Tune1 - 2 octets
	uint8_t current_agc1_config[2] = {0};
 80008d4:	2300      	movs	r3, #0
 80008d6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	dwm_read_reg_sub(module,0x23,0x04,current_agc1_config,2);
 80008d8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80008dc:	2202      	movs	r2, #2
 80008de:	9200      	str	r2, [sp, #0]
 80008e0:	2204      	movs	r2, #4
 80008e2:	2123      	movs	r1, #35	@ 0x23
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff ff1f 	bl	8000728 <dwm_read_reg_sub>

	current_agc1_config[0] = 0x70;
 80008ea:	2370      	movs	r3, #112	@ 0x70
 80008ec:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	current_agc1_config[1] = 0x88;
 80008f0:	2388      	movs	r3, #136	@ 0x88
 80008f2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	dwm_write_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 80008f6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80008fa:	2202      	movs	r2, #2
 80008fc:	9200      	str	r2, [sp, #0]
 80008fe:	2204      	movs	r2, #4
 8000900:	2123      	movs	r1, #35	@ 0x23
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff feb4 	bl	8000670 <dwm_write_reg_sub>
	dwm_read_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 8000908:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800090c:	2202      	movs	r2, #2
 800090e:	9200      	str	r2, [sp, #0]
 8000910:	2204      	movs	r2, #4
 8000912:	2123      	movs	r1, #35	@ 0x23
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff07 	bl	8000728 <dwm_read_reg_sub>


	//2.AGC Tune2 (4 oct)
	uint8_t new_agc2_config[4] = {0x07,0xa9,0x02,0x25};
 800091a:	4b5f      	ldr	r3, [pc, #380]	@ (8000a98 <dwm_configure+0x1cc>)
 800091c:	63bb      	str	r3, [r7, #56]	@ 0x38
	dwm_write_reg_sub(module, 0x23,0x0c,new_agc2_config,4);
 800091e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000922:	2204      	movs	r2, #4
 8000924:	9200      	str	r2, [sp, #0]
 8000926:	220c      	movs	r2, #12
 8000928:	2123      	movs	r1, #35	@ 0x23
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f7ff fea0 	bl	8000670 <dwm_write_reg_sub>

	//	//3. DRX_Tune_2 (4 oct)
//	uint8_t new_drx2_config[4] = {0x2d,0x00,0x1a,0x31};
    uint8_t new_drx2_config[4] = {0x9a,0x00,0x1a,0x35};
 8000930:	4b5a      	ldr	r3, [pc, #360]	@ (8000a9c <dwm_configure+0x1d0>)
 8000932:	637b      	str	r3, [r7, #52]	@ 0x34

	dwm_write_reg_sub(module, 0x27,0x08,new_drx2_config,4);
 8000934:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000938:	2204      	movs	r2, #4
 800093a:	9200      	str	r2, [sp, #0]
 800093c:	2208      	movs	r2, #8
 800093e:	2127      	movs	r1, #39	@ 0x27
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff fe95 	bl	8000670 <dwm_write_reg_sub>

	//4. NTM
	uint8_t lde_cfg_1[1] = {0};
 8000946:	2300      	movs	r3, #0
 8000948:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_read_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 800094c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000950:	2201      	movs	r2, #1
 8000952:	9200      	str	r2, [sp, #0]
 8000954:	f640 0206 	movw	r2, #2054	@ 0x806
 8000958:	212e      	movs	r1, #46	@ 0x2e
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff fee4 	bl	8000728 <dwm_read_reg_sub>
	lde_cfg_1[0] = (lde_cfg_1[0] & ~0x1F) | (0x0D & 0x1F);
 8000960:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000964:	b25b      	sxtb	r3, r3
 8000966:	f023 031f 	bic.w	r3, r3, #31
 800096a:	b25b      	sxtb	r3, r3
 800096c:	f043 030d 	orr.w	r3, r3, #13
 8000970:	b25b      	sxtb	r3, r3
 8000972:	b2db      	uxtb	r3, r3
 8000974:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_write_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 8000978:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800097c:	2201      	movs	r2, #1
 800097e:	9200      	str	r2, [sp, #0]
 8000980:	f640 0206 	movw	r2, #2054	@ 0x806
 8000984:	212e      	movs	r1, #46	@ 0x2e
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff fe72 	bl	8000670 <dwm_write_reg_sub>

//	5.LDE Config 2
	uint8_t lde_cfg_2[2] = {0x07,0x16};
 800098c:	f241 6307 	movw	r3, #5639	@ 0x1607
 8000990:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	dwm_write_reg_sub(module, 0x2E,0x1806,lde_cfg_2,2);
 8000992:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000996:	2202      	movs	r2, #2
 8000998:	9200      	str	r2, [sp, #0]
 800099a:	f641 0206 	movw	r2, #6150	@ 0x1806
 800099e:	212e      	movs	r1, #46	@ 0x2e
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff fe65 	bl	8000670 <dwm_write_reg_sub>

//	//6. Tx Power
	uint8_t tx_power_ctrl[4] ={0x48,0x28,0x08,0x0e};
 80009a6:	4b3e      	ldr	r3, [pc, #248]	@ (8000aa0 <dwm_configure+0x1d4>)
 80009a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	dwm_write_reg_sub(module, 0x1E,0x00,tx_power_ctrl,4);
 80009aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ae:	2204      	movs	r2, #4
 80009b0:	9200      	str	r2, [sp, #0]
 80009b2:	2200      	movs	r2, #0
 80009b4:	211e      	movs	r1, #30
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff fe5a 	bl	8000670 <dwm_write_reg_sub>


//	7. RF_TXCTRL (3 oct)
//	 DATASHEET_UNCLEAR (refer pg 153)
//	 The data sheet says set 24 bits,  last oct is reserved and set to 0x00 but when reading it has 0xde, might have to set to 0x00 of issues
	uint8_t rf_txctrl[3] = {0xe3,0x3f,0x1e};
 80009bc:	4a39      	ldr	r2, [pc, #228]	@ (8000aa4 <dwm_configure+0x1d8>)
 80009be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009c2:	6812      	ldr	r2, [r2, #0]
 80009c4:	4611      	mov	r1, r2
 80009c6:	8019      	strh	r1, [r3, #0]
 80009c8:	3302      	adds	r3, #2
 80009ca:	0c12      	lsrs	r2, r2, #16
 80009cc:	701a      	strb	r2, [r3, #0]
	dwm_write_reg_sub(module, 0x28,0x0c,rf_txctrl,3);
 80009ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009d2:	2203      	movs	r2, #3
 80009d4:	9200      	str	r2, [sp, #0]
 80009d6:	220c      	movs	r2, #12
 80009d8:	2128      	movs	r1, #40	@ 0x28
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff fe48 	bl	8000670 <dwm_write_reg_sub>

//	8.TC_PGDELAY (1 oct)
	uint8_t tc_pgdelay[1] = {0xc0};
 80009e0:	23c0      	movs	r3, #192	@ 0xc0
 80009e2:	f887 3020 	strb.w	r3, [r7, #32]
	dwm_write_reg_sub(module, 0x2A,0x0b,tc_pgdelay,1);
 80009e6:	f107 0320 	add.w	r3, r7, #32
 80009ea:	2201      	movs	r2, #1
 80009ec:	9200      	str	r2, [sp, #0]
 80009ee:	220b      	movs	r2, #11
 80009f0:	212a      	movs	r1, #42	@ 0x2a
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff fe3c 	bl	8000670 <dwm_write_reg_sub>

//	9.PLL_TUNE (1 oct)
	uint8_t fs_pll_tune[1] = {0xbe};
 80009f8:	23be      	movs	r3, #190	@ 0xbe
 80009fa:	773b      	strb	r3, [r7, #28]
	dwm_write_reg_sub(module, 0x2b,0x0b,fs_pll_tune,1);
 80009fc:	f107 031c 	add.w	r3, r7, #28
 8000a00:	2201      	movs	r2, #1
 8000a02:	9200      	str	r2, [sp, #0]
 8000a04:	220b      	movs	r2, #11
 8000a06:	212b      	movs	r1, #43	@ 0x2b
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff fe31 	bl	8000670 <dwm_write_reg_sub>

//	10. LDE_LOAD
	//NOTE: refer page 176 for ldeload instruction if waking up from sleep/deep sleep

	//L1 - write to PMSC Control0 lower 16 bits
	uint8_t pmsc_ctrl_0_lower_2_oct[2] = {0x01,0x03};
 8000a0e:	f240 3301 	movw	r3, #769	@ 0x301
 8000a12:	833b      	strh	r3, [r7, #24]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct, 2);
 8000a14:	f107 0318 	add.w	r3, r7, #24
 8000a18:	2202      	movs	r2, #2
 8000a1a:	9200      	str	r2, [sp, #0]
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2136      	movs	r1, #54	@ 0x36
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f7ff fe25 	bl	8000670 <dwm_write_reg_sub>

	//L2 - set OTP control LDELOAD bit (write entire reg)
	uint8_t otp_control[2] = {0x00,0x80};
 8000a26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a2a:	82bb      	strh	r3, [r7, #20]
	dwm_write_reg_sub(module, 0x2d, 0x06, otp_control, 2);
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	2202      	movs	r2, #2
 8000a32:	9200      	str	r2, [sp, #0]
 8000a34:	2206      	movs	r2, #6
 8000a36:	212d      	movs	r1, #45	@ 0x2d
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f7ff fe19 	bl	8000670 <dwm_write_reg_sub>

	//Wait 150us
//	HAL_Delay(1);
    osDelay(1);
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f009 ffc6 	bl	800a9d0 <osDelay>


	// L-3
	uint8_t pmsc_ctrl_0_lower_2_oct_L3[2] = {0x00,0x02};
 8000a44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a48:	823b      	strh	r3, [r7, #16]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct_L3, 2);
 8000a4a:	f107 0310 	add.w	r3, r7, #16
 8000a4e:	2202      	movs	r2, #2
 8000a50:	9200      	str	r2, [sp, #0]
 8000a52:	2200      	movs	r2, #0
 8000a54:	2136      	movs	r1, #54	@ 0x36
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fe0a 	bl	8000670 <dwm_write_reg_sub>

	// ADDDITIONAL - (not part of the recommended configs)

	//To fix the CLKPLL_LL bit not locking issue in reg 0x0f, the PLLDT bit of 0x24 must be set

	  uint8_t ec_ctrl_reg[4] = {0};
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
	  dwm_read_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8000a60:	f107 030c 	add.w	r3, r7, #12
 8000a64:	2204      	movs	r2, #4
 8000a66:	9200      	str	r2, [sp, #0]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	2124      	movs	r1, #36	@ 0x24
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff fe5b 	bl	8000728 <dwm_read_reg_sub>
	  ec_ctrl_reg[0] = ec_ctrl_reg[0]|0x04;
 8000a72:	7b3b      	ldrb	r3, [r7, #12]
 8000a74:	f043 0304 	orr.w	r3, r3, #4
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	733b      	strb	r3, [r7, #12]
	  dwm_write_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8000a7c:	f107 030c 	add.w	r3, r7, #12
 8000a80:	2204      	movs	r2, #4
 8000a82:	9200      	str	r2, [sp, #0]
 8000a84:	2200      	movs	r2, #0
 8000a86:	2124      	movs	r1, #36	@ 0x24
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f7ff fdf1 	bl	8000670 <dwm_write_reg_sub>

}
 8000a8e:	bf00      	nop
 8000a90:	3740      	adds	r7, #64	@ 0x40
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	2502a907 	.word	0x2502a907
 8000a9c:	351a009a 	.word	0x351a009a
 8000aa0:	0e082848 	.word	0x0e082848
 8000aa4:	0800e174 	.word	0x0800e174

08000aa8 <dwm_receive>:

/*
    buffer: buffer for message , use expected size (only payload no CRC)
    len: len of buffer array (octs)
*/
bool dwm_receive(DWM_Module* module, uint8_t* buffer, uint16_t len){
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08c      	sub	sp, #48	@ 0x30
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	80fb      	strh	r3, [r7, #6]

    uint8_t sys_event_status_reg[5] = {0};
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	711a      	strb	r2, [r3, #4]
    uint8_t rx_frame_info_reg[4] = {0};
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	61bb      	str	r3, [r7, #24]
    // uint8_t rx_buffer[6] = {0}; // tflen = 6 but the top2 crc bits can be ignored here
    uint8_t sys_ctrl_reg[4] = {0};
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]

    int tflen = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62bb      	str	r3, [r7, #40]	@ 0x28
//
//    dwm_write_reg(module, 0x0D, sys_ctrl_reg, 4);

    // now dw1000 is waiting for preamble
    // Add timeouts here ig
    int tries = 300;
 8000acc:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000ad0:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i=0;i<=tries;i++){
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ad6:	e02e      	b.n	8000b36 <dwm_receive+0x8e>
        dwm_read_reg(module, 0x0F, sys_event_status_reg, 5);
 8000ad8:	f107 021c 	add.w	r2, r7, #28
 8000adc:	2305      	movs	r3, #5
 8000ade:	210f      	movs	r1, #15
 8000ae0:	68f8      	ldr	r0, [r7, #12]
 8000ae2:	f7ff fd29 	bl	8000538 <dwm_read_reg>

        if(sys_event_status_reg[1]&0x20){ // RXDFR is high
 8000ae6:	7f7b      	ldrb	r3, [r7, #29]
 8000ae8:	f003 0320 	and.w	r3, r3, #32
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d01c      	beq.n	8000b2a <dwm_receive+0x82>
            dwm_read_reg(module, 0x10,rx_frame_info_reg,4);
 8000af0:	f107 0218 	add.w	r2, r7, #24
 8000af4:	2304      	movs	r3, #4
 8000af6:	2110      	movs	r1, #16
 8000af8:	68f8      	ldr	r0, [r7, #12]
 8000afa:	f7ff fd1d 	bl	8000538 <dwm_read_reg>
            tflen = rx_frame_info_reg[0]&0x7f; //tflen mask
 8000afe:	7e3b      	ldrb	r3, [r7, #24]
 8000b00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b04:	62bb      	str	r3, [r7, #40]	@ 0x28
            dwm_read_reg(module, 0x11,buffer,tflen-2); // no need CRC bits --> write data to buffer
 8000b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	3b02      	subs	r3, #2
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	68ba      	ldr	r2, [r7, #8]
 8000b10:	2111      	movs	r1, #17
 8000b12:	68f8      	ldr	r0, [r7, #12]
 8000b14:	f7ff fd10 	bl	8000538 <dwm_read_reg>
            // PROBLEM: can corrupt mem if buff too small
            // Better to come up with a standard tflen across all DWMs and set to max.

            dwm_write_reg(module, 0x0F, sys_event_status_reg, 5); // clear all status bits
 8000b18:	f107 021c 	add.w	r2, r7, #28
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	210f      	movs	r1, #15
 8000b20:	68f8      	ldr	r0, [r7, #12]
 8000b22:	f7ff fd3d 	bl	80005a0 <dwm_write_reg>
            return true;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e00a      	b.n	8000b40 <dwm_receive+0x98>
        }

//        HAL_Delay(1);
        osDelay(1);
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	f009 ff50 	bl	800a9d0 <osDelay>
    for (int i=0;i<=tries;i++){
 8000b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b32:	3301      	adds	r3, #1
 8000b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	ddcc      	ble.n	8000ad8 <dwm_receive+0x30>

    }

    return false;
 8000b3e:	2300      	movs	r3, #0

}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3730      	adds	r7, #48	@ 0x30
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <read_timestamp>:
//------------------
// Two Way Ranging
//-------------------
// use 0x17 for TX_time and 0x15 for Rx_time
uint64_t read_timestamp(DWM_Module* module,uint8_t reg)
{
 8000b48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000b4c:	b08a      	sub	sp, #40	@ 0x28
 8000b4e:	af02      	add	r7, sp, #8
 8000b50:	6078      	str	r0, [r7, #4]
 8000b52:	460b      	mov	r3, r1
 8000b54:	70fb      	strb	r3, [r7, #3]
    uint8_t ts[5];
    dwm_read_reg_sub(module, reg, 0x00, ts, 5);
 8000b56:	f107 030c 	add.w	r3, r7, #12
 8000b5a:	78f9      	ldrb	r1, [r7, #3]
 8000b5c:	2205      	movs	r2, #5
 8000b5e:	9200      	str	r2, [sp, #0]
 8000b60:	2200      	movs	r2, #0
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff fde0 	bl	8000728 <dwm_read_reg_sub>

    uint64_t value = 0;
 8000b68:	f04f 0200 	mov.w	r2, #0
 8000b6c:	f04f 0300 	mov.w	r3, #0
 8000b70:	e9c7 2306 	strd	r2, r3, [r7, #24]
    for (int i = 4; i >= 0; i--) {
 8000b74:	2304      	movs	r3, #4
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	e01b      	b.n	8000bb2 <read_timestamp+0x6a>
        value = (value << 8) | ts[i];
 8000b7a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000b7e:	f04f 0200 	mov.w	r2, #0
 8000b82:	f04f 0300 	mov.w	r3, #0
 8000b86:	020b      	lsls	r3, r1, #8
 8000b88:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8000b8c:	0202      	lsls	r2, r0, #8
 8000b8e:	f107 000c 	add.w	r0, r7, #12
 8000b92:	6979      	ldr	r1, [r7, #20]
 8000b94:	4401      	add	r1, r0
 8000b96:	7809      	ldrb	r1, [r1, #0]
 8000b98:	b2c9      	uxtb	r1, r1
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	460c      	mov	r4, r1
 8000b9e:	4605      	mov	r5, r0
 8000ba0:	ea42 0804 	orr.w	r8, r2, r4
 8000ba4:	ea43 0905 	orr.w	r9, r3, r5
 8000ba8:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for (int i = 4; i >= 0; i--) {
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	3b01      	subs	r3, #1
 8000bb0:	617b      	str	r3, [r7, #20]
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	dae0      	bge.n	8000b7a <read_timestamp+0x32>
    }

    return value;
 8000bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8000bbc:	4610      	mov	r0, r2
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	3720      	adds	r7, #32
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000bc8 <ts_diff>:

uint64_t ts_diff(uint64_t a, uint64_t b)
{
 8000bc8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000bcc:	b087      	sub	sp, #28
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000bd4:	e9c7 2300 	strd	r2, r3, [r7]
    //handle wraparound
    const uint64_t MASK = ((uint64_t)1 << 40) - 1;
 8000bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bdc:	f04f 03ff 	mov.w	r3, #255	@ 0xff
 8000be0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return (a - b) & MASK;
 8000be4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000bec:	1a84      	subs	r4, r0, r2
 8000bee:	eb61 0503 	sbc.w	r5, r1, r3
 8000bf2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000bf6:	ea04 0802 	and.w	r8, r4, r2
 8000bfa:	ea05 0903 	and.w	r9, r5, r3
 8000bfe:	4642      	mov	r2, r8
 8000c00:	464b      	mov	r3, r9
}
 8000c02:	4610      	mov	r0, r2
 8000c04:	4619      	mov	r1, r3
 8000c06:	371c      	adds	r7, #28
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000c0e:	4770      	bx	lr

08000c10 <send_frame>:



int send_frame(DWM_Module* module, uint8_t* payload, uint8_t len)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08c      	sub	sp, #48	@ 0x30
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	4613      	mov	r3, r2
 8000c1c:	71fb      	strb	r3, [r7, #7]
    // write to TX buffer
    dwm_write_reg(module, 0x09, payload, len);
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	68ba      	ldr	r2, [r7, #8]
 8000c22:	2109      	movs	r1, #9
 8000c24:	68f8      	ldr	r0, [r7, #12]
 8000c26:	f7ff fcbb 	bl	80005a0 <dwm_write_reg>

    // configure TX_FCTRL
    uint8_t tx_frame_control[5] = {0};
 8000c2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	711a      	strb	r2, [r3, #4]
    dwm_read_reg(module, 0x08, tx_frame_control, 5);
 8000c34:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000c38:	2305      	movs	r3, #5
 8000c3a:	2108      	movs	r1, #8
 8000c3c:	68f8      	ldr	r0, [r7, #12]
 8000c3e:	f7ff fc7b 	bl	8000538 <dwm_read_reg>

    tx_frame_control[0] &= 0x80;
 8000c42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000c46:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    tx_frame_control[0] |= (len + 2); // include CRC
 8000c50:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000c54:	b25a      	sxtb	r2, r3
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	3302      	adds	r3, #2
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	b25b      	sxtb	r3, r3
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	b25b      	sxtb	r3, r3
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

    dwm_write_reg(module, 0x08, tx_frame_control, 5);
 8000c68:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000c6c:	2305      	movs	r3, #5
 8000c6e:	2108      	movs	r1, #8
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f7ff fc95 	bl	80005a0 <dwm_write_reg>

    // trigger TX
    uint8_t sys_ctrl[4] = {0};
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	@ 0x24
    dwm_read_reg(module, 0x0D, sys_ctrl, 4);
 8000c7a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000c7e:	2304      	movs	r3, #4
 8000c80:	210d      	movs	r1, #13
 8000c82:	68f8      	ldr	r0, [r7, #12]
 8000c84:	f7ff fc58 	bl	8000538 <dwm_read_reg>
    sys_ctrl[0] |= (1 << 1); // TXSTRT
 8000c88:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000c8c:	f043 0302 	orr.w	r3, r3, #2
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    dwm_write_reg(module, 0x0D, sys_ctrl, 4);
 8000c96:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	210d      	movs	r1, #13
 8000c9e:	68f8      	ldr	r0, [r7, #12]
 8000ca0:	f7ff fc7e 	bl	80005a0 <dwm_write_reg>


    uint8_t sys_event_status_reg[5] = {0};
 8000ca4:	f107 031c 	add.w	r3, r7, #28
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	711a      	strb	r2, [r3, #4]

    osDelay(1);
 8000cae:	2001      	movs	r0, #1
 8000cb0:	f009 fe8e 	bl	800a9d0 <osDelay>

    dwm_read_reg(module, 0x0f, sys_event_status_reg, 5);
 8000cb4:	f107 021c 	add.w	r2, r7, #28
 8000cb8:	2305      	movs	r3, #5
 8000cba:	210f      	movs	r1, #15
 8000cbc:	68f8      	ldr	r0, [r7, #12]
 8000cbe:	f7ff fc3b 	bl	8000538 <dwm_read_reg>

    if(!(sys_event_status_reg[0]&0x80)){
 8000cc2:	7f3b      	ldrb	r3, [r7, #28]
 8000cc4:	b25b      	sxtb	r3, r3
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db01      	blt.n	8000cce <send_frame+0xbe>
    	return 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	e010      	b.n	8000cf0 <send_frame+0xe0>
    }

    uint8_t clear[5] = {0};
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	711a      	strb	r2, [r3, #4]
    clear[0] = 0x80;  // TXFRS
 8000cd8:	2380      	movs	r3, #128	@ 0x80
 8000cda:	753b      	strb	r3, [r7, #20]
    clear[1] = 0xF0;  // clear RXFCE, RXRFTO, RXPTO etc
 8000cdc:	23f0      	movs	r3, #240	@ 0xf0
 8000cde:	757b      	strb	r3, [r7, #21]
    dwm_write_reg(module, 0x0F, clear, 5);
 8000ce0:	f107 0214 	add.w	r2, r7, #20
 8000ce4:	2305      	movs	r3, #5
 8000ce6:	210f      	movs	r1, #15
 8000ce8:	68f8      	ldr	r0, [r7, #12]
 8000cea:	f7ff fc59 	bl	80005a0 <dwm_write_reg>

    return 1; // success
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3730      	adds	r7, #48	@ 0x30
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <process_response>:


bool process_response(uint8_t *rx_buffer, uint16_t len, uint64_t *treply_out)
{
 8000cf8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000cfc:	b089      	sub	sp, #36	@ 0x24
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	60f8      	str	r0, [r7, #12]
 8000d02:	460b      	mov	r3, r1
 8000d04:	607a      	str	r2, [r7, #4]
 8000d06:	817b      	strh	r3, [r7, #10]
    if (len < 6)
 8000d08:	897b      	ldrh	r3, [r7, #10]
 8000d0a:	2b05      	cmp	r3, #5
 8000d0c:	d801      	bhi.n	8000d12 <process_response+0x1a>
        return false;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e03c      	b.n	8000d8c <process_response+0x94>

    //Check message type
    if (rx_buffer[0] != MSG_TYPE_RESPONSE)
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	2bb2      	cmp	r3, #178	@ 0xb2
 8000d18:	d001      	beq.n	8000d1e <process_response+0x26>
        return false;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	e036      	b.n	8000d8c <process_response+0x94>

    //Reconstruct 40-bit little-endian timestamp
    uint64_t treply = 0;
 8000d1e:	f04f 0200 	mov.w	r2, #0
 8000d22:	f04f 0300 	mov.w	r3, #0
 8000d26:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for (int i = 0; i < 5; i++)
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
 8000d2e:	e024      	b.n	8000d7a <process_response+0x82>
    {
        treply |= ((uint64_t)rx_buffer[1 + i]) << (8 * i);
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	3301      	adds	r3, #1
 8000d34:	461a      	mov	r2, r3
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	4413      	add	r3, r2
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	2200      	movs	r2, #0
 8000d40:	4698      	mov	r8, r3
 8000d42:	4691      	mov	r9, r2
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	f1a3 0120 	sub.w	r1, r3, #32
 8000d4c:	f1c3 0220 	rsb	r2, r3, #32
 8000d50:	fa09 f503 	lsl.w	r5, r9, r3
 8000d54:	fa08 f101 	lsl.w	r1, r8, r1
 8000d58:	430d      	orrs	r5, r1
 8000d5a:	fa28 f202 	lsr.w	r2, r8, r2
 8000d5e:	4315      	orrs	r5, r2
 8000d60:	fa08 f403 	lsl.w	r4, r8, r3
 8000d64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000d68:	ea42 0a04 	orr.w	sl, r2, r4
 8000d6c:	ea43 0b05 	orr.w	fp, r3, r5
 8000d70:	e9c7 ab06 	strd	sl, fp, [r7, #24]
    for (int i = 0; i < 5; i++)
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	3301      	adds	r3, #1
 8000d78:	617b      	str	r3, [r7, #20]
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	2b04      	cmp	r3, #4
 8000d7e:	ddd7      	ble.n	8000d30 <process_response+0x38>
    }

    *treply_out = treply;
 8000d80:	6879      	ldr	r1, [r7, #4]
 8000d82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000d86:	e9c1 2300 	strd	r2, r3, [r1]

    return true;
 8000d8a:	2301      	movs	r3, #1
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3724      	adds	r7, #36	@ 0x24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000d96:	4770      	bx	lr

08000d98 <start_ranging>:




void start_ranging(DWM_Module* module, uint64_t* distance, uint64_t* t_prop){
 8000d98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d9c:	b094      	sub	sp, #80	@ 0x50
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	61f8      	str	r0, [r7, #28]
 8000da2:	61b9      	str	r1, [r7, #24]
 8000da4:	617a      	str	r2, [r7, #20]

    static int receive = 0;
    static int sent = 0;
    uint64_t t_reply = 0; // delay time of the remote
 8000da6:	f04f 0200 	mov.w	r2, #0
 8000daa:	f04f 0300 	mov.w	r3, #0
 8000dae:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    static uint64_t tx_timestamp = 0;
    static uint64_t rx_timestamp = 0;
    uint64_t  distance_cm = 0;
 8000db2:	f04f 0200 	mov.w	r2, #0
 8000db6:	f04f 0300 	mov.w	r3, #0
 8000dba:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48


//    uint8_t sys_ctrl_reg[4] = {0};

    uint8_t rx_buff[6];
    uint8_t tx_buff[4] = {0xAA, 0xBB, 0xCC, 0xEE};
 8000dbe:	4b77      	ldr	r3, [pc, #476]	@ (8000f9c <start_ranging+0x204>)
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24

    if(!sent){
 8000dc2:	4b77      	ldr	r3, [pc, #476]	@ (8000fa0 <start_ranging+0x208>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d127      	bne.n	8000e1a <start_ranging+0x82>
        sent = send_frame(module, tx_buff, 4);
 8000dca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dce:	2204      	movs	r2, #4
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	69f8      	ldr	r0, [r7, #28]
 8000dd4:	f7ff ff1c 	bl	8000c10 <send_frame>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	4a71      	ldr	r2, [pc, #452]	@ (8000fa0 <start_ranging+0x208>)
 8000ddc:	6013      	str	r3, [r2, #0]

        if(sent){
 8000dde:	4b70      	ldr	r3, [pc, #448]	@ (8000fa0 <start_ranging+0x208>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d03f      	beq.n	8000e66 <start_ranging+0xce>

        	// save timestamp
            // ENABLE Rx
        	tx_timestamp = read_timestamp(module, 0x17);
 8000de6:	2117      	movs	r1, #23
 8000de8:	69f8      	ldr	r0, [r7, #28]
 8000dea:	f7ff fead 	bl	8000b48 <read_timestamp>
 8000dee:	4602      	mov	r2, r0
 8000df0:	460b      	mov	r3, r1
 8000df2:	496c      	ldr	r1, [pc, #432]	@ (8000fa4 <start_ranging+0x20c>)
 8000df4:	e9c1 2300 	strd	r2, r3, [r1]
//            dwm_read_reg(module, 0x0D, sys_ctrl_reg, 4);
            uint8_t sys_ctrl_reg[4] = {0};
 8000df8:	2300      	movs	r3, #0
 8000dfa:	623b      	str	r3, [r7, #32]
            sys_ctrl_reg[1] |= (1 << 0); // RXENAB
 8000dfc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            dwm_write_reg(module, 0x0D, sys_ctrl_reg, 4);
 8000e0a:	f107 0220 	add.w	r2, r7, #32
 8000e0e:	2304      	movs	r3, #4
 8000e10:	210d      	movs	r1, #13
 8000e12:	69f8      	ldr	r0, [r7, #28]
 8000e14:	f7ff fbc4 	bl	80005a0 <dwm_write_reg>
 8000e18:	e025      	b.n	8000e66 <start_ranging+0xce>
        }

    }
    else if(sent && !receive){
 8000e1a:	4b61      	ldr	r3, [pc, #388]	@ (8000fa0 <start_ranging+0x208>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d021      	beq.n	8000e66 <start_ranging+0xce>
 8000e22:	4b61      	ldr	r3, [pc, #388]	@ (8000fa8 <start_ranging+0x210>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d11d      	bne.n	8000e66 <start_ranging+0xce>
        if(dwm_receive(module, rx_buff, 6)){
 8000e2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e2e:	2206      	movs	r2, #6
 8000e30:	4619      	mov	r1, r3
 8000e32:	69f8      	ldr	r0, [r7, #28]
 8000e34:	f7ff fe38 	bl	8000aa8 <dwm_receive>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d013      	beq.n	8000e66 <start_ranging+0xce>
            receive = 1;
 8000e3e:	4b5a      	ldr	r3, [pc, #360]	@ (8000fa8 <start_ranging+0x210>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	601a      	str	r2, [r3, #0]
            rx_timestamp = read_timestamp(module, 0x15);
 8000e44:	2115      	movs	r1, #21
 8000e46:	69f8      	ldr	r0, [r7, #28]
 8000e48:	f7ff fe7e 	bl	8000b48 <read_timestamp>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	460b      	mov	r3, r1
 8000e50:	4956      	ldr	r1, [pc, #344]	@ (8000fac <start_ranging+0x214>)
 8000e52:	e9c1 2300 	strd	r2, r3, [r1]
            process_response(rx_buff,6, &t_reply);
 8000e56:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000e5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e5e:	2106      	movs	r1, #6
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff ff49 	bl	8000cf8 <process_response>

        }
    }

    if(sent && receive){
 8000e66:	4b4e      	ldr	r3, [pc, #312]	@ (8000fa0 <start_ranging+0x208>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f000 8090 	beq.w	8000f90 <start_ranging+0x1f8>
 8000e70:	4b4d      	ldr	r3, [pc, #308]	@ (8000fa8 <start_ranging+0x210>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	f000 808b 	beq.w	8000f90 <start_ranging+0x1f8>
    	// done
    	uint64_t t_rtt = ts_diff(rx_timestamp,tx_timestamp);
 8000e7a:	4b4c      	ldr	r3, [pc, #304]	@ (8000fac <start_ranging+0x214>)
 8000e7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e80:	4b48      	ldr	r3, [pc, #288]	@ (8000fa4 <start_ranging+0x20c>)
 8000e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e86:	f7ff fe9f 	bl	8000bc8 <ts_diff>
 8000e8a:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40

//    	uint64_t t_prop = 0.5*(t_rtt - t_reply);
//    	uint64_t t_prop = (t_rtt - t_reply) >> 1;
    	if (t_rtt > t_reply) {
 8000e8e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8000e92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000e96:	4290      	cmp	r0, r2
 8000e98:	eb71 0303 	sbcs.w	r3, r1, r3
 8000e9c:	d272      	bcs.n	8000f84 <start_ranging+0x1ec>
    	    *t_prop = (t_rtt - t_reply) >> 1;
 8000e9e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000ea2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8000ea6:	1a84      	subs	r4, r0, r2
 8000ea8:	eb61 0503 	sbc.w	r5, r1, r3
 8000eac:	f04f 0200 	mov.w	r2, #0
 8000eb0:	f04f 0300 	mov.w	r3, #0
 8000eb4:	0862      	lsrs	r2, r4, #1
 8000eb6:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8000eba:	086b      	lsrs	r3, r5, #1
 8000ebc:	6979      	ldr	r1, [r7, #20]
 8000ebe:	e9c1 2300 	strd	r2, r3, [r1]

    	    if (*t_prop > ANTENNA_DELAY)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec8:	f647 5101 	movw	r1, #32001	@ 0x7d01
 8000ecc:	428a      	cmp	r2, r1
 8000ece:	f173 0300 	sbcs.w	r3, r3, #0
 8000ed2:	d30d      	bcc.n	8000ef0 <start_ranging+0x158>
    	    {
    	        *t_prop -= ANTENNA_DELAY;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eda:	f5b2 41fa 	subs.w	r1, r2, #32000	@ 0x7d00
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	f143 33ff 	adc.w	r3, r3, #4294967295
 8000ee4:	60fb      	str	r3, [r7, #12]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000eec:	e9c3 1200 	strd	r1, r2, [r3]
    	    }
//    	    distance_cm = (t_prop * 469176) / 1000000;
    	    distance_cm = (*t_prop * 469176ULL) / 1000000ULL;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef6:	492e      	ldr	r1, [pc, #184]	@ (8000fb0 <start_ranging+0x218>)
 8000ef8:	fb01 f003 	mul.w	r0, r1, r3
 8000efc:	2100      	movs	r1, #0
 8000efe:	fb02 f101 	mul.w	r1, r2, r1
 8000f02:	4401      	add	r1, r0
 8000f04:	482a      	ldr	r0, [pc, #168]	@ (8000fb0 <start_ranging+0x218>)
 8000f06:	fba2 ab00 	umull	sl, fp, r2, r0
 8000f0a:	eb01 030b 	add.w	r3, r1, fp
 8000f0e:	469b      	mov	fp, r3
 8000f10:	4a28      	ldr	r2, [pc, #160]	@ (8000fb4 <start_ranging+0x21c>)
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	4650      	mov	r0, sl
 8000f18:	4659      	mov	r1, fp
 8000f1a:	f7ff f959 	bl	80001d0 <__aeabi_uldivmod>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	460b      	mov	r3, r1
 8000f22:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    	    distance_cm = (*t_prop * 469176ULL) / 1000000ULL;
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f2c:	4920      	ldr	r1, [pc, #128]	@ (8000fb0 <start_ranging+0x218>)
 8000f2e:	fb01 f003 	mul.w	r0, r1, r3
 8000f32:	2100      	movs	r1, #0
 8000f34:	fb02 f101 	mul.w	r1, r2, r1
 8000f38:	4401      	add	r1, r0
 8000f3a:	481d      	ldr	r0, [pc, #116]	@ (8000fb0 <start_ranging+0x218>)
 8000f3c:	fba2 8900 	umull	r8, r9, r2, r0
 8000f40:	eb01 0309 	add.w	r3, r1, r9
 8000f44:	4699      	mov	r9, r3
 8000f46:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb4 <start_ranging+0x21c>)
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	4640      	mov	r0, r8
 8000f4e:	4649      	mov	r1, r9
 8000f50:	f7ff f93e 	bl	80001d0 <__aeabi_uldivmod>
 8000f54:	4602      	mov	r2, r0
 8000f56:	460b      	mov	r3, r1
 8000f58:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
//    	    *distance = distance_cm;

    	    uint64_t offset = 360;
 8000f5c:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8000f60:	f04f 0300 	mov.w	r3, #0
 8000f64:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    	    *distance = distance_cm-offset;;
 8000f68:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8000f6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8000f70:	1a84      	subs	r4, r0, r2
 8000f72:	603c      	str	r4, [r7, #0]
 8000f74:	eb61 0303 	sbc.w	r3, r1, r3
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8000f80:	e9c3 1200 	strd	r1, r2, [r3]

    	}


        // reset for next round
        sent = 0;
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <start_ranging+0x208>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
        receive = 0;
 8000f8a:	4b07      	ldr	r3, [pc, #28]	@ (8000fa8 <start_ranging+0x210>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
    }
}
 8000f90:	bf00      	nop
 8000f92:	3750      	adds	r7, #80	@ 0x50
 8000f94:	46bd      	mov	sp, r7
 8000f96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000f9a:	bf00      	nop
 8000f9c:	eeccbbaa 	.word	0xeeccbbaa
 8000fa0:	200000ac 	.word	0x200000ac
 8000fa4:	200000b0 	.word	0x200000b0
 8000fa8:	200000b8 	.word	0x200000b8
 8000fac:	200000c0 	.word	0x200000c0
 8000fb0:	000728b8 	.word	0x000728b8
 8000fb4:	000f4240 	.word	0x000f4240

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fbc:	f000 fd7e 	bl	8001abc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc0:	f000 f81e 	bl	8001000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc4:	f000 f944 	bl	8001250 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000fc8:	f000 f884 	bl	80010d4 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000fcc:	f000 f8b0 	bl	8001130 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000fd0:	f000 f8de 	bl	8001190 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000fd4:	f000 f912 	bl	80011fc <MX_USART3_UART_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000fd8:	f009 fc1e 	bl	800a818 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000fdc:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <main+0x3c>)
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <main+0x40>)
 8000fe2:	f009 fc63 	bl	800a8ac <osThreadNew>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	4a04      	ldr	r2, [pc, #16]	@ (8000ffc <main+0x44>)
 8000fea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fec:	f009 fc38 	bl	800a860 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <main+0x38>
 8000ff4:	0800e1bc 	.word	0x0800e1bc
 8000ff8:	08001499 	.word	0x08001499
 8000ffc:	20000204 	.word	0x20000204

08001000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b094      	sub	sp, #80	@ 0x50
 8001004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 0320 	add.w	r3, r7, #32
 800100a:	2230      	movs	r2, #48	@ 0x30
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f00c ffaa 	bl	800df68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	f107 030c 	add.w	r3, r7, #12
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001024:	2300      	movs	r3, #0
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	4b28      	ldr	r3, [pc, #160]	@ (80010cc <SystemClock_Config+0xcc>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102c:	4a27      	ldr	r2, [pc, #156]	@ (80010cc <SystemClock_Config+0xcc>)
 800102e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001032:	6413      	str	r3, [r2, #64]	@ 0x40
 8001034:	4b25      	ldr	r3, [pc, #148]	@ (80010cc <SystemClock_Config+0xcc>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001040:	2300      	movs	r3, #0
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	4b22      	ldr	r3, [pc, #136]	@ (80010d0 <SystemClock_Config+0xd0>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a21      	ldr	r2, [pc, #132]	@ (80010d0 <SystemClock_Config+0xd0>)
 800104a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800104e:	6013      	str	r3, [r2, #0]
 8001050:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <SystemClock_Config+0xd0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800105c:	2301      	movs	r3, #1
 800105e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001060:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001066:	2302      	movs	r3, #2
 8001068:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800106a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800106e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001070:	2308      	movs	r3, #8
 8001072:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001074:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001078:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800107e:	2307      	movs	r3, #7
 8001080:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001082:	f107 0320 	add.w	r3, r7, #32
 8001086:	4618      	mov	r0, r3
 8001088:	f003 ff0a 	bl	8004ea0 <HAL_RCC_OscConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001092:	f000 fa51 	bl	8001538 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001096:	230f      	movs	r3, #15
 8001098:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109a:	2302      	movs	r3, #2
 800109c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010a2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010ae:	f107 030c 	add.w	r3, r7, #12
 80010b2:	2105      	movs	r1, #5
 80010b4:	4618      	mov	r0, r3
 80010b6:	f004 f96b 	bl	8005390 <HAL_RCC_ClockConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010c0:	f000 fa3a 	bl	8001538 <Error_Handler>
  }
}
 80010c4:	bf00      	nop
 80010c6:	3750      	adds	r7, #80	@ 0x50
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40023800 	.word	0x40023800
 80010d0:	40007000 	.word	0x40007000

080010d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <MX_I2C1_Init+0x50>)
 80010da:	4a13      	ldr	r2, [pc, #76]	@ (8001128 <MX_I2C1_Init+0x54>)
 80010dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010de:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <MX_I2C1_Init+0x50>)
 80010e0:	4a12      	ldr	r2, [pc, #72]	@ (800112c <MX_I2C1_Init+0x58>)
 80010e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <MX_I2C1_Init+0x50>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <MX_I2C1_Init+0x50>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <MX_I2C1_Init+0x50>)
 80010f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <MX_I2C1_Init+0x50>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010fe:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_I2C1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001104:	4b07      	ldr	r3, [pc, #28]	@ (8001124 <MX_I2C1_Init+0x50>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800110a:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <MX_I2C1_Init+0x50>)
 800110c:	2200      	movs	r2, #0
 800110e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001110:	4804      	ldr	r0, [pc, #16]	@ (8001124 <MX_I2C1_Init+0x50>)
 8001112:	f003 f8e1 	bl	80042d8 <HAL_I2C_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800111c:	f000 fa0c 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200000c8 	.word	0x200000c8
 8001128:	40005400 	.word	0x40005400
 800112c:	000186a0 	.word	0x000186a0

08001130 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001134:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <MX_I2S3_Init+0x54>)
 8001136:	4a14      	ldr	r2, [pc, #80]	@ (8001188 <MX_I2S3_Init+0x58>)
 8001138:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800113a:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <MX_I2S3_Init+0x54>)
 800113c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001140:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001142:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <MX_I2S3_Init+0x54>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001148:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <MX_I2S3_Init+0x54>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800114e:	4b0d      	ldr	r3, [pc, #52]	@ (8001184 <MX_I2S3_Init+0x54>)
 8001150:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001154:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001156:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <MX_I2S3_Init+0x54>)
 8001158:	4a0c      	ldr	r2, [pc, #48]	@ (800118c <MX_I2S3_Init+0x5c>)
 800115a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800115c:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <MX_I2S3_Init+0x54>)
 800115e:	2200      	movs	r2, #0
 8001160:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001162:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <MX_I2S3_Init+0x54>)
 8001164:	2200      	movs	r2, #0
 8001166:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <MX_I2S3_Init+0x54>)
 800116a:	2200      	movs	r2, #0
 800116c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800116e:	4805      	ldr	r0, [pc, #20]	@ (8001184 <MX_I2S3_Init+0x54>)
 8001170:	f003 f9f6 	bl	8004560 <HAL_I2S_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800117a:	f000 f9dd 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	2000011c 	.word	0x2000011c
 8001188:	40003c00 	.word	0x40003c00
 800118c:	00017700 	.word	0x00017700

08001190 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001194:	4b17      	ldr	r3, [pc, #92]	@ (80011f4 <MX_SPI1_Init+0x64>)
 8001196:	4a18      	ldr	r2, [pc, #96]	@ (80011f8 <MX_SPI1_Init+0x68>)
 8001198:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800119a:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <MX_SPI1_Init+0x64>)
 800119c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011a2:	4b14      	ldr	r3, [pc, #80]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011a8:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ae:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011c4:	2238      	movs	r2, #56	@ 0x38
 80011c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011d4:	4b07      	ldr	r3, [pc, #28]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011da:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011dc:	220a      	movs	r2, #10
 80011de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011e0:	4804      	ldr	r0, [pc, #16]	@ (80011f4 <MX_SPI1_Init+0x64>)
 80011e2:	f004 fc69 	bl	8005ab8 <HAL_SPI_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011ec:	f000 f9a4 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000164 	.word	0x20000164
 80011f8:	40013000 	.word	0x40013000

080011fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <MX_USART3_UART_Init+0x50>)
 8001204:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 8001208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800120c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800120e:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001220:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 8001222:	220c      	movs	r2, #12
 8001224:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800122c:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001232:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_USART3_UART_Init+0x4c>)
 8001234:	f005 fcae 	bl	8006b94 <HAL_UART_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800123e:	f000 f97b 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200001bc 	.word	0x200001bc
 800124c:	40004800 	.word	0x40004800

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08c      	sub	sp, #48	@ 0x30
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 031c 	add.w	r3, r7, #28
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	61bb      	str	r3, [r7, #24]
 800126a:	4b85      	ldr	r3, [pc, #532]	@ (8001480 <MX_GPIO_Init+0x230>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a84      	ldr	r2, [pc, #528]	@ (8001480 <MX_GPIO_Init+0x230>)
 8001270:	f043 0310 	orr.w	r3, r3, #16
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b82      	ldr	r3, [pc, #520]	@ (8001480 <MX_GPIO_Init+0x230>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0310 	and.w	r3, r3, #16
 800127e:	61bb      	str	r3, [r7, #24]
 8001280:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
 8001286:	4b7e      	ldr	r3, [pc, #504]	@ (8001480 <MX_GPIO_Init+0x230>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a7d      	ldr	r2, [pc, #500]	@ (8001480 <MX_GPIO_Init+0x230>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b7b      	ldr	r3, [pc, #492]	@ (8001480 <MX_GPIO_Init+0x230>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	617b      	str	r3, [r7, #20]
 800129c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
 80012a2:	4b77      	ldr	r3, [pc, #476]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	4a76      	ldr	r2, [pc, #472]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ae:	4b74      	ldr	r3, [pc, #464]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	4b70      	ldr	r3, [pc, #448]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	4a6f      	ldr	r2, [pc, #444]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	4b69      	ldr	r3, [pc, #420]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	4a68      	ldr	r2, [pc, #416]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e6:	4b66      	ldr	r3, [pc, #408]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	4b62      	ldr	r3, [pc, #392]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	4a61      	ldr	r2, [pc, #388]	@ (8001480 <MX_GPIO_Init+0x230>)
 80012fc:	f043 0308 	orr.w	r3, r3, #8
 8001300:	6313      	str	r3, [r2, #48]	@ 0x30
 8001302:	4b5f      	ldr	r3, [pc, #380]	@ (8001480 <MX_GPIO_Init+0x230>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	f003 0308 	and.w	r3, r3, #8
 800130a:	607b      	str	r3, [r7, #4]
 800130c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800130e:	2200      	movs	r2, #0
 8001310:	2108      	movs	r1, #8
 8001312:	485c      	ldr	r0, [pc, #368]	@ (8001484 <MX_GPIO_Init+0x234>)
 8001314:	f000 feb6 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin, GPIO_PIN_SET);
 8001318:	2201      	movs	r2, #1
 800131a:	2131      	movs	r1, #49	@ 0x31
 800131c:	485a      	ldr	r0, [pc, #360]	@ (8001488 <MX_GPIO_Init+0x238>)
 800131e:	f000 feb1 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	210e      	movs	r1, #14
 8001326:	4859      	ldr	r0, [pc, #356]	@ (800148c <MX_GPIO_Init+0x23c>)
 8001328:	f000 feac 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DWM3_CS_N_GPIO_Port, DWM3_CS_N_Pin, GPIO_PIN_SET);
 800132c:	2201      	movs	r2, #1
 800132e:	2101      	movs	r1, #1
 8001330:	4857      	ldr	r0, [pc, #348]	@ (8001490 <MX_GPIO_Init+0x240>)
 8001332:	f000 fea7 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001336:	2200      	movs	r2, #0
 8001338:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800133c:	4855      	ldr	r0, [pc, #340]	@ (8001494 <MX_GPIO_Init+0x244>)
 800133e:	f000 fea1 	bl	8002084 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001342:	2308      	movs	r3, #8
 8001344:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001352:	f107 031c 	add.w	r3, r7, #28
 8001356:	4619      	mov	r1, r3
 8001358:	484a      	ldr	r0, [pc, #296]	@ (8001484 <MX_GPIO_Init+0x234>)
 800135a:	f000 fcf7 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin DWM1_CS_N_Pin DWM2_CS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin;
 800135e:	2331      	movs	r3, #49	@ 0x31
 8001360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001362:	2301      	movs	r3, #1
 8001364:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136a:	2300      	movs	r3, #0
 800136c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800136e:	f107 031c 	add.w	r3, r7, #28
 8001372:	4619      	mov	r1, r3
 8001374:	4844      	ldr	r0, [pc, #272]	@ (8001488 <MX_GPIO_Init+0x238>)
 8001376:	f000 fce9 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800137a:	2308      	movs	r3, #8
 800137c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137e:	2302      	movs	r3, #2
 8001380:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800138a:	2305      	movs	r3, #5
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800138e:	f107 031c 	add.w	r3, r7, #28
 8001392:	4619      	mov	r1, r3
 8001394:	483c      	ldr	r0, [pc, #240]	@ (8001488 <MX_GPIO_Init+0x238>)
 8001396:	f000 fcd9 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800139a:	2301      	movs	r3, #1
 800139c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800139e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80013a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	4619      	mov	r1, r3
 80013ae:	4837      	ldr	r0, [pc, #220]	@ (800148c <MX_GPIO_Init+0x23c>)
 80013b0:	f000 fccc 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DWM2_RESET_N_Pin DWM1_RESET_N_Pin DWM3_RESET_N_Pin */
  GPIO_InitStruct.Pin = DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin;
 80013b4:	230e      	movs	r3, #14
 80013b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80013b8:	2311      	movs	r3, #17
 80013ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013bc:	2301      	movs	r3, #1
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c4:	f107 031c 	add.w	r3, r7, #28
 80013c8:	4619      	mov	r1, r3
 80013ca:	4830      	ldr	r0, [pc, #192]	@ (800148c <MX_GPIO_Init+0x23c>)
 80013cc:	f000 fcbe 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DWM3_CS_N_Pin */
  GPIO_InitStruct.Pin = DWM3_CS_N_Pin;
 80013d0:	2301      	movs	r3, #1
 80013d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DWM3_CS_N_GPIO_Port, &GPIO_InitStruct);
 80013e0:	f107 031c 	add.w	r3, r7, #28
 80013e4:	4619      	mov	r1, r3
 80013e6:	482a      	ldr	r0, [pc, #168]	@ (8001490 <MX_GPIO_Init+0x240>)
 80013e8:	f000 fcb0 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80013ec:	2304      	movs	r3, #4
 80013ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f0:	2300      	movs	r3, #0
 80013f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013f8:	f107 031c 	add.w	r3, r7, #28
 80013fc:	4619      	mov	r1, r3
 80013fe:	4824      	ldr	r0, [pc, #144]	@ (8001490 <MX_GPIO_Init+0x240>)
 8001400:	f000 fca4 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001404:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001412:	2300      	movs	r3, #0
 8001414:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001416:	2305      	movs	r3, #5
 8001418:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	4619      	mov	r1, r3
 8001420:	481b      	ldr	r0, [pc, #108]	@ (8001490 <MX_GPIO_Init+0x240>)
 8001422:	f000 fc93 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001426:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800142a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001438:	f107 031c 	add.w	r3, r7, #28
 800143c:	4619      	mov	r1, r3
 800143e:	4815      	ldr	r0, [pc, #84]	@ (8001494 <MX_GPIO_Init+0x244>)
 8001440:	f000 fc84 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001444:	2320      	movs	r3, #32
 8001446:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001448:	2300      	movs	r3, #0
 800144a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001450:	f107 031c 	add.w	r3, r7, #28
 8001454:	4619      	mov	r1, r3
 8001456:	480f      	ldr	r0, [pc, #60]	@ (8001494 <MX_GPIO_Init+0x244>)
 8001458:	f000 fc78 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800145c:	2302      	movs	r3, #2
 800145e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001460:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001464:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 031c 	add.w	r3, r7, #28
 800146e:	4619      	mov	r1, r3
 8001470:	4804      	ldr	r0, [pc, #16]	@ (8001484 <MX_GPIO_Init+0x234>)
 8001472:	f000 fc6b 	bl	8001d4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001476:	bf00      	nop
 8001478:	3730      	adds	r7, #48	@ 0x30
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40023800 	.word	0x40023800
 8001484:	40021000 	.word	0x40021000
 8001488:	40020800 	.word	0x40020800
 800148c:	40020000 	.word	0x40020000
 8001490:	40020400 	.word	0x40020400
 8001494:	40020c00 	.word	0x40020c00

08001498 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af02      	add	r7, sp, #8
 800149e:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80014a0:	f00c f9b2 	bl	800d808 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  uint8_t device_id[4] = {0};
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
//  uint8_t sys_event_status_reg[5] = {0};

  uint8_t clear_tx[5] = {0};
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	711a      	strb	r2, [r3, #4]
  clear_tx[0] = 0xF0;  // only TX bits
 80014b2:	23f0      	movs	r3, #240	@ 0xf0
 80014b4:	733b      	strb	r3, [r7, #12]


  dwm_reset(&dwm1);
 80014b6:	4812      	ldr	r0, [pc, #72]	@ (8001500 <StartDefaultTask+0x68>)
 80014b8:	f7ff f820 	bl	80004fc <dwm_reset>

  dwm_configure(&dwm1);
 80014bc:	4810      	ldr	r0, [pc, #64]	@ (8001500 <StartDefaultTask+0x68>)
 80014be:	f7ff fa05 	bl	80008cc <dwm_configure>
  /* Infinite loop */
  for(;;)
  {

	test_counter++;
 80014c2:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <StartDefaultTask+0x6c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	3301      	adds	r3, #1
 80014c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001504 <StartDefaultTask+0x6c>)
 80014ca:	6013      	str	r3, [r2, #0]
	dwm_read_reg(&dwm1, 0x00, device_id, 4);
 80014cc:	f107 0214 	add.w	r2, r7, #20
 80014d0:	2304      	movs	r3, #4
 80014d2:	2100      	movs	r1, #0
 80014d4:	480a      	ldr	r0, [pc, #40]	@ (8001500 <StartDefaultTask+0x68>)
 80014d6:	f7ff f82f 	bl	8000538 <dwm_read_reg>
	dwm_read_reg_sub(&dwm1, 0x40, 0x02, device_id_low, 2);
 80014da:	2302      	movs	r3, #2
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	4b0a      	ldr	r3, [pc, #40]	@ (8001508 <StartDefaultTask+0x70>)
 80014e0:	2202      	movs	r2, #2
 80014e2:	2140      	movs	r1, #64	@ 0x40
 80014e4:	4806      	ldr	r0, [pc, #24]	@ (8001500 <StartDefaultTask+0x68>)
 80014e6:	f7ff f91f 	bl	8000728 <dwm_read_reg_sub>

//	if(!send_frame(&dwm1,payload,4)){
//		txfrs_error_count++;
//	}

	start_ranging(&dwm1,&uwb_dist_cm,&t_prop);
 80014ea:	4a08      	ldr	r2, [pc, #32]	@ (800150c <StartDefaultTask+0x74>)
 80014ec:	4908      	ldr	r1, [pc, #32]	@ (8001510 <StartDefaultTask+0x78>)
 80014ee:	4804      	ldr	r0, [pc, #16]	@ (8001500 <StartDefaultTask+0x68>)
 80014f0:	f7ff fc52 	bl	8000d98 <start_ranging>

//	uint8_t rx_buffer[4];
//	dwm_receive(&dwm1, rx_buffer, 4);

//	robot_uwb_task(&dwm1);
    osDelay(100);
 80014f4:	2064      	movs	r0, #100	@ 0x64
 80014f6:	f009 fa6b 	bl	800a9d0 <osDelay>
	test_counter++;
 80014fa:	bf00      	nop
 80014fc:	e7e1      	b.n	80014c2 <StartDefaultTask+0x2a>
 80014fe:	bf00      	nop
 8001500:	20000000 	.word	0x20000000
 8001504:	20000208 	.word	0x20000208
 8001508:	2000020c 	.word	0x2000020c
 800150c:	20000218 	.word	0x20000218
 8001510:	20000210 	.word	0x20000210

08001514 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a04      	ldr	r2, [pc, #16]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d101      	bne.n	800152a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001526:	f000 faeb 	bl	8001b00 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40010000 	.word	0x40010000

08001538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800153c:	b672      	cpsid	i
}
 800153e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <Error_Handler+0x8>

08001544 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <HAL_MspInit+0x54>)
 8001550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001552:	4a11      	ldr	r2, [pc, #68]	@ (8001598 <HAL_MspInit+0x54>)
 8001554:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001558:	6453      	str	r3, [r2, #68]	@ 0x44
 800155a:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <HAL_MspInit+0x54>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <HAL_MspInit+0x54>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156e:	4a0a      	ldr	r2, [pc, #40]	@ (8001598 <HAL_MspInit+0x54>)
 8001570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001574:	6413      	str	r3, [r2, #64]	@ 0x40
 8001576:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <HAL_MspInit+0x54>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001582:	2200      	movs	r2, #0
 8001584:	210f      	movs	r1, #15
 8001586:	f06f 0001 	mvn.w	r0, #1
 800158a:	f000 fbb5 	bl	8001cf8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40023800 	.word	0x40023800

0800159c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	@ 0x28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a19      	ldr	r2, [pc, #100]	@ (8001620 <HAL_I2C_MspInit+0x84>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d12c      	bne.n	8001618 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
 80015c2:	4b18      	ldr	r3, [pc, #96]	@ (8001624 <HAL_I2C_MspInit+0x88>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <HAL_I2C_MspInit+0x88>)
 80015c8:	f043 0302 	orr.w	r3, r3, #2
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <HAL_I2C_MspInit+0x88>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80015da:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80015de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015e0:	2312      	movs	r3, #18
 80015e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e4:	2301      	movs	r3, #1
 80015e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ec:	2304      	movs	r3, #4
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	480c      	ldr	r0, [pc, #48]	@ (8001628 <HAL_I2C_MspInit+0x8c>)
 80015f8:	f000 fba8 	bl	8001d4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_I2C_MspInit+0x88>)
 8001602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001604:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <HAL_I2C_MspInit+0x88>)
 8001606:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800160a:	6413      	str	r3, [r2, #64]	@ 0x40
 800160c:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <HAL_I2C_MspInit+0x88>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001618:	bf00      	nop
 800161a:	3728      	adds	r7, #40	@ 0x28
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40005400 	.word	0x40005400
 8001624:	40023800 	.word	0x40023800
 8001628:	40020400 	.word	0x40020400

0800162c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08e      	sub	sp, #56	@ 0x38
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a31      	ldr	r2, [pc, #196]	@ (800171c <HAL_I2S_MspInit+0xf0>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d15a      	bne.n	8001712 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800165c:	2301      	movs	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001660:	23c0      	movs	r3, #192	@ 0xc0
 8001662:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001664:	2302      	movs	r3, #2
 8001666:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	4618      	mov	r0, r3
 800166e:	f004 f8e1 	bl	8005834 <HAL_RCCEx_PeriphCLKConfig>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001678:	f7ff ff5e 	bl	8001538 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	4b27      	ldr	r3, [pc, #156]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001684:	4a26      	ldr	r2, [pc, #152]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 8001686:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800168a:	6413      	str	r3, [r2, #64]	@ 0x40
 800168c:	4b24      	ldr	r3, [pc, #144]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001690:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001694:	613b      	str	r3, [r7, #16]
 8001696:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	4b20      	ldr	r3, [pc, #128]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 800169e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 80016aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ac:	f003 0301 	and.w	r3, r3, #1
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b4:	2300      	movs	r3, #0
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016bc:	4a18      	ldr	r2, [pc, #96]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 80016be:	f043 0304 	orr.w	r3, r3, #4
 80016c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c4:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <HAL_I2S_MspInit+0xf4>)
 80016c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c8:	f003 0304 	and.w	r3, r3, #4
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80016d0:	2310      	movs	r3, #16
 80016d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d4:	2302      	movs	r3, #2
 80016d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016dc:	2300      	movs	r3, #0
 80016de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016e0:	2306      	movs	r3, #6
 80016e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80016e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e8:	4619      	mov	r1, r3
 80016ea:	480e      	ldr	r0, [pc, #56]	@ (8001724 <HAL_I2S_MspInit+0xf8>)
 80016ec:	f000 fb2e 	bl	8001d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80016f0:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80016f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f6:	2302      	movs	r3, #2
 80016f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001702:	2306      	movs	r3, #6
 8001704:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001706:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800170a:	4619      	mov	r1, r3
 800170c:	4806      	ldr	r0, [pc, #24]	@ (8001728 <HAL_I2S_MspInit+0xfc>)
 800170e:	f000 fb1d 	bl	8001d4c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001712:	bf00      	nop
 8001714:	3738      	adds	r7, #56	@ 0x38
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40003c00 	.word	0x40003c00
 8001720:	40023800 	.word	0x40023800
 8001724:	40020000 	.word	0x40020000
 8001728:	40020800 	.word	0x40020800

0800172c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08a      	sub	sp, #40	@ 0x28
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001734:	f107 0314 	add.w	r3, r7, #20
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	60da      	str	r2, [r3, #12]
 8001742:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a19      	ldr	r2, [pc, #100]	@ (80017b0 <HAL_SPI_MspInit+0x84>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d12b      	bne.n	80017a6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_SPI_MspInit+0x88>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	4a17      	ldr	r2, [pc, #92]	@ (80017b4 <HAL_SPI_MspInit+0x88>)
 8001758:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800175c:	6453      	str	r3, [r2, #68]	@ 0x44
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_SPI_MspInit+0x88>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001762:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_SPI_MspInit+0x88>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a10      	ldr	r2, [pc, #64]	@ (80017b4 <HAL_SPI_MspInit+0x88>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <HAL_SPI_MspInit+0x88>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001786:	23e0      	movs	r3, #224	@ 0xe0
 8001788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001796:	2305      	movs	r3, #5
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 0314 	add.w	r3, r7, #20
 800179e:	4619      	mov	r1, r3
 80017a0:	4805      	ldr	r0, [pc, #20]	@ (80017b8 <HAL_SPI_MspInit+0x8c>)
 80017a2:	f000 fad3 	bl	8001d4c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80017a6:	bf00      	nop
 80017a8:	3728      	adds	r7, #40	@ 0x28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40013000 	.word	0x40013000
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40020000 	.word	0x40020000

080017bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	@ 0x28
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a29      	ldr	r2, [pc, #164]	@ (8001880 <HAL_UART_MspInit+0xc4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d14b      	bne.n	8001876 <HAL_UART_MspInit+0xba>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e6:	4a27      	ldr	r2, [pc, #156]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 80017e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ee:	4b25      	ldr	r3, [pc, #148]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b21      	ldr	r3, [pc, #132]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	4a20      	ldr	r2, [pc, #128]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	6313      	str	r3, [r2, #48]	@ 0x30
 800180a:	4b1e      	ldr	r3, [pc, #120]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	4b1a      	ldr	r3, [pc, #104]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181e:	4a19      	ldr	r2, [pc, #100]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 8001820:	f043 0308 	orr.w	r3, r3, #8
 8001824:	6313      	str	r3, [r2, #48]	@ 0x30
 8001826:	4b17      	ldr	r3, [pc, #92]	@ (8001884 <HAL_UART_MspInit+0xc8>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PD8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001832:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001838:	2302      	movs	r3, #2
 800183a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001840:	2303      	movs	r3, #3
 8001842:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001844:	2307      	movs	r3, #7
 8001846:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4619      	mov	r1, r3
 800184e:	480e      	ldr	r0, [pc, #56]	@ (8001888 <HAL_UART_MspInit+0xcc>)
 8001850:	f000 fa7c 	bl	8001d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001854:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001862:	2303      	movs	r3, #3
 8001864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001866:	2307      	movs	r3, #7
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	4806      	ldr	r0, [pc, #24]	@ (800188c <HAL_UART_MspInit+0xd0>)
 8001872:	f000 fa6b 	bl	8001d4c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001876:	bf00      	nop
 8001878:	3728      	adds	r7, #40	@ 0x28
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40004800 	.word	0x40004800
 8001884:	40023800 	.word	0x40023800
 8001888:	40020400 	.word	0x40020400
 800188c:	40020c00 	.word	0x40020c00

08001890 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08c      	sub	sp, #48	@ 0x30
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800189c:	2300      	movs	r3, #0
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018a0:	2300      	movs	r3, #0
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001964 <HAL_InitTick+0xd4>)
 80018a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a8:	4a2e      	ldr	r2, [pc, #184]	@ (8001964 <HAL_InitTick+0xd4>)
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	6453      	str	r3, [r2, #68]	@ 0x44
 80018b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001964 <HAL_InitTick+0xd4>)
 80018b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018bc:	f107 020c 	add.w	r2, r7, #12
 80018c0:	f107 0310 	add.w	r3, r7, #16
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 ff82 	bl	80057d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80018cc:	f003 ff6c 	bl	80057a8 <HAL_RCC_GetPCLK2Freq>
 80018d0:	4603      	mov	r3, r0
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d8:	4a23      	ldr	r2, [pc, #140]	@ (8001968 <HAL_InitTick+0xd8>)
 80018da:	fba2 2303 	umull	r2, r3, r2, r3
 80018de:	0c9b      	lsrs	r3, r3, #18
 80018e0:	3b01      	subs	r3, #1
 80018e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018e4:	4b21      	ldr	r3, [pc, #132]	@ (800196c <HAL_InitTick+0xdc>)
 80018e6:	4a22      	ldr	r2, [pc, #136]	@ (8001970 <HAL_InitTick+0xe0>)
 80018e8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80018ea:	4b20      	ldr	r3, [pc, #128]	@ (800196c <HAL_InitTick+0xdc>)
 80018ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018f0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80018f2:	4a1e      	ldr	r2, [pc, #120]	@ (800196c <HAL_InitTick+0xdc>)
 80018f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80018f8:	4b1c      	ldr	r3, [pc, #112]	@ (800196c <HAL_InitTick+0xdc>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018fe:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <HAL_InitTick+0xdc>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <HAL_InitTick+0xdc>)
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800190a:	4818      	ldr	r0, [pc, #96]	@ (800196c <HAL_InitTick+0xdc>)
 800190c:	f004 fea6 	bl	800665c <HAL_TIM_Base_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001916:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800191a:	2b00      	cmp	r3, #0
 800191c:	d11b      	bne.n	8001956 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800191e:	4813      	ldr	r0, [pc, #76]	@ (800196c <HAL_InitTick+0xdc>)
 8001920:	f004 fef6 	bl	8006710 <HAL_TIM_Base_Start_IT>
 8001924:	4603      	mov	r3, r0
 8001926:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800192a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800192e:	2b00      	cmp	r3, #0
 8001930:	d111      	bne.n	8001956 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001932:	2019      	movs	r0, #25
 8001934:	f000 f9fc 	bl	8001d30 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b0f      	cmp	r3, #15
 800193c:	d808      	bhi.n	8001950 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800193e:	2200      	movs	r2, #0
 8001940:	6879      	ldr	r1, [r7, #4]
 8001942:	2019      	movs	r0, #25
 8001944:	f000 f9d8 	bl	8001cf8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001948:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <HAL_InitTick+0xe4>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	e002      	b.n	8001956 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001956:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800195a:	4618      	mov	r0, r3
 800195c:	3730      	adds	r7, #48	@ 0x30
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800
 8001968:	431bde83 	.word	0x431bde83
 800196c:	20000220 	.word	0x20000220
 8001970:	40010000 	.word	0x40010000
 8001974:	20000014 	.word	0x20000014

08001978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <NMI_Handler+0x4>

08001980 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <HardFault_Handler+0x4>

08001988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <MemManage_Handler+0x4>

08001990 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <BusFault_Handler+0x4>

08001998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <UsageFault_Handler+0x4>

080019a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019b4:	4802      	ldr	r0, [pc, #8]	@ (80019c0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80019b6:	f004 ff1b 	bl	80067f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000220 	.word	0x20000220

080019c4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80019c8:	4802      	ldr	r0, [pc, #8]	@ (80019d4 <OTG_FS_IRQHandler+0x10>)
 80019ca:	f000 fe31 	bl	8002630 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20005064 	.word	0x20005064

080019d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019e0:	4a14      	ldr	r2, [pc, #80]	@ (8001a34 <_sbrk+0x5c>)
 80019e2:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <_sbrk+0x60>)
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019ec:	4b13      	ldr	r3, [pc, #76]	@ (8001a3c <_sbrk+0x64>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d102      	bne.n	80019fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f4:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <_sbrk+0x64>)
 80019f6:	4a12      	ldr	r2, [pc, #72]	@ (8001a40 <_sbrk+0x68>)
 80019f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019fa:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <_sbrk+0x64>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4413      	add	r3, r2
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d207      	bcs.n	8001a18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a08:	f00c fb24 	bl	800e054 <__errno>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	220c      	movs	r2, #12
 8001a10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a12:	f04f 33ff 	mov.w	r3, #4294967295
 8001a16:	e009      	b.n	8001a2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a18:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1e:	4b07      	ldr	r3, [pc, #28]	@ (8001a3c <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	4a05      	ldr	r2, [pc, #20]	@ (8001a3c <_sbrk+0x64>)
 8001a28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3718      	adds	r7, #24
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20020000 	.word	0x20020000
 8001a38:	00000400 	.word	0x00000400
 8001a3c:	20000268 	.word	0x20000268
 8001a40:	20005590 	.word	0x20005590

08001a44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <SystemInit+0x20>)
 8001a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a4e:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <SystemInit+0x20>)
 8001a50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001aa0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a6c:	f7ff ffea 	bl	8001a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a70:	480c      	ldr	r0, [pc, #48]	@ (8001aa4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a72:	490d      	ldr	r1, [pc, #52]	@ (8001aa8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a74:	4a0d      	ldr	r2, [pc, #52]	@ (8001aac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a78:	e002      	b.n	8001a80 <LoopCopyDataInit>

08001a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7e:	3304      	adds	r3, #4

08001a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a84:	d3f9      	bcc.n	8001a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a86:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a88:	4c0a      	ldr	r4, [pc, #40]	@ (8001ab4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a8c:	e001      	b.n	8001a92 <LoopFillZerobss>

08001a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a90:	3204      	adds	r2, #4

08001a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a94:	d3fb      	bcc.n	8001a8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a96:	f00c fae3 	bl	800e060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a9a:	f7ff fa8d 	bl	8000fb8 <main>
  bx  lr    
 8001a9e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001aa0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001aac:	0800e208 	.word	0x0800e208
  ldr r2, =_sbss
 8001ab0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001ab4:	2000558c 	.word	0x2000558c

08001ab8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ab8:	e7fe      	b.n	8001ab8 <ADC_IRQHandler>
	...

08001abc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <HAL_Init+0x40>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8001afc <HAL_Init+0x40>)
 8001ac6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001acc:	4b0b      	ldr	r3, [pc, #44]	@ (8001afc <HAL_Init+0x40>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <HAL_Init+0x40>)
 8001ad2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ad6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad8:	4b08      	ldr	r3, [pc, #32]	@ (8001afc <HAL_Init+0x40>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a07      	ldr	r2, [pc, #28]	@ (8001afc <HAL_Init+0x40>)
 8001ade:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ae2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae4:	2003      	movs	r0, #3
 8001ae6:	f000 f8fc 	bl	8001ce2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aea:	200f      	movs	r0, #15
 8001aec:	f7ff fed0 	bl	8001890 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af0:	f7ff fd28 	bl	8001544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023c00 	.word	0x40023c00

08001b00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_IncTick+0x20>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <HAL_IncTick+0x24>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	4a04      	ldr	r2, [pc, #16]	@ (8001b24 <HAL_IncTick+0x24>)
 8001b12:	6013      	str	r3, [r2, #0]
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	20000018 	.word	0x20000018
 8001b24:	2000026c 	.word	0x2000026c

08001b28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	@ (8001b3c <HAL_GetTick+0x14>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	2000026c 	.word	0x2000026c

08001b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b48:	f7ff ffee 	bl	8001b28 <HAL_GetTick>
 8001b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b58:	d005      	beq.n	8001b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b84 <HAL_Delay+0x44>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4413      	add	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b66:	bf00      	nop
 8001b68:	f7ff ffde 	bl	8001b28 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d8f7      	bhi.n	8001b68 <HAL_Delay+0x28>
  {
  }
}
 8001b78:	bf00      	nop
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000018 	.word	0x20000018

08001b88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b98:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <__NVIC_SetPriorityGrouping+0x44>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9e:	68ba      	ldr	r2, [r7, #8]
 8001ba0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bba:	4a04      	ldr	r2, [pc, #16]	@ (8001bcc <__NVIC_SetPriorityGrouping+0x44>)
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	60d3      	str	r3, [r2, #12]
}
 8001bc0:	bf00      	nop
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd4:	4b04      	ldr	r3, [pc, #16]	@ (8001be8 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	0a1b      	lsrs	r3, r3, #8
 8001bda:	f003 0307 	and.w	r3, r3, #7
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	db0b      	blt.n	8001c16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	f003 021f 	and.w	r2, r3, #31
 8001c04:	4907      	ldr	r1, [pc, #28]	@ (8001c24 <__NVIC_EnableIRQ+0x38>)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	095b      	lsrs	r3, r3, #5
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	e000e100 	.word	0xe000e100

08001c28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	6039      	str	r1, [r7, #0]
 8001c32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	db0a      	blt.n	8001c52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	490c      	ldr	r1, [pc, #48]	@ (8001c74 <__NVIC_SetPriority+0x4c>)
 8001c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c46:	0112      	lsls	r2, r2, #4
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c50:	e00a      	b.n	8001c68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	4908      	ldr	r1, [pc, #32]	@ (8001c78 <__NVIC_SetPriority+0x50>)
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	3b04      	subs	r3, #4
 8001c60:	0112      	lsls	r2, r2, #4
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	440b      	add	r3, r1
 8001c66:	761a      	strb	r2, [r3, #24]
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000e100 	.word	0xe000e100
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b089      	sub	sp, #36	@ 0x24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	f1c3 0307 	rsb	r3, r3, #7
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	bf28      	it	cs
 8001c9a:	2304      	movcs	r3, #4
 8001c9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	2b06      	cmp	r3, #6
 8001ca4:	d902      	bls.n	8001cac <NVIC_EncodePriority+0x30>
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	3b03      	subs	r3, #3
 8001caa:	e000      	b.n	8001cae <NVIC_EncodePriority+0x32>
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43da      	mvns	r2, r3
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	401a      	ands	r2, r3
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	fa01 f303 	lsl.w	r3, r1, r3
 8001cce:	43d9      	mvns	r1, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	4313      	orrs	r3, r2
         );
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3724      	adds	r7, #36	@ 0x24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7ff ff4c 	bl	8001b88 <__NVIC_SetPriorityGrouping>
}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
 8001d04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d0a:	f7ff ff61 	bl	8001bd0 <__NVIC_GetPriorityGrouping>
 8001d0e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	68b9      	ldr	r1, [r7, #8]
 8001d14:	6978      	ldr	r0, [r7, #20]
 8001d16:	f7ff ffb1 	bl	8001c7c <NVIC_EncodePriority>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d20:	4611      	mov	r1, r2
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff ff80 	bl	8001c28 <__NVIC_SetPriority>
}
 8001d28:	bf00      	nop
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff ff54 	bl	8001bec <__NVIC_EnableIRQ>
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	@ 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	e16b      	b.n	8002040 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d68:	2201      	movs	r2, #1
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	f040 815a 	bne.w	800203a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d005      	beq.n	8001d9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d130      	bne.n	8001e00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	2203      	movs	r2, #3
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43db      	mvns	r3, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4013      	ands	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	091b      	lsrs	r3, r3, #4
 8001dea:	f003 0201 	and.w	r2, r3, #1
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	2b03      	cmp	r3, #3
 8001e0a:	d017      	beq.n	8001e3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 0303 	and.w	r3, r3, #3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d123      	bne.n	8001e90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	08da      	lsrs	r2, r3, #3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3208      	adds	r2, #8
 8001e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	220f      	movs	r2, #15
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	08da      	lsrs	r2, r3, #3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3208      	adds	r2, #8
 8001e8a:	69b9      	ldr	r1, [r7, #24]
 8001e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 0203 	and.w	r2, r3, #3
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f000 80b4 	beq.w	800203a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b60      	ldr	r3, [pc, #384]	@ (8002058 <HAL_GPIO_Init+0x30c>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eda:	4a5f      	ldr	r2, [pc, #380]	@ (8002058 <HAL_GPIO_Init+0x30c>)
 8001edc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ee0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ee2:	4b5d      	ldr	r3, [pc, #372]	@ (8002058 <HAL_GPIO_Init+0x30c>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eee:	4a5b      	ldr	r2, [pc, #364]	@ (800205c <HAL_GPIO_Init+0x310>)
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	3302      	adds	r3, #2
 8001ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	220f      	movs	r2, #15
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a52      	ldr	r2, [pc, #328]	@ (8002060 <HAL_GPIO_Init+0x314>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d02b      	beq.n	8001f72 <HAL_GPIO_Init+0x226>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a51      	ldr	r2, [pc, #324]	@ (8002064 <HAL_GPIO_Init+0x318>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d025      	beq.n	8001f6e <HAL_GPIO_Init+0x222>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a50      	ldr	r2, [pc, #320]	@ (8002068 <HAL_GPIO_Init+0x31c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d01f      	beq.n	8001f6a <HAL_GPIO_Init+0x21e>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4f      	ldr	r2, [pc, #316]	@ (800206c <HAL_GPIO_Init+0x320>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d019      	beq.n	8001f66 <HAL_GPIO_Init+0x21a>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a4e      	ldr	r2, [pc, #312]	@ (8002070 <HAL_GPIO_Init+0x324>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d013      	beq.n	8001f62 <HAL_GPIO_Init+0x216>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a4d      	ldr	r2, [pc, #308]	@ (8002074 <HAL_GPIO_Init+0x328>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00d      	beq.n	8001f5e <HAL_GPIO_Init+0x212>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a4c      	ldr	r2, [pc, #304]	@ (8002078 <HAL_GPIO_Init+0x32c>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d007      	beq.n	8001f5a <HAL_GPIO_Init+0x20e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a4b      	ldr	r2, [pc, #300]	@ (800207c <HAL_GPIO_Init+0x330>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d101      	bne.n	8001f56 <HAL_GPIO_Init+0x20a>
 8001f52:	2307      	movs	r3, #7
 8001f54:	e00e      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f56:	2308      	movs	r3, #8
 8001f58:	e00c      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f5a:	2306      	movs	r3, #6
 8001f5c:	e00a      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f5e:	2305      	movs	r3, #5
 8001f60:	e008      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f62:	2304      	movs	r3, #4
 8001f64:	e006      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f66:	2303      	movs	r3, #3
 8001f68:	e004      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	e002      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e000      	b.n	8001f74 <HAL_GPIO_Init+0x228>
 8001f72:	2300      	movs	r3, #0
 8001f74:	69fa      	ldr	r2, [r7, #28]
 8001f76:	f002 0203 	and.w	r2, r2, #3
 8001f7a:	0092      	lsls	r2, r2, #2
 8001f7c:	4093      	lsls	r3, r2
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f84:	4935      	ldr	r1, [pc, #212]	@ (800205c <HAL_GPIO_Init+0x310>)
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	089b      	lsrs	r3, r3, #2
 8001f8a:	3302      	adds	r3, #2
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f92:	4b3b      	ldr	r3, [pc, #236]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fb6:	4a32      	ldr	r2, [pc, #200]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fbc:	4b30      	ldr	r3, [pc, #192]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fe0:	4a27      	ldr	r2, [pc, #156]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fe6:	4b26      	ldr	r3, [pc, #152]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800200a:	4a1d      	ldr	r2, [pc, #116]	@ (8002080 <HAL_GPIO_Init+0x334>)
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002010:	4b1b      	ldr	r3, [pc, #108]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	43db      	mvns	r3, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4013      	ands	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	4313      	orrs	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002034:	4a12      	ldr	r2, [pc, #72]	@ (8002080 <HAL_GPIO_Init+0x334>)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3301      	adds	r3, #1
 800203e:	61fb      	str	r3, [r7, #28]
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	2b0f      	cmp	r3, #15
 8002044:	f67f ae90 	bls.w	8001d68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	3724      	adds	r7, #36	@ 0x24
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40023800 	.word	0x40023800
 800205c:	40013800 	.word	0x40013800
 8002060:	40020000 	.word	0x40020000
 8002064:	40020400 	.word	0x40020400
 8002068:	40020800 	.word	0x40020800
 800206c:	40020c00 	.word	0x40020c00
 8002070:	40021000 	.word	0x40021000
 8002074:	40021400 	.word	0x40021400
 8002078:	40021800 	.word	0x40021800
 800207c:	40021c00 	.word	0x40021c00
 8002080:	40013c00 	.word	0x40013c00

08002084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	460b      	mov	r3, r1
 800208e:	807b      	strh	r3, [r7, #2]
 8002090:	4613      	mov	r3, r2
 8002092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002094:	787b      	ldrb	r3, [r7, #1]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800209a:	887a      	ldrh	r2, [r7, #2]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020a0:	e003      	b.n	80020aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020a2:	887b      	ldrh	r3, [r7, #2]
 80020a4:	041a      	lsls	r2, r3, #16
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	619a      	str	r2, [r3, #24]
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b086      	sub	sp, #24
 80020ba:	af02      	add	r7, sp, #8
 80020bc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e059      	b.n	800217c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d106      	bne.n	80020e8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f00b fbe4 	bl	800d8b0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2203      	movs	r2, #3
 80020ec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020f6:	d102      	bne.n	80020fe <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f005 f87f 	bl	8007206 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6818      	ldr	r0, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	7c1a      	ldrb	r2, [r3, #16]
 8002110:	f88d 2000 	strb.w	r2, [sp]
 8002114:	3304      	adds	r3, #4
 8002116:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002118:	f005 f800 	bl	800711c <USB_CoreInit>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d005      	beq.n	800212e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2202      	movs	r2, #2
 8002126:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e026      	b.n	800217c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2101      	movs	r1, #1
 8002134:	4618      	mov	r0, r3
 8002136:	f005 f877 	bl	8007228 <USB_SetCurrentMode>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d005      	beq.n	800214c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2202      	movs	r2, #2
 8002144:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e017      	b.n	800217c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6818      	ldr	r0, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	7c1a      	ldrb	r2, [r3, #16]
 8002154:	f88d 2000 	strb.w	r2, [sp]
 8002158:	3304      	adds	r3, #4
 800215a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800215c:	f005 fa20 	bl	80075a0 <USB_HostInit>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d005      	beq.n	8002172 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2202      	movs	r2, #2
 800216a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e004      	b.n	800217c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2201      	movs	r2, #1
 8002176:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002184:	b590      	push	{r4, r7, lr}
 8002186:	b08b      	sub	sp, #44	@ 0x2c
 8002188:	af04      	add	r7, sp, #16
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	4608      	mov	r0, r1
 800218e:	4611      	mov	r1, r2
 8002190:	461a      	mov	r2, r3
 8002192:	4603      	mov	r3, r0
 8002194:	70fb      	strb	r3, [r7, #3]
 8002196:	460b      	mov	r3, r1
 8002198:	70bb      	strb	r3, [r7, #2]
 800219a:	4613      	mov	r3, r2
 800219c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800219e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80021a0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d101      	bne.n	80021b0 <HAL_HCD_HC_Init+0x2c>
 80021ac:	2302      	movs	r3, #2
 80021ae:	e09d      	b.n	80022ec <HAL_HCD_HC_Init+0x168>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80021b8:	78fa      	ldrb	r2, [r7, #3]
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	011b      	lsls	r3, r3, #4
 80021c0:	1a9b      	subs	r3, r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	3319      	adds	r3, #25
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	011b      	lsls	r3, r3, #4
 80021d4:	1a9b      	subs	r3, r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	3314      	adds	r3, #20
 80021dc:	787a      	ldrb	r2, [r7, #1]
 80021de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	3315      	adds	r3, #21
 80021f0:	78fa      	ldrb	r2, [r7, #3]
 80021f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80021f4:	78fa      	ldrb	r2, [r7, #3]
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	4613      	mov	r3, r2
 80021fa:	011b      	lsls	r3, r3, #4
 80021fc:	1a9b      	subs	r3, r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	440b      	add	r3, r1
 8002202:	3326      	adds	r3, #38	@ 0x26
 8002204:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002208:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	78bb      	ldrb	r3, [r7, #2]
 800220e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002212:	b2d8      	uxtb	r0, r3
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	3316      	adds	r3, #22
 8002222:	4602      	mov	r2, r0
 8002224:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002226:	78fb      	ldrb	r3, [r7, #3]
 8002228:	4619      	mov	r1, r3
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 fba4 	bl	8002978 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002230:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002234:	2b00      	cmp	r3, #0
 8002236:	da0a      	bge.n	800224e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002238:	78fa      	ldrb	r2, [r7, #3]
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	011b      	lsls	r3, r3, #4
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	3317      	adds	r3, #23
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
 800224c:	e009      	b.n	8002262 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800224e:	78fa      	ldrb	r2, [r7, #3]
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	4613      	mov	r3, r2
 8002254:	011b      	lsls	r3, r3, #4
 8002256:	1a9b      	subs	r3, r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	440b      	add	r3, r1
 800225c:	3317      	adds	r3, #23
 800225e:	2200      	movs	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f005 fafe 	bl	8007868 <USB_GetHostSpeed>
 800226c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800226e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002272:	2b01      	cmp	r3, #1
 8002274:	d10b      	bne.n	800228e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002276:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_HCD_HC_Init+0x10a>
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d104      	bne.n	800228e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	2bbc      	cmp	r3, #188	@ 0xbc
 8002288:	d901      	bls.n	800228e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800228a:	23bc      	movs	r3, #188	@ 0xbc
 800228c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	4613      	mov	r3, r2
 8002294:	011b      	lsls	r3, r3, #4
 8002296:	1a9b      	subs	r3, r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	440b      	add	r3, r1
 800229c:	3318      	adds	r3, #24
 800229e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80022a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80022a4:	78fa      	ldrb	r2, [r7, #3]
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	b298      	uxth	r0, r3
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	3328      	adds	r3, #40	@ 0x28
 80022b8:	4602      	mov	r2, r0
 80022ba:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	787c      	ldrb	r4, [r7, #1]
 80022c6:	78ba      	ldrb	r2, [r7, #2]
 80022c8:	78f9      	ldrb	r1, [r7, #3]
 80022ca:	9302      	str	r3, [sp, #8]
 80022cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	4623      	mov	r3, r4
 80022da:	f005 faed 	bl	80078b8 <USB_HC_Init>
 80022de:	4603      	mov	r3, r0
 80022e0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	371c      	adds	r7, #28
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd90      	pop	{r4, r7, pc}

080022f4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	4608      	mov	r0, r1
 80022fe:	4611      	mov	r1, r2
 8002300:	461a      	mov	r2, r3
 8002302:	4603      	mov	r3, r0
 8002304:	70fb      	strb	r3, [r7, #3]
 8002306:	460b      	mov	r3, r1
 8002308:	70bb      	strb	r3, [r7, #2]
 800230a:	4613      	mov	r3, r2
 800230c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	3317      	adds	r3, #23
 800231e:	78ba      	ldrb	r2, [r7, #2]
 8002320:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002322:	78fa      	ldrb	r2, [r7, #3]
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	3326      	adds	r3, #38	@ 0x26
 8002332:	787a      	ldrb	r2, [r7, #1]
 8002334:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002336:	7c3b      	ldrb	r3, [r7, #16]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d114      	bne.n	8002366 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800233c:	78fa      	ldrb	r2, [r7, #3]
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	1a9b      	subs	r3, r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	332a      	adds	r3, #42	@ 0x2a
 800234c:	2203      	movs	r2, #3
 800234e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002350:	78fa      	ldrb	r2, [r7, #3]
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	011b      	lsls	r3, r3, #4
 8002358:	1a9b      	subs	r3, r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	3319      	adds	r3, #25
 8002360:	7f3a      	ldrb	r2, [r7, #28]
 8002362:	701a      	strb	r2, [r3, #0]
 8002364:	e009      	b.n	800237a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002366:	78fa      	ldrb	r2, [r7, #3]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	1a9b      	subs	r3, r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	332a      	adds	r3, #42	@ 0x2a
 8002376:	2202      	movs	r2, #2
 8002378:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800237a:	787b      	ldrb	r3, [r7, #1]
 800237c:	2b03      	cmp	r3, #3
 800237e:	f200 8102 	bhi.w	8002586 <HAL_HCD_HC_SubmitRequest+0x292>
 8002382:	a201      	add	r2, pc, #4	@ (adr r2, 8002388 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002388:	08002399 	.word	0x08002399
 800238c:	08002571 	.word	0x08002571
 8002390:	0800245d 	.word	0x0800245d
 8002394:	080024e7 	.word	0x080024e7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002398:	7c3b      	ldrb	r3, [r7, #16]
 800239a:	2b01      	cmp	r3, #1
 800239c:	f040 80f5 	bne.w	800258a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80023a0:	78bb      	ldrb	r3, [r7, #2]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d12d      	bne.n	8002402 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80023a6:	8b3b      	ldrh	r3, [r7, #24]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d109      	bne.n	80023c0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80023ac:	78fa      	ldrb	r2, [r7, #3]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	1a9b      	subs	r3, r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	333d      	adds	r3, #61	@ 0x3d
 80023bc:	2201      	movs	r2, #1
 80023be:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80023c0:	78fa      	ldrb	r2, [r7, #3]
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	4613      	mov	r3, r2
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	1a9b      	subs	r3, r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	333d      	adds	r3, #61	@ 0x3d
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10a      	bne.n	80023ec <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	1a9b      	subs	r3, r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	440b      	add	r3, r1
 80023e4:	332a      	adds	r3, #42	@ 0x2a
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80023ea:	e0ce      	b.n	800258a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023ec:	78fa      	ldrb	r2, [r7, #3]
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	4613      	mov	r3, r2
 80023f2:	011b      	lsls	r3, r3, #4
 80023f4:	1a9b      	subs	r3, r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	440b      	add	r3, r1
 80023fa:	332a      	adds	r3, #42	@ 0x2a
 80023fc:	2202      	movs	r2, #2
 80023fe:	701a      	strb	r2, [r3, #0]
      break;
 8002400:	e0c3      	b.n	800258a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002402:	78fa      	ldrb	r2, [r7, #3]
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	1a9b      	subs	r3, r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	331a      	adds	r3, #26
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b01      	cmp	r3, #1
 8002416:	f040 80b8 	bne.w	800258a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800241a:	78fa      	ldrb	r2, [r7, #3]
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	4613      	mov	r3, r2
 8002420:	011b      	lsls	r3, r3, #4
 8002422:	1a9b      	subs	r3, r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	440b      	add	r3, r1
 8002428:	333c      	adds	r3, #60	@ 0x3c
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10a      	bne.n	8002446 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002430:	78fa      	ldrb	r2, [r7, #3]
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	011b      	lsls	r3, r3, #4
 8002438:	1a9b      	subs	r3, r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	332a      	adds	r3, #42	@ 0x2a
 8002440:	2200      	movs	r2, #0
 8002442:	701a      	strb	r2, [r3, #0]
      break;
 8002444:	e0a1      	b.n	800258a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002446:	78fa      	ldrb	r2, [r7, #3]
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	1a9b      	subs	r3, r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	332a      	adds	r3, #42	@ 0x2a
 8002456:	2202      	movs	r2, #2
 8002458:	701a      	strb	r2, [r3, #0]
      break;
 800245a:	e096      	b.n	800258a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800245c:	78bb      	ldrb	r3, [r7, #2]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d120      	bne.n	80024a4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002462:	78fa      	ldrb	r2, [r7, #3]
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	1a9b      	subs	r3, r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	333d      	adds	r3, #61	@ 0x3d
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10a      	bne.n	800248e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002478:	78fa      	ldrb	r2, [r7, #3]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	1a9b      	subs	r3, r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	332a      	adds	r3, #42	@ 0x2a
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800248c:	e07e      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800248e:	78fa      	ldrb	r2, [r7, #3]
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	011b      	lsls	r3, r3, #4
 8002496:	1a9b      	subs	r3, r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	440b      	add	r3, r1
 800249c:	332a      	adds	r3, #42	@ 0x2a
 800249e:	2202      	movs	r2, #2
 80024a0:	701a      	strb	r2, [r3, #0]
      break;
 80024a2:	e073      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80024a4:	78fa      	ldrb	r2, [r7, #3]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	333c      	adds	r3, #60	@ 0x3c
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10a      	bne.n	80024d0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024ba:	78fa      	ldrb	r2, [r7, #3]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	011b      	lsls	r3, r3, #4
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	332a      	adds	r3, #42	@ 0x2a
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]
      break;
 80024ce:	e05d      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	332a      	adds	r3, #42	@ 0x2a
 80024e0:	2202      	movs	r2, #2
 80024e2:	701a      	strb	r2, [r3, #0]
      break;
 80024e4:	e052      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80024e6:	78bb      	ldrb	r3, [r7, #2]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d120      	bne.n	800252e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	1a9b      	subs	r3, r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	333d      	adds	r3, #61	@ 0x3d
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10a      	bne.n	8002518 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002502:	78fa      	ldrb	r2, [r7, #3]
 8002504:	6879      	ldr	r1, [r7, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	1a9b      	subs	r3, r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	440b      	add	r3, r1
 8002510:	332a      	adds	r3, #42	@ 0x2a
 8002512:	2200      	movs	r2, #0
 8002514:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002516:	e039      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002518:	78fa      	ldrb	r2, [r7, #3]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	011b      	lsls	r3, r3, #4
 8002520:	1a9b      	subs	r3, r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	332a      	adds	r3, #42	@ 0x2a
 8002528:	2202      	movs	r2, #2
 800252a:	701a      	strb	r2, [r3, #0]
      break;
 800252c:	e02e      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800252e:	78fa      	ldrb	r2, [r7, #3]
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	4613      	mov	r3, r2
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	1a9b      	subs	r3, r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	440b      	add	r3, r1
 800253c:	333c      	adds	r3, #60	@ 0x3c
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10a      	bne.n	800255a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002544:	78fa      	ldrb	r2, [r7, #3]
 8002546:	6879      	ldr	r1, [r7, #4]
 8002548:	4613      	mov	r3, r2
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	1a9b      	subs	r3, r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	332a      	adds	r3, #42	@ 0x2a
 8002554:	2200      	movs	r2, #0
 8002556:	701a      	strb	r2, [r3, #0]
      break;
 8002558:	e018      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800255a:	78fa      	ldrb	r2, [r7, #3]
 800255c:	6879      	ldr	r1, [r7, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	011b      	lsls	r3, r3, #4
 8002562:	1a9b      	subs	r3, r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	440b      	add	r3, r1
 8002568:	332a      	adds	r3, #42	@ 0x2a
 800256a:	2202      	movs	r2, #2
 800256c:	701a      	strb	r2, [r3, #0]
      break;
 800256e:	e00d      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002570:	78fa      	ldrb	r2, [r7, #3]
 8002572:	6879      	ldr	r1, [r7, #4]
 8002574:	4613      	mov	r3, r2
 8002576:	011b      	lsls	r3, r3, #4
 8002578:	1a9b      	subs	r3, r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	440b      	add	r3, r1
 800257e:	332a      	adds	r3, #42	@ 0x2a
 8002580:	2200      	movs	r2, #0
 8002582:	701a      	strb	r2, [r3, #0]
      break;
 8002584:	e002      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002586:	bf00      	nop
 8002588:	e000      	b.n	800258c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800258a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	332c      	adds	r3, #44	@ 0x2c
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	8b39      	ldrh	r1, [r7, #24]
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	4613      	mov	r3, r2
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	1a9b      	subs	r3, r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4403      	add	r3, r0
 80025b0:	3334      	adds	r3, #52	@ 0x34
 80025b2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	334c      	adds	r3, #76	@ 0x4c
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80025c8:	78fa      	ldrb	r2, [r7, #3]
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	011b      	lsls	r3, r3, #4
 80025d0:	1a9b      	subs	r3, r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	440b      	add	r3, r1
 80025d6:	3338      	adds	r3, #56	@ 0x38
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80025dc:	78fa      	ldrb	r2, [r7, #3]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	3315      	adds	r3, #21
 80025ec:	78fa      	ldrb	r2, [r7, #3]
 80025ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	6879      	ldr	r1, [r7, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	011b      	lsls	r3, r3, #4
 80025f8:	1a9b      	subs	r3, r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	440b      	add	r3, r1
 80025fe:	334d      	adds	r3, #77	@ 0x4d
 8002600:	2200      	movs	r2, #0
 8002602:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6818      	ldr	r0, [r3, #0]
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	4613      	mov	r3, r2
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	1a9b      	subs	r3, r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	3310      	adds	r3, #16
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	4413      	add	r3, r2
 8002618:	1d19      	adds	r1, r3, #4
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	799b      	ldrb	r3, [r3, #6]
 800261e:	461a      	mov	r2, r3
 8002620:	f005 fa76 	bl	8007b10 <USB_HC_StartXfer>
 8002624:	4603      	mov	r3, r0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop

08002630 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f004 ff64 	bl	8007514 <USB_GetMode>
 800264c:	4603      	mov	r3, r0
 800264e:	2b01      	cmp	r3, #1
 8002650:	f040 80fb 	bne.w	800284a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f004 ff27 	bl	80074ac <USB_ReadInterrupts>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 80f1 	beq.w	8002848 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f004 ff1e 	bl	80074ac <USB_ReadInterrupts>
 8002670:	4603      	mov	r3, r0
 8002672:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002676:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800267a:	d104      	bne.n	8002686 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002684:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f004 ff0e 	bl	80074ac <USB_ReadInterrupts>
 8002690:	4603      	mov	r3, r0
 8002692:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002696:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800269a:	d104      	bne.n	80026a6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80026a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f004 fefe 	bl	80074ac <USB_ReadInterrupts>
 80026b0:	4603      	mov	r3, r0
 80026b2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026ba:	d104      	bne.n	80026c6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80026c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f004 feee 	bl	80074ac <USB_ReadInterrupts>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d103      	bne.n	80026e2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2202      	movs	r2, #2
 80026e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f004 fee0 	bl	80074ac <USB_ReadInterrupts>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026f6:	d120      	bne.n	800273a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002700:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d113      	bne.n	800273a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002712:	2110      	movs	r1, #16
 8002714:	6938      	ldr	r0, [r7, #16]
 8002716:	f004 fdd3 	bl	80072c0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800271a:	6938      	ldr	r0, [r7, #16]
 800271c:	f004 fe02 	bl	8007324 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	7a5b      	ldrb	r3, [r3, #9]
 8002724:	2b02      	cmp	r3, #2
 8002726:	d105      	bne.n	8002734 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2101      	movs	r1, #1
 800272e:	4618      	mov	r0, r3
 8002730:	f004 fffa 	bl	8007728 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f00b f939 	bl	800d9ac <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f004 feb4 	bl	80074ac <USB_ReadInterrupts>
 8002744:	4603      	mov	r3, r0
 8002746:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800274a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800274e:	d102      	bne.n	8002756 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f001 fd4d 	bl	80041f0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4618      	mov	r0, r3
 800275c:	f004 fea6 	bl	80074ac <USB_ReadInterrupts>
 8002760:	4603      	mov	r3, r0
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b08      	cmp	r3, #8
 8002768:	d106      	bne.n	8002778 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f00b f902 	bl	800d974 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2208      	movs	r2, #8
 8002776:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f004 fe95 	bl	80074ac <USB_ReadInterrupts>
 8002782:	4603      	mov	r3, r0
 8002784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002788:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800278c:	d139      	bne.n	8002802 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f005 fc36 	bl	8008004 <USB_HC_ReadInterrupt>
 8002798:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	e025      	b.n	80027ec <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	fa22 f303 	lsr.w	r3, r2, r3
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d018      	beq.n	80027e6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	015a      	lsls	r2, r3, #5
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	4413      	add	r3, r2
 80027bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027ca:	d106      	bne.n	80027da <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	4619      	mov	r1, r3
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 f905 	bl	80029e2 <HCD_HC_IN_IRQHandler>
 80027d8:	e005      	b.n	80027e6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	4619      	mov	r1, r3
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 ff67 	bl	80036b4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	3301      	adds	r3, #1
 80027ea:	617b      	str	r3, [r7, #20]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	795b      	ldrb	r3, [r3, #5]
 80027f0:	461a      	mov	r2, r3
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d3d3      	bcc.n	80027a0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002800:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f004 fe50 	bl	80074ac <USB_ReadInterrupts>
 800280c:	4603      	mov	r3, r0
 800280e:	f003 0310 	and.w	r3, r3, #16
 8002812:	2b10      	cmp	r3, #16
 8002814:	d101      	bne.n	800281a <HAL_HCD_IRQHandler+0x1ea>
 8002816:	2301      	movs	r3, #1
 8002818:	e000      	b.n	800281c <HAL_HCD_IRQHandler+0x1ec>
 800281a:	2300      	movs	r3, #0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d014      	beq.n	800284a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	699a      	ldr	r2, [r3, #24]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 0210 	bic.w	r2, r2, #16
 800282e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f001 fbfe 	bl	8004032 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	699a      	ldr	r2, [r3, #24]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f042 0210 	orr.w	r2, r2, #16
 8002844:	619a      	str	r2, [r3, #24]
 8002846:	e000      	b.n	800284a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002848:	bf00      	nop
    }
  }
}
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800285e:	2b01      	cmp	r3, #1
 8002860:	d101      	bne.n	8002866 <HAL_HCD_Start+0x16>
 8002862:	2302      	movs	r3, #2
 8002864:	e013      	b.n	800288e <HAL_HCD_Start+0x3e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2101      	movs	r1, #1
 8002874:	4618      	mov	r0, r3
 8002876:	f004 ffbe 	bl	80077f6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f004 fcb0 	bl	80071e4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b082      	sub	sp, #8
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_HCD_Stop+0x16>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e00d      	b.n	80028c8 <HAL_HCD_Stop+0x32>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f005 fd11 	bl	80082e0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f004 ff60 	bl	80077a2 <USB_ResetPort>
 80028e2:	4603      	mov	r3, r0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80028f8:	78fa      	ldrb	r2, [r7, #3]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	334c      	adds	r3, #76	@ 0x4c
 8002908:	781b      	ldrb	r3, [r3, #0]
}
 800290a:	4618      	mov	r0, r3
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
 800291e:	460b      	mov	r3, r1
 8002920:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002922:	78fa      	ldrb	r2, [r7, #3]
 8002924:	6879      	ldr	r1, [r7, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	1a9b      	subs	r3, r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	440b      	add	r3, r1
 8002930:	3338      	adds	r3, #56	@ 0x38
 8002932:	681b      	ldr	r3, [r3, #0]
}
 8002934:	4618      	mov	r0, r3
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f004 ffa2 	bl	8007896 <USB_GetCurrentFrame>
 8002952:	4603      	mov	r3, r0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f004 ff7d 	bl	8007868 <USB_GetHostSpeed>
 800296e:	4603      	mov	r3, r0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	460b      	mov	r3, r1
 8002982:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002984:	78fa      	ldrb	r2, [r7, #3]
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	4613      	mov	r3, r2
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	1a9b      	subs	r3, r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	331a      	adds	r3, #26
 8002994:	2200      	movs	r2, #0
 8002996:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002998:	78fa      	ldrb	r2, [r7, #3]
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	4613      	mov	r3, r2
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	1a9b      	subs	r3, r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	331b      	adds	r3, #27
 80029a8:	2200      	movs	r2, #0
 80029aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80029ac:	78fa      	ldrb	r2, [r7, #3]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	3325      	adds	r3, #37	@ 0x25
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	011b      	lsls	r3, r3, #4
 80029c8:	1a9b      	subs	r3, r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	3324      	adds	r3, #36	@ 0x24
 80029d0:	2200      	movs	r2, #0
 80029d2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b086      	sub	sp, #24
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
 80029ea:	460b      	mov	r3, r1
 80029ec:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	78fa      	ldrb	r2, [r7, #3]
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f004 fd66 	bl	80074d2 <USB_ReadChInterrupts>
 8002a06:	4603      	mov	r3, r0
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	2b04      	cmp	r3, #4
 8002a0e:	d11a      	bne.n	8002a46 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002a10:	78fb      	ldrb	r3, [r7, #3]
 8002a12:	015a      	lsls	r2, r3, #5
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	4413      	add	r3, r2
 8002a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	2304      	movs	r3, #4
 8002a20:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a22:	78fa      	ldrb	r2, [r7, #3]
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	1a9b      	subs	r3, r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	440b      	add	r3, r1
 8002a30:	334d      	adds	r3, #77	@ 0x4d
 8002a32:	2207      	movs	r2, #7
 8002a34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	78fa      	ldrb	r2, [r7, #3]
 8002a3c:	4611      	mov	r1, r2
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f005 faf1 	bl	8008026 <USB_HC_Halt>
 8002a44:	e09e      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	78fa      	ldrb	r2, [r7, #3]
 8002a4c:	4611      	mov	r1, r2
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f004 fd3f 	bl	80074d2 <USB_ReadChInterrupts>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a5e:	d11b      	bne.n	8002a98 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002a60:	78fb      	ldrb	r3, [r7, #3]
 8002a62:	015a      	lsls	r2, r3, #5
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	4413      	add	r3, r2
 8002a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a72:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002a74:	78fa      	ldrb	r2, [r7, #3]
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	011b      	lsls	r3, r3, #4
 8002a7c:	1a9b      	subs	r3, r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	334d      	adds	r3, #77	@ 0x4d
 8002a84:	2208      	movs	r2, #8
 8002a86:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	78fa      	ldrb	r2, [r7, #3]
 8002a8e:	4611      	mov	r1, r2
 8002a90:	4618      	mov	r0, r3
 8002a92:	f005 fac8 	bl	8008026 <USB_HC_Halt>
 8002a96:	e075      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	78fa      	ldrb	r2, [r7, #3]
 8002a9e:	4611      	mov	r1, r2
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f004 fd16 	bl	80074d2 <USB_ReadChInterrupts>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	f003 0308 	and.w	r3, r3, #8
 8002aac:	2b08      	cmp	r3, #8
 8002aae:	d11a      	bne.n	8002ae6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	015a      	lsls	r2, r3, #5
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002abc:	461a      	mov	r2, r3
 8002abe:	2308      	movs	r3, #8
 8002ac0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	334d      	adds	r3, #77	@ 0x4d
 8002ad2:	2206      	movs	r2, #6
 8002ad4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	4611      	mov	r1, r2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f005 faa1 	bl	8008026 <USB_HC_Halt>
 8002ae4:	e04e      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	78fa      	ldrb	r2, [r7, #3]
 8002aec:	4611      	mov	r1, r2
 8002aee:	4618      	mov	r0, r3
 8002af0:	f004 fcef 	bl	80074d2 <USB_ReadChInterrupts>
 8002af4:	4603      	mov	r3, r0
 8002af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002afa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002afe:	d11b      	bne.n	8002b38 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002b00:	78fb      	ldrb	r3, [r7, #3]
 8002b02:	015a      	lsls	r2, r3, #5
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	4413      	add	r3, r2
 8002b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b12:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002b14:	78fa      	ldrb	r2, [r7, #3]
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	1a9b      	subs	r3, r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	440b      	add	r3, r1
 8002b22:	334d      	adds	r3, #77	@ 0x4d
 8002b24:	2209      	movs	r2, #9
 8002b26:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	78fa      	ldrb	r2, [r7, #3]
 8002b2e:	4611      	mov	r1, r2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f005 fa78 	bl	8008026 <USB_HC_Halt>
 8002b36:	e025      	b.n	8002b84 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	78fa      	ldrb	r2, [r7, #3]
 8002b3e:	4611      	mov	r1, r2
 8002b40:	4618      	mov	r0, r3
 8002b42:	f004 fcc6 	bl	80074d2 <USB_ReadChInterrupts>
 8002b46:	4603      	mov	r3, r0
 8002b48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b4c:	2b80      	cmp	r3, #128	@ 0x80
 8002b4e:	d119      	bne.n	8002b84 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002b50:	78fb      	ldrb	r3, [r7, #3]
 8002b52:	015a      	lsls	r2, r3, #5
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	4413      	add	r3, r2
 8002b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	2380      	movs	r3, #128	@ 0x80
 8002b60:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b62:	78fa      	ldrb	r2, [r7, #3]
 8002b64:	6879      	ldr	r1, [r7, #4]
 8002b66:	4613      	mov	r3, r2
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	1a9b      	subs	r3, r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	440b      	add	r3, r1
 8002b70:	334d      	adds	r3, #77	@ 0x4d
 8002b72:	2207      	movs	r2, #7
 8002b74:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	78fa      	ldrb	r2, [r7, #3]
 8002b7c:	4611      	mov	r1, r2
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f005 fa51 	bl	8008026 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	78fa      	ldrb	r2, [r7, #3]
 8002b8a:	4611      	mov	r1, r2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f004 fca0 	bl	80074d2 <USB_ReadChInterrupts>
 8002b92:	4603      	mov	r3, r0
 8002b94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b9c:	d112      	bne.n	8002bc4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	78fa      	ldrb	r2, [r7, #3]
 8002ba4:	4611      	mov	r1, r2
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f005 fa3d 	bl	8008026 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002bac:	78fb      	ldrb	r3, [r7, #3]
 8002bae:	015a      	lsls	r2, r3, #5
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bb8:	461a      	mov	r2, r3
 8002bba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bbe:	6093      	str	r3, [r2, #8]
 8002bc0:	f000 bd75 	b.w	80036ae <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	78fa      	ldrb	r2, [r7, #3]
 8002bca:	4611      	mov	r1, r2
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f004 fc80 	bl	80074d2 <USB_ReadChInterrupts>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	f040 8128 	bne.w	8002e2e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002bde:	78fb      	ldrb	r3, [r7, #3]
 8002be0:	015a      	lsls	r2, r3, #5
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	4413      	add	r3, r2
 8002be6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bea:	461a      	mov	r2, r3
 8002bec:	2320      	movs	r3, #32
 8002bee:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002bf0:	78fa      	ldrb	r2, [r7, #3]
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	1a9b      	subs	r3, r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	331b      	adds	r3, #27
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d119      	bne.n	8002c3a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c06:	78fa      	ldrb	r2, [r7, #3]
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	011b      	lsls	r3, r3, #4
 8002c0e:	1a9b      	subs	r3, r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	331b      	adds	r3, #27
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c1a:	78fb      	ldrb	r3, [r7, #3]
 8002c1c:	015a      	lsls	r2, r3, #5
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	4413      	add	r3, r2
 8002c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	78fa      	ldrb	r2, [r7, #3]
 8002c2a:	0151      	lsls	r1, r2, #5
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	440a      	add	r2, r1
 8002c30:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c38:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	799b      	ldrb	r3, [r3, #6]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d01b      	beq.n	8002c7a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	1a9b      	subs	r3, r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	3330      	adds	r3, #48	@ 0x30
 8002c52:	6819      	ldr	r1, [r3, #0]
 8002c54:	78fb      	ldrb	r3, [r7, #3]
 8002c56:	015a      	lsls	r2, r3, #5
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c66:	78fa      	ldrb	r2, [r7, #3]
 8002c68:	1ac9      	subs	r1, r1, r3
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4403      	add	r3, r0
 8002c76:	3338      	adds	r3, #56	@ 0x38
 8002c78:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002c7a:	78fa      	ldrb	r2, [r7, #3]
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	1a9b      	subs	r3, r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	440b      	add	r3, r1
 8002c88:	334d      	adds	r3, #77	@ 0x4d
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002c8e:	78fa      	ldrb	r2, [r7, #3]
 8002c90:	6879      	ldr	r1, [r7, #4]
 8002c92:	4613      	mov	r3, r2
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	1a9b      	subs	r3, r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	440b      	add	r3, r1
 8002c9c:	3344      	adds	r3, #68	@ 0x44
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002ca2:	78fb      	ldrb	r3, [r7, #3]
 8002ca4:	015a      	lsls	r2, r3, #5
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	4413      	add	r3, r2
 8002caa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cae:	461a      	mov	r2, r3
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cb4:	78fa      	ldrb	r2, [r7, #3]
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	011b      	lsls	r3, r3, #4
 8002cbc:	1a9b      	subs	r3, r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	3326      	adds	r3, #38	@ 0x26
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002cca:	78fa      	ldrb	r2, [r7, #3]
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	3326      	adds	r3, #38	@ 0x26
 8002cda:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d110      	bne.n	8002d02 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	78fa      	ldrb	r2, [r7, #3]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f005 f99c 	bl	8008026 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002cee:	78fb      	ldrb	r3, [r7, #3]
 8002cf0:	015a      	lsls	r2, r3, #5
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	2310      	movs	r3, #16
 8002cfe:	6093      	str	r3, [r2, #8]
 8002d00:	e03d      	b.n	8002d7e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002d02:	78fa      	ldrb	r2, [r7, #3]
 8002d04:	6879      	ldr	r1, [r7, #4]
 8002d06:	4613      	mov	r3, r2
 8002d08:	011b      	lsls	r3, r3, #4
 8002d0a:	1a9b      	subs	r3, r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	440b      	add	r3, r1
 8002d10:	3326      	adds	r3, #38	@ 0x26
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d00a      	beq.n	8002d2e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002d18:	78fa      	ldrb	r2, [r7, #3]
 8002d1a:	6879      	ldr	r1, [r7, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	011b      	lsls	r3, r3, #4
 8002d20:	1a9b      	subs	r3, r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	440b      	add	r3, r1
 8002d26:	3326      	adds	r3, #38	@ 0x26
 8002d28:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d127      	bne.n	8002d7e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002d2e:	78fb      	ldrb	r3, [r7, #3]
 8002d30:	015a      	lsls	r2, r3, #5
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4413      	add	r3, r2
 8002d36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	78fa      	ldrb	r2, [r7, #3]
 8002d3e:	0151      	lsls	r1, r2, #5
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	440a      	add	r2, r1
 8002d44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d48:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002d4c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002d4e:	78fa      	ldrb	r2, [r7, #3]
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	334c      	adds	r3, #76	@ 0x4c
 8002d5e:	2201      	movs	r2, #1
 8002d60:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	334c      	adds	r3, #76	@ 0x4c
 8002d72:	781a      	ldrb	r2, [r3, #0]
 8002d74:	78fb      	ldrb	r3, [r7, #3]
 8002d76:	4619      	mov	r1, r3
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f00a fe25 	bl	800d9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	799b      	ldrb	r3, [r3, #6]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d13b      	bne.n	8002dfe <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002d86:	78fa      	ldrb	r2, [r7, #3]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	1a9b      	subs	r3, r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	3338      	adds	r3, #56	@ 0x38
 8002d96:	6819      	ldr	r1, [r3, #0]
 8002d98:	78fa      	ldrb	r2, [r7, #3]
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	1a9b      	subs	r3, r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4403      	add	r3, r0
 8002da6:	3328      	adds	r3, #40	@ 0x28
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	440b      	add	r3, r1
 8002dac:	1e59      	subs	r1, r3, #1
 8002dae:	78fa      	ldrb	r2, [r7, #3]
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	1a9b      	subs	r3, r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4403      	add	r3, r0
 8002dbc:	3328      	adds	r3, #40	@ 0x28
 8002dbe:	881b      	ldrh	r3, [r3, #0]
 8002dc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 8470 	beq.w	80036ae <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	1a9b      	subs	r3, r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	440b      	add	r3, r1
 8002ddc:	333c      	adds	r3, #60	@ 0x3c
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	f083 0301 	eor.w	r3, r3, #1
 8002de6:	b2d8      	uxtb	r0, r3
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	1a9b      	subs	r3, r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	333c      	adds	r3, #60	@ 0x3c
 8002df6:	4602      	mov	r2, r0
 8002df8:	701a      	strb	r2, [r3, #0]
 8002dfa:	f000 bc58 	b.w	80036ae <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002dfe:	78fa      	ldrb	r2, [r7, #3]
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	1a9b      	subs	r3, r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	333c      	adds	r3, #60	@ 0x3c
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	78fa      	ldrb	r2, [r7, #3]
 8002e12:	f083 0301 	eor.w	r3, r3, #1
 8002e16:	b2d8      	uxtb	r0, r3
 8002e18:	6879      	ldr	r1, [r7, #4]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	011b      	lsls	r3, r3, #4
 8002e1e:	1a9b      	subs	r3, r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	440b      	add	r3, r1
 8002e24:	333c      	adds	r3, #60	@ 0x3c
 8002e26:	4602      	mov	r2, r0
 8002e28:	701a      	strb	r2, [r3, #0]
 8002e2a:	f000 bc40 	b.w	80036ae <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	78fa      	ldrb	r2, [r7, #3]
 8002e34:	4611      	mov	r1, r2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f004 fb4b 	bl	80074d2 <USB_ReadChInterrupts>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f003 0320 	and.w	r3, r3, #32
 8002e42:	2b20      	cmp	r3, #32
 8002e44:	d131      	bne.n	8002eaa <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002e46:	78fb      	ldrb	r3, [r7, #3]
 8002e48:	015a      	lsls	r2, r3, #5
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e52:	461a      	mov	r2, r3
 8002e54:	2320      	movs	r3, #32
 8002e56:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	331a      	adds	r3, #26
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	f040 841f 	bne.w	80036ae <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002e70:	78fa      	ldrb	r2, [r7, #3]
 8002e72:	6879      	ldr	r1, [r7, #4]
 8002e74:	4613      	mov	r3, r2
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	1a9b      	subs	r3, r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	331b      	adds	r3, #27
 8002e80:	2201      	movs	r2, #1
 8002e82:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002e84:	78fa      	ldrb	r2, [r7, #3]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	011b      	lsls	r3, r3, #4
 8002e8c:	1a9b      	subs	r3, r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	334d      	adds	r3, #77	@ 0x4d
 8002e94:	2203      	movs	r2, #3
 8002e96:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	78fa      	ldrb	r2, [r7, #3]
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f005 f8c0 	bl	8008026 <USB_HC_Halt>
 8002ea6:	f000 bc02 	b.w	80036ae <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	78fa      	ldrb	r2, [r7, #3]
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f004 fb0d 	bl	80074d2 <USB_ReadChInterrupts>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	f040 8305 	bne.w	80034ce <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002ec4:	78fb      	ldrb	r3, [r7, #3]
 8002ec6:	015a      	lsls	r2, r3, #5
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	4413      	add	r3, r2
 8002ecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002ed6:	78fa      	ldrb	r2, [r7, #3]
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	4613      	mov	r3, r2
 8002edc:	011b      	lsls	r3, r3, #4
 8002ede:	1a9b      	subs	r3, r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	334d      	adds	r3, #77	@ 0x4d
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d114      	bne.n	8002f16 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	1a9b      	subs	r3, r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	334d      	adds	r3, #77	@ 0x4d
 8002efc:	2202      	movs	r2, #2
 8002efe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002f00:	78fa      	ldrb	r2, [r7, #3]
 8002f02:	6879      	ldr	r1, [r7, #4]
 8002f04:	4613      	mov	r3, r2
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	1a9b      	subs	r3, r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	334c      	adds	r3, #76	@ 0x4c
 8002f10:	2201      	movs	r2, #1
 8002f12:	701a      	strb	r2, [r3, #0]
 8002f14:	e2cc      	b.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002f16:	78fa      	ldrb	r2, [r7, #3]
 8002f18:	6879      	ldr	r1, [r7, #4]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	1a9b      	subs	r3, r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	440b      	add	r3, r1
 8002f24:	334d      	adds	r3, #77	@ 0x4d
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	2b06      	cmp	r3, #6
 8002f2a:	d114      	bne.n	8002f56 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f2c:	78fa      	ldrb	r2, [r7, #3]
 8002f2e:	6879      	ldr	r1, [r7, #4]
 8002f30:	4613      	mov	r3, r2
 8002f32:	011b      	lsls	r3, r3, #4
 8002f34:	1a9b      	subs	r3, r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	334d      	adds	r3, #77	@ 0x4d
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002f40:	78fa      	ldrb	r2, [r7, #3]
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	011b      	lsls	r3, r3, #4
 8002f48:	1a9b      	subs	r3, r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	334c      	adds	r3, #76	@ 0x4c
 8002f50:	2205      	movs	r2, #5
 8002f52:	701a      	strb	r2, [r3, #0]
 8002f54:	e2ac      	b.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	440b      	add	r3, r1
 8002f64:	334d      	adds	r3, #77	@ 0x4d
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b07      	cmp	r3, #7
 8002f6a:	d00b      	beq.n	8002f84 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002f6c:	78fa      	ldrb	r2, [r7, #3]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	1a9b      	subs	r3, r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	334d      	adds	r3, #77	@ 0x4d
 8002f7c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f7e:	2b09      	cmp	r3, #9
 8002f80:	f040 80a6 	bne.w	80030d0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f84:	78fa      	ldrb	r2, [r7, #3]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	334d      	adds	r3, #77	@ 0x4d
 8002f94:	2202      	movs	r2, #2
 8002f96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002f98:	78fa      	ldrb	r2, [r7, #3]
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	011b      	lsls	r3, r3, #4
 8002fa0:	1a9b      	subs	r3, r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	3344      	adds	r3, #68	@ 0x44
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	1c59      	adds	r1, r3, #1
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	011b      	lsls	r3, r3, #4
 8002fb2:	1a9b      	subs	r3, r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	4403      	add	r3, r0
 8002fb8:	3344      	adds	r3, #68	@ 0x44
 8002fba:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fbc:	78fa      	ldrb	r2, [r7, #3]
 8002fbe:	6879      	ldr	r1, [r7, #4]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	011b      	lsls	r3, r3, #4
 8002fc4:	1a9b      	subs	r3, r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	440b      	add	r3, r1
 8002fca:	3344      	adds	r3, #68	@ 0x44
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d943      	bls.n	800305a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002fd2:	78fa      	ldrb	r2, [r7, #3]
 8002fd4:	6879      	ldr	r1, [r7, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	1a9b      	subs	r3, r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	3344      	adds	r3, #68	@ 0x44
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	331a      	adds	r3, #26
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d123      	bne.n	8003044 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	331b      	adds	r3, #27
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	331c      	adds	r3, #28
 8003020:	2200      	movs	r2, #0
 8003022:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003024:	78fb      	ldrb	r3, [r7, #3]
 8003026:	015a      	lsls	r2, r3, #5
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4413      	add	r3, r2
 800302c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	78fa      	ldrb	r2, [r7, #3]
 8003034:	0151      	lsls	r1, r2, #5
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	440a      	add	r2, r1
 800303a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800303e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003042:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	334c      	adds	r3, #76	@ 0x4c
 8003054:	2204      	movs	r2, #4
 8003056:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003058:	e229      	b.n	80034ae <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	334c      	adds	r3, #76	@ 0x4c
 800306a:	2202      	movs	r2, #2
 800306c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	3326      	adds	r3, #38	@ 0x26
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00b      	beq.n	800309c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	4613      	mov	r3, r2
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	1a9b      	subs	r3, r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	3326      	adds	r3, #38	@ 0x26
 8003094:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003096:	2b02      	cmp	r3, #2
 8003098:	f040 8209 	bne.w	80034ae <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800309c:	78fb      	ldrb	r3, [r7, #3]
 800309e:	015a      	lsls	r2, r3, #5
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	4413      	add	r3, r2
 80030a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030b2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030ba:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80030bc:	78fb      	ldrb	r3, [r7, #3]
 80030be:	015a      	lsls	r2, r3, #5
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	4413      	add	r3, r2
 80030c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030c8:	461a      	mov	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030ce:	e1ee      	b.n	80034ae <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80030d0:	78fa      	ldrb	r2, [r7, #3]
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	4613      	mov	r3, r2
 80030d6:	011b      	lsls	r3, r3, #4
 80030d8:	1a9b      	subs	r3, r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	440b      	add	r3, r1
 80030de:	334d      	adds	r3, #77	@ 0x4d
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	2b05      	cmp	r3, #5
 80030e4:	f040 80c8 	bne.w	8003278 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030e8:	78fa      	ldrb	r2, [r7, #3]
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	4613      	mov	r3, r2
 80030ee:	011b      	lsls	r3, r3, #4
 80030f0:	1a9b      	subs	r3, r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	334d      	adds	r3, #77	@ 0x4d
 80030f8:	2202      	movs	r2, #2
 80030fa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80030fc:	78fa      	ldrb	r2, [r7, #3]
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	011b      	lsls	r3, r3, #4
 8003104:	1a9b      	subs	r3, r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	331b      	adds	r3, #27
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	2b01      	cmp	r3, #1
 8003110:	f040 81ce 	bne.w	80034b0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	3326      	adds	r3, #38	@ 0x26
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b03      	cmp	r3, #3
 8003128:	d16b      	bne.n	8003202 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800312a:	78fa      	ldrb	r2, [r7, #3]
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	1a9b      	subs	r3, r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	3348      	adds	r3, #72	@ 0x48
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	1c59      	adds	r1, r3, #1
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	4613      	mov	r3, r2
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	1a9b      	subs	r3, r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4403      	add	r3, r0
 800314a:	3348      	adds	r3, #72	@ 0x48
 800314c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800314e:	78fa      	ldrb	r2, [r7, #3]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	1a9b      	subs	r3, r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	3348      	adds	r3, #72	@ 0x48
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2b02      	cmp	r3, #2
 8003162:	d943      	bls.n	80031ec <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003164:	78fa      	ldrb	r2, [r7, #3]
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	4613      	mov	r3, r2
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	1a9b      	subs	r3, r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	3348      	adds	r3, #72	@ 0x48
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003178:	78fa      	ldrb	r2, [r7, #3]
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	1a9b      	subs	r3, r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	331b      	adds	r3, #27
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800318c:	78fa      	ldrb	r2, [r7, #3]
 800318e:	6879      	ldr	r1, [r7, #4]
 8003190:	4613      	mov	r3, r2
 8003192:	011b      	lsls	r3, r3, #4
 8003194:	1a9b      	subs	r3, r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	440b      	add	r3, r1
 800319a:	3344      	adds	r3, #68	@ 0x44
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d809      	bhi.n	80031b6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80031a2:	78fa      	ldrb	r2, [r7, #3]
 80031a4:	6879      	ldr	r1, [r7, #4]
 80031a6:	4613      	mov	r3, r2
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	1a9b      	subs	r3, r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	440b      	add	r3, r1
 80031b0:	331c      	adds	r3, #28
 80031b2:	2201      	movs	r2, #1
 80031b4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031b6:	78fb      	ldrb	r3, [r7, #3]
 80031b8:	015a      	lsls	r2, r3, #5
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	4413      	add	r3, r2
 80031be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	78fa      	ldrb	r2, [r7, #3]
 80031c6:	0151      	lsls	r1, r2, #5
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	440a      	add	r2, r1
 80031cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031d4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80031d6:	78fa      	ldrb	r2, [r7, #3]
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	4613      	mov	r3, r2
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	1a9b      	subs	r3, r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	440b      	add	r3, r1
 80031e4:	334c      	adds	r3, #76	@ 0x4c
 80031e6:	2204      	movs	r2, #4
 80031e8:	701a      	strb	r2, [r3, #0]
 80031ea:	e014      	b.n	8003216 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	4613      	mov	r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	334c      	adds	r3, #76	@ 0x4c
 80031fc:	2202      	movs	r2, #2
 80031fe:	701a      	strb	r2, [r3, #0]
 8003200:	e009      	b.n	8003216 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003202:	78fa      	ldrb	r2, [r7, #3]
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	1a9b      	subs	r3, r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	334c      	adds	r3, #76	@ 0x4c
 8003212:	2202      	movs	r2, #2
 8003214:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003216:	78fa      	ldrb	r2, [r7, #3]
 8003218:	6879      	ldr	r1, [r7, #4]
 800321a:	4613      	mov	r3, r2
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	1a9b      	subs	r3, r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	440b      	add	r3, r1
 8003224:	3326      	adds	r3, #38	@ 0x26
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00b      	beq.n	8003244 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800322c:	78fa      	ldrb	r2, [r7, #3]
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	4613      	mov	r3, r2
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	1a9b      	subs	r3, r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	3326      	adds	r3, #38	@ 0x26
 800323c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800323e:	2b02      	cmp	r3, #2
 8003240:	f040 8136 	bne.w	80034b0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003244:	78fb      	ldrb	r3, [r7, #3]
 8003246:	015a      	lsls	r2, r3, #5
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	4413      	add	r3, r2
 800324c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800325a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003262:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003264:	78fb      	ldrb	r3, [r7, #3]
 8003266:	015a      	lsls	r2, r3, #5
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	4413      	add	r3, r2
 800326c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003270:	461a      	mov	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	e11b      	b.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003278:	78fa      	ldrb	r2, [r7, #3]
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	011b      	lsls	r3, r3, #4
 8003280:	1a9b      	subs	r3, r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	440b      	add	r3, r1
 8003286:	334d      	adds	r3, #77	@ 0x4d
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b03      	cmp	r3, #3
 800328c:	f040 8081 	bne.w	8003392 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003290:	78fa      	ldrb	r2, [r7, #3]
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	1a9b      	subs	r3, r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	334d      	adds	r3, #77	@ 0x4d
 80032a0:	2202      	movs	r2, #2
 80032a2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032a4:	78fa      	ldrb	r2, [r7, #3]
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	440b      	add	r3, r1
 80032b2:	331b      	adds	r3, #27
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	f040 80fa 	bne.w	80034b0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032bc:	78fa      	ldrb	r2, [r7, #3]
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	4613      	mov	r3, r2
 80032c2:	011b      	lsls	r3, r3, #4
 80032c4:	1a9b      	subs	r3, r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	334c      	adds	r3, #76	@ 0x4c
 80032cc:	2202      	movs	r2, #2
 80032ce:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80032d0:	78fb      	ldrb	r3, [r7, #3]
 80032d2:	015a      	lsls	r2, r3, #5
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	4413      	add	r3, r2
 80032d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	78fa      	ldrb	r2, [r7, #3]
 80032e0:	0151      	lsls	r1, r2, #5
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	440a      	add	r2, r1
 80032e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ee:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80032f0:	78fb      	ldrb	r3, [r7, #3]
 80032f2:	015a      	lsls	r2, r3, #5
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4413      	add	r3, r2
 80032f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	78fa      	ldrb	r2, [r7, #3]
 8003300:	0151      	lsls	r1, r2, #5
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	440a      	add	r2, r1
 8003306:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800330a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800330e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003310:	78fb      	ldrb	r3, [r7, #3]
 8003312:	015a      	lsls	r2, r3, #5
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	4413      	add	r3, r2
 8003318:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	78fa      	ldrb	r2, [r7, #3]
 8003320:	0151      	lsls	r1, r2, #5
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	440a      	add	r2, r1
 8003326:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800332a:	f023 0320 	bic.w	r3, r3, #32
 800332e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003330:	78fa      	ldrb	r2, [r7, #3]
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	4613      	mov	r3, r2
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	1a9b      	subs	r3, r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	3326      	adds	r3, #38	@ 0x26
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d00b      	beq.n	800335e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003346:	78fa      	ldrb	r2, [r7, #3]
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	1a9b      	subs	r3, r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	3326      	adds	r3, #38	@ 0x26
 8003356:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003358:	2b02      	cmp	r3, #2
 800335a:	f040 80a9 	bne.w	80034b0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800335e:	78fb      	ldrb	r3, [r7, #3]
 8003360:	015a      	lsls	r2, r3, #5
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	4413      	add	r3, r2
 8003366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003374:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800337c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800337e:	78fb      	ldrb	r3, [r7, #3]
 8003380:	015a      	lsls	r2, r3, #5
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	4413      	add	r3, r2
 8003386:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800338a:	461a      	mov	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6013      	str	r3, [r2, #0]
 8003390:	e08e      	b.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003392:	78fa      	ldrb	r2, [r7, #3]
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	4613      	mov	r3, r2
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	1a9b      	subs	r3, r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	440b      	add	r3, r1
 80033a0:	334d      	adds	r3, #77	@ 0x4d
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b04      	cmp	r3, #4
 80033a6:	d143      	bne.n	8003430 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033a8:	78fa      	ldrb	r2, [r7, #3]
 80033aa:	6879      	ldr	r1, [r7, #4]
 80033ac:	4613      	mov	r3, r2
 80033ae:	011b      	lsls	r3, r3, #4
 80033b0:	1a9b      	subs	r3, r3, r2
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	440b      	add	r3, r1
 80033b6:	334d      	adds	r3, #77	@ 0x4d
 80033b8:	2202      	movs	r2, #2
 80033ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033bc:	78fa      	ldrb	r2, [r7, #3]
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	4613      	mov	r3, r2
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	1a9b      	subs	r3, r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	334c      	adds	r3, #76	@ 0x4c
 80033cc:	2202      	movs	r2, #2
 80033ce:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033d0:	78fa      	ldrb	r2, [r7, #3]
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	4613      	mov	r3, r2
 80033d6:	011b      	lsls	r3, r3, #4
 80033d8:	1a9b      	subs	r3, r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	3326      	adds	r3, #38	@ 0x26
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00a      	beq.n	80033fc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	4613      	mov	r3, r2
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	3326      	adds	r3, #38	@ 0x26
 80033f6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d159      	bne.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80033fc:	78fb      	ldrb	r3, [r7, #3]
 80033fe:	015a      	lsls	r2, r3, #5
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	4413      	add	r3, r2
 8003404:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003412:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800341a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800341c:	78fb      	ldrb	r3, [r7, #3]
 800341e:	015a      	lsls	r2, r3, #5
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	4413      	add	r3, r2
 8003424:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003428:	461a      	mov	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	e03f      	b.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003430:	78fa      	ldrb	r2, [r7, #3]
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	1a9b      	subs	r3, r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	334d      	adds	r3, #77	@ 0x4d
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2b08      	cmp	r3, #8
 8003444:	d126      	bne.n	8003494 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003446:	78fa      	ldrb	r2, [r7, #3]
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	4613      	mov	r3, r2
 800344c:	011b      	lsls	r3, r3, #4
 800344e:	1a9b      	subs	r3, r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	334d      	adds	r3, #77	@ 0x4d
 8003456:	2202      	movs	r2, #2
 8003458:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800345a:	78fa      	ldrb	r2, [r7, #3]
 800345c:	6879      	ldr	r1, [r7, #4]
 800345e:	4613      	mov	r3, r2
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	1a9b      	subs	r3, r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	440b      	add	r3, r1
 8003468:	3344      	adds	r3, #68	@ 0x44
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	1c59      	adds	r1, r3, #1
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	1a9b      	subs	r3, r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	4403      	add	r3, r0
 800347a:	3344      	adds	r3, #68	@ 0x44
 800347c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800347e:	78fa      	ldrb	r2, [r7, #3]
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	4613      	mov	r3, r2
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	1a9b      	subs	r3, r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	440b      	add	r3, r1
 800348c:	334c      	adds	r3, #76	@ 0x4c
 800348e:	2204      	movs	r2, #4
 8003490:	701a      	strb	r2, [r3, #0]
 8003492:	e00d      	b.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003494:	78fa      	ldrb	r2, [r7, #3]
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	4613      	mov	r3, r2
 800349a:	011b      	lsls	r3, r3, #4
 800349c:	1a9b      	subs	r3, r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	440b      	add	r3, r1
 80034a2:	334d      	adds	r3, #77	@ 0x4d
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	f000 8100 	beq.w	80036ac <HCD_HC_IN_IRQHandler+0xcca>
 80034ac:	e000      	b.n	80034b0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034ae:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	334c      	adds	r3, #76	@ 0x4c
 80034c0:	781a      	ldrb	r2, [r3, #0]
 80034c2:	78fb      	ldrb	r3, [r7, #3]
 80034c4:	4619      	mov	r1, r3
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f00a fa7e 	bl	800d9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034cc:	e0ef      	b.n	80036ae <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	78fa      	ldrb	r2, [r7, #3]
 80034d4:	4611      	mov	r1, r2
 80034d6:	4618      	mov	r0, r3
 80034d8:	f003 fffb 	bl	80074d2 <USB_ReadChInterrupts>
 80034dc:	4603      	mov	r3, r0
 80034de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e2:	2b40      	cmp	r3, #64	@ 0x40
 80034e4:	d12f      	bne.n	8003546 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80034e6:	78fb      	ldrb	r3, [r7, #3]
 80034e8:	015a      	lsls	r2, r3, #5
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	4413      	add	r3, r2
 80034ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034f2:	461a      	mov	r2, r3
 80034f4:	2340      	movs	r3, #64	@ 0x40
 80034f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80034f8:	78fa      	ldrb	r2, [r7, #3]
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	011b      	lsls	r3, r3, #4
 8003500:	1a9b      	subs	r3, r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	334d      	adds	r3, #77	@ 0x4d
 8003508:	2205      	movs	r2, #5
 800350a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800350c:	78fa      	ldrb	r2, [r7, #3]
 800350e:	6879      	ldr	r1, [r7, #4]
 8003510:	4613      	mov	r3, r2
 8003512:	011b      	lsls	r3, r3, #4
 8003514:	1a9b      	subs	r3, r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	440b      	add	r3, r1
 800351a:	331a      	adds	r3, #26
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d109      	bne.n	8003536 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003522:	78fa      	ldrb	r2, [r7, #3]
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	1a9b      	subs	r3, r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	3344      	adds	r3, #68	@ 0x44
 8003532:	2200      	movs	r2, #0
 8003534:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	78fa      	ldrb	r2, [r7, #3]
 800353c:	4611      	mov	r1, r2
 800353e:	4618      	mov	r0, r3
 8003540:	f004 fd71 	bl	8008026 <USB_HC_Halt>
 8003544:	e0b3      	b.n	80036ae <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	78fa      	ldrb	r2, [r7, #3]
 800354c:	4611      	mov	r1, r2
 800354e:	4618      	mov	r0, r3
 8003550:	f003 ffbf 	bl	80074d2 <USB_ReadChInterrupts>
 8003554:	4603      	mov	r3, r0
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b10      	cmp	r3, #16
 800355c:	f040 80a7 	bne.w	80036ae <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003560:	78fa      	ldrb	r2, [r7, #3]
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	440b      	add	r3, r1
 800356e:	3326      	adds	r3, #38	@ 0x26
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	2b03      	cmp	r3, #3
 8003574:	d11b      	bne.n	80035ae <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003576:	78fa      	ldrb	r2, [r7, #3]
 8003578:	6879      	ldr	r1, [r7, #4]
 800357a:	4613      	mov	r3, r2
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	440b      	add	r3, r1
 8003584:	3344      	adds	r3, #68	@ 0x44
 8003586:	2200      	movs	r2, #0
 8003588:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800358a:	78fa      	ldrb	r2, [r7, #3]
 800358c:	6879      	ldr	r1, [r7, #4]
 800358e:	4613      	mov	r3, r2
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	1a9b      	subs	r3, r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	440b      	add	r3, r1
 8003598:	334d      	adds	r3, #77	@ 0x4d
 800359a:	2204      	movs	r2, #4
 800359c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	78fa      	ldrb	r2, [r7, #3]
 80035a4:	4611      	mov	r1, r2
 80035a6:	4618      	mov	r0, r3
 80035a8:	f004 fd3d 	bl	8008026 <USB_HC_Halt>
 80035ac:	e03f      	b.n	800362e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035ae:	78fa      	ldrb	r2, [r7, #3]
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	440b      	add	r3, r1
 80035bc:	3326      	adds	r3, #38	@ 0x26
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00a      	beq.n	80035da <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80035c4:	78fa      	ldrb	r2, [r7, #3]
 80035c6:	6879      	ldr	r1, [r7, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	1a9b      	subs	r3, r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	440b      	add	r3, r1
 80035d2:	3326      	adds	r3, #38	@ 0x26
 80035d4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d129      	bne.n	800362e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80035da:	78fa      	ldrb	r2, [r7, #3]
 80035dc:	6879      	ldr	r1, [r7, #4]
 80035de:	4613      	mov	r3, r2
 80035e0:	011b      	lsls	r3, r3, #4
 80035e2:	1a9b      	subs	r3, r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	440b      	add	r3, r1
 80035e8:	3344      	adds	r3, #68	@ 0x44
 80035ea:	2200      	movs	r2, #0
 80035ec:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	799b      	ldrb	r3, [r3, #6]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <HCD_HC_IN_IRQHandler+0xc2a>
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	331b      	adds	r3, #27
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d110      	bne.n	800362e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	334d      	adds	r3, #77	@ 0x4d
 800361c:	2204      	movs	r2, #4
 800361e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	78fa      	ldrb	r2, [r7, #3]
 8003626:	4611      	mov	r1, r2
 8003628:	4618      	mov	r0, r3
 800362a:	f004 fcfc 	bl	8008026 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800362e:	78fa      	ldrb	r2, [r7, #3]
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	4613      	mov	r3, r2
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	440b      	add	r3, r1
 800363c:	331b      	adds	r3, #27
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d129      	bne.n	8003698 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003644:	78fa      	ldrb	r2, [r7, #3]
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	1a9b      	subs	r3, r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	331b      	adds	r3, #27
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003658:	78fb      	ldrb	r3, [r7, #3]
 800365a:	015a      	lsls	r2, r3, #5
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	4413      	add	r3, r2
 8003660:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	78fa      	ldrb	r2, [r7, #3]
 8003668:	0151      	lsls	r1, r2, #5
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	440a      	add	r2, r1
 800366e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003676:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003678:	78fb      	ldrb	r3, [r7, #3]
 800367a:	015a      	lsls	r2, r3, #5
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	4413      	add	r3, r2
 8003680:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	78fa      	ldrb	r2, [r7, #3]
 8003688:	0151      	lsls	r1, r2, #5
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	440a      	add	r2, r1
 800368e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003692:	f043 0320 	orr.w	r3, r3, #32
 8003696:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	015a      	lsls	r2, r3, #5
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	4413      	add	r3, r2
 80036a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a4:	461a      	mov	r2, r3
 80036a6:	2310      	movs	r3, #16
 80036a8:	6093      	str	r3, [r2, #8]
 80036aa:	e000      	b.n	80036ae <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80036ac:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f003 fefd 	bl	80074d2 <USB_ReadChInterrupts>
 80036d8:	4603      	mov	r3, r0
 80036da:	f003 0304 	and.w	r3, r3, #4
 80036de:	2b04      	cmp	r3, #4
 80036e0:	d11b      	bne.n	800371a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80036e2:	78fb      	ldrb	r3, [r7, #3]
 80036e4:	015a      	lsls	r2, r3, #5
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4413      	add	r3, r2
 80036ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ee:	461a      	mov	r2, r3
 80036f0:	2304      	movs	r3, #4
 80036f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	1a9b      	subs	r3, r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	334d      	adds	r3, #77	@ 0x4d
 8003704:	2207      	movs	r2, #7
 8003706:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	78fa      	ldrb	r2, [r7, #3]
 800370e:	4611      	mov	r1, r2
 8003710:	4618      	mov	r0, r3
 8003712:	f004 fc88 	bl	8008026 <USB_HC_Halt>
 8003716:	f000 bc89 	b.w	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	78fa      	ldrb	r2, [r7, #3]
 8003720:	4611      	mov	r1, r2
 8003722:	4618      	mov	r0, r3
 8003724:	f003 fed5 	bl	80074d2 <USB_ReadChInterrupts>
 8003728:	4603      	mov	r3, r0
 800372a:	f003 0320 	and.w	r3, r3, #32
 800372e:	2b20      	cmp	r3, #32
 8003730:	f040 8082 	bne.w	8003838 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003734:	78fb      	ldrb	r3, [r7, #3]
 8003736:	015a      	lsls	r2, r3, #5
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	4413      	add	r3, r2
 800373c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003740:	461a      	mov	r2, r3
 8003742:	2320      	movs	r3, #32
 8003744:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003746:	78fa      	ldrb	r2, [r7, #3]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	1a9b      	subs	r3, r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	3319      	adds	r3, #25
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d124      	bne.n	80037a6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800375c:	78fa      	ldrb	r2, [r7, #3]
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	3319      	adds	r3, #25
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003770:	78fa      	ldrb	r2, [r7, #3]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	334c      	adds	r3, #76	@ 0x4c
 8003780:	2202      	movs	r2, #2
 8003782:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003784:	78fa      	ldrb	r2, [r7, #3]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	1a9b      	subs	r3, r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	334d      	adds	r3, #77	@ 0x4d
 8003794:	2203      	movs	r2, #3
 8003796:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	78fa      	ldrb	r2, [r7, #3]
 800379e:	4611      	mov	r1, r2
 80037a0:	4618      	mov	r0, r3
 80037a2:	f004 fc40 	bl	8008026 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80037a6:	78fa      	ldrb	r2, [r7, #3]
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	440b      	add	r3, r1
 80037b4:	331a      	adds	r3, #26
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	f040 8437 	bne.w	800402c <HCD_HC_OUT_IRQHandler+0x978>
 80037be:	78fa      	ldrb	r2, [r7, #3]
 80037c0:	6879      	ldr	r1, [r7, #4]
 80037c2:	4613      	mov	r3, r2
 80037c4:	011b      	lsls	r3, r3, #4
 80037c6:	1a9b      	subs	r3, r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	440b      	add	r3, r1
 80037cc:	331b      	adds	r3, #27
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f040 842b 	bne.w	800402c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80037d6:	78fa      	ldrb	r2, [r7, #3]
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	4613      	mov	r3, r2
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	1a9b      	subs	r3, r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	440b      	add	r3, r1
 80037e4:	3326      	adds	r3, #38	@ 0x26
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d009      	beq.n	8003800 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	331b      	adds	r3, #27
 80037fc:	2201      	movs	r2, #1
 80037fe:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003800:	78fa      	ldrb	r2, [r7, #3]
 8003802:	6879      	ldr	r1, [r7, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	440b      	add	r3, r1
 800380e:	334d      	adds	r3, #77	@ 0x4d
 8003810:	2203      	movs	r2, #3
 8003812:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	78fa      	ldrb	r2, [r7, #3]
 800381a:	4611      	mov	r1, r2
 800381c:	4618      	mov	r0, r3
 800381e:	f004 fc02 	bl	8008026 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003822:	78fa      	ldrb	r2, [r7, #3]
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	4613      	mov	r3, r2
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	3344      	adds	r3, #68	@ 0x44
 8003832:	2200      	movs	r2, #0
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	e3f9      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	78fa      	ldrb	r2, [r7, #3]
 800383e:	4611      	mov	r1, r2
 8003840:	4618      	mov	r0, r3
 8003842:	f003 fe46 	bl	80074d2 <USB_ReadChInterrupts>
 8003846:	4603      	mov	r3, r0
 8003848:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800384c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003850:	d111      	bne.n	8003876 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003852:	78fb      	ldrb	r3, [r7, #3]
 8003854:	015a      	lsls	r2, r3, #5
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	4413      	add	r3, r2
 800385a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800385e:	461a      	mov	r2, r3
 8003860:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003864:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	78fa      	ldrb	r2, [r7, #3]
 800386c:	4611      	mov	r1, r2
 800386e:	4618      	mov	r0, r3
 8003870:	f004 fbd9 	bl	8008026 <USB_HC_Halt>
 8003874:	e3da      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	78fa      	ldrb	r2, [r7, #3]
 800387c:	4611      	mov	r1, r2
 800387e:	4618      	mov	r0, r3
 8003880:	f003 fe27 	bl	80074d2 <USB_ReadChInterrupts>
 8003884:	4603      	mov	r3, r0
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b01      	cmp	r3, #1
 800388c:	d168      	bne.n	8003960 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800388e:	78fa      	ldrb	r2, [r7, #3]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	3344      	adds	r3, #68	@ 0x44
 800389e:	2200      	movs	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	78fa      	ldrb	r2, [r7, #3]
 80038a8:	4611      	mov	r1, r2
 80038aa:	4618      	mov	r0, r3
 80038ac:	f003 fe11 	bl	80074d2 <USB_ReadChInterrupts>
 80038b0:	4603      	mov	r3, r0
 80038b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b6:	2b40      	cmp	r3, #64	@ 0x40
 80038b8:	d112      	bne.n	80038e0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80038ba:	78fa      	ldrb	r2, [r7, #3]
 80038bc:	6879      	ldr	r1, [r7, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	011b      	lsls	r3, r3, #4
 80038c2:	1a9b      	subs	r3, r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	440b      	add	r3, r1
 80038c8:	3319      	adds	r3, #25
 80038ca:	2201      	movs	r2, #1
 80038cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80038ce:	78fb      	ldrb	r3, [r7, #3]
 80038d0:	015a      	lsls	r2, r3, #5
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	4413      	add	r3, r2
 80038d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038da:	461a      	mov	r2, r3
 80038dc:	2340      	movs	r3, #64	@ 0x40
 80038de:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	440b      	add	r3, r1
 80038ee:	331b      	adds	r3, #27
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d019      	beq.n	800392a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80038f6:	78fa      	ldrb	r2, [r7, #3]
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	331b      	adds	r3, #27
 8003906:	2200      	movs	r2, #0
 8003908:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800390a:	78fb      	ldrb	r3, [r7, #3]
 800390c:	015a      	lsls	r2, r3, #5
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4413      	add	r3, r2
 8003912:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	78fa      	ldrb	r2, [r7, #3]
 800391a:	0151      	lsls	r1, r2, #5
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	440a      	add	r2, r1
 8003920:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003924:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003928:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800392a:	78fb      	ldrb	r3, [r7, #3]
 800392c:	015a      	lsls	r2, r3, #5
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	4413      	add	r3, r2
 8003932:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003936:	461a      	mov	r2, r3
 8003938:	2301      	movs	r3, #1
 800393a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800393c:	78fa      	ldrb	r2, [r7, #3]
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	4613      	mov	r3, r2
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	1a9b      	subs	r3, r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	334d      	adds	r3, #77	@ 0x4d
 800394c:	2201      	movs	r2, #1
 800394e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	78fa      	ldrb	r2, [r7, #3]
 8003956:	4611      	mov	r1, r2
 8003958:	4618      	mov	r0, r3
 800395a:	f004 fb64 	bl	8008026 <USB_HC_Halt>
 800395e:	e365      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	4611      	mov	r1, r2
 8003968:	4618      	mov	r0, r3
 800396a:	f003 fdb2 	bl	80074d2 <USB_ReadChInterrupts>
 800396e:	4603      	mov	r3, r0
 8003970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003974:	2b40      	cmp	r3, #64	@ 0x40
 8003976:	d139      	bne.n	80039ec <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003978:	78fa      	ldrb	r2, [r7, #3]
 800397a:	6879      	ldr	r1, [r7, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	1a9b      	subs	r3, r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	334d      	adds	r3, #77	@ 0x4d
 8003988:	2205      	movs	r2, #5
 800398a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800398c:	78fa      	ldrb	r2, [r7, #3]
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	4613      	mov	r3, r2
 8003992:	011b      	lsls	r3, r3, #4
 8003994:	1a9b      	subs	r3, r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	440b      	add	r3, r1
 800399a:	331a      	adds	r3, #26
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d109      	bne.n	80039b6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80039a2:	78fa      	ldrb	r2, [r7, #3]
 80039a4:	6879      	ldr	r1, [r7, #4]
 80039a6:	4613      	mov	r3, r2
 80039a8:	011b      	lsls	r3, r3, #4
 80039aa:	1a9b      	subs	r3, r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	440b      	add	r3, r1
 80039b0:	3319      	adds	r3, #25
 80039b2:	2201      	movs	r2, #1
 80039b4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80039b6:	78fa      	ldrb	r2, [r7, #3]
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	4613      	mov	r3, r2
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	1a9b      	subs	r3, r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	440b      	add	r3, r1
 80039c4:	3344      	adds	r3, #68	@ 0x44
 80039c6:	2200      	movs	r2, #0
 80039c8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	78fa      	ldrb	r2, [r7, #3]
 80039d0:	4611      	mov	r1, r2
 80039d2:	4618      	mov	r0, r3
 80039d4:	f004 fb27 	bl	8008026 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80039d8:	78fb      	ldrb	r3, [r7, #3]
 80039da:	015a      	lsls	r2, r3, #5
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	4413      	add	r3, r2
 80039e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039e4:	461a      	mov	r2, r3
 80039e6:	2340      	movs	r3, #64	@ 0x40
 80039e8:	6093      	str	r3, [r2, #8]
 80039ea:	e31f      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	78fa      	ldrb	r2, [r7, #3]
 80039f2:	4611      	mov	r1, r2
 80039f4:	4618      	mov	r0, r3
 80039f6:	f003 fd6c 	bl	80074d2 <USB_ReadChInterrupts>
 80039fa:	4603      	mov	r3, r0
 80039fc:	f003 0308 	and.w	r3, r3, #8
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d11a      	bne.n	8003a3a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003a04:	78fb      	ldrb	r3, [r7, #3]
 8003a06:	015a      	lsls	r2, r3, #5
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a10:	461a      	mov	r2, r3
 8003a12:	2308      	movs	r3, #8
 8003a14:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003a16:	78fa      	ldrb	r2, [r7, #3]
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	011b      	lsls	r3, r3, #4
 8003a1e:	1a9b      	subs	r3, r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	440b      	add	r3, r1
 8003a24:	334d      	adds	r3, #77	@ 0x4d
 8003a26:	2206      	movs	r2, #6
 8003a28:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	78fa      	ldrb	r2, [r7, #3]
 8003a30:	4611      	mov	r1, r2
 8003a32:	4618      	mov	r0, r3
 8003a34:	f004 faf7 	bl	8008026 <USB_HC_Halt>
 8003a38:	e2f8      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	78fa      	ldrb	r2, [r7, #3]
 8003a40:	4611      	mov	r1, r2
 8003a42:	4618      	mov	r0, r3
 8003a44:	f003 fd45 	bl	80074d2 <USB_ReadChInterrupts>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	f003 0310 	and.w	r3, r3, #16
 8003a4e:	2b10      	cmp	r3, #16
 8003a50:	d144      	bne.n	8003adc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	3344      	adds	r3, #68	@ 0x44
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003a66:	78fa      	ldrb	r2, [r7, #3]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	334d      	adds	r3, #77	@ 0x4d
 8003a76:	2204      	movs	r2, #4
 8003a78:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003a7a:	78fa      	ldrb	r2, [r7, #3]
 8003a7c:	6879      	ldr	r1, [r7, #4]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	011b      	lsls	r3, r3, #4
 8003a82:	1a9b      	subs	r3, r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	3319      	adds	r3, #25
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d114      	bne.n	8003aba <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	1a9b      	subs	r3, r3, r2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	3318      	adds	r3, #24
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d109      	bne.n	8003aba <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003aa6:	78fa      	ldrb	r2, [r7, #3]
 8003aa8:	6879      	ldr	r1, [r7, #4]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	011b      	lsls	r3, r3, #4
 8003aae:	1a9b      	subs	r3, r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	440b      	add	r3, r1
 8003ab4:	3319      	adds	r3, #25
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	78fa      	ldrb	r2, [r7, #3]
 8003ac0:	4611      	mov	r1, r2
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f004 faaf 	bl	8008026 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003ac8:	78fb      	ldrb	r3, [r7, #3]
 8003aca:	015a      	lsls	r2, r3, #5
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	4413      	add	r3, r2
 8003ad0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	2310      	movs	r3, #16
 8003ad8:	6093      	str	r3, [r2, #8]
 8003ada:	e2a7      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	78fa      	ldrb	r2, [r7, #3]
 8003ae2:	4611      	mov	r1, r2
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f003 fcf4 	bl	80074d2 <USB_ReadChInterrupts>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af0:	2b80      	cmp	r3, #128	@ 0x80
 8003af2:	f040 8083 	bne.w	8003bfc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	799b      	ldrb	r3, [r3, #6]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d111      	bne.n	8003b22 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003afe:	78fa      	ldrb	r2, [r7, #3]
 8003b00:	6879      	ldr	r1, [r7, #4]
 8003b02:	4613      	mov	r3, r2
 8003b04:	011b      	lsls	r3, r3, #4
 8003b06:	1a9b      	subs	r3, r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	334d      	adds	r3, #77	@ 0x4d
 8003b0e:	2207      	movs	r2, #7
 8003b10:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	78fa      	ldrb	r2, [r7, #3]
 8003b18:	4611      	mov	r1, r2
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f004 fa83 	bl	8008026 <USB_HC_Halt>
 8003b20:	e062      	b.n	8003be8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	011b      	lsls	r3, r3, #4
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	3344      	adds	r3, #68	@ 0x44
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	1c59      	adds	r1, r3, #1
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	011b      	lsls	r3, r3, #4
 8003b3c:	1a9b      	subs	r3, r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4403      	add	r3, r0
 8003b42:	3344      	adds	r3, #68	@ 0x44
 8003b44:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b46:	78fa      	ldrb	r2, [r7, #3]
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	440b      	add	r3, r1
 8003b54:	3344      	adds	r3, #68	@ 0x44
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d922      	bls.n	8003ba2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003b5c:	78fa      	ldrb	r2, [r7, #3]
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	4613      	mov	r3, r2
 8003b62:	011b      	lsls	r3, r3, #4
 8003b64:	1a9b      	subs	r3, r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	440b      	add	r3, r1
 8003b6a:	3344      	adds	r3, #68	@ 0x44
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b70:	78fa      	ldrb	r2, [r7, #3]
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	4613      	mov	r3, r2
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	1a9b      	subs	r3, r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	440b      	add	r3, r1
 8003b7e:	334c      	adds	r3, #76	@ 0x4c
 8003b80:	2204      	movs	r2, #4
 8003b82:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b84:	78fa      	ldrb	r2, [r7, #3]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	334c      	adds	r3, #76	@ 0x4c
 8003b94:	781a      	ldrb	r2, [r3, #0]
 8003b96:	78fb      	ldrb	r3, [r7, #3]
 8003b98:	4619      	mov	r1, r3
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f009 ff14 	bl	800d9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003ba0:	e022      	b.n	8003be8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ba2:	78fa      	ldrb	r2, [r7, #3]
 8003ba4:	6879      	ldr	r1, [r7, #4]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	1a9b      	subs	r3, r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	440b      	add	r3, r1
 8003bb0:	334c      	adds	r3, #76	@ 0x4c
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003bb6:	78fb      	ldrb	r3, [r7, #3]
 8003bb8:	015a      	lsls	r2, r3, #5
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003bcc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003bd4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003bd6:	78fb      	ldrb	r3, [r7, #3]
 8003bd8:	015a      	lsls	r2, r3, #5
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	4413      	add	r3, r2
 8003bde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003be2:	461a      	mov	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003be8:	78fb      	ldrb	r3, [r7, #3]
 8003bea:	015a      	lsls	r2, r3, #5
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4413      	add	r3, r2
 8003bf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	2380      	movs	r3, #128	@ 0x80
 8003bf8:	6093      	str	r3, [r2, #8]
 8003bfa:	e217      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	4611      	mov	r1, r2
 8003c04:	4618      	mov	r0, r3
 8003c06:	f003 fc64 	bl	80074d2 <USB_ReadChInterrupts>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c14:	d11b      	bne.n	8003c4e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	440b      	add	r3, r1
 8003c24:	334d      	adds	r3, #77	@ 0x4d
 8003c26:	2209      	movs	r2, #9
 8003c28:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	78fa      	ldrb	r2, [r7, #3]
 8003c30:	4611      	mov	r1, r2
 8003c32:	4618      	mov	r0, r3
 8003c34:	f004 f9f7 	bl	8008026 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003c38:	78fb      	ldrb	r3, [r7, #3]
 8003c3a:	015a      	lsls	r2, r3, #5
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	4413      	add	r3, r2
 8003c40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c44:	461a      	mov	r2, r3
 8003c46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c4a:	6093      	str	r3, [r2, #8]
 8003c4c:	e1ee      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	78fa      	ldrb	r2, [r7, #3]
 8003c54:	4611      	mov	r1, r2
 8003c56:	4618      	mov	r0, r3
 8003c58:	f003 fc3b 	bl	80074d2 <USB_ReadChInterrupts>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	f040 81df 	bne.w	8004026 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003c68:	78fb      	ldrb	r3, [r7, #3]
 8003c6a:	015a      	lsls	r2, r3, #5
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	4413      	add	r3, r2
 8003c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c74:	461a      	mov	r2, r3
 8003c76:	2302      	movs	r3, #2
 8003c78:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003c7a:	78fa      	ldrb	r2, [r7, #3]
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	440b      	add	r3, r1
 8003c88:	334d      	adds	r3, #77	@ 0x4d
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	f040 8093 	bne.w	8003db8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c92:	78fa      	ldrb	r2, [r7, #3]
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	4613      	mov	r3, r2
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	1a9b      	subs	r3, r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	440b      	add	r3, r1
 8003ca0:	334d      	adds	r3, #77	@ 0x4d
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003ca6:	78fa      	ldrb	r2, [r7, #3]
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	4613      	mov	r3, r2
 8003cac:	011b      	lsls	r3, r3, #4
 8003cae:	1a9b      	subs	r3, r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	440b      	add	r3, r1
 8003cb4:	334c      	adds	r3, #76	@ 0x4c
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003cba:	78fa      	ldrb	r2, [r7, #3]
 8003cbc:	6879      	ldr	r1, [r7, #4]
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	1a9b      	subs	r3, r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	440b      	add	r3, r1
 8003cc8:	3326      	adds	r3, #38	@ 0x26
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d00b      	beq.n	8003ce8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003cd0:	78fa      	ldrb	r2, [r7, #3]
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	1a9b      	subs	r3, r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	3326      	adds	r3, #38	@ 0x26
 8003ce0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	f040 8190 	bne.w	8004008 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	799b      	ldrb	r3, [r3, #6]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d115      	bne.n	8003d1c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003cf0:	78fa      	ldrb	r2, [r7, #3]
 8003cf2:	6879      	ldr	r1, [r7, #4]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	011b      	lsls	r3, r3, #4
 8003cf8:	1a9b      	subs	r3, r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	440b      	add	r3, r1
 8003cfe:	333d      	adds	r3, #61	@ 0x3d
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	78fa      	ldrb	r2, [r7, #3]
 8003d04:	f083 0301 	eor.w	r3, r3, #1
 8003d08:	b2d8      	uxtb	r0, r3
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	1a9b      	subs	r3, r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	333d      	adds	r3, #61	@ 0x3d
 8003d18:	4602      	mov	r2, r0
 8003d1a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	799b      	ldrb	r3, [r3, #6]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	f040 8171 	bne.w	8004008 <HCD_HC_OUT_IRQHandler+0x954>
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	011b      	lsls	r3, r3, #4
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	3334      	adds	r3, #52	@ 0x34
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 8165 	beq.w	8004008 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003d3e:	78fa      	ldrb	r2, [r7, #3]
 8003d40:	6879      	ldr	r1, [r7, #4]
 8003d42:	4613      	mov	r3, r2
 8003d44:	011b      	lsls	r3, r3, #4
 8003d46:	1a9b      	subs	r3, r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	440b      	add	r3, r1
 8003d4c:	3334      	adds	r3, #52	@ 0x34
 8003d4e:	6819      	ldr	r1, [r3, #0]
 8003d50:	78fa      	ldrb	r2, [r7, #3]
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	4613      	mov	r3, r2
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	1a9b      	subs	r3, r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	4403      	add	r3, r0
 8003d5e:	3328      	adds	r3, #40	@ 0x28
 8003d60:	881b      	ldrh	r3, [r3, #0]
 8003d62:	440b      	add	r3, r1
 8003d64:	1e59      	subs	r1, r3, #1
 8003d66:	78fa      	ldrb	r2, [r7, #3]
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	011b      	lsls	r3, r3, #4
 8003d6e:	1a9b      	subs	r3, r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4403      	add	r3, r0
 8003d74:	3328      	adds	r3, #40	@ 0x28
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d7c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 813f 	beq.w	8004008 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003d8a:	78fa      	ldrb	r2, [r7, #3]
 8003d8c:	6879      	ldr	r1, [r7, #4]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	011b      	lsls	r3, r3, #4
 8003d92:	1a9b      	subs	r3, r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	440b      	add	r3, r1
 8003d98:	333d      	adds	r3, #61	@ 0x3d
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	78fa      	ldrb	r2, [r7, #3]
 8003d9e:	f083 0301 	eor.w	r3, r3, #1
 8003da2:	b2d8      	uxtb	r0, r3
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	4613      	mov	r3, r2
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	1a9b      	subs	r3, r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	440b      	add	r3, r1
 8003db0:	333d      	adds	r3, #61	@ 0x3d
 8003db2:	4602      	mov	r2, r0
 8003db4:	701a      	strb	r2, [r3, #0]
 8003db6:	e127      	b.n	8004008 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003db8:	78fa      	ldrb	r2, [r7, #3]
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	1a9b      	subs	r3, r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	334d      	adds	r3, #77	@ 0x4d
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	2b03      	cmp	r3, #3
 8003dcc:	d120      	bne.n	8003e10 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dce:	78fa      	ldrb	r2, [r7, #3]
 8003dd0:	6879      	ldr	r1, [r7, #4]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	011b      	lsls	r3, r3, #4
 8003dd6:	1a9b      	subs	r3, r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	440b      	add	r3, r1
 8003ddc:	334d      	adds	r3, #77	@ 0x4d
 8003dde:	2202      	movs	r2, #2
 8003de0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003de2:	78fa      	ldrb	r2, [r7, #3]
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	4613      	mov	r3, r2
 8003de8:	011b      	lsls	r3, r3, #4
 8003dea:	1a9b      	subs	r3, r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	440b      	add	r3, r1
 8003df0:	331b      	adds	r3, #27
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	f040 8107 	bne.w	8004008 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dfa:	78fa      	ldrb	r2, [r7, #3]
 8003dfc:	6879      	ldr	r1, [r7, #4]
 8003dfe:	4613      	mov	r3, r2
 8003e00:	011b      	lsls	r3, r3, #4
 8003e02:	1a9b      	subs	r3, r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	440b      	add	r3, r1
 8003e08:	334c      	adds	r3, #76	@ 0x4c
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	701a      	strb	r2, [r3, #0]
 8003e0e:	e0fb      	b.n	8004008 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003e10:	78fa      	ldrb	r2, [r7, #3]
 8003e12:	6879      	ldr	r1, [r7, #4]
 8003e14:	4613      	mov	r3, r2
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	1a9b      	subs	r3, r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	334d      	adds	r3, #77	@ 0x4d
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	d13a      	bne.n	8003e9c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e26:	78fa      	ldrb	r2, [r7, #3]
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	011b      	lsls	r3, r3, #4
 8003e2e:	1a9b      	subs	r3, r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	440b      	add	r3, r1
 8003e34:	334d      	adds	r3, #77	@ 0x4d
 8003e36:	2202      	movs	r2, #2
 8003e38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e3a:	78fa      	ldrb	r2, [r7, #3]
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	011b      	lsls	r3, r3, #4
 8003e42:	1a9b      	subs	r3, r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	440b      	add	r3, r1
 8003e48:	334c      	adds	r3, #76	@ 0x4c
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e4e:	78fa      	ldrb	r2, [r7, #3]
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	4613      	mov	r3, r2
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	440b      	add	r3, r1
 8003e5c:	331b      	adds	r3, #27
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	f040 80d1 	bne.w	8004008 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003e66:	78fa      	ldrb	r2, [r7, #3]
 8003e68:	6879      	ldr	r1, [r7, #4]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	1a9b      	subs	r3, r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	440b      	add	r3, r1
 8003e74:	331b      	adds	r3, #27
 8003e76:	2200      	movs	r2, #0
 8003e78:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e7a:	78fb      	ldrb	r3, [r7, #3]
 8003e7c:	015a      	lsls	r2, r3, #5
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	4413      	add	r3, r2
 8003e82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	78fa      	ldrb	r2, [r7, #3]
 8003e8a:	0151      	lsls	r1, r2, #5
 8003e8c:	693a      	ldr	r2, [r7, #16]
 8003e8e:	440a      	add	r2, r1
 8003e90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e98:	6053      	str	r3, [r2, #4]
 8003e9a:	e0b5      	b.n	8004008 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003e9c:	78fa      	ldrb	r2, [r7, #3]
 8003e9e:	6879      	ldr	r1, [r7, #4]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	011b      	lsls	r3, r3, #4
 8003ea4:	1a9b      	subs	r3, r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	440b      	add	r3, r1
 8003eaa:	334d      	adds	r3, #77	@ 0x4d
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	2b05      	cmp	r3, #5
 8003eb0:	d114      	bne.n	8003edc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003eb2:	78fa      	ldrb	r2, [r7, #3]
 8003eb4:	6879      	ldr	r1, [r7, #4]
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	011b      	lsls	r3, r3, #4
 8003eba:	1a9b      	subs	r3, r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	440b      	add	r3, r1
 8003ec0:	334d      	adds	r3, #77	@ 0x4d
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003ec6:	78fa      	ldrb	r2, [r7, #3]
 8003ec8:	6879      	ldr	r1, [r7, #4]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	011b      	lsls	r3, r3, #4
 8003ece:	1a9b      	subs	r3, r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	440b      	add	r3, r1
 8003ed4:	334c      	adds	r3, #76	@ 0x4c
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	701a      	strb	r2, [r3, #0]
 8003eda:	e095      	b.n	8004008 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003edc:	78fa      	ldrb	r2, [r7, #3]
 8003ede:	6879      	ldr	r1, [r7, #4]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	011b      	lsls	r3, r3, #4
 8003ee4:	1a9b      	subs	r3, r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	440b      	add	r3, r1
 8003eea:	334d      	adds	r3, #77	@ 0x4d
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	2b06      	cmp	r3, #6
 8003ef0:	d114      	bne.n	8003f1c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ef2:	78fa      	ldrb	r2, [r7, #3]
 8003ef4:	6879      	ldr	r1, [r7, #4]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	011b      	lsls	r3, r3, #4
 8003efa:	1a9b      	subs	r3, r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	440b      	add	r3, r1
 8003f00:	334d      	adds	r3, #77	@ 0x4d
 8003f02:	2202      	movs	r2, #2
 8003f04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003f06:	78fa      	ldrb	r2, [r7, #3]
 8003f08:	6879      	ldr	r1, [r7, #4]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	1a9b      	subs	r3, r3, r2
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	440b      	add	r3, r1
 8003f14:	334c      	adds	r3, #76	@ 0x4c
 8003f16:	2205      	movs	r2, #5
 8003f18:	701a      	strb	r2, [r3, #0]
 8003f1a:	e075      	b.n	8004008 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f1c:	78fa      	ldrb	r2, [r7, #3]
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	4613      	mov	r3, r2
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	1a9b      	subs	r3, r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	334d      	adds	r3, #77	@ 0x4d
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	2b07      	cmp	r3, #7
 8003f30:	d00a      	beq.n	8003f48 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003f32:	78fa      	ldrb	r2, [r7, #3]
 8003f34:	6879      	ldr	r1, [r7, #4]
 8003f36:	4613      	mov	r3, r2
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	1a9b      	subs	r3, r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	440b      	add	r3, r1
 8003f40:	334d      	adds	r3, #77	@ 0x4d
 8003f42:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f44:	2b09      	cmp	r3, #9
 8003f46:	d170      	bne.n	800402a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	334d      	adds	r3, #77	@ 0x4d
 8003f58:	2202      	movs	r2, #2
 8003f5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f5c:	78fa      	ldrb	r2, [r7, #3]
 8003f5e:	6879      	ldr	r1, [r7, #4]
 8003f60:	4613      	mov	r3, r2
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	440b      	add	r3, r1
 8003f6a:	3344      	adds	r3, #68	@ 0x44
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	1c59      	adds	r1, r3, #1
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	4613      	mov	r3, r2
 8003f74:	011b      	lsls	r3, r3, #4
 8003f76:	1a9b      	subs	r3, r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4403      	add	r3, r0
 8003f7c:	3344      	adds	r3, #68	@ 0x44
 8003f7e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f80:	78fa      	ldrb	r2, [r7, #3]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	011b      	lsls	r3, r3, #4
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	3344      	adds	r3, #68	@ 0x44
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d914      	bls.n	8003fc0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f96:	78fa      	ldrb	r2, [r7, #3]
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	011b      	lsls	r3, r3, #4
 8003f9e:	1a9b      	subs	r3, r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	3344      	adds	r3, #68	@ 0x44
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003faa:	78fa      	ldrb	r2, [r7, #3]
 8003fac:	6879      	ldr	r1, [r7, #4]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	1a9b      	subs	r3, r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	440b      	add	r3, r1
 8003fb8:	334c      	adds	r3, #76	@ 0x4c
 8003fba:	2204      	movs	r2, #4
 8003fbc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fbe:	e022      	b.n	8004006 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fc0:	78fa      	ldrb	r2, [r7, #3]
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	1a9b      	subs	r3, r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	334c      	adds	r3, #76	@ 0x4c
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fd4:	78fb      	ldrb	r3, [r7, #3]
 8003fd6:	015a      	lsls	r2, r3, #5
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	4413      	add	r3, r2
 8003fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003fea:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ff2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ff4:	78fb      	ldrb	r3, [r7, #3]
 8003ff6:	015a      	lsls	r2, r3, #5
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004000:	461a      	mov	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004006:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004008:	78fa      	ldrb	r2, [r7, #3]
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	1a9b      	subs	r3, r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	334c      	adds	r3, #76	@ 0x4c
 8004018:	781a      	ldrb	r2, [r3, #0]
 800401a:	78fb      	ldrb	r3, [r7, #3]
 800401c:	4619      	mov	r1, r3
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f009 fcd2 	bl	800d9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004024:	e002      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004026:	bf00      	nop
 8004028:	e000      	b.n	800402c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800402a:	bf00      	nop
  }
}
 800402c:	3718      	adds	r7, #24
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b08a      	sub	sp, #40	@ 0x28
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004042:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	0c5b      	lsrs	r3, r3, #17
 8004058:	f003 030f 	and.w	r3, r3, #15
 800405c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	091b      	lsrs	r3, r3, #4
 8004062:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004066:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d004      	beq.n	8004078 <HCD_RXQLVL_IRQHandler+0x46>
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	2b05      	cmp	r3, #5
 8004072:	f000 80b6 	beq.w	80041e2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004076:	e0b7      	b.n	80041e8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 80b3 	beq.w	80041e6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004080:	6879      	ldr	r1, [r7, #4]
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4613      	mov	r3, r2
 8004086:	011b      	lsls	r3, r3, #4
 8004088:	1a9b      	subs	r3, r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	440b      	add	r3, r1
 800408e:	332c      	adds	r3, #44	@ 0x2c
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 80a7 	beq.w	80041e6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	69ba      	ldr	r2, [r7, #24]
 800409c:	4613      	mov	r3, r2
 800409e:	011b      	lsls	r3, r3, #4
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	440b      	add	r3, r1
 80040a6:	3338      	adds	r3, #56	@ 0x38
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	18d1      	adds	r1, r2, r3
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	4613      	mov	r3, r2
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	1a9b      	subs	r3, r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4403      	add	r3, r0
 80040bc:	3334      	adds	r3, #52	@ 0x34
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4299      	cmp	r1, r3
 80040c2:	f200 8083 	bhi.w	80041cc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6818      	ldr	r0, [r3, #0]
 80040ca:	6879      	ldr	r1, [r7, #4]
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	4613      	mov	r3, r2
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	1a9b      	subs	r3, r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	332c      	adds	r3, #44	@ 0x2c
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	b292      	uxth	r2, r2
 80040e0:	4619      	mov	r1, r3
 80040e2:	f003 f98b 	bl	80073fc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	4613      	mov	r3, r2
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	1a9b      	subs	r3, r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	440b      	add	r3, r1
 80040f4:	332c      	adds	r3, #44	@ 0x2c
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	18d1      	adds	r1, r2, r3
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4613      	mov	r3, r2
 8004102:	011b      	lsls	r3, r3, #4
 8004104:	1a9b      	subs	r3, r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4403      	add	r3, r0
 800410a:	332c      	adds	r3, #44	@ 0x2c
 800410c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	4613      	mov	r3, r2
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	3338      	adds	r3, #56	@ 0x38
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	18d1      	adds	r1, r2, r3
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	4613      	mov	r3, r2
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	4403      	add	r3, r0
 8004132:	3338      	adds	r3, #56	@ 0x38
 8004134:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	015a      	lsls	r2, r3, #5
 800413a:	6a3b      	ldr	r3, [r7, #32]
 800413c:	4413      	add	r3, r2
 800413e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	0cdb      	lsrs	r3, r3, #19
 8004146:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800414a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4613      	mov	r3, r2
 8004152:	011b      	lsls	r3, r3, #4
 8004154:	1a9b      	subs	r3, r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	440b      	add	r3, r1
 800415a:	3328      	adds	r3, #40	@ 0x28
 800415c:	881b      	ldrh	r3, [r3, #0]
 800415e:	461a      	mov	r2, r3
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4293      	cmp	r3, r2
 8004164:	d13f      	bne.n	80041e6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d03c      	beq.n	80041e6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	015a      	lsls	r2, r3, #5
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	4413      	add	r3, r2
 8004174:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004182:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800418a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	015a      	lsls	r2, r3, #5
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	4413      	add	r3, r2
 8004194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004198:	461a      	mov	r2, r3
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	4613      	mov	r3, r2
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	1a9b      	subs	r3, r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	333c      	adds	r3, #60	@ 0x3c
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	f083 0301 	eor.w	r3, r3, #1
 80041b4:	b2d8      	uxtb	r0, r3
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4613      	mov	r3, r2
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	1a9b      	subs	r3, r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	440b      	add	r3, r1
 80041c4:	333c      	adds	r3, #60	@ 0x3c
 80041c6:	4602      	mov	r2, r0
 80041c8:	701a      	strb	r2, [r3, #0]
      break;
 80041ca:	e00c      	b.n	80041e6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	69ba      	ldr	r2, [r7, #24]
 80041d0:	4613      	mov	r3, r2
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	1a9b      	subs	r3, r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	440b      	add	r3, r1
 80041da:	334c      	adds	r3, #76	@ 0x4c
 80041dc:	2204      	movs	r2, #4
 80041de:	701a      	strb	r2, [r3, #0]
      break;
 80041e0:	e001      	b.n	80041e6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80041e2:	bf00      	nop
 80041e4:	e000      	b.n	80041e8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80041e6:	bf00      	nop
  }
}
 80041e8:	bf00      	nop
 80041ea:	3728      	adds	r7, #40	@ 0x28
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800421c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b02      	cmp	r3, #2
 8004226:	d10b      	bne.n	8004240 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b01      	cmp	r3, #1
 8004230:	d102      	bne.n	8004238 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f009 fbac 	bl	800d990 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	f043 0302 	orr.w	r3, r3, #2
 800423e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f003 0308 	and.w	r3, r3, #8
 8004246:	2b08      	cmp	r3, #8
 8004248:	d132      	bne.n	80042b0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f043 0308 	orr.w	r3, r3, #8
 8004250:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	2b04      	cmp	r3, #4
 800425a:	d126      	bne.n	80042aa <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	7a5b      	ldrb	r3, [r3, #9]
 8004260:	2b02      	cmp	r3, #2
 8004262:	d113      	bne.n	800428c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800426a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800426e:	d106      	bne.n	800427e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2102      	movs	r1, #2
 8004276:	4618      	mov	r0, r3
 8004278:	f003 fa56 	bl	8007728 <USB_InitFSLSPClkSel>
 800427c:	e011      	b.n	80042a2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2101      	movs	r1, #1
 8004284:	4618      	mov	r0, r3
 8004286:	f003 fa4f 	bl	8007728 <USB_InitFSLSPClkSel>
 800428a:	e00a      	b.n	80042a2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	79db      	ldrb	r3, [r3, #7]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d106      	bne.n	80042a2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800429a:	461a      	mov	r2, r3
 800429c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80042a0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f009 fba2 	bl	800d9ec <HAL_HCD_PortEnabled_Callback>
 80042a8:	e002      	b.n	80042b0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f009 fbac 	bl	800da08 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f003 0320 	and.w	r3, r3, #32
 80042b6:	2b20      	cmp	r3, #32
 80042b8:	d103      	bne.n	80042c2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f043 0320 	orr.w	r3, r3, #32
 80042c0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042c8:	461a      	mov	r2, r3
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	6013      	str	r3, [r2, #0]
}
 80042ce:	bf00      	nop
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e12b      	b.n	8004542 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d106      	bne.n	8004304 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7fd f94c 	bl	800159c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2224      	movs	r2, #36	@ 0x24
 8004308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f022 0201 	bic.w	r2, r2, #1
 800431a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800432a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800433a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800433c:	f001 fa20 	bl	8005780 <HAL_RCC_GetPCLK1Freq>
 8004340:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	4a81      	ldr	r2, [pc, #516]	@ (800454c <HAL_I2C_Init+0x274>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d807      	bhi.n	800435c <HAL_I2C_Init+0x84>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4a80      	ldr	r2, [pc, #512]	@ (8004550 <HAL_I2C_Init+0x278>)
 8004350:	4293      	cmp	r3, r2
 8004352:	bf94      	ite	ls
 8004354:	2301      	movls	r3, #1
 8004356:	2300      	movhi	r3, #0
 8004358:	b2db      	uxtb	r3, r3
 800435a:	e006      	b.n	800436a <HAL_I2C_Init+0x92>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4a7d      	ldr	r2, [pc, #500]	@ (8004554 <HAL_I2C_Init+0x27c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	bf94      	ite	ls
 8004364:	2301      	movls	r3, #1
 8004366:	2300      	movhi	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e0e7      	b.n	8004542 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4a78      	ldr	r2, [pc, #480]	@ (8004558 <HAL_I2C_Init+0x280>)
 8004376:	fba2 2303 	umull	r2, r3, r2, r3
 800437a:	0c9b      	lsrs	r3, r3, #18
 800437c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	430a      	orrs	r2, r1
 8004390:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	4a6a      	ldr	r2, [pc, #424]	@ (800454c <HAL_I2C_Init+0x274>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d802      	bhi.n	80043ac <HAL_I2C_Init+0xd4>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	3301      	adds	r3, #1
 80043aa:	e009      	b.n	80043c0 <HAL_I2C_Init+0xe8>
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043b2:	fb02 f303 	mul.w	r3, r2, r3
 80043b6:	4a69      	ldr	r2, [pc, #420]	@ (800455c <HAL_I2C_Init+0x284>)
 80043b8:	fba2 2303 	umull	r2, r3, r2, r3
 80043bc:	099b      	lsrs	r3, r3, #6
 80043be:	3301      	adds	r3, #1
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	6812      	ldr	r2, [r2, #0]
 80043c4:	430b      	orrs	r3, r1
 80043c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80043d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	495c      	ldr	r1, [pc, #368]	@ (800454c <HAL_I2C_Init+0x274>)
 80043dc:	428b      	cmp	r3, r1
 80043de:	d819      	bhi.n	8004414 <HAL_I2C_Init+0x13c>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	1e59      	subs	r1, r3, #1
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80043ee:	1c59      	adds	r1, r3, #1
 80043f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043f4:	400b      	ands	r3, r1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <HAL_I2C_Init+0x138>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	1e59      	subs	r1, r3, #1
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	fbb1 f3f3 	udiv	r3, r1, r3
 8004408:	3301      	adds	r3, #1
 800440a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800440e:	e051      	b.n	80044b4 <HAL_I2C_Init+0x1dc>
 8004410:	2304      	movs	r3, #4
 8004412:	e04f      	b.n	80044b4 <HAL_I2C_Init+0x1dc>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d111      	bne.n	8004440 <HAL_I2C_Init+0x168>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	1e58      	subs	r0, r3, #1
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6859      	ldr	r1, [r3, #4]
 8004424:	460b      	mov	r3, r1
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	440b      	add	r3, r1
 800442a:	fbb0 f3f3 	udiv	r3, r0, r3
 800442e:	3301      	adds	r3, #1
 8004430:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004434:	2b00      	cmp	r3, #0
 8004436:	bf0c      	ite	eq
 8004438:	2301      	moveq	r3, #1
 800443a:	2300      	movne	r3, #0
 800443c:	b2db      	uxtb	r3, r3
 800443e:	e012      	b.n	8004466 <HAL_I2C_Init+0x18e>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	1e58      	subs	r0, r3, #1
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6859      	ldr	r1, [r3, #4]
 8004448:	460b      	mov	r3, r1
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	0099      	lsls	r1, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	fbb0 f3f3 	udiv	r3, r0, r3
 8004456:	3301      	adds	r3, #1
 8004458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800445c:	2b00      	cmp	r3, #0
 800445e:	bf0c      	ite	eq
 8004460:	2301      	moveq	r3, #1
 8004462:	2300      	movne	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <HAL_I2C_Init+0x196>
 800446a:	2301      	movs	r3, #1
 800446c:	e022      	b.n	80044b4 <HAL_I2C_Init+0x1dc>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10e      	bne.n	8004494 <HAL_I2C_Init+0x1bc>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	1e58      	subs	r0, r3, #1
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6859      	ldr	r1, [r3, #4]
 800447e:	460b      	mov	r3, r1
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	440b      	add	r3, r1
 8004484:	fbb0 f3f3 	udiv	r3, r0, r3
 8004488:	3301      	adds	r3, #1
 800448a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800448e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004492:	e00f      	b.n	80044b4 <HAL_I2C_Init+0x1dc>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	1e58      	subs	r0, r3, #1
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6859      	ldr	r1, [r3, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	440b      	add	r3, r1
 80044a2:	0099      	lsls	r1, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044aa:	3301      	adds	r3, #1
 80044ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	6809      	ldr	r1, [r1, #0]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	69da      	ldr	r2, [r3, #28]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80044e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6911      	ldr	r1, [r2, #16]
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	68d2      	ldr	r2, [r2, #12]
 80044ee:	4311      	orrs	r1, r2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	430b      	orrs	r3, r1
 80044f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0201 	orr.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2220      	movs	r2, #32
 800452e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	000186a0 	.word	0x000186a0
 8004550:	001e847f 	.word	0x001e847f
 8004554:	003d08ff 	.word	0x003d08ff
 8004558:	431bde83 	.word	0x431bde83
 800455c:	10624dd3 	.word	0x10624dd3

08004560 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d101      	bne.n	8004572 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e128      	b.n	80047c4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d109      	bne.n	8004592 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a90      	ldr	r2, [pc, #576]	@ (80047cc <HAL_I2S_Init+0x26c>)
 800458a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7fd f84d 	bl	800162c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2202      	movs	r2, #2
 8004596:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	6812      	ldr	r2, [r2, #0]
 80045a4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80045a8:	f023 030f 	bic.w	r3, r3, #15
 80045ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2202      	movs	r2, #2
 80045b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d060      	beq.n	8004680 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d102      	bne.n	80045cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80045c6:	2310      	movs	r3, #16
 80045c8:	617b      	str	r3, [r7, #20]
 80045ca:	e001      	b.n	80045d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80045cc:	2320      	movs	r3, #32
 80045ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	2b20      	cmp	r3, #32
 80045d6:	d802      	bhi.n	80045de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80045de:	2001      	movs	r0, #1
 80045e0:	f001 fa0a 	bl	80059f8 <HAL_RCCEx_GetPeriphCLKFreq>
 80045e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045ee:	d125      	bne.n	800463c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d010      	beq.n	800461a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8004602:	4613      	mov	r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	4413      	add	r3, r2
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	461a      	mov	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	fbb2 f3f3 	udiv	r3, r2, r3
 8004614:	3305      	adds	r3, #5
 8004616:	613b      	str	r3, [r7, #16]
 8004618:	e01f      	b.n	800465a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	fbb2 f2f3 	udiv	r2, r2, r3
 8004624:	4613      	mov	r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4413      	add	r3, r2
 800462a:	005b      	lsls	r3, r3, #1
 800462c:	461a      	mov	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	fbb2 f3f3 	udiv	r3, r2, r3
 8004636:	3305      	adds	r3, #5
 8004638:	613b      	str	r3, [r7, #16]
 800463a:	e00e      	b.n	800465a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	fbb2 f2f3 	udiv	r2, r2, r3
 8004644:	4613      	mov	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	461a      	mov	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	fbb2 f3f3 	udiv	r3, r2, r3
 8004656:	3305      	adds	r3, #5
 8004658:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	4a5c      	ldr	r2, [pc, #368]	@ (80047d0 <HAL_I2S_Init+0x270>)
 800465e:	fba2 2303 	umull	r2, r3, r2, r3
 8004662:	08db      	lsrs	r3, r3, #3
 8004664:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	085b      	lsrs	r3, r3, #1
 8004676:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	021b      	lsls	r3, r3, #8
 800467c:	61bb      	str	r3, [r7, #24]
 800467e:	e003      	b.n	8004688 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004680:	2302      	movs	r3, #2
 8004682:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d902      	bls.n	8004694 <HAL_I2S_Init+0x134>
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	2bff      	cmp	r3, #255	@ 0xff
 8004692:	d907      	bls.n	80046a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004698:	f043 0210 	orr.w	r2, r3, #16
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e08f      	b.n	80047c4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691a      	ldr	r2, [r3, #16]
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	ea42 0103 	orr.w	r1, r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	69fa      	ldr	r2, [r7, #28]
 80046b4:	430a      	orrs	r2, r1
 80046b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80046c2:	f023 030f 	bic.w	r3, r3, #15
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	6851      	ldr	r1, [r2, #4]
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	6892      	ldr	r2, [r2, #8]
 80046ce:	4311      	orrs	r1, r2
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	68d2      	ldr	r2, [r2, #12]
 80046d4:	4311      	orrs	r1, r2
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6992      	ldr	r2, [r2, #24]
 80046da:	430a      	orrs	r2, r1
 80046dc:	431a      	orrs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d161      	bne.n	80047b4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a38      	ldr	r2, [pc, #224]	@ (80047d4 <HAL_I2S_Init+0x274>)
 80046f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a37      	ldr	r2, [pc, #220]	@ (80047d8 <HAL_I2S_Init+0x278>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d101      	bne.n	8004704 <HAL_I2S_Init+0x1a4>
 8004700:	4b36      	ldr	r3, [pc, #216]	@ (80047dc <HAL_I2S_Init+0x27c>)
 8004702:	e001      	b.n	8004708 <HAL_I2S_Init+0x1a8>
 8004704:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004708:	69db      	ldr	r3, [r3, #28]
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	6812      	ldr	r2, [r2, #0]
 800470e:	4932      	ldr	r1, [pc, #200]	@ (80047d8 <HAL_I2S_Init+0x278>)
 8004710:	428a      	cmp	r2, r1
 8004712:	d101      	bne.n	8004718 <HAL_I2S_Init+0x1b8>
 8004714:	4a31      	ldr	r2, [pc, #196]	@ (80047dc <HAL_I2S_Init+0x27c>)
 8004716:	e001      	b.n	800471c <HAL_I2S_Init+0x1bc>
 8004718:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800471c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004720:	f023 030f 	bic.w	r3, r3, #15
 8004724:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a2b      	ldr	r2, [pc, #172]	@ (80047d8 <HAL_I2S_Init+0x278>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d101      	bne.n	8004734 <HAL_I2S_Init+0x1d4>
 8004730:	4b2a      	ldr	r3, [pc, #168]	@ (80047dc <HAL_I2S_Init+0x27c>)
 8004732:	e001      	b.n	8004738 <HAL_I2S_Init+0x1d8>
 8004734:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004738:	2202      	movs	r2, #2
 800473a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a25      	ldr	r2, [pc, #148]	@ (80047d8 <HAL_I2S_Init+0x278>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d101      	bne.n	800474a <HAL_I2S_Init+0x1ea>
 8004746:	4b25      	ldr	r3, [pc, #148]	@ (80047dc <HAL_I2S_Init+0x27c>)
 8004748:	e001      	b.n	800474e <HAL_I2S_Init+0x1ee>
 800474a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800474e:	69db      	ldr	r3, [r3, #28]
 8004750:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800475a:	d003      	beq.n	8004764 <HAL_I2S_Init+0x204>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d103      	bne.n	800476c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004764:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004768:	613b      	str	r3, [r7, #16]
 800476a:	e001      	b.n	8004770 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800476c:	2300      	movs	r3, #0
 800476e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800477a:	4313      	orrs	r3, r2
 800477c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004784:	4313      	orrs	r3, r2
 8004786:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800478e:	4313      	orrs	r3, r2
 8004790:	b29a      	uxth	r2, r3
 8004792:	897b      	ldrh	r3, [r7, #10]
 8004794:	4313      	orrs	r3, r2
 8004796:	b29b      	uxth	r3, r3
 8004798:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800479c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a0d      	ldr	r2, [pc, #52]	@ (80047d8 <HAL_I2S_Init+0x278>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d101      	bne.n	80047ac <HAL_I2S_Init+0x24c>
 80047a8:	4b0c      	ldr	r3, [pc, #48]	@ (80047dc <HAL_I2S_Init+0x27c>)
 80047aa:	e001      	b.n	80047b0 <HAL_I2S_Init+0x250>
 80047ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047b0:	897a      	ldrh	r2, [r7, #10]
 80047b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3720      	adds	r7, #32
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	080048d7 	.word	0x080048d7
 80047d0:	cccccccd 	.word	0xcccccccd
 80047d4:	080049ed 	.word	0x080049ed
 80047d8:	40003800 	.word	0x40003800
 80047dc:	40003400 	.word	0x40003400

080047e0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004828:	881a      	ldrh	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	1c9a      	adds	r2, r3, #2
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484c:	b29b      	uxth	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10e      	bne.n	8004870 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004860:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f7ff ffb8 	bl	80047e0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004870:	bf00      	nop
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68da      	ldr	r2, [r3, #12]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488a:	b292      	uxth	r2, r2
 800488c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004892:	1c9a      	adds	r2, r3, #2
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800489c:	b29b      	uxth	r3, r3
 800489e:	3b01      	subs	r3, #1
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10e      	bne.n	80048ce <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80048be:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f7ff ff93 	bl	80047f4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80048ce:	bf00      	nop
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b086      	sub	sp, #24
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b04      	cmp	r3, #4
 80048f0:	d13a      	bne.n	8004968 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d109      	bne.n	8004910 <I2S_IRQHandler+0x3a>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004906:	2b40      	cmp	r3, #64	@ 0x40
 8004908:	d102      	bne.n	8004910 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f7ff ffb4 	bl	8004878 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004916:	2b40      	cmp	r3, #64	@ 0x40
 8004918:	d126      	bne.n	8004968 <I2S_IRQHandler+0x92>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f003 0320 	and.w	r3, r3, #32
 8004924:	2b20      	cmp	r3, #32
 8004926:	d11f      	bne.n	8004968 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685a      	ldr	r2, [r3, #4]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004936:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004938:	2300      	movs	r3, #0
 800493a:	613b      	str	r3, [r7, #16]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	613b      	str	r3, [r7, #16]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	613b      	str	r3, [r7, #16]
 800494c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495a:	f043 0202 	orr.w	r2, r3, #2
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7ff ff50 	bl	8004808 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b03      	cmp	r3, #3
 8004972:	d136      	bne.n	80049e2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b02      	cmp	r3, #2
 800497c:	d109      	bne.n	8004992 <I2S_IRQHandler+0xbc>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004988:	2b80      	cmp	r3, #128	@ 0x80
 800498a:	d102      	bne.n	8004992 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f7ff ff45 	bl	800481c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f003 0308 	and.w	r3, r3, #8
 8004998:	2b08      	cmp	r3, #8
 800499a:	d122      	bne.n	80049e2 <I2S_IRQHandler+0x10c>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f003 0320 	and.w	r3, r3, #32
 80049a6:	2b20      	cmp	r3, #32
 80049a8:	d11b      	bne.n	80049e2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049b8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80049ba:	2300      	movs	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	60fb      	str	r3, [r7, #12]
 80049c6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d4:	f043 0204 	orr.w	r2, r3, #4
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f7ff ff13 	bl	8004808 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049e2:	bf00      	nop
 80049e4:	3718      	adds	r7, #24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
	...

080049ec <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b088      	sub	sp, #32
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a92      	ldr	r2, [pc, #584]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d101      	bne.n	8004a0a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004a06:	4b92      	ldr	r3, [pc, #584]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a08:	e001      	b.n	8004a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004a0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a8b      	ldr	r2, [pc, #556]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d101      	bne.n	8004a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004a24:	4b8a      	ldr	r3, [pc, #552]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a26:	e001      	b.n	8004a2c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004a28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a38:	d004      	beq.n	8004a44 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f040 8099 	bne.w	8004b76 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d107      	bne.n	8004a5e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d002      	beq.n	8004a5e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 f925 	bl	8004ca8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d107      	bne.n	8004a78 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d002      	beq.n	8004a78 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f9c8 	bl	8004e08 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7e:	2b40      	cmp	r3, #64	@ 0x40
 8004a80:	d13a      	bne.n	8004af8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	f003 0320 	and.w	r3, r3, #32
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d035      	beq.n	8004af8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a6e      	ldr	r2, [pc, #440]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d101      	bne.n	8004a9a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004a96:	4b6e      	ldr	r3, [pc, #440]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a98:	e001      	b.n	8004a9e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004a9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4969      	ldr	r1, [pc, #420]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004aa6:	428b      	cmp	r3, r1
 8004aa8:	d101      	bne.n	8004aae <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004aaa:	4b69      	ldr	r3, [pc, #420]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004aac:	e001      	b.n	8004ab2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004aae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ab2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004ab6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685a      	ldr	r2, [r3, #4]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ac6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aea:	f043 0202 	orr.w	r2, r3, #2
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff fe88 	bl	8004808 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b08      	cmp	r3, #8
 8004b00:	f040 80c3 	bne.w	8004c8a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f003 0320 	and.w	r3, r3, #32
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 80bd 	beq.w	8004c8a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b1e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a49      	ldr	r2, [pc, #292]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d101      	bne.n	8004b2e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004b2a:	4b49      	ldr	r3, [pc, #292]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b2c:	e001      	b.n	8004b32 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004b2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4944      	ldr	r1, [pc, #272]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b3a:	428b      	cmp	r3, r1
 8004b3c:	d101      	bne.n	8004b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004b3e:	4b44      	ldr	r3, [pc, #272]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b40:	e001      	b.n	8004b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004b42:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b46:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b4a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	60bb      	str	r3, [r7, #8]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	60bb      	str	r3, [r7, #8]
 8004b58:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b66:	f043 0204 	orr.w	r2, r3, #4
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7ff fe4a 	bl	8004808 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004b74:	e089      	b.n	8004c8a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d107      	bne.n	8004b90 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d002      	beq.n	8004b90 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f8be 	bl	8004d0c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d107      	bne.n	8004baa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d002      	beq.n	8004baa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 f8fd 	bl	8004da4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb0:	2b40      	cmp	r3, #64	@ 0x40
 8004bb2:	d12f      	bne.n	8004c14 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	f003 0320 	and.w	r3, r3, #32
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d02a      	beq.n	8004c14 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004bcc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d101      	bne.n	8004bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004bda:	e001      	b.n	8004be0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004bdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4919      	ldr	r1, [pc, #100]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004be8:	428b      	cmp	r3, r1
 8004bea:	d101      	bne.n	8004bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004bec:	4b18      	ldr	r3, [pc, #96]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004bee:	e001      	b.n	8004bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004bf0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004bf4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004bf8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c06:	f043 0202 	orr.w	r2, r3, #2
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7ff fdfa 	bl	8004808 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b08      	cmp	r3, #8
 8004c1c:	d136      	bne.n	8004c8c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d031      	beq.n	8004c8c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a07      	ldr	r2, [pc, #28]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d101      	bne.n	8004c36 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004c32:	4b07      	ldr	r3, [pc, #28]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c34:	e001      	b.n	8004c3a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004c36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4902      	ldr	r1, [pc, #8]	@ (8004c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c42:	428b      	cmp	r3, r1
 8004c44:	d106      	bne.n	8004c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004c46:	4b02      	ldr	r3, [pc, #8]	@ (8004c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c48:	e006      	b.n	8004c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004c4a:	bf00      	nop
 8004c4c:	40003800 	.word	0x40003800
 8004c50:	40003400 	.word	0x40003400
 8004c54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c58:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004c5c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004c6c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c7a:	f043 0204 	orr.w	r2, r3, #4
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7ff fdc0 	bl	8004808 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c88:	e000      	b.n	8004c8c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004c8a:	bf00      	nop
}
 8004c8c:	bf00      	nop
 8004c8e:	3720      	adds	r7, #32
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb4:	1c99      	adds	r1, r3, #2
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	6251      	str	r1, [r2, #36]	@ 0x24
 8004cba:	881a      	ldrh	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	b29a      	uxth	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d113      	bne.n	8004d02 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ce8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d106      	bne.n	8004d02 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7ff ffc9 	bl	8004c94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d02:	bf00      	nop
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d18:	1c99      	adds	r1, r3, #2
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	6251      	str	r1, [r2, #36]	@ 0x24
 8004d1e:	8819      	ldrh	r1, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a1d      	ldr	r2, [pc, #116]	@ (8004d9c <I2SEx_TxISR_I2SExt+0x90>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d101      	bne.n	8004d2e <I2SEx_TxISR_I2SExt+0x22>
 8004d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8004da0 <I2SEx_TxISR_I2SExt+0x94>)
 8004d2c:	e001      	b.n	8004d32 <I2SEx_TxISR_I2SExt+0x26>
 8004d2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d32:	460a      	mov	r2, r1
 8004d34:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d121      	bne.n	8004d92 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a12      	ldr	r2, [pc, #72]	@ (8004d9c <I2SEx_TxISR_I2SExt+0x90>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d101      	bne.n	8004d5c <I2SEx_TxISR_I2SExt+0x50>
 8004d58:	4b11      	ldr	r3, [pc, #68]	@ (8004da0 <I2SEx_TxISR_I2SExt+0x94>)
 8004d5a:	e001      	b.n	8004d60 <I2SEx_TxISR_I2SExt+0x54>
 8004d5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	490d      	ldr	r1, [pc, #52]	@ (8004d9c <I2SEx_TxISR_I2SExt+0x90>)
 8004d68:	428b      	cmp	r3, r1
 8004d6a:	d101      	bne.n	8004d70 <I2SEx_TxISR_I2SExt+0x64>
 8004d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8004da0 <I2SEx_TxISR_I2SExt+0x94>)
 8004d6e:	e001      	b.n	8004d74 <I2SEx_TxISR_I2SExt+0x68>
 8004d70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d74:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004d78:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d106      	bne.n	8004d92 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f7ff ff81 	bl	8004c94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d92:	bf00      	nop
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	40003800 	.word	0x40003800
 8004da0:	40003400 	.word	0x40003400

08004da4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68d8      	ldr	r0, [r3, #12]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db6:	1c99      	adds	r1, r3, #2
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004dbc:	b282      	uxth	r2, r0
 8004dbe:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d113      	bne.n	8004e00 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004de6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d106      	bne.n	8004e00 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7ff ff4a 	bl	8004c94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004e00:	bf00      	nop
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a20      	ldr	r2, [pc, #128]	@ (8004e98 <I2SEx_RxISR_I2SExt+0x90>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d101      	bne.n	8004e1e <I2SEx_RxISR_I2SExt+0x16>
 8004e1a:	4b20      	ldr	r3, [pc, #128]	@ (8004e9c <I2SEx_RxISR_I2SExt+0x94>)
 8004e1c:	e001      	b.n	8004e22 <I2SEx_RxISR_I2SExt+0x1a>
 8004e1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e22:	68d8      	ldr	r0, [r3, #12]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e28:	1c99      	adds	r1, r3, #2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004e2e:	b282      	uxth	r2, r0
 8004e30:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d121      	bne.n	8004e8e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a12      	ldr	r2, [pc, #72]	@ (8004e98 <I2SEx_RxISR_I2SExt+0x90>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d101      	bne.n	8004e58 <I2SEx_RxISR_I2SExt+0x50>
 8004e54:	4b11      	ldr	r3, [pc, #68]	@ (8004e9c <I2SEx_RxISR_I2SExt+0x94>)
 8004e56:	e001      	b.n	8004e5c <I2SEx_RxISR_I2SExt+0x54>
 8004e58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e5c:	685a      	ldr	r2, [r3, #4]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	490d      	ldr	r1, [pc, #52]	@ (8004e98 <I2SEx_RxISR_I2SExt+0x90>)
 8004e64:	428b      	cmp	r3, r1
 8004e66:	d101      	bne.n	8004e6c <I2SEx_RxISR_I2SExt+0x64>
 8004e68:	4b0c      	ldr	r3, [pc, #48]	@ (8004e9c <I2SEx_RxISR_I2SExt+0x94>)
 8004e6a:	e001      	b.n	8004e70 <I2SEx_RxISR_I2SExt+0x68>
 8004e6c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e74:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d106      	bne.n	8004e8e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff ff03 	bl	8004c94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004e8e:	bf00      	nop
 8004e90:	3708      	adds	r7, #8
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40003800 	.word	0x40003800
 8004e9c:	40003400 	.word	0x40003400

08004ea0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d101      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e267      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d075      	beq.n	8004faa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ebe:	4b88      	ldr	r3, [pc, #544]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d00c      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004eca:	4b85      	ldr	r3, [pc, #532]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d112      	bne.n	8004efc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ed6:	4b82      	ldr	r3, [pc, #520]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ede:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ee2:	d10b      	bne.n	8004efc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee4:	4b7e      	ldr	r3, [pc, #504]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d05b      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x108>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d157      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e242      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f04:	d106      	bne.n	8004f14 <HAL_RCC_OscConfig+0x74>
 8004f06:	4b76      	ldr	r3, [pc, #472]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a75      	ldr	r2, [pc, #468]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f10:	6013      	str	r3, [r2, #0]
 8004f12:	e01d      	b.n	8004f50 <HAL_RCC_OscConfig+0xb0>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f1c:	d10c      	bne.n	8004f38 <HAL_RCC_OscConfig+0x98>
 8004f1e:	4b70      	ldr	r3, [pc, #448]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a6f      	ldr	r2, [pc, #444]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f28:	6013      	str	r3, [r2, #0]
 8004f2a:	4b6d      	ldr	r3, [pc, #436]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a6c      	ldr	r2, [pc, #432]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f34:	6013      	str	r3, [r2, #0]
 8004f36:	e00b      	b.n	8004f50 <HAL_RCC_OscConfig+0xb0>
 8004f38:	4b69      	ldr	r3, [pc, #420]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a68      	ldr	r2, [pc, #416]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b66      	ldr	r3, [pc, #408]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a65      	ldr	r2, [pc, #404]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d013      	beq.n	8004f80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f58:	f7fc fde6 	bl	8001b28 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f60:	f7fc fde2 	bl	8001b28 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b64      	cmp	r3, #100	@ 0x64
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e207      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f72:	4b5b      	ldr	r3, [pc, #364]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f0      	beq.n	8004f60 <HAL_RCC_OscConfig+0xc0>
 8004f7e:	e014      	b.n	8004faa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f80:	f7fc fdd2 	bl	8001b28 <HAL_GetTick>
 8004f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f88:	f7fc fdce 	bl	8001b28 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b64      	cmp	r3, #100	@ 0x64
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e1f3      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f9a:	4b51      	ldr	r3, [pc, #324]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1f0      	bne.n	8004f88 <HAL_RCC_OscConfig+0xe8>
 8004fa6:	e000      	b.n	8004faa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0302 	and.w	r3, r3, #2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d063      	beq.n	800507e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004fb6:	4b4a      	ldr	r3, [pc, #296]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f003 030c 	and.w	r3, r3, #12
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00b      	beq.n	8004fda <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fc2:	4b47      	ldr	r3, [pc, #284]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004fca:	2b08      	cmp	r3, #8
 8004fcc:	d11c      	bne.n	8005008 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fce:	4b44      	ldr	r3, [pc, #272]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d116      	bne.n	8005008 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fda:	4b41      	ldr	r3, [pc, #260]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d005      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x152>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d001      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e1c7      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff2:	4b3b      	ldr	r3, [pc, #236]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	00db      	lsls	r3, r3, #3
 8005000:	4937      	ldr	r1, [pc, #220]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8005002:	4313      	orrs	r3, r2
 8005004:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005006:	e03a      	b.n	800507e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d020      	beq.n	8005052 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005010:	4b34      	ldr	r3, [pc, #208]	@ (80050e4 <HAL_RCC_OscConfig+0x244>)
 8005012:	2201      	movs	r2, #1
 8005014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005016:	f7fc fd87 	bl	8001b28 <HAL_GetTick>
 800501a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800501c:	e008      	b.n	8005030 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800501e:	f7fc fd83 	bl	8001b28 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d901      	bls.n	8005030 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e1a8      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005030:	4b2b      	ldr	r3, [pc, #172]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0f0      	beq.n	800501e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503c:	4b28      	ldr	r3, [pc, #160]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	00db      	lsls	r3, r3, #3
 800504a:	4925      	ldr	r1, [pc, #148]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 800504c:	4313      	orrs	r3, r2
 800504e:	600b      	str	r3, [r1, #0]
 8005050:	e015      	b.n	800507e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005052:	4b24      	ldr	r3, [pc, #144]	@ (80050e4 <HAL_RCC_OscConfig+0x244>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005058:	f7fc fd66 	bl	8001b28 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005060:	f7fc fd62 	bl	8001b28 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e187      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005072:	4b1b      	ldr	r3, [pc, #108]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d036      	beq.n	80050f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d016      	beq.n	80050c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005092:	4b15      	ldr	r3, [pc, #84]	@ (80050e8 <HAL_RCC_OscConfig+0x248>)
 8005094:	2201      	movs	r2, #1
 8005096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005098:	f7fc fd46 	bl	8001b28 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050a0:	f7fc fd42 	bl	8001b28 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e167      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050b2:	4b0b      	ldr	r3, [pc, #44]	@ (80050e0 <HAL_RCC_OscConfig+0x240>)
 80050b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0f0      	beq.n	80050a0 <HAL_RCC_OscConfig+0x200>
 80050be:	e01b      	b.n	80050f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050c0:	4b09      	ldr	r3, [pc, #36]	@ (80050e8 <HAL_RCC_OscConfig+0x248>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c6:	f7fc fd2f 	bl	8001b28 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050cc:	e00e      	b.n	80050ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050ce:	f7fc fd2b 	bl	8001b28 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d907      	bls.n	80050ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e150      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
 80050e0:	40023800 	.word	0x40023800
 80050e4:	42470000 	.word	0x42470000
 80050e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050ec:	4b88      	ldr	r3, [pc, #544]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80050ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1ea      	bne.n	80050ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 8097 	beq.w	8005234 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005106:	2300      	movs	r3, #0
 8005108:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800510a:	4b81      	ldr	r3, [pc, #516]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 800510c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d10f      	bne.n	8005136 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005116:	2300      	movs	r3, #0
 8005118:	60bb      	str	r3, [r7, #8]
 800511a:	4b7d      	ldr	r3, [pc, #500]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	4a7c      	ldr	r2, [pc, #496]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005124:	6413      	str	r3, [r2, #64]	@ 0x40
 8005126:	4b7a      	ldr	r3, [pc, #488]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800512a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800512e:	60bb      	str	r3, [r7, #8]
 8005130:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005132:	2301      	movs	r3, #1
 8005134:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005136:	4b77      	ldr	r3, [pc, #476]	@ (8005314 <HAL_RCC_OscConfig+0x474>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513e:	2b00      	cmp	r3, #0
 8005140:	d118      	bne.n	8005174 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005142:	4b74      	ldr	r3, [pc, #464]	@ (8005314 <HAL_RCC_OscConfig+0x474>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a73      	ldr	r2, [pc, #460]	@ (8005314 <HAL_RCC_OscConfig+0x474>)
 8005148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800514c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800514e:	f7fc fceb 	bl	8001b28 <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005154:	e008      	b.n	8005168 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005156:	f7fc fce7 	bl	8001b28 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d901      	bls.n	8005168 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e10c      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005168:	4b6a      	ldr	r3, [pc, #424]	@ (8005314 <HAL_RCC_OscConfig+0x474>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0f0      	beq.n	8005156 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d106      	bne.n	800518a <HAL_RCC_OscConfig+0x2ea>
 800517c:	4b64      	ldr	r3, [pc, #400]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 800517e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005180:	4a63      	ldr	r2, [pc, #396]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005182:	f043 0301 	orr.w	r3, r3, #1
 8005186:	6713      	str	r3, [r2, #112]	@ 0x70
 8005188:	e01c      	b.n	80051c4 <HAL_RCC_OscConfig+0x324>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	2b05      	cmp	r3, #5
 8005190:	d10c      	bne.n	80051ac <HAL_RCC_OscConfig+0x30c>
 8005192:	4b5f      	ldr	r3, [pc, #380]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005196:	4a5e      	ldr	r2, [pc, #376]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005198:	f043 0304 	orr.w	r3, r3, #4
 800519c:	6713      	str	r3, [r2, #112]	@ 0x70
 800519e:	4b5c      	ldr	r3, [pc, #368]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80051a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051a2:	4a5b      	ldr	r2, [pc, #364]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80051a4:	f043 0301 	orr.w	r3, r3, #1
 80051a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80051aa:	e00b      	b.n	80051c4 <HAL_RCC_OscConfig+0x324>
 80051ac:	4b58      	ldr	r3, [pc, #352]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80051ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051b0:	4a57      	ldr	r2, [pc, #348]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80051b2:	f023 0301 	bic.w	r3, r3, #1
 80051b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80051b8:	4b55      	ldr	r3, [pc, #340]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80051ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051bc:	4a54      	ldr	r2, [pc, #336]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80051be:	f023 0304 	bic.w	r3, r3, #4
 80051c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d015      	beq.n	80051f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051cc:	f7fc fcac 	bl	8001b28 <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051d2:	e00a      	b.n	80051ea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051d4:	f7fc fca8 	bl	8001b28 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e0cb      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ea:	4b49      	ldr	r3, [pc, #292]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80051ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ee:	f003 0302 	and.w	r3, r3, #2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d0ee      	beq.n	80051d4 <HAL_RCC_OscConfig+0x334>
 80051f6:	e014      	b.n	8005222 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051f8:	f7fc fc96 	bl	8001b28 <HAL_GetTick>
 80051fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051fe:	e00a      	b.n	8005216 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005200:	f7fc fc92 	bl	8001b28 <HAL_GetTick>
 8005204:	4602      	mov	r2, r0
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800520e:	4293      	cmp	r3, r2
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e0b5      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005216:	4b3e      	ldr	r3, [pc, #248]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1ee      	bne.n	8005200 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005222:	7dfb      	ldrb	r3, [r7, #23]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d105      	bne.n	8005234 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005228:	4b39      	ldr	r3, [pc, #228]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 800522a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522c:	4a38      	ldr	r2, [pc, #224]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 800522e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005232:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 80a1 	beq.w	8005380 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800523e:	4b34      	ldr	r3, [pc, #208]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f003 030c 	and.w	r3, r3, #12
 8005246:	2b08      	cmp	r3, #8
 8005248:	d05c      	beq.n	8005304 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	2b02      	cmp	r3, #2
 8005250:	d141      	bne.n	80052d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005252:	4b31      	ldr	r3, [pc, #196]	@ (8005318 <HAL_RCC_OscConfig+0x478>)
 8005254:	2200      	movs	r2, #0
 8005256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005258:	f7fc fc66 	bl	8001b28 <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005260:	f7fc fc62 	bl	8001b28 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e087      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005272:	4b27      	ldr	r3, [pc, #156]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1f0      	bne.n	8005260 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	69da      	ldr	r2, [r3, #28]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	431a      	orrs	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528c:	019b      	lsls	r3, r3, #6
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005294:	085b      	lsrs	r3, r3, #1
 8005296:	3b01      	subs	r3, #1
 8005298:	041b      	lsls	r3, r3, #16
 800529a:	431a      	orrs	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a0:	061b      	lsls	r3, r3, #24
 80052a2:	491b      	ldr	r1, [pc, #108]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005318 <HAL_RCC_OscConfig+0x478>)
 80052aa:	2201      	movs	r2, #1
 80052ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ae:	f7fc fc3b 	bl	8001b28 <HAL_GetTick>
 80052b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052b4:	e008      	b.n	80052c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052b6:	f7fc fc37 	bl	8001b28 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d901      	bls.n	80052c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e05c      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052c8:	4b11      	ldr	r3, [pc, #68]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0f0      	beq.n	80052b6 <HAL_RCC_OscConfig+0x416>
 80052d4:	e054      	b.n	8005380 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052d6:	4b10      	ldr	r3, [pc, #64]	@ (8005318 <HAL_RCC_OscConfig+0x478>)
 80052d8:	2200      	movs	r2, #0
 80052da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052dc:	f7fc fc24 	bl	8001b28 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e4:	f7fc fc20 	bl	8001b28 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e045      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052f6:	4b06      	ldr	r3, [pc, #24]	@ (8005310 <HAL_RCC_OscConfig+0x470>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1f0      	bne.n	80052e4 <HAL_RCC_OscConfig+0x444>
 8005302:	e03d      	b.n	8005380 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	699b      	ldr	r3, [r3, #24]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d107      	bne.n	800531c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e038      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
 8005310:	40023800 	.word	0x40023800
 8005314:	40007000 	.word	0x40007000
 8005318:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800531c:	4b1b      	ldr	r3, [pc, #108]	@ (800538c <HAL_RCC_OscConfig+0x4ec>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	699b      	ldr	r3, [r3, #24]
 8005326:	2b01      	cmp	r3, #1
 8005328:	d028      	beq.n	800537c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005334:	429a      	cmp	r2, r3
 8005336:	d121      	bne.n	800537c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005342:	429a      	cmp	r2, r3
 8005344:	d11a      	bne.n	800537c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800534c:	4013      	ands	r3, r2
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005352:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005354:	4293      	cmp	r3, r2
 8005356:	d111      	bne.n	800537c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005362:	085b      	lsrs	r3, r3, #1
 8005364:	3b01      	subs	r3, #1
 8005366:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005368:	429a      	cmp	r2, r3
 800536a:	d107      	bne.n	800537c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005376:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005378:	429a      	cmp	r2, r3
 800537a:	d001      	beq.n	8005380 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e000      	b.n	8005382 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3718      	adds	r7, #24
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40023800 	.word	0x40023800

08005390 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e0cc      	b.n	800553e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053a4:	4b68      	ldr	r3, [pc, #416]	@ (8005548 <HAL_RCC_ClockConfig+0x1b8>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0307 	and.w	r3, r3, #7
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d90c      	bls.n	80053cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053b2:	4b65      	ldr	r3, [pc, #404]	@ (8005548 <HAL_RCC_ClockConfig+0x1b8>)
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	b2d2      	uxtb	r2, r2
 80053b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ba:	4b63      	ldr	r3, [pc, #396]	@ (8005548 <HAL_RCC_ClockConfig+0x1b8>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0307 	and.w	r3, r3, #7
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d001      	beq.n	80053cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e0b8      	b.n	800553e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d020      	beq.n	800541a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0304 	and.w	r3, r3, #4
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d005      	beq.n	80053f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053e4:	4b59      	ldr	r3, [pc, #356]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	4a58      	ldr	r2, [pc, #352]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 80053ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80053ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0308 	and.w	r3, r3, #8
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d005      	beq.n	8005408 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053fc:	4b53      	ldr	r3, [pc, #332]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	4a52      	ldr	r2, [pc, #328]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005402:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005406:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005408:	4b50      	ldr	r3, [pc, #320]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	494d      	ldr	r1, [pc, #308]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005416:	4313      	orrs	r3, r2
 8005418:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d044      	beq.n	80054b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d107      	bne.n	800543e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800542e:	4b47      	ldr	r3, [pc, #284]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d119      	bne.n	800546e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e07f      	b.n	800553e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	2b02      	cmp	r3, #2
 8005444:	d003      	beq.n	800544e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800544a:	2b03      	cmp	r3, #3
 800544c:	d107      	bne.n	800545e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800544e:	4b3f      	ldr	r3, [pc, #252]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d109      	bne.n	800546e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e06f      	b.n	800553e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800545e:	4b3b      	ldr	r3, [pc, #236]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e067      	b.n	800553e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800546e:	4b37      	ldr	r3, [pc, #220]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f023 0203 	bic.w	r2, r3, #3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	4934      	ldr	r1, [pc, #208]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 800547c:	4313      	orrs	r3, r2
 800547e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005480:	f7fc fb52 	bl	8001b28 <HAL_GetTick>
 8005484:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005486:	e00a      	b.n	800549e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005488:	f7fc fb4e 	bl	8001b28 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005496:	4293      	cmp	r3, r2
 8005498:	d901      	bls.n	800549e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e04f      	b.n	800553e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800549e:	4b2b      	ldr	r3, [pc, #172]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 020c 	and.w	r2, r3, #12
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d1eb      	bne.n	8005488 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054b0:	4b25      	ldr	r3, [pc, #148]	@ (8005548 <HAL_RCC_ClockConfig+0x1b8>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	683a      	ldr	r2, [r7, #0]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d20c      	bcs.n	80054d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054be:	4b22      	ldr	r3, [pc, #136]	@ (8005548 <HAL_RCC_ClockConfig+0x1b8>)
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	b2d2      	uxtb	r2, r2
 80054c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054c6:	4b20      	ldr	r3, [pc, #128]	@ (8005548 <HAL_RCC_ClockConfig+0x1b8>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0307 	and.w	r3, r3, #7
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d001      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e032      	b.n	800553e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d008      	beq.n	80054f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054e4:	4b19      	ldr	r3, [pc, #100]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	4916      	ldr	r1, [pc, #88]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0308 	and.w	r3, r3, #8
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d009      	beq.n	8005516 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005502:	4b12      	ldr	r3, [pc, #72]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	00db      	lsls	r3, r3, #3
 8005510:	490e      	ldr	r1, [pc, #56]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 8005512:	4313      	orrs	r3, r2
 8005514:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005516:	f000 f821 	bl	800555c <HAL_RCC_GetSysClockFreq>
 800551a:	4602      	mov	r2, r0
 800551c:	4b0b      	ldr	r3, [pc, #44]	@ (800554c <HAL_RCC_ClockConfig+0x1bc>)
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	091b      	lsrs	r3, r3, #4
 8005522:	f003 030f 	and.w	r3, r3, #15
 8005526:	490a      	ldr	r1, [pc, #40]	@ (8005550 <HAL_RCC_ClockConfig+0x1c0>)
 8005528:	5ccb      	ldrb	r3, [r1, r3]
 800552a:	fa22 f303 	lsr.w	r3, r2, r3
 800552e:	4a09      	ldr	r2, [pc, #36]	@ (8005554 <HAL_RCC_ClockConfig+0x1c4>)
 8005530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005532:	4b09      	ldr	r3, [pc, #36]	@ (8005558 <HAL_RCC_ClockConfig+0x1c8>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f7fc f9aa 	bl	8001890 <HAL_InitTick>

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	40023c00 	.word	0x40023c00
 800554c:	40023800 	.word	0x40023800
 8005550:	0800e1e0 	.word	0x0800e1e0
 8005554:	20000010 	.word	0x20000010
 8005558:	20000014 	.word	0x20000014

0800555c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800555c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005560:	b094      	sub	sp, #80	@ 0x50
 8005562:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005564:	2300      	movs	r3, #0
 8005566:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005568:	2300      	movs	r3, #0
 800556a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800556c:	2300      	movs	r3, #0
 800556e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005570:	2300      	movs	r3, #0
 8005572:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005574:	4b79      	ldr	r3, [pc, #484]	@ (800575c <HAL_RCC_GetSysClockFreq+0x200>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f003 030c 	and.w	r3, r3, #12
 800557c:	2b08      	cmp	r3, #8
 800557e:	d00d      	beq.n	800559c <HAL_RCC_GetSysClockFreq+0x40>
 8005580:	2b08      	cmp	r3, #8
 8005582:	f200 80e1 	bhi.w	8005748 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005586:	2b00      	cmp	r3, #0
 8005588:	d002      	beq.n	8005590 <HAL_RCC_GetSysClockFreq+0x34>
 800558a:	2b04      	cmp	r3, #4
 800558c:	d003      	beq.n	8005596 <HAL_RCC_GetSysClockFreq+0x3a>
 800558e:	e0db      	b.n	8005748 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005590:	4b73      	ldr	r3, [pc, #460]	@ (8005760 <HAL_RCC_GetSysClockFreq+0x204>)
 8005592:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005594:	e0db      	b.n	800574e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005596:	4b73      	ldr	r3, [pc, #460]	@ (8005764 <HAL_RCC_GetSysClockFreq+0x208>)
 8005598:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800559a:	e0d8      	b.n	800574e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800559c:	4b6f      	ldr	r3, [pc, #444]	@ (800575c <HAL_RCC_GetSysClockFreq+0x200>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80055a6:	4b6d      	ldr	r3, [pc, #436]	@ (800575c <HAL_RCC_GetSysClockFreq+0x200>)
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d063      	beq.n	800567a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055b2:	4b6a      	ldr	r3, [pc, #424]	@ (800575c <HAL_RCC_GetSysClockFreq+0x200>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	099b      	lsrs	r3, r3, #6
 80055b8:	2200      	movs	r2, #0
 80055ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80055be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80055c6:	2300      	movs	r3, #0
 80055c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80055ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80055ce:	4622      	mov	r2, r4
 80055d0:	462b      	mov	r3, r5
 80055d2:	f04f 0000 	mov.w	r0, #0
 80055d6:	f04f 0100 	mov.w	r1, #0
 80055da:	0159      	lsls	r1, r3, #5
 80055dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055e0:	0150      	lsls	r0, r2, #5
 80055e2:	4602      	mov	r2, r0
 80055e4:	460b      	mov	r3, r1
 80055e6:	4621      	mov	r1, r4
 80055e8:	1a51      	subs	r1, r2, r1
 80055ea:	6139      	str	r1, [r7, #16]
 80055ec:	4629      	mov	r1, r5
 80055ee:	eb63 0301 	sbc.w	r3, r3, r1
 80055f2:	617b      	str	r3, [r7, #20]
 80055f4:	f04f 0200 	mov.w	r2, #0
 80055f8:	f04f 0300 	mov.w	r3, #0
 80055fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005600:	4659      	mov	r1, fp
 8005602:	018b      	lsls	r3, r1, #6
 8005604:	4651      	mov	r1, sl
 8005606:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800560a:	4651      	mov	r1, sl
 800560c:	018a      	lsls	r2, r1, #6
 800560e:	4651      	mov	r1, sl
 8005610:	ebb2 0801 	subs.w	r8, r2, r1
 8005614:	4659      	mov	r1, fp
 8005616:	eb63 0901 	sbc.w	r9, r3, r1
 800561a:	f04f 0200 	mov.w	r2, #0
 800561e:	f04f 0300 	mov.w	r3, #0
 8005622:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005626:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800562a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800562e:	4690      	mov	r8, r2
 8005630:	4699      	mov	r9, r3
 8005632:	4623      	mov	r3, r4
 8005634:	eb18 0303 	adds.w	r3, r8, r3
 8005638:	60bb      	str	r3, [r7, #8]
 800563a:	462b      	mov	r3, r5
 800563c:	eb49 0303 	adc.w	r3, r9, r3
 8005640:	60fb      	str	r3, [r7, #12]
 8005642:	f04f 0200 	mov.w	r2, #0
 8005646:	f04f 0300 	mov.w	r3, #0
 800564a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800564e:	4629      	mov	r1, r5
 8005650:	024b      	lsls	r3, r1, #9
 8005652:	4621      	mov	r1, r4
 8005654:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005658:	4621      	mov	r1, r4
 800565a:	024a      	lsls	r2, r1, #9
 800565c:	4610      	mov	r0, r2
 800565e:	4619      	mov	r1, r3
 8005660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005662:	2200      	movs	r2, #0
 8005664:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005666:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005668:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800566c:	f7fa fdb0 	bl	80001d0 <__aeabi_uldivmod>
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	4613      	mov	r3, r2
 8005676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005678:	e058      	b.n	800572c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800567a:	4b38      	ldr	r3, [pc, #224]	@ (800575c <HAL_RCC_GetSysClockFreq+0x200>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	099b      	lsrs	r3, r3, #6
 8005680:	2200      	movs	r2, #0
 8005682:	4618      	mov	r0, r3
 8005684:	4611      	mov	r1, r2
 8005686:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800568a:	623b      	str	r3, [r7, #32]
 800568c:	2300      	movs	r3, #0
 800568e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005690:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005694:	4642      	mov	r2, r8
 8005696:	464b      	mov	r3, r9
 8005698:	f04f 0000 	mov.w	r0, #0
 800569c:	f04f 0100 	mov.w	r1, #0
 80056a0:	0159      	lsls	r1, r3, #5
 80056a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056a6:	0150      	lsls	r0, r2, #5
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	4641      	mov	r1, r8
 80056ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80056b2:	4649      	mov	r1, r9
 80056b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80056b8:	f04f 0200 	mov.w	r2, #0
 80056bc:	f04f 0300 	mov.w	r3, #0
 80056c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80056c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80056c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80056cc:	ebb2 040a 	subs.w	r4, r2, sl
 80056d0:	eb63 050b 	sbc.w	r5, r3, fp
 80056d4:	f04f 0200 	mov.w	r2, #0
 80056d8:	f04f 0300 	mov.w	r3, #0
 80056dc:	00eb      	lsls	r3, r5, #3
 80056de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056e2:	00e2      	lsls	r2, r4, #3
 80056e4:	4614      	mov	r4, r2
 80056e6:	461d      	mov	r5, r3
 80056e8:	4643      	mov	r3, r8
 80056ea:	18e3      	adds	r3, r4, r3
 80056ec:	603b      	str	r3, [r7, #0]
 80056ee:	464b      	mov	r3, r9
 80056f0:	eb45 0303 	adc.w	r3, r5, r3
 80056f4:	607b      	str	r3, [r7, #4]
 80056f6:	f04f 0200 	mov.w	r2, #0
 80056fa:	f04f 0300 	mov.w	r3, #0
 80056fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005702:	4629      	mov	r1, r5
 8005704:	028b      	lsls	r3, r1, #10
 8005706:	4621      	mov	r1, r4
 8005708:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800570c:	4621      	mov	r1, r4
 800570e:	028a      	lsls	r2, r1, #10
 8005710:	4610      	mov	r0, r2
 8005712:	4619      	mov	r1, r3
 8005714:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005716:	2200      	movs	r2, #0
 8005718:	61bb      	str	r3, [r7, #24]
 800571a:	61fa      	str	r2, [r7, #28]
 800571c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005720:	f7fa fd56 	bl	80001d0 <__aeabi_uldivmod>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	4613      	mov	r3, r2
 800572a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800572c:	4b0b      	ldr	r3, [pc, #44]	@ (800575c <HAL_RCC_GetSysClockFreq+0x200>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	0c1b      	lsrs	r3, r3, #16
 8005732:	f003 0303 	and.w	r3, r3, #3
 8005736:	3301      	adds	r3, #1
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800573c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800573e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005740:	fbb2 f3f3 	udiv	r3, r2, r3
 8005744:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005746:	e002      	b.n	800574e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005748:	4b05      	ldr	r3, [pc, #20]	@ (8005760 <HAL_RCC_GetSysClockFreq+0x204>)
 800574a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800574c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800574e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005750:	4618      	mov	r0, r3
 8005752:	3750      	adds	r7, #80	@ 0x50
 8005754:	46bd      	mov	sp, r7
 8005756:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800575a:	bf00      	nop
 800575c:	40023800 	.word	0x40023800
 8005760:	00f42400 	.word	0x00f42400
 8005764:	007a1200 	.word	0x007a1200

08005768 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005768:	b480      	push	{r7}
 800576a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800576c:	4b03      	ldr	r3, [pc, #12]	@ (800577c <HAL_RCC_GetHCLKFreq+0x14>)
 800576e:	681b      	ldr	r3, [r3, #0]
}
 8005770:	4618      	mov	r0, r3
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	20000010 	.word	0x20000010

08005780 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005784:	f7ff fff0 	bl	8005768 <HAL_RCC_GetHCLKFreq>
 8005788:	4602      	mov	r2, r0
 800578a:	4b05      	ldr	r3, [pc, #20]	@ (80057a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	0a9b      	lsrs	r3, r3, #10
 8005790:	f003 0307 	and.w	r3, r3, #7
 8005794:	4903      	ldr	r1, [pc, #12]	@ (80057a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005796:	5ccb      	ldrb	r3, [r1, r3]
 8005798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800579c:	4618      	mov	r0, r3
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40023800 	.word	0x40023800
 80057a4:	0800e1f0 	.word	0x0800e1f0

080057a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80057ac:	f7ff ffdc 	bl	8005768 <HAL_RCC_GetHCLKFreq>
 80057b0:	4602      	mov	r2, r0
 80057b2:	4b05      	ldr	r3, [pc, #20]	@ (80057c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	0b5b      	lsrs	r3, r3, #13
 80057b8:	f003 0307 	and.w	r3, r3, #7
 80057bc:	4903      	ldr	r1, [pc, #12]	@ (80057cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80057be:	5ccb      	ldrb	r3, [r1, r3]
 80057c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	40023800 	.word	0x40023800
 80057cc:	0800e1f0 	.word	0x0800e1f0

080057d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	220f      	movs	r2, #15
 80057de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80057e0:	4b12      	ldr	r3, [pc, #72]	@ (800582c <HAL_RCC_GetClockConfig+0x5c>)
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f003 0203 	and.w	r2, r3, #3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80057ec:	4b0f      	ldr	r3, [pc, #60]	@ (800582c <HAL_RCC_GetClockConfig+0x5c>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80057f8:	4b0c      	ldr	r3, [pc, #48]	@ (800582c <HAL_RCC_GetClockConfig+0x5c>)
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005804:	4b09      	ldr	r3, [pc, #36]	@ (800582c <HAL_RCC_GetClockConfig+0x5c>)
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	08db      	lsrs	r3, r3, #3
 800580a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005812:	4b07      	ldr	r3, [pc, #28]	@ (8005830 <HAL_RCC_GetClockConfig+0x60>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0207 	and.w	r2, r3, #7
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	601a      	str	r2, [r3, #0]
}
 800581e:	bf00      	nop
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	40023800 	.word	0x40023800
 8005830:	40023c00 	.word	0x40023c00

08005834 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800583c:	2300      	movs	r3, #0
 800583e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005840:	2300      	movs	r3, #0
 8005842:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	d105      	bne.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005858:	2b00      	cmp	r3, #0
 800585a:	d035      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800585c:	4b62      	ldr	r3, [pc, #392]	@ (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800585e:	2200      	movs	r2, #0
 8005860:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005862:	f7fc f961 	bl	8001b28 <HAL_GetTick>
 8005866:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005868:	e008      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800586a:	f7fc f95d 	bl	8001b28 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b02      	cmp	r3, #2
 8005876:	d901      	bls.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e0b0      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800587c:	4b5b      	ldr	r3, [pc, #364]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1f0      	bne.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	019a      	lsls	r2, r3, #6
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	071b      	lsls	r3, r3, #28
 8005894:	4955      	ldr	r1, [pc, #340]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005896:	4313      	orrs	r3, r2
 8005898:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800589c:	4b52      	ldr	r3, [pc, #328]	@ (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800589e:	2201      	movs	r2, #1
 80058a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80058a2:	f7fc f941 	bl	8001b28 <HAL_GetTick>
 80058a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058a8:	e008      	b.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058aa:	f7fc f93d 	bl	8001b28 <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d901      	bls.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	e090      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058bc:	4b4b      	ldr	r3, [pc, #300]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d0f0      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f000 8083 	beq.w	80059dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80058d6:	2300      	movs	r3, #0
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	4b44      	ldr	r3, [pc, #272]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058de:	4a43      	ldr	r2, [pc, #268]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80058e6:	4b41      	ldr	r3, [pc, #260]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ee:	60fb      	str	r3, [r7, #12]
 80058f0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80058f2:	4b3f      	ldr	r3, [pc, #252]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a3e      	ldr	r2, [pc, #248]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058fe:	f7fc f913 	bl	8001b28 <HAL_GetTick>
 8005902:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005904:	e008      	b.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005906:	f7fc f90f 	bl	8001b28 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e062      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005918:	4b35      	ldr	r3, [pc, #212]	@ (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005920:	2b00      	cmp	r3, #0
 8005922:	d0f0      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005924:	4b31      	ldr	r3, [pc, #196]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005928:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800592c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d02f      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	429a      	cmp	r2, r3
 8005940:	d028      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005942:	4b2a      	ldr	r3, [pc, #168]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005946:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800594a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800594c:	4b29      	ldr	r3, [pc, #164]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800594e:	2201      	movs	r2, #1
 8005950:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005952:	4b28      	ldr	r3, [pc, #160]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005958:	4a24      	ldr	r2, [pc, #144]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800595e:	4b23      	ldr	r3, [pc, #140]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b01      	cmp	r3, #1
 8005968:	d114      	bne.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800596a:	f7fc f8dd 	bl	8001b28 <HAL_GetTick>
 800596e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005970:	e00a      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005972:	f7fc f8d9 	bl	8001b28 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005980:	4293      	cmp	r3, r2
 8005982:	d901      	bls.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e02a      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005988:	4b18      	ldr	r3, [pc, #96]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800598a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598c:	f003 0302 	and.w	r3, r3, #2
 8005990:	2b00      	cmp	r3, #0
 8005992:	d0ee      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800599c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059a0:	d10d      	bne.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80059a2:	4b12      	ldr	r3, [pc, #72]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80059b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059b6:	490d      	ldr	r1, [pc, #52]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	608b      	str	r3, [r1, #8]
 80059bc:	e005      	b.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x196>
 80059be:	4b0b      	ldr	r3, [pc, #44]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	4a0a      	ldr	r2, [pc, #40]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059c4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80059c8:	6093      	str	r3, [r2, #8]
 80059ca:	4b08      	ldr	r3, [pc, #32]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059d6:	4905      	ldr	r1, [pc, #20]	@ (80059ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	42470068 	.word	0x42470068
 80059ec:	40023800 	.word	0x40023800
 80059f0:	40007000 	.word	0x40007000
 80059f4:	42470e40 	.word	0x42470e40

080059f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005a04:	2300      	movs	r3, #0
 8005a06:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d13f      	bne.n	8005a96 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005a16:	4b24      	ldr	r3, [pc, #144]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a1e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d006      	beq.n	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a2c:	d12f      	bne.n	8005a8e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8005aac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a30:	617b      	str	r3, [r7, #20]
          break;
 8005a32:	e02f      	b.n	8005a94 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005a34:	4b1c      	ldr	r3, [pc, #112]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a40:	d108      	bne.n	8005a54 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005a42:	4b19      	ldr	r3, [pc, #100]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a4a:	4a19      	ldr	r2, [pc, #100]	@ (8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a50:	613b      	str	r3, [r7, #16]
 8005a52:	e007      	b.n	8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005a54:	4b14      	ldr	r3, [pc, #80]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a5c:	4a15      	ldr	r2, [pc, #84]	@ (8005ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a62:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005a64:	4b10      	ldr	r3, [pc, #64]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a6a:	099b      	lsrs	r3, r3, #6
 8005a6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	fb02 f303 	mul.w	r3, r2, r3
 8005a76:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005a78:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a7e:	0f1b      	lsrs	r3, r3, #28
 8005a80:	f003 0307 	and.w	r3, r3, #7
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8a:	617b      	str	r3, [r7, #20]
          break;
 8005a8c:	e002      	b.n	8005a94 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	617b      	str	r3, [r7, #20]
          break;
 8005a92:	bf00      	nop
        }
      }
      break;
 8005a94:	e000      	b.n	8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005a96:	bf00      	nop
    }
  }
  return frequency;
 8005a98:	697b      	ldr	r3, [r7, #20]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	00bb8000 	.word	0x00bb8000
 8005ab0:	007a1200 	.word	0x007a1200
 8005ab4:	00f42400 	.word	0x00f42400

08005ab8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e07b      	b.n	8005bc2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d108      	bne.n	8005ae4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ada:	d009      	beq.n	8005af0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	61da      	str	r2, [r3, #28]
 8005ae2:	e005      	b.n	8005af0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d106      	bne.n	8005b10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7fb fe0e 	bl	800172c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b26:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b42:	431a      	orrs	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	431a      	orrs	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b60:	431a      	orrs	r2, r3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	69db      	ldr	r3, [r3, #28]
 8005b66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b74:	ea42 0103 	orr.w	r1, r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b7c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	430a      	orrs	r2, r1
 8005b86:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	0c1b      	lsrs	r3, r3, #16
 8005b8e:	f003 0104 	and.w	r1, r3, #4
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b96:	f003 0210 	and.w	r2, r3, #16
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	69da      	ldr	r2, [r3, #28]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bb0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b088      	sub	sp, #32
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	60f8      	str	r0, [r7, #12]
 8005bd2:	60b9      	str	r1, [r7, #8]
 8005bd4:	603b      	str	r3, [r7, #0]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bda:	f7fb ffa5 	bl	8001b28 <HAL_GetTick>
 8005bde:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005be0:	88fb      	ldrh	r3, [r7, #6]
 8005be2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d001      	beq.n	8005bf4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	e12a      	b.n	8005e4a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d002      	beq.n	8005c00 <HAL_SPI_Transmit+0x36>
 8005bfa:	88fb      	ldrh	r3, [r7, #6]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e122      	b.n	8005e4a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d101      	bne.n	8005c12 <HAL_SPI_Transmit+0x48>
 8005c0e:	2302      	movs	r3, #2
 8005c10:	e11b      	b.n	8005e4a <HAL_SPI_Transmit+0x280>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2203      	movs	r2, #3
 8005c1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	88fa      	ldrh	r2, [r7, #6]
 8005c32:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	88fa      	ldrh	r2, [r7, #6]
 8005c38:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c60:	d10f      	bne.n	8005c82 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c8c:	2b40      	cmp	r3, #64	@ 0x40
 8005c8e:	d007      	beq.n	8005ca0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ca8:	d152      	bne.n	8005d50 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d002      	beq.n	8005cb8 <HAL_SPI_Transmit+0xee>
 8005cb2:	8b7b      	ldrh	r3, [r7, #26]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d145      	bne.n	8005d44 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cbc:	881a      	ldrh	r2, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc8:	1c9a      	adds	r2, r3, #2
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005cdc:	e032      	b.n	8005d44 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d112      	bne.n	8005d12 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf0:	881a      	ldrh	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cfc:	1c9a      	adds	r2, r3, #2
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	3b01      	subs	r3, #1
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005d10:	e018      	b.n	8005d44 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d12:	f7fb ff09 	bl	8001b28 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d803      	bhi.n	8005d2a <HAL_SPI_Transmit+0x160>
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d28:	d102      	bne.n	8005d30 <HAL_SPI_Transmit+0x166>
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d109      	bne.n	8005d44 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e082      	b.n	8005e4a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1c7      	bne.n	8005cde <HAL_SPI_Transmit+0x114>
 8005d4e:	e053      	b.n	8005df8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <HAL_SPI_Transmit+0x194>
 8005d58:	8b7b      	ldrh	r3, [r7, #26]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d147      	bne.n	8005dee <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	330c      	adds	r3, #12
 8005d68:	7812      	ldrb	r2, [r2, #0]
 8005d6a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005d84:	e033      	b.n	8005dee <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d113      	bne.n	8005dbc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	330c      	adds	r3, #12
 8005d9e:	7812      	ldrb	r2, [r2, #0]
 8005da0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005da6:	1c5a      	adds	r2, r3, #1
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	3b01      	subs	r3, #1
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005dba:	e018      	b.n	8005dee <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dbc:	f7fb feb4 	bl	8001b28 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	683a      	ldr	r2, [r7, #0]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d803      	bhi.n	8005dd4 <HAL_SPI_Transmit+0x20a>
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd2:	d102      	bne.n	8005dda <HAL_SPI_Transmit+0x210>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d109      	bne.n	8005dee <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e02d      	b.n	8005e4a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1c6      	bne.n	8005d86 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005df8:	69fa      	ldr	r2, [r7, #28]
 8005dfa:	6839      	ldr	r1, [r7, #0]
 8005dfc:	68f8      	ldr	r0, [r7, #12]
 8005dfe:	f000 fbd9 	bl	80065b4 <SPI_EndRxTxTransaction>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d002      	beq.n	8005e0e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10a      	bne.n	8005e2c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e16:	2300      	movs	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	617b      	str	r3, [r7, #20]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	617b      	str	r3, [r7, #20]
 8005e2a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e000      	b.n	8005e4a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005e48:	2300      	movs	r3, #0
  }
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3720      	adds	r7, #32
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b088      	sub	sp, #32
 8005e56:	af02      	add	r7, sp, #8
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	603b      	str	r3, [r7, #0]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d001      	beq.n	8005e72 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005e6e:	2302      	movs	r3, #2
 8005e70:	e104      	b.n	800607c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d002      	beq.n	8005e7e <HAL_SPI_Receive+0x2c>
 8005e78:	88fb      	ldrh	r3, [r7, #6]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e0fc      	b.n	800607c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e8a:	d112      	bne.n	8005eb2 <HAL_SPI_Receive+0x60>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10e      	bne.n	8005eb2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2204      	movs	r2, #4
 8005e98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005e9c:	88fa      	ldrh	r2, [r7, #6]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	68b9      	ldr	r1, [r7, #8]
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f000 f8eb 	bl	8006084 <HAL_SPI_TransmitReceive>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	e0e4      	b.n	800607c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005eb2:	f7fb fe39 	bl	8001b28 <HAL_GetTick>
 8005eb6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d101      	bne.n	8005ec6 <HAL_SPI_Receive+0x74>
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	e0da      	b.n	800607c <HAL_SPI_Receive+0x22a>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2204      	movs	r2, #4
 8005ed2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	88fa      	ldrh	r2, [r7, #6]
 8005ee6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	88fa      	ldrh	r2, [r7, #6]
 8005eec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f14:	d10f      	bne.n	8005f36 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f34:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f40:	2b40      	cmp	r3, #64	@ 0x40
 8005f42:	d007      	beq.n	8005f54 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f52:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d170      	bne.n	800603e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005f5c:	e035      	b.n	8005fca <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d115      	bne.n	8005f98 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f103 020c 	add.w	r2, r3, #12
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f78:	7812      	ldrb	r2, [r2, #0]
 8005f7a:	b2d2      	uxtb	r2, r2
 8005f7c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f96:	e018      	b.n	8005fca <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f98:	f7fb fdc6 	bl	8001b28 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d803      	bhi.n	8005fb0 <HAL_SPI_Receive+0x15e>
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fae:	d102      	bne.n	8005fb6 <HAL_SPI_Receive+0x164>
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d109      	bne.n	8005fca <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e058      	b.n	800607c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1c4      	bne.n	8005f5e <HAL_SPI_Receive+0x10c>
 8005fd4:	e038      	b.n	8006048 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d113      	bne.n	800600c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fee:	b292      	uxth	r2, r2
 8005ff0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff6:	1c9a      	adds	r2, r3, #2
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006000:	b29b      	uxth	r3, r3
 8006002:	3b01      	subs	r3, #1
 8006004:	b29a      	uxth	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800600a:	e018      	b.n	800603e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800600c:	f7fb fd8c 	bl	8001b28 <HAL_GetTick>
 8006010:	4602      	mov	r2, r0
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	429a      	cmp	r2, r3
 800601a:	d803      	bhi.n	8006024 <HAL_SPI_Receive+0x1d2>
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006022:	d102      	bne.n	800602a <HAL_SPI_Receive+0x1d8>
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d109      	bne.n	800603e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e01e      	b.n	800607c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006042:	b29b      	uxth	r3, r3
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1c6      	bne.n	8005fd6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006048:	697a      	ldr	r2, [r7, #20]
 800604a:	6839      	ldr	r1, [r7, #0]
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	f000 fa4b 	bl	80064e8 <SPI_EndRxTransaction>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2220      	movs	r2, #32
 800605c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e000      	b.n	800607c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800607a:	2300      	movs	r3, #0
  }
}
 800607c:	4618      	mov	r0, r3
 800607e:	3718      	adds	r7, #24
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b08a      	sub	sp, #40	@ 0x28
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
 8006090:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006092:	2301      	movs	r3, #1
 8006094:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006096:	f7fb fd47 	bl	8001b28 <HAL_GetTick>
 800609a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060a2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80060aa:	887b      	ldrh	r3, [r7, #2]
 80060ac:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80060ae:	7ffb      	ldrb	r3, [r7, #31]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d00c      	beq.n	80060ce <HAL_SPI_TransmitReceive+0x4a>
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060ba:	d106      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d102      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x46>
 80060c4:	7ffb      	ldrb	r3, [r7, #31]
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	d001      	beq.n	80060ce <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80060ca:	2302      	movs	r3, #2
 80060cc:	e17f      	b.n	80063ce <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d005      	beq.n	80060e0 <HAL_SPI_TransmitReceive+0x5c>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d002      	beq.n	80060e0 <HAL_SPI_TransmitReceive+0x5c>
 80060da:	887b      	ldrh	r3, [r7, #2]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e174      	b.n	80063ce <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d101      	bne.n	80060f2 <HAL_SPI_TransmitReceive+0x6e>
 80060ee:	2302      	movs	r3, #2
 80060f0:	e16d      	b.n	80063ce <HAL_SPI_TransmitReceive+0x34a>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b04      	cmp	r3, #4
 8006104:	d003      	beq.n	800610e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2205      	movs	r2, #5
 800610a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	887a      	ldrh	r2, [r7, #2]
 800611e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	887a      	ldrh	r2, [r7, #2]
 8006124:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	887a      	ldrh	r2, [r7, #2]
 8006130:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	887a      	ldrh	r2, [r7, #2]
 8006136:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800614e:	2b40      	cmp	r3, #64	@ 0x40
 8006150:	d007      	beq.n	8006162 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006160:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800616a:	d17e      	bne.n	800626a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d002      	beq.n	800617a <HAL_SPI_TransmitReceive+0xf6>
 8006174:	8afb      	ldrh	r3, [r7, #22]
 8006176:	2b01      	cmp	r3, #1
 8006178:	d16c      	bne.n	8006254 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800617e:	881a      	ldrh	r2, [r3, #0]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800618a:	1c9a      	adds	r2, r3, #2
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006194:	b29b      	uxth	r3, r3
 8006196:	3b01      	subs	r3, #1
 8006198:	b29a      	uxth	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800619e:	e059      	b.n	8006254 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f003 0302 	and.w	r3, r3, #2
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d11b      	bne.n	80061e6 <HAL_SPI_TransmitReceive+0x162>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d016      	beq.n	80061e6 <HAL_SPI_TransmitReceive+0x162>
 80061b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d113      	bne.n	80061e6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061c2:	881a      	ldrh	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ce:	1c9a      	adds	r2, r3, #2
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061d8:	b29b      	uxth	r3, r3
 80061da:	3b01      	subs	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061e2:	2300      	movs	r3, #0
 80061e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d119      	bne.n	8006228 <HAL_SPI_TransmitReceive+0x1a4>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d014      	beq.n	8006228 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68da      	ldr	r2, [r3, #12]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006208:	b292      	uxth	r2, r2
 800620a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006210:	1c9a      	adds	r2, r3, #2
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800621a:	b29b      	uxth	r3, r3
 800621c:	3b01      	subs	r3, #1
 800621e:	b29a      	uxth	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006224:	2301      	movs	r3, #1
 8006226:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006228:	f7fb fc7e 	bl	8001b28 <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	6a3b      	ldr	r3, [r7, #32]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006234:	429a      	cmp	r2, r3
 8006236:	d80d      	bhi.n	8006254 <HAL_SPI_TransmitReceive+0x1d0>
 8006238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623e:	d009      	beq.n	8006254 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e0bc      	b.n	80063ce <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006258:	b29b      	uxth	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1a0      	bne.n	80061a0 <HAL_SPI_TransmitReceive+0x11c>
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006262:	b29b      	uxth	r3, r3
 8006264:	2b00      	cmp	r3, #0
 8006266:	d19b      	bne.n	80061a0 <HAL_SPI_TransmitReceive+0x11c>
 8006268:	e082      	b.n	8006370 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <HAL_SPI_TransmitReceive+0x1f4>
 8006272:	8afb      	ldrh	r3, [r7, #22]
 8006274:	2b01      	cmp	r3, #1
 8006276:	d171      	bne.n	800635c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	330c      	adds	r3, #12
 8006282:	7812      	ldrb	r2, [r2, #0]
 8006284:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006294:	b29b      	uxth	r3, r3
 8006296:	3b01      	subs	r3, #1
 8006298:	b29a      	uxth	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800629e:	e05d      	b.n	800635c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d11c      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x264>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d017      	beq.n	80062e8 <HAL_SPI_TransmitReceive+0x264>
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d114      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	330c      	adds	r3, #12
 80062c8:	7812      	ldrb	r2, [r2, #0]
 80062ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d0:	1c5a      	adds	r2, r3, #1
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062da:	b29b      	uxth	r3, r3
 80062dc:	3b01      	subs	r3, #1
 80062de:	b29a      	uxth	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d119      	bne.n	800632a <HAL_SPI_TransmitReceive+0x2a6>
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d014      	beq.n	800632a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630a:	b2d2      	uxtb	r2, r2
 800630c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006312:	1c5a      	adds	r2, r3, #1
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800631c:	b29b      	uxth	r3, r3
 800631e:	3b01      	subs	r3, #1
 8006320:	b29a      	uxth	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006326:	2301      	movs	r3, #1
 8006328:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800632a:	f7fb fbfd 	bl	8001b28 <HAL_GetTick>
 800632e:	4602      	mov	r2, r0
 8006330:	6a3b      	ldr	r3, [r7, #32]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006336:	429a      	cmp	r2, r3
 8006338:	d803      	bhi.n	8006342 <HAL_SPI_TransmitReceive+0x2be>
 800633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006340:	d102      	bne.n	8006348 <HAL_SPI_TransmitReceive+0x2c4>
 8006342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006344:	2b00      	cmp	r3, #0
 8006346:	d109      	bne.n	800635c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e038      	b.n	80063ce <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006360:	b29b      	uxth	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d19c      	bne.n	80062a0 <HAL_SPI_TransmitReceive+0x21c>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800636a:	b29b      	uxth	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	d197      	bne.n	80062a0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006370:	6a3a      	ldr	r2, [r7, #32]
 8006372:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006374:	68f8      	ldr	r0, [r7, #12]
 8006376:	f000 f91d 	bl	80065b4 <SPI_EndRxTxTransaction>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d008      	beq.n	8006392 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2220      	movs	r2, #32
 8006384:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e01d      	b.n	80063ce <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10a      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800639a:	2300      	movs	r3, #0
 800639c:	613b      	str	r3, [r7, #16]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	613b      	str	r3, [r7, #16]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	613b      	str	r3, [r7, #16]
 80063ae:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d001      	beq.n	80063cc <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e000      	b.n	80063ce <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80063cc:	2300      	movs	r3, #0
  }
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3728      	adds	r7, #40	@ 0x28
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
	...

080063d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b088      	sub	sp, #32
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	603b      	str	r3, [r7, #0]
 80063e4:	4613      	mov	r3, r2
 80063e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80063e8:	f7fb fb9e 	bl	8001b28 <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f0:	1a9b      	subs	r3, r3, r2
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	4413      	add	r3, r2
 80063f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80063f8:	f7fb fb96 	bl	8001b28 <HAL_GetTick>
 80063fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80063fe:	4b39      	ldr	r3, [pc, #228]	@ (80064e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	015b      	lsls	r3, r3, #5
 8006404:	0d1b      	lsrs	r3, r3, #20
 8006406:	69fa      	ldr	r2, [r7, #28]
 8006408:	fb02 f303 	mul.w	r3, r2, r3
 800640c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800640e:	e055      	b.n	80064bc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006416:	d051      	beq.n	80064bc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006418:	f7fb fb86 	bl	8001b28 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	69fa      	ldr	r2, [r7, #28]
 8006424:	429a      	cmp	r2, r3
 8006426:	d902      	bls.n	800642e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d13d      	bne.n	80064aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800643c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006446:	d111      	bne.n	800646c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006450:	d004      	beq.n	800645c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800645a:	d107      	bne.n	800646c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800646a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006470:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006474:	d10f      	bne.n	8006496 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006484:	601a      	str	r2, [r3, #0]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006494:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e018      	b.n	80064dc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d102      	bne.n	80064b6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	61fb      	str	r3, [r7, #28]
 80064b4:	e002      	b.n	80064bc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	3b01      	subs	r3, #1
 80064ba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689a      	ldr	r2, [r3, #8]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	4013      	ands	r3, r2
 80064c6:	68ba      	ldr	r2, [r7, #8]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	bf0c      	ite	eq
 80064cc:	2301      	moveq	r3, #1
 80064ce:	2300      	movne	r3, #0
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	461a      	mov	r2, r3
 80064d4:	79fb      	ldrb	r3, [r7, #7]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d19a      	bne.n	8006410 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3720      	adds	r7, #32
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	20000010 	.word	0x20000010

080064e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b086      	sub	sp, #24
 80064ec:	af02      	add	r7, sp, #8
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064fc:	d111      	bne.n	8006522 <SPI_EndRxTransaction+0x3a>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006506:	d004      	beq.n	8006512 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006510:	d107      	bne.n	8006522 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006520:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800652a:	d12a      	bne.n	8006582 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006534:	d012      	beq.n	800655c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2200      	movs	r2, #0
 800653e:	2180      	movs	r1, #128	@ 0x80
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f7ff ff49 	bl	80063d8 <SPI_WaitFlagStateUntilTimeout>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d02d      	beq.n	80065a8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006550:	f043 0220 	orr.w	r2, r3, #32
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e026      	b.n	80065aa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	9300      	str	r3, [sp, #0]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	2200      	movs	r2, #0
 8006564:	2101      	movs	r1, #1
 8006566:	68f8      	ldr	r0, [r7, #12]
 8006568:	f7ff ff36 	bl	80063d8 <SPI_WaitFlagStateUntilTimeout>
 800656c:	4603      	mov	r3, r0
 800656e:	2b00      	cmp	r3, #0
 8006570:	d01a      	beq.n	80065a8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006576:	f043 0220 	orr.w	r2, r3, #32
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e013      	b.n	80065aa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	9300      	str	r3, [sp, #0]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2200      	movs	r2, #0
 800658a:	2101      	movs	r1, #1
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f7ff ff23 	bl	80063d8 <SPI_WaitFlagStateUntilTimeout>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d007      	beq.n	80065a8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800659c:	f043 0220 	orr.w	r2, r3, #32
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e000      	b.n	80065aa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
	...

080065b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b088      	sub	sp, #32
 80065b8:	af02      	add	r7, sp, #8
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2201      	movs	r2, #1
 80065c8:	2102      	movs	r1, #2
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f7ff ff04 	bl	80063d8 <SPI_WaitFlagStateUntilTimeout>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d007      	beq.n	80065e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065da:	f043 0220 	orr.w	r2, r3, #32
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e032      	b.n	800664c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80065e6:	4b1b      	ldr	r3, [pc, #108]	@ (8006654 <SPI_EndRxTxTransaction+0xa0>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006658 <SPI_EndRxTxTransaction+0xa4>)
 80065ec:	fba2 2303 	umull	r2, r3, r2, r3
 80065f0:	0d5b      	lsrs	r3, r3, #21
 80065f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80065f6:	fb02 f303 	mul.w	r3, r2, r3
 80065fa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006604:	d112      	bne.n	800662c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	2200      	movs	r2, #0
 800660e:	2180      	movs	r1, #128	@ 0x80
 8006610:	68f8      	ldr	r0, [r7, #12]
 8006612:	f7ff fee1 	bl	80063d8 <SPI_WaitFlagStateUntilTimeout>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d016      	beq.n	800664a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006620:	f043 0220 	orr.w	r2, r3, #32
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e00f      	b.n	800664c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00a      	beq.n	8006648 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	3b01      	subs	r3, #1
 8006636:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006642:	2b80      	cmp	r3, #128	@ 0x80
 8006644:	d0f2      	beq.n	800662c <SPI_EndRxTxTransaction+0x78>
 8006646:	e000      	b.n	800664a <SPI_EndRxTxTransaction+0x96>
        break;
 8006648:	bf00      	nop
  }

  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3718      	adds	r7, #24
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}
 8006654:	20000010 	.word	0x20000010
 8006658:	165e9f81 	.word	0x165e9f81

0800665c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b082      	sub	sp, #8
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d101      	bne.n	800666e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e041      	b.n	80066f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006674:	b2db      	uxtb	r3, r3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d106      	bne.n	8006688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f839 	bl	80066fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	3304      	adds	r3, #4
 8006698:	4619      	mov	r1, r3
 800669a:	4610      	mov	r0, r2
 800669c:	f000 f9c0 	bl	8006a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3708      	adds	r7, #8
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80066fa:	b480      	push	{r7}
 80066fc:	b083      	sub	sp, #12
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006702:	bf00      	nop
 8006704:	370c      	adds	r7, #12
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
	...

08006710 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b01      	cmp	r3, #1
 8006722:	d001      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e04e      	b.n	80067c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2202      	movs	r2, #2
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68da      	ldr	r2, [r3, #12]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 0201 	orr.w	r2, r2, #1
 800673e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a23      	ldr	r2, [pc, #140]	@ (80067d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d022      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x80>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006752:	d01d      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x80>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a1f      	ldr	r2, [pc, #124]	@ (80067d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d018      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x80>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a1e      	ldr	r2, [pc, #120]	@ (80067dc <HAL_TIM_Base_Start_IT+0xcc>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d013      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x80>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a1c      	ldr	r2, [pc, #112]	@ (80067e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d00e      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x80>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a1b      	ldr	r2, [pc, #108]	@ (80067e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d009      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x80>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a19      	ldr	r2, [pc, #100]	@ (80067e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d004      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x80>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a18      	ldr	r2, [pc, #96]	@ (80067ec <HAL_TIM_Base_Start_IT+0xdc>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d111      	bne.n	80067b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2b06      	cmp	r3, #6
 80067a0:	d010      	beq.n	80067c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f042 0201 	orr.w	r2, r2, #1
 80067b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067b2:	e007      	b.n	80067c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f042 0201 	orr.w	r2, r2, #1
 80067c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3714      	adds	r7, #20
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	40010000 	.word	0x40010000
 80067d8:	40000400 	.word	0x40000400
 80067dc:	40000800 	.word	0x40000800
 80067e0:	40000c00 	.word	0x40000c00
 80067e4:	40010400 	.word	0x40010400
 80067e8:	40014000 	.word	0x40014000
 80067ec:	40001800 	.word	0x40001800

080067f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f003 0302 	and.w	r3, r3, #2
 800680e:	2b00      	cmp	r3, #0
 8006810:	d020      	beq.n	8006854 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f003 0302 	and.w	r3, r3, #2
 8006818:	2b00      	cmp	r3, #0
 800681a:	d01b      	beq.n	8006854 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f06f 0202 	mvn.w	r2, #2
 8006824:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	699b      	ldr	r3, [r3, #24]
 8006832:	f003 0303 	and.w	r3, r3, #3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 f8d2 	bl	80069e4 <HAL_TIM_IC_CaptureCallback>
 8006840:	e005      	b.n	800684e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f8c4 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 f8d5 	bl	80069f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	f003 0304 	and.w	r3, r3, #4
 800685a:	2b00      	cmp	r3, #0
 800685c:	d020      	beq.n	80068a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f003 0304 	and.w	r3, r3, #4
 8006864:	2b00      	cmp	r3, #0
 8006866:	d01b      	beq.n	80068a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f06f 0204 	mvn.w	r2, #4
 8006870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2202      	movs	r2, #2
 8006876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006882:	2b00      	cmp	r3, #0
 8006884:	d003      	beq.n	800688e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 f8ac 	bl	80069e4 <HAL_TIM_IC_CaptureCallback>
 800688c:	e005      	b.n	800689a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f89e 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f000 f8af 	bl	80069f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	f003 0308 	and.w	r3, r3, #8
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d020      	beq.n	80068ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f003 0308 	and.w	r3, r3, #8
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d01b      	beq.n	80068ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f06f 0208 	mvn.w	r2, #8
 80068bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2204      	movs	r2, #4
 80068c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	69db      	ldr	r3, [r3, #28]
 80068ca:	f003 0303 	and.w	r3, r3, #3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d003      	beq.n	80068da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 f886 	bl	80069e4 <HAL_TIM_IC_CaptureCallback>
 80068d8:	e005      	b.n	80068e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f878 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 f889 	bl	80069f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	f003 0310 	and.w	r3, r3, #16
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d020      	beq.n	8006938 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f003 0310 	and.w	r3, r3, #16
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d01b      	beq.n	8006938 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f06f 0210 	mvn.w	r2, #16
 8006908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2208      	movs	r2, #8
 800690e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	69db      	ldr	r3, [r3, #28]
 8006916:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 f860 	bl	80069e4 <HAL_TIM_IC_CaptureCallback>
 8006924:	e005      	b.n	8006932 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f852 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f863 	bl	80069f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00c      	beq.n	800695c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	2b00      	cmp	r3, #0
 800694a:	d007      	beq.n	800695c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f06f 0201 	mvn.w	r2, #1
 8006954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f7fa fddc 	bl	8001514 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00c      	beq.n	8006980 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800696c:	2b00      	cmp	r3, #0
 800696e:	d007      	beq.n	8006980 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f900 	bl	8006b80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00c      	beq.n	80069a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006990:	2b00      	cmp	r3, #0
 8006992:	d007      	beq.n	80069a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800699c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f834 	bl	8006a0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	f003 0320 	and.w	r3, r3, #32
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00c      	beq.n	80069c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f003 0320 	and.w	r3, r3, #32
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d007      	beq.n	80069c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f06f 0220 	mvn.w	r2, #32
 80069c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f8d2 	bl	8006b6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069c8:	bf00      	nop
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a14:	bf00      	nop
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a43      	ldr	r2, [pc, #268]	@ (8006b40 <TIM_Base_SetConfig+0x120>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d013      	beq.n	8006a60 <TIM_Base_SetConfig+0x40>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a3e:	d00f      	beq.n	8006a60 <TIM_Base_SetConfig+0x40>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a40      	ldr	r2, [pc, #256]	@ (8006b44 <TIM_Base_SetConfig+0x124>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d00b      	beq.n	8006a60 <TIM_Base_SetConfig+0x40>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8006b48 <TIM_Base_SetConfig+0x128>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d007      	beq.n	8006a60 <TIM_Base_SetConfig+0x40>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a3e      	ldr	r2, [pc, #248]	@ (8006b4c <TIM_Base_SetConfig+0x12c>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d003      	beq.n	8006a60 <TIM_Base_SetConfig+0x40>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a3d      	ldr	r2, [pc, #244]	@ (8006b50 <TIM_Base_SetConfig+0x130>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d108      	bne.n	8006a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a32      	ldr	r2, [pc, #200]	@ (8006b40 <TIM_Base_SetConfig+0x120>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d02b      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a80:	d027      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a2f      	ldr	r2, [pc, #188]	@ (8006b44 <TIM_Base_SetConfig+0x124>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d023      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8006b48 <TIM_Base_SetConfig+0x128>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d01f      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a2d      	ldr	r2, [pc, #180]	@ (8006b4c <TIM_Base_SetConfig+0x12c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d01b      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8006b50 <TIM_Base_SetConfig+0x130>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d017      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a2b      	ldr	r2, [pc, #172]	@ (8006b54 <TIM_Base_SetConfig+0x134>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d013      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a2a      	ldr	r2, [pc, #168]	@ (8006b58 <TIM_Base_SetConfig+0x138>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d00f      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a29      	ldr	r2, [pc, #164]	@ (8006b5c <TIM_Base_SetConfig+0x13c>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d00b      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a28      	ldr	r2, [pc, #160]	@ (8006b60 <TIM_Base_SetConfig+0x140>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d007      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a27      	ldr	r2, [pc, #156]	@ (8006b64 <TIM_Base_SetConfig+0x144>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d003      	beq.n	8006ad2 <TIM_Base_SetConfig+0xb2>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a26      	ldr	r2, [pc, #152]	@ (8006b68 <TIM_Base_SetConfig+0x148>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d108      	bne.n	8006ae4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	689a      	ldr	r2, [r3, #8]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a0e      	ldr	r2, [pc, #56]	@ (8006b40 <TIM_Base_SetConfig+0x120>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d003      	beq.n	8006b12 <TIM_Base_SetConfig+0xf2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a10      	ldr	r2, [pc, #64]	@ (8006b50 <TIM_Base_SetConfig+0x130>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d103      	bne.n	8006b1a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	691a      	ldr	r2, [r3, #16]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f043 0204 	orr.w	r2, r3, #4
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	601a      	str	r2, [r3, #0]
}
 8006b32:	bf00      	nop
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	40010000 	.word	0x40010000
 8006b44:	40000400 	.word	0x40000400
 8006b48:	40000800 	.word	0x40000800
 8006b4c:	40000c00 	.word	0x40000c00
 8006b50:	40010400 	.word	0x40010400
 8006b54:	40014000 	.word	0x40014000
 8006b58:	40014400 	.word	0x40014400
 8006b5c:	40014800 	.word	0x40014800
 8006b60:	40001800 	.word	0x40001800
 8006b64:	40001c00 	.word	0x40001c00
 8006b68:	40002000 	.word	0x40002000

08006b6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e042      	b.n	8006c2c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d106      	bne.n	8006bc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7fa fdfe 	bl	80017bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2224      	movs	r2, #36	@ 0x24
 8006bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68da      	ldr	r2, [r3, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 f82b 	bl	8006c34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	691a      	ldr	r2, [r3, #16]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006bec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	695a      	ldr	r2, [r3, #20]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68da      	ldr	r2, [r3, #12]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2220      	movs	r2, #32
 8006c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3708      	adds	r7, #8
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c38:	b0c0      	sub	sp, #256	@ 0x100
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c50:	68d9      	ldr	r1, [r3, #12]
 8006c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	ea40 0301 	orr.w	r3, r0, r1
 8006c5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c62:	689a      	ldr	r2, [r3, #8]
 8006c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	431a      	orrs	r2, r3
 8006c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	431a      	orrs	r2, r3
 8006c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c78:	69db      	ldr	r3, [r3, #28]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c8c:	f021 010c 	bic.w	r1, r1, #12
 8006c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c9a:	430b      	orrs	r3, r1
 8006c9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cae:	6999      	ldr	r1, [r3, #24]
 8006cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	ea40 0301 	orr.w	r3, r0, r1
 8006cba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	4b8f      	ldr	r3, [pc, #572]	@ (8006f00 <UART_SetConfig+0x2cc>)
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d005      	beq.n	8006cd4 <UART_SetConfig+0xa0>
 8006cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	4b8d      	ldr	r3, [pc, #564]	@ (8006f04 <UART_SetConfig+0x2d0>)
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d104      	bne.n	8006cde <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006cd4:	f7fe fd68 	bl	80057a8 <HAL_RCC_GetPCLK2Freq>
 8006cd8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006cdc:	e003      	b.n	8006ce6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cde:	f7fe fd4f 	bl	8005780 <HAL_RCC_GetPCLK1Freq>
 8006ce2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cea:	69db      	ldr	r3, [r3, #28]
 8006cec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cf0:	f040 810c 	bne.w	8006f0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cfe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006d02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d06:	4622      	mov	r2, r4
 8006d08:	462b      	mov	r3, r5
 8006d0a:	1891      	adds	r1, r2, r2
 8006d0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d0e:	415b      	adcs	r3, r3
 8006d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d16:	4621      	mov	r1, r4
 8006d18:	eb12 0801 	adds.w	r8, r2, r1
 8006d1c:	4629      	mov	r1, r5
 8006d1e:	eb43 0901 	adc.w	r9, r3, r1
 8006d22:	f04f 0200 	mov.w	r2, #0
 8006d26:	f04f 0300 	mov.w	r3, #0
 8006d2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d36:	4690      	mov	r8, r2
 8006d38:	4699      	mov	r9, r3
 8006d3a:	4623      	mov	r3, r4
 8006d3c:	eb18 0303 	adds.w	r3, r8, r3
 8006d40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d44:	462b      	mov	r3, r5
 8006d46:	eb49 0303 	adc.w	r3, r9, r3
 8006d4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d62:	460b      	mov	r3, r1
 8006d64:	18db      	adds	r3, r3, r3
 8006d66:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d68:	4613      	mov	r3, r2
 8006d6a:	eb42 0303 	adc.w	r3, r2, r3
 8006d6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d78:	f7f9 fa2a 	bl	80001d0 <__aeabi_uldivmod>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4b61      	ldr	r3, [pc, #388]	@ (8006f08 <UART_SetConfig+0x2d4>)
 8006d82:	fba3 2302 	umull	r2, r3, r3, r2
 8006d86:	095b      	lsrs	r3, r3, #5
 8006d88:	011c      	lsls	r4, r3, #4
 8006d8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d9c:	4642      	mov	r2, r8
 8006d9e:	464b      	mov	r3, r9
 8006da0:	1891      	adds	r1, r2, r2
 8006da2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006da4:	415b      	adcs	r3, r3
 8006da6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006da8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006dac:	4641      	mov	r1, r8
 8006dae:	eb12 0a01 	adds.w	sl, r2, r1
 8006db2:	4649      	mov	r1, r9
 8006db4:	eb43 0b01 	adc.w	fp, r3, r1
 8006db8:	f04f 0200 	mov.w	r2, #0
 8006dbc:	f04f 0300 	mov.w	r3, #0
 8006dc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006dc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006dc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006dcc:	4692      	mov	sl, r2
 8006dce:	469b      	mov	fp, r3
 8006dd0:	4643      	mov	r3, r8
 8006dd2:	eb1a 0303 	adds.w	r3, sl, r3
 8006dd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006dda:	464b      	mov	r3, r9
 8006ddc:	eb4b 0303 	adc.w	r3, fp, r3
 8006de0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006df0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006df4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	18db      	adds	r3, r3, r3
 8006dfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dfe:	4613      	mov	r3, r2
 8006e00:	eb42 0303 	adc.w	r3, r2, r3
 8006e04:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e0e:	f7f9 f9df 	bl	80001d0 <__aeabi_uldivmod>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	4611      	mov	r1, r2
 8006e18:	4b3b      	ldr	r3, [pc, #236]	@ (8006f08 <UART_SetConfig+0x2d4>)
 8006e1a:	fba3 2301 	umull	r2, r3, r3, r1
 8006e1e:	095b      	lsrs	r3, r3, #5
 8006e20:	2264      	movs	r2, #100	@ 0x64
 8006e22:	fb02 f303 	mul.w	r3, r2, r3
 8006e26:	1acb      	subs	r3, r1, r3
 8006e28:	00db      	lsls	r3, r3, #3
 8006e2a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006e2e:	4b36      	ldr	r3, [pc, #216]	@ (8006f08 <UART_SetConfig+0x2d4>)
 8006e30:	fba3 2302 	umull	r2, r3, r3, r2
 8006e34:	095b      	lsrs	r3, r3, #5
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e3c:	441c      	add	r4, r3
 8006e3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e42:	2200      	movs	r2, #0
 8006e44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e48:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e50:	4642      	mov	r2, r8
 8006e52:	464b      	mov	r3, r9
 8006e54:	1891      	adds	r1, r2, r2
 8006e56:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e58:	415b      	adcs	r3, r3
 8006e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e60:	4641      	mov	r1, r8
 8006e62:	1851      	adds	r1, r2, r1
 8006e64:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e66:	4649      	mov	r1, r9
 8006e68:	414b      	adcs	r3, r1
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e6c:	f04f 0200 	mov.w	r2, #0
 8006e70:	f04f 0300 	mov.w	r3, #0
 8006e74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e78:	4659      	mov	r1, fp
 8006e7a:	00cb      	lsls	r3, r1, #3
 8006e7c:	4651      	mov	r1, sl
 8006e7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e82:	4651      	mov	r1, sl
 8006e84:	00ca      	lsls	r2, r1, #3
 8006e86:	4610      	mov	r0, r2
 8006e88:	4619      	mov	r1, r3
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	4642      	mov	r2, r8
 8006e8e:	189b      	adds	r3, r3, r2
 8006e90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e94:	464b      	mov	r3, r9
 8006e96:	460a      	mov	r2, r1
 8006e98:	eb42 0303 	adc.w	r3, r2, r3
 8006e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006eac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006eb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	18db      	adds	r3, r3, r3
 8006eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006eba:	4613      	mov	r3, r2
 8006ebc:	eb42 0303 	adc.w	r3, r2, r3
 8006ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ec2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ec6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006eca:	f7f9 f981 	bl	80001d0 <__aeabi_uldivmod>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f08 <UART_SetConfig+0x2d4>)
 8006ed4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ed8:	095b      	lsrs	r3, r3, #5
 8006eda:	2164      	movs	r1, #100	@ 0x64
 8006edc:	fb01 f303 	mul.w	r3, r1, r3
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	00db      	lsls	r3, r3, #3
 8006ee4:	3332      	adds	r3, #50	@ 0x32
 8006ee6:	4a08      	ldr	r2, [pc, #32]	@ (8006f08 <UART_SetConfig+0x2d4>)
 8006ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8006eec:	095b      	lsrs	r3, r3, #5
 8006eee:	f003 0207 	and.w	r2, r3, #7
 8006ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4422      	add	r2, r4
 8006efa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006efc:	e106      	b.n	800710c <UART_SetConfig+0x4d8>
 8006efe:	bf00      	nop
 8006f00:	40011000 	.word	0x40011000
 8006f04:	40011400 	.word	0x40011400
 8006f08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f10:	2200      	movs	r2, #0
 8006f12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f16:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f1e:	4642      	mov	r2, r8
 8006f20:	464b      	mov	r3, r9
 8006f22:	1891      	adds	r1, r2, r2
 8006f24:	6239      	str	r1, [r7, #32]
 8006f26:	415b      	adcs	r3, r3
 8006f28:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f2e:	4641      	mov	r1, r8
 8006f30:	1854      	adds	r4, r2, r1
 8006f32:	4649      	mov	r1, r9
 8006f34:	eb43 0501 	adc.w	r5, r3, r1
 8006f38:	f04f 0200 	mov.w	r2, #0
 8006f3c:	f04f 0300 	mov.w	r3, #0
 8006f40:	00eb      	lsls	r3, r5, #3
 8006f42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f46:	00e2      	lsls	r2, r4, #3
 8006f48:	4614      	mov	r4, r2
 8006f4a:	461d      	mov	r5, r3
 8006f4c:	4643      	mov	r3, r8
 8006f4e:	18e3      	adds	r3, r4, r3
 8006f50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f54:	464b      	mov	r3, r9
 8006f56:	eb45 0303 	adc.w	r3, r5, r3
 8006f5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f6e:	f04f 0200 	mov.w	r2, #0
 8006f72:	f04f 0300 	mov.w	r3, #0
 8006f76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f7a:	4629      	mov	r1, r5
 8006f7c:	008b      	lsls	r3, r1, #2
 8006f7e:	4621      	mov	r1, r4
 8006f80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f84:	4621      	mov	r1, r4
 8006f86:	008a      	lsls	r2, r1, #2
 8006f88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f8c:	f7f9 f920 	bl	80001d0 <__aeabi_uldivmod>
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	4b60      	ldr	r3, [pc, #384]	@ (8007118 <UART_SetConfig+0x4e4>)
 8006f96:	fba3 2302 	umull	r2, r3, r3, r2
 8006f9a:	095b      	lsrs	r3, r3, #5
 8006f9c:	011c      	lsls	r4, r3, #4
 8006f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fa8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006fac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006fb0:	4642      	mov	r2, r8
 8006fb2:	464b      	mov	r3, r9
 8006fb4:	1891      	adds	r1, r2, r2
 8006fb6:	61b9      	str	r1, [r7, #24]
 8006fb8:	415b      	adcs	r3, r3
 8006fba:	61fb      	str	r3, [r7, #28]
 8006fbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fc0:	4641      	mov	r1, r8
 8006fc2:	1851      	adds	r1, r2, r1
 8006fc4:	6139      	str	r1, [r7, #16]
 8006fc6:	4649      	mov	r1, r9
 8006fc8:	414b      	adcs	r3, r1
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	f04f 0200 	mov.w	r2, #0
 8006fd0:	f04f 0300 	mov.w	r3, #0
 8006fd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fd8:	4659      	mov	r1, fp
 8006fda:	00cb      	lsls	r3, r1, #3
 8006fdc:	4651      	mov	r1, sl
 8006fde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fe2:	4651      	mov	r1, sl
 8006fe4:	00ca      	lsls	r2, r1, #3
 8006fe6:	4610      	mov	r0, r2
 8006fe8:	4619      	mov	r1, r3
 8006fea:	4603      	mov	r3, r0
 8006fec:	4642      	mov	r2, r8
 8006fee:	189b      	adds	r3, r3, r2
 8006ff0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ff4:	464b      	mov	r3, r9
 8006ff6:	460a      	mov	r2, r1
 8006ff8:	eb42 0303 	adc.w	r3, r2, r3
 8006ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	67bb      	str	r3, [r7, #120]	@ 0x78
 800700a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800700c:	f04f 0200 	mov.w	r2, #0
 8007010:	f04f 0300 	mov.w	r3, #0
 8007014:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007018:	4649      	mov	r1, r9
 800701a:	008b      	lsls	r3, r1, #2
 800701c:	4641      	mov	r1, r8
 800701e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007022:	4641      	mov	r1, r8
 8007024:	008a      	lsls	r2, r1, #2
 8007026:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800702a:	f7f9 f8d1 	bl	80001d0 <__aeabi_uldivmod>
 800702e:	4602      	mov	r2, r0
 8007030:	460b      	mov	r3, r1
 8007032:	4611      	mov	r1, r2
 8007034:	4b38      	ldr	r3, [pc, #224]	@ (8007118 <UART_SetConfig+0x4e4>)
 8007036:	fba3 2301 	umull	r2, r3, r3, r1
 800703a:	095b      	lsrs	r3, r3, #5
 800703c:	2264      	movs	r2, #100	@ 0x64
 800703e:	fb02 f303 	mul.w	r3, r2, r3
 8007042:	1acb      	subs	r3, r1, r3
 8007044:	011b      	lsls	r3, r3, #4
 8007046:	3332      	adds	r3, #50	@ 0x32
 8007048:	4a33      	ldr	r2, [pc, #204]	@ (8007118 <UART_SetConfig+0x4e4>)
 800704a:	fba2 2303 	umull	r2, r3, r2, r3
 800704e:	095b      	lsrs	r3, r3, #5
 8007050:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007054:	441c      	add	r4, r3
 8007056:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800705a:	2200      	movs	r2, #0
 800705c:	673b      	str	r3, [r7, #112]	@ 0x70
 800705e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007060:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007064:	4642      	mov	r2, r8
 8007066:	464b      	mov	r3, r9
 8007068:	1891      	adds	r1, r2, r2
 800706a:	60b9      	str	r1, [r7, #8]
 800706c:	415b      	adcs	r3, r3
 800706e:	60fb      	str	r3, [r7, #12]
 8007070:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007074:	4641      	mov	r1, r8
 8007076:	1851      	adds	r1, r2, r1
 8007078:	6039      	str	r1, [r7, #0]
 800707a:	4649      	mov	r1, r9
 800707c:	414b      	adcs	r3, r1
 800707e:	607b      	str	r3, [r7, #4]
 8007080:	f04f 0200 	mov.w	r2, #0
 8007084:	f04f 0300 	mov.w	r3, #0
 8007088:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800708c:	4659      	mov	r1, fp
 800708e:	00cb      	lsls	r3, r1, #3
 8007090:	4651      	mov	r1, sl
 8007092:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007096:	4651      	mov	r1, sl
 8007098:	00ca      	lsls	r2, r1, #3
 800709a:	4610      	mov	r0, r2
 800709c:	4619      	mov	r1, r3
 800709e:	4603      	mov	r3, r0
 80070a0:	4642      	mov	r2, r8
 80070a2:	189b      	adds	r3, r3, r2
 80070a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070a6:	464b      	mov	r3, r9
 80070a8:	460a      	mov	r2, r1
 80070aa:	eb42 0303 	adc.w	r3, r2, r3
 80070ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80070b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80070ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80070bc:	f04f 0200 	mov.w	r2, #0
 80070c0:	f04f 0300 	mov.w	r3, #0
 80070c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80070c8:	4649      	mov	r1, r9
 80070ca:	008b      	lsls	r3, r1, #2
 80070cc:	4641      	mov	r1, r8
 80070ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070d2:	4641      	mov	r1, r8
 80070d4:	008a      	lsls	r2, r1, #2
 80070d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80070da:	f7f9 f879 	bl	80001d0 <__aeabi_uldivmod>
 80070de:	4602      	mov	r2, r0
 80070e0:	460b      	mov	r3, r1
 80070e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007118 <UART_SetConfig+0x4e4>)
 80070e4:	fba3 1302 	umull	r1, r3, r3, r2
 80070e8:	095b      	lsrs	r3, r3, #5
 80070ea:	2164      	movs	r1, #100	@ 0x64
 80070ec:	fb01 f303 	mul.w	r3, r1, r3
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	3332      	adds	r3, #50	@ 0x32
 80070f6:	4a08      	ldr	r2, [pc, #32]	@ (8007118 <UART_SetConfig+0x4e4>)
 80070f8:	fba2 2303 	umull	r2, r3, r2, r3
 80070fc:	095b      	lsrs	r3, r3, #5
 80070fe:	f003 020f 	and.w	r2, r3, #15
 8007102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4422      	add	r2, r4
 800710a:	609a      	str	r2, [r3, #8]
}
 800710c:	bf00      	nop
 800710e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007112:	46bd      	mov	sp, r7
 8007114:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007118:	51eb851f 	.word	0x51eb851f

0800711c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800711c:	b084      	sub	sp, #16
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
 8007126:	f107 001c 	add.w	r0, r7, #28
 800712a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800712e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007132:	2b01      	cmp	r3, #1
 8007134:	d123      	bne.n	800717e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800714a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800715e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007162:	2b01      	cmp	r3, #1
 8007164:	d105      	bne.n	8007172 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f9dc 	bl	8007530 <USB_CoreReset>
 8007178:	4603      	mov	r3, r0
 800717a:	73fb      	strb	r3, [r7, #15]
 800717c:	e01b      	b.n	80071b6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f9d0 	bl	8007530 <USB_CoreReset>
 8007190:	4603      	mov	r3, r0
 8007192:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007194:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007198:	2b00      	cmp	r3, #0
 800719a:	d106      	bne.n	80071aa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80071a8:	e005      	b.n	80071b6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80071b6:	7fbb      	ldrb	r3, [r7, #30]
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d10b      	bne.n	80071d4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f043 0206 	orr.w	r2, r3, #6
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f043 0220 	orr.w	r2, r3, #32
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80071d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071e0:	b004      	add	sp, #16
 80071e2:	4770      	bx	lr

080071e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f043 0201 	orr.w	r2, r3, #1
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	370c      	adds	r7, #12
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr

08007206 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007206:	b480      	push	{r7}
 8007208:	b083      	sub	sp, #12
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f023 0201 	bic.w	r2, r3, #1
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	370c      	adds	r7, #12
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	460b      	mov	r3, r1
 8007232:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007234:	2300      	movs	r3, #0
 8007236:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007244:	78fb      	ldrb	r3, [r7, #3]
 8007246:	2b01      	cmp	r3, #1
 8007248:	d115      	bne.n	8007276 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007256:	200a      	movs	r0, #10
 8007258:	f7fa fc72 	bl	8001b40 <HAL_Delay>
      ms += 10U;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	330a      	adds	r3, #10
 8007260:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f956 	bl	8007514 <USB_GetMode>
 8007268:	4603      	mov	r3, r0
 800726a:	2b01      	cmp	r3, #1
 800726c:	d01e      	beq.n	80072ac <USB_SetCurrentMode+0x84>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2bc7      	cmp	r3, #199	@ 0xc7
 8007272:	d9f0      	bls.n	8007256 <USB_SetCurrentMode+0x2e>
 8007274:	e01a      	b.n	80072ac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007276:	78fb      	ldrb	r3, [r7, #3]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d115      	bne.n	80072a8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007288:	200a      	movs	r0, #10
 800728a:	f7fa fc59 	bl	8001b40 <HAL_Delay>
      ms += 10U;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	330a      	adds	r3, #10
 8007292:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f93d 	bl	8007514 <USB_GetMode>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d005      	beq.n	80072ac <USB_SetCurrentMode+0x84>
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80072a4:	d9f0      	bls.n	8007288 <USB_SetCurrentMode+0x60>
 80072a6:	e001      	b.n	80072ac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e005      	b.n	80072b8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2bc8      	cmp	r3, #200	@ 0xc8
 80072b0:	d101      	bne.n	80072b6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e000      	b.n	80072b8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3710      	adds	r7, #16
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80072ca:	2300      	movs	r3, #0
 80072cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	3301      	adds	r3, #1
 80072d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072da:	d901      	bls.n	80072e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e01b      	b.n	8007318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	daf2      	bge.n	80072ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80072e8:	2300      	movs	r3, #0
 80072ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	019b      	lsls	r3, r3, #6
 80072f0:	f043 0220 	orr.w	r2, r3, #32
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	3301      	adds	r3, #1
 80072fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007304:	d901      	bls.n	800730a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e006      	b.n	8007318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	f003 0320 	and.w	r3, r3, #32
 8007312:	2b20      	cmp	r3, #32
 8007314:	d0f0      	beq.n	80072f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800732c:	2300      	movs	r3, #0
 800732e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	3301      	adds	r3, #1
 8007334:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800733c:	d901      	bls.n	8007342 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e018      	b.n	8007374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	691b      	ldr	r3, [r3, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	daf2      	bge.n	8007330 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800734a:	2300      	movs	r3, #0
 800734c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2210      	movs	r2, #16
 8007352:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	3301      	adds	r3, #1
 8007358:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007360:	d901      	bls.n	8007366 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	e006      	b.n	8007374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	f003 0310 	and.w	r3, r3, #16
 800736e:	2b10      	cmp	r3, #16
 8007370:	d0f0      	beq.n	8007354 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007380:	b480      	push	{r7}
 8007382:	b089      	sub	sp, #36	@ 0x24
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	4611      	mov	r1, r2
 800738c:	461a      	mov	r2, r3
 800738e:	460b      	mov	r3, r1
 8007390:	71fb      	strb	r3, [r7, #7]
 8007392:	4613      	mov	r3, r2
 8007394:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800739e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d123      	bne.n	80073ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80073a6:	88bb      	ldrh	r3, [r7, #4]
 80073a8:	3303      	adds	r3, #3
 80073aa:	089b      	lsrs	r3, r3, #2
 80073ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80073ae:	2300      	movs	r3, #0
 80073b0:	61bb      	str	r3, [r7, #24]
 80073b2:	e018      	b.n	80073e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80073b4:	79fb      	ldrb	r3, [r7, #7]
 80073b6:	031a      	lsls	r2, r3, #12
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073c0:	461a      	mov	r2, r3
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	3301      	adds	r3, #1
 80073cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	3301      	adds	r3, #1
 80073d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	3301      	adds	r3, #1
 80073d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	3301      	adds	r3, #1
 80073de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	3301      	adds	r3, #1
 80073e4:	61bb      	str	r3, [r7, #24]
 80073e6:	69ba      	ldr	r2, [r7, #24]
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d3e2      	bcc.n	80073b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3724      	adds	r7, #36	@ 0x24
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b08b      	sub	sp, #44	@ 0x2c
 8007400:	af00      	add	r7, sp, #0
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	60b9      	str	r1, [r7, #8]
 8007406:	4613      	mov	r3, r2
 8007408:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007412:	88fb      	ldrh	r3, [r7, #6]
 8007414:	089b      	lsrs	r3, r3, #2
 8007416:	b29b      	uxth	r3, r3
 8007418:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800741a:	88fb      	ldrh	r3, [r7, #6]
 800741c:	f003 0303 	and.w	r3, r3, #3
 8007420:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007422:	2300      	movs	r3, #0
 8007424:	623b      	str	r3, [r7, #32]
 8007426:	e014      	b.n	8007452 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007432:	601a      	str	r2, [r3, #0]
    pDest++;
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	3301      	adds	r3, #1
 8007438:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800743a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743c:	3301      	adds	r3, #1
 800743e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007442:	3301      	adds	r3, #1
 8007444:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	3301      	adds	r3, #1
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	3301      	adds	r3, #1
 8007450:	623b      	str	r3, [r7, #32]
 8007452:	6a3a      	ldr	r2, [r7, #32]
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	429a      	cmp	r2, r3
 8007458:	d3e6      	bcc.n	8007428 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800745a:	8bfb      	ldrh	r3, [r7, #30]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d01e      	beq.n	800749e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007460:	2300      	movs	r3, #0
 8007462:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800746a:	461a      	mov	r2, r3
 800746c:	f107 0310 	add.w	r3, r7, #16
 8007470:	6812      	ldr	r2, [r2, #0]
 8007472:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	6a3b      	ldr	r3, [r7, #32]
 8007478:	b2db      	uxtb	r3, r3
 800747a:	00db      	lsls	r3, r3, #3
 800747c:	fa22 f303 	lsr.w	r3, r2, r3
 8007480:	b2da      	uxtb	r2, r3
 8007482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007484:	701a      	strb	r2, [r3, #0]
      i++;
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	3301      	adds	r3, #1
 800748a:	623b      	str	r3, [r7, #32]
      pDest++;
 800748c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748e:	3301      	adds	r3, #1
 8007490:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007492:	8bfb      	ldrh	r3, [r7, #30]
 8007494:	3b01      	subs	r3, #1
 8007496:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007498:	8bfb      	ldrh	r3, [r7, #30]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1ea      	bne.n	8007474 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800749e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	372c      	adds	r7, #44	@ 0x2c
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	699b      	ldr	r3, [r3, #24]
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	4013      	ands	r3, r2
 80074c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80074c4:	68fb      	ldr	r3, [r7, #12]
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b085      	sub	sp, #20
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
 80074da:	460b      	mov	r3, r1
 80074dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80074e2:	78fb      	ldrb	r3, [r7, #3]
 80074e4:	015a      	lsls	r2, r3, #5
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	4413      	add	r3, r2
 80074ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80074f2:	78fb      	ldrb	r3, [r7, #3]
 80074f4:	015a      	lsls	r2, r3, #5
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	4413      	add	r3, r2
 80074fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	4013      	ands	r3, r2
 8007504:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007506:	68bb      	ldr	r3, [r7, #8]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3714      	adds	r7, #20
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	695b      	ldr	r3, [r3, #20]
 8007520:	f003 0301 	and.w	r3, r3, #1
}
 8007524:	4618      	mov	r0, r3
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007538:	2300      	movs	r3, #0
 800753a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3301      	adds	r3, #1
 8007540:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007548:	d901      	bls.n	800754e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800754a:	2303      	movs	r3, #3
 800754c:	e022      	b.n	8007594 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	2b00      	cmp	r3, #0
 8007554:	daf2      	bge.n	800753c <USB_CoreReset+0xc>

  count = 10U;
 8007556:	230a      	movs	r3, #10
 8007558:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800755a:	e002      	b.n	8007562 <USB_CoreReset+0x32>
  {
    count--;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	3b01      	subs	r3, #1
 8007560:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1f9      	bne.n	800755c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	f043 0201 	orr.w	r2, r3, #1
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	3301      	adds	r3, #1
 8007578:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007580:	d901      	bls.n	8007586 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e006      	b.n	8007594 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	f003 0301 	and.w	r3, r3, #1
 800758e:	2b01      	cmp	r3, #1
 8007590:	d0f0      	beq.n	8007574 <USB_CoreReset+0x44>

  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075a0:	b084      	sub	sp, #16
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b086      	sub	sp, #24
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
 80075aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80075ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80075b2:	2300      	movs	r3, #0
 80075b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80075c0:	461a      	mov	r2, r3
 80075c2:	2300      	movs	r3, #0
 80075c4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d119      	bne.n	800762a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80075f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d10a      	bne.n	8007614 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800760c:	f043 0304 	orr.w	r3, r3, #4
 8007610:	6013      	str	r3, [r2, #0]
 8007612:	e014      	b.n	800763e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007622:	f023 0304 	bic.w	r3, r3, #4
 8007626:	6013      	str	r3, [r2, #0]
 8007628:	e009      	b.n	800763e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007638:	f023 0304 	bic.w	r3, r3, #4
 800763c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800763e:	2110      	movs	r1, #16
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7ff fe3d 	bl	80072c0 <USB_FlushTxFifo>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f7ff fe67 	bl	8007324 <USB_FlushRxFifo>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d001      	beq.n	8007660 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007660:	2300      	movs	r3, #0
 8007662:	613b      	str	r3, [r7, #16]
 8007664:	e015      	b.n	8007692 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	015a      	lsls	r2, r3, #5
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	4413      	add	r3, r2
 800766e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007672:	461a      	mov	r2, r3
 8007674:	f04f 33ff 	mov.w	r3, #4294967295
 8007678:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	4413      	add	r3, r2
 8007682:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007686:	461a      	mov	r2, r3
 8007688:	2300      	movs	r3, #0
 800768a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	3301      	adds	r3, #1
 8007690:	613b      	str	r3, [r7, #16]
 8007692:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007696:	461a      	mov	r2, r3
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	4293      	cmp	r3, r2
 800769c:	d3e3      	bcc.n	8007666 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f04f 32ff 	mov.w	r2, #4294967295
 80076aa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a18      	ldr	r2, [pc, #96]	@ (8007710 <USB_HostInit+0x170>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d10b      	bne.n	80076cc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076ba:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	4a15      	ldr	r2, [pc, #84]	@ (8007714 <USB_HostInit+0x174>)
 80076c0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a14      	ldr	r2, [pc, #80]	@ (8007718 <USB_HostInit+0x178>)
 80076c6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80076ca:	e009      	b.n	80076e0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2280      	movs	r2, #128	@ 0x80
 80076d0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a11      	ldr	r2, [pc, #68]	@ (800771c <USB_HostInit+0x17c>)
 80076d6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a11      	ldr	r2, [pc, #68]	@ (8007720 <USB_HostInit+0x180>)
 80076dc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80076e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d105      	bne.n	80076f4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	f043 0210 	orr.w	r2, r3, #16
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	699a      	ldr	r2, [r3, #24]
 80076f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007724 <USB_HostInit+0x184>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007700:	7dfb      	ldrb	r3, [r7, #23]
}
 8007702:	4618      	mov	r0, r3
 8007704:	3718      	adds	r7, #24
 8007706:	46bd      	mov	sp, r7
 8007708:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800770c:	b004      	add	sp, #16
 800770e:	4770      	bx	lr
 8007710:	40040000 	.word	0x40040000
 8007714:	01000200 	.word	0x01000200
 8007718:	00e00300 	.word	0x00e00300
 800771c:	00600080 	.word	0x00600080
 8007720:	004000e0 	.word	0x004000e0
 8007724:	a3200008 	.word	0xa3200008

08007728 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
 8007730:	460b      	mov	r3, r1
 8007732:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	68fa      	ldr	r2, [r7, #12]
 8007742:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007746:	f023 0303 	bic.w	r3, r3, #3
 800774a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	78fb      	ldrb	r3, [r7, #3]
 8007756:	f003 0303 	and.w	r3, r3, #3
 800775a:	68f9      	ldr	r1, [r7, #12]
 800775c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007760:	4313      	orrs	r3, r2
 8007762:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007764:	78fb      	ldrb	r3, [r7, #3]
 8007766:	2b01      	cmp	r3, #1
 8007768:	d107      	bne.n	800777a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007770:	461a      	mov	r2, r3
 8007772:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007776:	6053      	str	r3, [r2, #4]
 8007778:	e00c      	b.n	8007794 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800777a:	78fb      	ldrb	r3, [r7, #3]
 800777c:	2b02      	cmp	r3, #2
 800777e:	d107      	bne.n	8007790 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007786:	461a      	mov	r2, r3
 8007788:	f241 7370 	movw	r3, #6000	@ 0x1770
 800778c:	6053      	str	r3, [r2, #4]
 800778e:	e001      	b.n	8007794 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e000      	b.n	8007796 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3714      	adds	r7, #20
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b084      	sub	sp, #16
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80077ae:	2300      	movs	r3, #0
 80077b0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80077c2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80077cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077d0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80077d2:	2064      	movs	r0, #100	@ 0x64
 80077d4:	f7fa f9b4 	bl	8001b40 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	68fa      	ldr	r2, [r7, #12]
 80077dc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80077e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077e4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80077e6:	200a      	movs	r0, #10
 80077e8:	f7fa f9aa 	bl	8001b40 <HAL_Delay>

  return HAL_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b085      	sub	sp, #20
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
 80077fe:	460b      	mov	r3, r1
 8007800:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007806:	2300      	movs	r3, #0
 8007808:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800781a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d109      	bne.n	800783a <USB_DriveVbus+0x44>
 8007826:	78fb      	ldrb	r3, [r7, #3]
 8007828:	2b01      	cmp	r3, #1
 800782a:	d106      	bne.n	800783a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007834:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007838:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007844:	d109      	bne.n	800785a <USB_DriveVbus+0x64>
 8007846:	78fb      	ldrb	r3, [r7, #3]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d106      	bne.n	800785a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007854:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007858:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3714      	adds	r7, #20
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	0c5b      	lsrs	r3, r3, #17
 8007886:	f003 0303 	and.w	r3, r3, #3
}
 800788a:	4618      	mov	r0, r3
 800788c:	3714      	adds	r7, #20
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr

08007896 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007896:	b480      	push	{r7}
 8007898:	b085      	sub	sp, #20
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	b29b      	uxth	r3, r3
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3714      	adds	r7, #20
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b088      	sub	sp, #32
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	4608      	mov	r0, r1
 80078c2:	4611      	mov	r1, r2
 80078c4:	461a      	mov	r2, r3
 80078c6:	4603      	mov	r3, r0
 80078c8:	70fb      	strb	r3, [r7, #3]
 80078ca:	460b      	mov	r3, r1
 80078cc:	70bb      	strb	r3, [r7, #2]
 80078ce:	4613      	mov	r3, r2
 80078d0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80078d2:	2300      	movs	r3, #0
 80078d4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80078da:	78fb      	ldrb	r3, [r7, #3]
 80078dc:	015a      	lsls	r2, r3, #5
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078e6:	461a      	mov	r2, r3
 80078e8:	f04f 33ff 	mov.w	r3, #4294967295
 80078ec:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80078ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80078f2:	2b03      	cmp	r3, #3
 80078f4:	d87c      	bhi.n	80079f0 <USB_HC_Init+0x138>
 80078f6:	a201      	add	r2, pc, #4	@ (adr r2, 80078fc <USB_HC_Init+0x44>)
 80078f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078fc:	0800790d 	.word	0x0800790d
 8007900:	080079b3 	.word	0x080079b3
 8007904:	0800790d 	.word	0x0800790d
 8007908:	08007975 	.word	0x08007975
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800790c:	78fb      	ldrb	r3, [r7, #3]
 800790e:	015a      	lsls	r2, r3, #5
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	4413      	add	r3, r2
 8007914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007918:	461a      	mov	r2, r3
 800791a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800791e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007920:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007924:	2b00      	cmp	r3, #0
 8007926:	da10      	bge.n	800794a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007928:	78fb      	ldrb	r3, [r7, #3]
 800792a:	015a      	lsls	r2, r3, #5
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	4413      	add	r3, r2
 8007930:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	78fa      	ldrb	r2, [r7, #3]
 8007938:	0151      	lsls	r1, r2, #5
 800793a:	693a      	ldr	r2, [r7, #16]
 800793c:	440a      	add	r2, r1
 800793e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007946:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007948:	e055      	b.n	80079f6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a6f      	ldr	r2, [pc, #444]	@ (8007b0c <USB_HC_Init+0x254>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d151      	bne.n	80079f6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007952:	78fb      	ldrb	r3, [r7, #3]
 8007954:	015a      	lsls	r2, r3, #5
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	4413      	add	r3, r2
 800795a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800795e:	68db      	ldr	r3, [r3, #12]
 8007960:	78fa      	ldrb	r2, [r7, #3]
 8007962:	0151      	lsls	r1, r2, #5
 8007964:	693a      	ldr	r2, [r7, #16]
 8007966:	440a      	add	r2, r1
 8007968:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800796c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007970:	60d3      	str	r3, [r2, #12]
      break;
 8007972:	e040      	b.n	80079f6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007974:	78fb      	ldrb	r3, [r7, #3]
 8007976:	015a      	lsls	r2, r3, #5
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	4413      	add	r3, r2
 800797c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007980:	461a      	mov	r2, r3
 8007982:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007986:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007988:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800798c:	2b00      	cmp	r3, #0
 800798e:	da34      	bge.n	80079fa <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007990:	78fb      	ldrb	r3, [r7, #3]
 8007992:	015a      	lsls	r2, r3, #5
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	4413      	add	r3, r2
 8007998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	78fa      	ldrb	r2, [r7, #3]
 80079a0:	0151      	lsls	r1, r2, #5
 80079a2:	693a      	ldr	r2, [r7, #16]
 80079a4:	440a      	add	r2, r1
 80079a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079ae:	60d3      	str	r3, [r2, #12]
      }

      break;
 80079b0:	e023      	b.n	80079fa <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80079b2:	78fb      	ldrb	r3, [r7, #3]
 80079b4:	015a      	lsls	r2, r3, #5
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	4413      	add	r3, r2
 80079ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079be:	461a      	mov	r2, r3
 80079c0:	f240 2325 	movw	r3, #549	@ 0x225
 80079c4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80079c6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	da17      	bge.n	80079fe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80079ce:	78fb      	ldrb	r3, [r7, #3]
 80079d0:	015a      	lsls	r2, r3, #5
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	4413      	add	r3, r2
 80079d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	78fa      	ldrb	r2, [r7, #3]
 80079de:	0151      	lsls	r1, r2, #5
 80079e0:	693a      	ldr	r2, [r7, #16]
 80079e2:	440a      	add	r2, r1
 80079e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079e8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80079ec:	60d3      	str	r3, [r2, #12]
      }
      break;
 80079ee:	e006      	b.n	80079fe <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	77fb      	strb	r3, [r7, #31]
      break;
 80079f4:	e004      	b.n	8007a00 <USB_HC_Init+0x148>
      break;
 80079f6:	bf00      	nop
 80079f8:	e002      	b.n	8007a00 <USB_HC_Init+0x148>
      break;
 80079fa:	bf00      	nop
 80079fc:	e000      	b.n	8007a00 <USB_HC_Init+0x148>
      break;
 80079fe:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007a00:	78fb      	ldrb	r3, [r7, #3]
 8007a02:	015a      	lsls	r2, r3, #5
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	4413      	add	r3, r2
 8007a08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	2300      	movs	r3, #0
 8007a10:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007a12:	78fb      	ldrb	r3, [r7, #3]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	78fa      	ldrb	r2, [r7, #3]
 8007a22:	0151      	lsls	r1, r2, #5
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	440a      	add	r2, r1
 8007a28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a2c:	f043 0302 	orr.w	r3, r3, #2
 8007a30:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a38:	699a      	ldr	r2, [r3, #24]
 8007a3a:	78fb      	ldrb	r3, [r7, #3]
 8007a3c:	f003 030f 	and.w	r3, r3, #15
 8007a40:	2101      	movs	r1, #1
 8007a42:	fa01 f303 	lsl.w	r3, r1, r3
 8007a46:	6939      	ldr	r1, [r7, #16]
 8007a48:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007a5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	da03      	bge.n	8007a6c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007a64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a68:	61bb      	str	r3, [r7, #24]
 8007a6a:	e001      	b.n	8007a70 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f7ff fef9 	bl	8007868 <USB_GetHostSpeed>
 8007a76:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007a78:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	d106      	bne.n	8007a8e <USB_HC_Init+0x1d6>
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d003      	beq.n	8007a8e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007a86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	e001      	b.n	8007a92 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a92:	787b      	ldrb	r3, [r7, #1]
 8007a94:	059b      	lsls	r3, r3, #22
 8007a96:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007a9a:	78bb      	ldrb	r3, [r7, #2]
 8007a9c:	02db      	lsls	r3, r3, #11
 8007a9e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007aa2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007aa4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007aa8:	049b      	lsls	r3, r3, #18
 8007aaa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007aae:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007ab0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007ab2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007ab6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	431a      	orrs	r2, r3
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007ac0:	78fa      	ldrb	r2, [r7, #3]
 8007ac2:	0151      	lsls	r1, r2, #5
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	440a      	add	r2, r1
 8007ac8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007acc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007ad0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007ad2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007ad6:	2b03      	cmp	r3, #3
 8007ad8:	d003      	beq.n	8007ae2 <USB_HC_Init+0x22a>
 8007ada:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d10f      	bne.n	8007b02 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007ae2:	78fb      	ldrb	r3, [r7, #3]
 8007ae4:	015a      	lsls	r2, r3, #5
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	78fa      	ldrb	r2, [r7, #3]
 8007af2:	0151      	lsls	r1, r2, #5
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	440a      	add	r2, r1
 8007af8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007afc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b00:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007b02:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3720      	adds	r7, #32
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	40040000 	.word	0x40040000

08007b10 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b08c      	sub	sp, #48	@ 0x30
 8007b14:	af02      	add	r7, sp, #8
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	785b      	ldrb	r3, [r3, #1]
 8007b26:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007b28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007b2c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	4a5d      	ldr	r2, [pc, #372]	@ (8007ca8 <USB_HC_StartXfer+0x198>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d12f      	bne.n	8007b96 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007b36:	79fb      	ldrb	r3, [r7, #7]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d11c      	bne.n	8007b76 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	7c9b      	ldrb	r3, [r3, #18]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d003      	beq.n	8007b4c <USB_HC_StartXfer+0x3c>
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	7c9b      	ldrb	r3, [r3, #18]
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d124      	bne.n	8007b96 <USB_HC_StartXfer+0x86>
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	799b      	ldrb	r3, [r3, #6]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d120      	bne.n	8007b96 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	6a3b      	ldr	r3, [r7, #32]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	69fa      	ldr	r2, [r7, #28]
 8007b64:	0151      	lsls	r1, r2, #5
 8007b66:	6a3a      	ldr	r2, [r7, #32]
 8007b68:	440a      	add	r2, r1
 8007b6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b72:	60d3      	str	r3, [r2, #12]
 8007b74:	e00f      	b.n	8007b96 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	791b      	ldrb	r3, [r3, #4]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d10b      	bne.n	8007b96 <USB_HC_StartXfer+0x86>
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	795b      	ldrb	r3, [r3, #5]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d107      	bne.n	8007b96 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	785b      	ldrb	r3, [r3, #1]
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 fb6b 	bl	8008268 <USB_DoPing>
        return HAL_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	e232      	b.n	8007ffc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	799b      	ldrb	r3, [r3, #6]
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d158      	bne.n	8007c50 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	78db      	ldrb	r3, [r3, #3]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d007      	beq.n	8007bba <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007baa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007bac:	68ba      	ldr	r2, [r7, #8]
 8007bae:	8a92      	ldrh	r2, [r2, #20]
 8007bb0:	fb03 f202 	mul.w	r2, r3, r2
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	61da      	str	r2, [r3, #28]
 8007bb8:	e07c      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	7c9b      	ldrb	r3, [r3, #18]
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d130      	bne.n	8007c24 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	2bbc      	cmp	r3, #188	@ 0xbc
 8007bc8:	d918      	bls.n	8007bfc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	8a9b      	ldrh	r3, [r3, #20]
 8007bce:	461a      	mov	r2, r3
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	69da      	ldr	r2, [r3, #28]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d003      	beq.n	8007bec <USB_HC_StartXfer+0xdc>
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	2b02      	cmp	r3, #2
 8007bea:	d103      	bne.n	8007bf4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	60da      	str	r2, [r3, #12]
 8007bf2:	e05f      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	60da      	str	r2, [r3, #12]
 8007bfa:	e05b      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	6a1a      	ldr	r2, [r3, #32]
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d007      	beq.n	8007c1c <USB_HC_StartXfer+0x10c>
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	2b02      	cmp	r3, #2
 8007c12:	d003      	beq.n	8007c1c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2204      	movs	r2, #4
 8007c18:	60da      	str	r2, [r3, #12]
 8007c1a:	e04b      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	2203      	movs	r2, #3
 8007c20:	60da      	str	r2, [r3, #12]
 8007c22:	e047      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007c24:	79fb      	ldrb	r3, [r7, #7]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d10d      	bne.n	8007c46 <USB_HC_StartXfer+0x136>
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	68ba      	ldr	r2, [r7, #8]
 8007c30:	8a92      	ldrh	r2, [r2, #20]
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d907      	bls.n	8007c46 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	8a92      	ldrh	r2, [r2, #20]
 8007c3c:	fb03 f202 	mul.w	r2, r3, r2
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	61da      	str	r2, [r3, #28]
 8007c44:	e036      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	6a1a      	ldr	r2, [r3, #32]
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	61da      	str	r2, [r3, #28]
 8007c4e:	e031      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	6a1b      	ldr	r3, [r3, #32]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d018      	beq.n	8007c8a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	6a1b      	ldr	r3, [r3, #32]
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	8a92      	ldrh	r2, [r2, #20]
 8007c60:	4413      	add	r3, r2
 8007c62:	3b01      	subs	r3, #1
 8007c64:	68ba      	ldr	r2, [r7, #8]
 8007c66:	8a92      	ldrh	r2, [r2, #20]
 8007c68:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007c6e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007c70:	8b7b      	ldrh	r3, [r7, #26]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d90b      	bls.n	8007c8e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007c76:	8b7b      	ldrh	r3, [r7, #26]
 8007c78:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c7c:	68ba      	ldr	r2, [r7, #8]
 8007c7e:	8a92      	ldrh	r2, [r2, #20]
 8007c80:	fb03 f202 	mul.w	r2, r3, r2
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	61da      	str	r2, [r3, #28]
 8007c88:	e001      	b.n	8007c8e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	78db      	ldrb	r3, [r3, #3]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00a      	beq.n	8007cac <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	8a92      	ldrh	r2, [r2, #20]
 8007c9c:	fb03 f202 	mul.w	r2, r3, r2
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	61da      	str	r2, [r3, #28]
 8007ca4:	e006      	b.n	8007cb4 <USB_HC_StartXfer+0x1a4>
 8007ca6:	bf00      	nop
 8007ca8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	6a1a      	ldr	r2, [r3, #32]
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	69db      	ldr	r3, [r3, #28]
 8007cb8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007cbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007cbe:	04d9      	lsls	r1, r3, #19
 8007cc0:	4ba3      	ldr	r3, [pc, #652]	@ (8007f50 <USB_HC_StartXfer+0x440>)
 8007cc2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007cc4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	7d9b      	ldrb	r3, [r3, #22]
 8007cca:	075b      	lsls	r3, r3, #29
 8007ccc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007cd0:	69f9      	ldr	r1, [r7, #28]
 8007cd2:	0148      	lsls	r0, r1, #5
 8007cd4:	6a39      	ldr	r1, [r7, #32]
 8007cd6:	4401      	add	r1, r0
 8007cd8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007cdc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007cde:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007ce0:	79fb      	ldrb	r3, [r7, #7]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d009      	beq.n	8007cfa <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	6999      	ldr	r1, [r3, #24]
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	015a      	lsls	r2, r3, #5
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cf6:	460a      	mov	r2, r1
 8007cf8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007cfa:	6a3b      	ldr	r3, [r7, #32]
 8007cfc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	bf0c      	ite	eq
 8007d0a:	2301      	moveq	r3, #1
 8007d0c:	2300      	movne	r3, #0
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	6a3b      	ldr	r3, [r7, #32]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	69fa      	ldr	r2, [r7, #28]
 8007d22:	0151      	lsls	r1, r2, #5
 8007d24:	6a3a      	ldr	r2, [r7, #32]
 8007d26:	440a      	add	r2, r1
 8007d28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d2c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d30:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	015a      	lsls	r2, r3, #5
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	4413      	add	r3, r2
 8007d3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	7e7b      	ldrb	r3, [r7, #25]
 8007d42:	075b      	lsls	r3, r3, #29
 8007d44:	69f9      	ldr	r1, [r7, #28]
 8007d46:	0148      	lsls	r0, r1, #5
 8007d48:	6a39      	ldr	r1, [r7, #32]
 8007d4a:	4401      	add	r1, r0
 8007d4c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007d50:	4313      	orrs	r3, r2
 8007d52:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	799b      	ldrb	r3, [r3, #6]
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	f040 80c3 	bne.w	8007ee4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	7c5b      	ldrb	r3, [r3, #17]
 8007d62:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	69fa      	ldr	r2, [r7, #28]
 8007d6c:	0151      	lsls	r1, r2, #5
 8007d6e:	6a3a      	ldr	r2, [r7, #32]
 8007d70:	440a      	add	r2, r1
 8007d72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007d76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d7a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007d7c:	69fb      	ldr	r3, [r7, #28]
 8007d7e:	015a      	lsls	r2, r3, #5
 8007d80:	6a3b      	ldr	r3, [r7, #32]
 8007d82:	4413      	add	r3, r2
 8007d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	69fa      	ldr	r2, [r7, #28]
 8007d8c:	0151      	lsls	r1, r2, #5
 8007d8e:	6a3a      	ldr	r2, [r7, #32]
 8007d90:	440a      	add	r2, r1
 8007d92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d96:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007d9a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	79db      	ldrb	r3, [r3, #7]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d123      	bne.n	8007dec <USB_HC_StartXfer+0x2dc>
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	78db      	ldrb	r3, [r3, #3]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d11f      	bne.n	8007dec <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	015a      	lsls	r2, r3, #5
 8007db0:	6a3b      	ldr	r3, [r7, #32]
 8007db2:	4413      	add	r3, r2
 8007db4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	69fa      	ldr	r2, [r7, #28]
 8007dbc:	0151      	lsls	r1, r2, #5
 8007dbe:	6a3a      	ldr	r2, [r7, #32]
 8007dc0:	440a      	add	r2, r1
 8007dc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dca:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007dcc:	69fb      	ldr	r3, [r7, #28]
 8007dce:	015a      	lsls	r2, r3, #5
 8007dd0:	6a3b      	ldr	r3, [r7, #32]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dd8:	68db      	ldr	r3, [r3, #12]
 8007dda:	69fa      	ldr	r2, [r7, #28]
 8007ddc:	0151      	lsls	r1, r2, #5
 8007dde:	6a3a      	ldr	r2, [r7, #32]
 8007de0:	440a      	add	r2, r1
 8007de2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007de6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dea:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	7c9b      	ldrb	r3, [r3, #18]
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d003      	beq.n	8007dfc <USB_HC_StartXfer+0x2ec>
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	7c9b      	ldrb	r3, [r3, #18]
 8007df8:	2b03      	cmp	r3, #3
 8007dfa:	d117      	bne.n	8007e2c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d113      	bne.n	8007e2c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	78db      	ldrb	r3, [r3, #3]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d10f      	bne.n	8007e2c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007e0c:	69fb      	ldr	r3, [r7, #28]
 8007e0e:	015a      	lsls	r2, r3, #5
 8007e10:	6a3b      	ldr	r3, [r7, #32]
 8007e12:	4413      	add	r3, r2
 8007e14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	69fa      	ldr	r2, [r7, #28]
 8007e1c:	0151      	lsls	r1, r2, #5
 8007e1e:	6a3a      	ldr	r2, [r7, #32]
 8007e20:	440a      	add	r2, r1
 8007e22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e2a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	7c9b      	ldrb	r3, [r3, #18]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d162      	bne.n	8007efa <USB_HC_StartXfer+0x3ea>
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	78db      	ldrb	r3, [r3, #3]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d15e      	bne.n	8007efa <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	3b01      	subs	r3, #1
 8007e42:	2b03      	cmp	r3, #3
 8007e44:	d858      	bhi.n	8007ef8 <USB_HC_StartXfer+0x3e8>
 8007e46:	a201      	add	r2, pc, #4	@ (adr r2, 8007e4c <USB_HC_StartXfer+0x33c>)
 8007e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4c:	08007e5d 	.word	0x08007e5d
 8007e50:	08007e7f 	.word	0x08007e7f
 8007e54:	08007ea1 	.word	0x08007ea1
 8007e58:	08007ec3 	.word	0x08007ec3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	015a      	lsls	r2, r3, #5
 8007e60:	6a3b      	ldr	r3, [r7, #32]
 8007e62:	4413      	add	r3, r2
 8007e64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	69fa      	ldr	r2, [r7, #28]
 8007e6c:	0151      	lsls	r1, r2, #5
 8007e6e:	6a3a      	ldr	r2, [r7, #32]
 8007e70:	440a      	add	r2, r1
 8007e72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e7a:	6053      	str	r3, [r2, #4]
          break;
 8007e7c:	e03d      	b.n	8007efa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	015a      	lsls	r2, r3, #5
 8007e82:	6a3b      	ldr	r3, [r7, #32]
 8007e84:	4413      	add	r3, r2
 8007e86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	69fa      	ldr	r2, [r7, #28]
 8007e8e:	0151      	lsls	r1, r2, #5
 8007e90:	6a3a      	ldr	r2, [r7, #32]
 8007e92:	440a      	add	r2, r1
 8007e94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e98:	f043 030e 	orr.w	r3, r3, #14
 8007e9c:	6053      	str	r3, [r2, #4]
          break;
 8007e9e:	e02c      	b.n	8007efa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	015a      	lsls	r2, r3, #5
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	69fa      	ldr	r2, [r7, #28]
 8007eb0:	0151      	lsls	r1, r2, #5
 8007eb2:	6a3a      	ldr	r2, [r7, #32]
 8007eb4:	440a      	add	r2, r1
 8007eb6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007eba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ebe:	6053      	str	r3, [r2, #4]
          break;
 8007ec0:	e01b      	b.n	8007efa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	015a      	lsls	r2, r3, #5
 8007ec6:	6a3b      	ldr	r3, [r7, #32]
 8007ec8:	4413      	add	r3, r2
 8007eca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	69fa      	ldr	r2, [r7, #28]
 8007ed2:	0151      	lsls	r1, r2, #5
 8007ed4:	6a3a      	ldr	r2, [r7, #32]
 8007ed6:	440a      	add	r2, r1
 8007ed8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007edc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007ee0:	6053      	str	r3, [r2, #4]
          break;
 8007ee2:	e00a      	b.n	8007efa <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	015a      	lsls	r2, r3, #5
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	4413      	add	r3, r2
 8007eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	6053      	str	r3, [r2, #4]
 8007ef6:	e000      	b.n	8007efa <USB_HC_StartXfer+0x3ea>
          break;
 8007ef8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	015a      	lsls	r2, r3, #5
 8007efe:	6a3b      	ldr	r3, [r7, #32]
 8007f00:	4413      	add	r3, r2
 8007f02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007f10:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	78db      	ldrb	r3, [r3, #3]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d004      	beq.n	8007f24 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f20:	613b      	str	r3, [r7, #16]
 8007f22:	e003      	b.n	8007f2c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007f2a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f32:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	015a      	lsls	r2, r3, #5
 8007f38:	6a3b      	ldr	r3, [r7, #32]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f40:	461a      	mov	r2, r3
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007f46:	79fb      	ldrb	r3, [r7, #7]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d003      	beq.n	8007f54 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	e055      	b.n	8007ffc <USB_HC_StartXfer+0x4ec>
 8007f50:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	78db      	ldrb	r3, [r3, #3]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d14e      	bne.n	8007ffa <USB_HC_StartXfer+0x4ea>
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	6a1b      	ldr	r3, [r3, #32]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d04a      	beq.n	8007ffa <USB_HC_StartXfer+0x4ea>
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	79db      	ldrb	r3, [r3, #7]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d146      	bne.n	8007ffa <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	7c9b      	ldrb	r3, [r3, #18]
 8007f70:	2b03      	cmp	r3, #3
 8007f72:	d831      	bhi.n	8007fd8 <USB_HC_StartXfer+0x4c8>
 8007f74:	a201      	add	r2, pc, #4	@ (adr r2, 8007f7c <USB_HC_StartXfer+0x46c>)
 8007f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f7a:	bf00      	nop
 8007f7c:	08007f8d 	.word	0x08007f8d
 8007f80:	08007fb1 	.word	0x08007fb1
 8007f84:	08007f8d 	.word	0x08007f8d
 8007f88:	08007fb1 	.word	0x08007fb1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	6a1b      	ldr	r3, [r3, #32]
 8007f90:	3303      	adds	r3, #3
 8007f92:	089b      	lsrs	r3, r3, #2
 8007f94:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007f96:	8afa      	ldrh	r2, [r7, #22]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d91c      	bls.n	8007fdc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	f043 0220 	orr.w	r2, r3, #32
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	619a      	str	r2, [r3, #24]
        }
        break;
 8007fae:	e015      	b.n	8007fdc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	6a1b      	ldr	r3, [r3, #32]
 8007fb4:	3303      	adds	r3, #3
 8007fb6:	089b      	lsrs	r3, r3, #2
 8007fb8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007fba:	8afa      	ldrh	r2, [r7, #22]
 8007fbc:	6a3b      	ldr	r3, [r7, #32]
 8007fbe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007fc2:	691b      	ldr	r3, [r3, #16]
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d90a      	bls.n	8007fe0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	619a      	str	r2, [r3, #24]
        }
        break;
 8007fd6:	e003      	b.n	8007fe0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007fd8:	bf00      	nop
 8007fda:	e002      	b.n	8007fe2 <USB_HC_StartXfer+0x4d2>
        break;
 8007fdc:	bf00      	nop
 8007fde:	e000      	b.n	8007fe2 <USB_HC_StartXfer+0x4d2>
        break;
 8007fe0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	6999      	ldr	r1, [r3, #24]
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	785a      	ldrb	r2, [r3, #1]
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	6a1b      	ldr	r3, [r3, #32]
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	9000      	str	r0, [sp, #0]
 8007ff4:	68f8      	ldr	r0, [r7, #12]
 8007ff6:	f7ff f9c3 	bl	8007380 <USB_WritePacket>
  }

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3728      	adds	r7, #40	@ 0x28
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008004:	b480      	push	{r7}
 8008006:	b085      	sub	sp, #20
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	b29b      	uxth	r3, r3
}
 800801a:	4618      	mov	r0, r3
 800801c:	3714      	adds	r7, #20
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr

08008026 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008026:	b480      	push	{r7}
 8008028:	b089      	sub	sp, #36	@ 0x24
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
 800802e:	460b      	mov	r3, r1
 8008030:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008036:	78fb      	ldrb	r3, [r7, #3]
 8008038:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800803a:	2300      	movs	r3, #0
 800803c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	015a      	lsls	r2, r3, #5
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	4413      	add	r3, r2
 8008046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	0c9b      	lsrs	r3, r3, #18
 800804e:	f003 0303 	and.w	r3, r3, #3
 8008052:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	4413      	add	r3, r2
 800805c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	0fdb      	lsrs	r3, r3, #31
 8008064:	f003 0301 	and.w	r3, r3, #1
 8008068:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	015a      	lsls	r2, r3, #5
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	4413      	add	r3, r2
 8008072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	0fdb      	lsrs	r3, r3, #31
 800807a:	f003 0301 	and.w	r3, r3, #1
 800807e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	f003 0320 	and.w	r3, r3, #32
 8008088:	2b20      	cmp	r3, #32
 800808a:	d10d      	bne.n	80080a8 <USB_HC_Halt+0x82>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d10a      	bne.n	80080a8 <USB_HC_Halt+0x82>
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d005      	beq.n	80080a4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	2b01      	cmp	r3, #1
 800809c:	d002      	beq.n	80080a4 <USB_HC_Halt+0x7e>
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2b03      	cmp	r3, #3
 80080a2:	d101      	bne.n	80080a8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	e0d8      	b.n	800825a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <USB_HC_Halt+0x8e>
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	2b02      	cmp	r3, #2
 80080b2:	d173      	bne.n	800819c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	015a      	lsls	r2, r3, #5
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	4413      	add	r3, r2
 80080bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	69ba      	ldr	r2, [r7, #24]
 80080c4:	0151      	lsls	r1, r2, #5
 80080c6:	69fa      	ldr	r2, [r7, #28]
 80080c8:	440a      	add	r2, r1
 80080ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080d2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	f003 0320 	and.w	r3, r3, #32
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d14a      	bne.n	8008176 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d133      	bne.n	8008154 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	015a      	lsls	r2, r3, #5
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	4413      	add	r3, r2
 80080f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	69ba      	ldr	r2, [r7, #24]
 80080fc:	0151      	lsls	r1, r2, #5
 80080fe:	69fa      	ldr	r2, [r7, #28]
 8008100:	440a      	add	r2, r1
 8008102:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008106:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800810a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	4413      	add	r3, r2
 8008114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	0151      	lsls	r1, r2, #5
 800811e:	69fa      	ldr	r2, [r7, #28]
 8008120:	440a      	add	r2, r1
 8008122:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008126:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800812a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	3301      	adds	r3, #1
 8008130:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008138:	d82e      	bhi.n	8008198 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	015a      	lsls	r2, r3, #5
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	4413      	add	r3, r2
 8008142:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800814c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008150:	d0ec      	beq.n	800812c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008152:	e081      	b.n	8008258 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	015a      	lsls	r2, r3, #5
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	4413      	add	r3, r2
 800815c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	69ba      	ldr	r2, [r7, #24]
 8008164:	0151      	lsls	r1, r2, #5
 8008166:	69fa      	ldr	r2, [r7, #28]
 8008168:	440a      	add	r2, r1
 800816a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800816e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008172:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008174:	e070      	b.n	8008258 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	015a      	lsls	r2, r3, #5
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	4413      	add	r3, r2
 800817e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	69ba      	ldr	r2, [r7, #24]
 8008186:	0151      	lsls	r1, r2, #5
 8008188:	69fa      	ldr	r2, [r7, #28]
 800818a:	440a      	add	r2, r1
 800818c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008190:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008194:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008196:	e05f      	b.n	8008258 <USB_HC_Halt+0x232>
            break;
 8008198:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800819a:	e05d      	b.n	8008258 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	015a      	lsls	r2, r3, #5
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	4413      	add	r3, r2
 80081a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	69ba      	ldr	r2, [r7, #24]
 80081ac:	0151      	lsls	r1, r2, #5
 80081ae:	69fa      	ldr	r2, [r7, #28]
 80081b0:	440a      	add	r2, r1
 80081b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081ba:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d133      	bne.n	8008234 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80081cc:	69bb      	ldr	r3, [r7, #24]
 80081ce:	015a      	lsls	r2, r3, #5
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	4413      	add	r3, r2
 80081d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	69ba      	ldr	r2, [r7, #24]
 80081dc:	0151      	lsls	r1, r2, #5
 80081de:	69fa      	ldr	r2, [r7, #28]
 80081e0:	440a      	add	r2, r1
 80081e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80081ea:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	015a      	lsls	r2, r3, #5
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	4413      	add	r3, r2
 80081f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	69ba      	ldr	r2, [r7, #24]
 80081fc:	0151      	lsls	r1, r2, #5
 80081fe:	69fa      	ldr	r2, [r7, #28]
 8008200:	440a      	add	r2, r1
 8008202:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008206:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800820a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	3301      	adds	r3, #1
 8008210:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008218:	d81d      	bhi.n	8008256 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	4413      	add	r3, r2
 8008222:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800822c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008230:	d0ec      	beq.n	800820c <USB_HC_Halt+0x1e6>
 8008232:	e011      	b.n	8008258 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	4413      	add	r3, r2
 800823c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	0151      	lsls	r1, r2, #5
 8008246:	69fa      	ldr	r2, [r7, #28]
 8008248:	440a      	add	r2, r1
 800824a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800824e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008252:	6013      	str	r3, [r2, #0]
 8008254:	e000      	b.n	8008258 <USB_HC_Halt+0x232>
          break;
 8008256:	bf00      	nop
    }
  }

  return HAL_OK;
 8008258:	2300      	movs	r3, #0
}
 800825a:	4618      	mov	r0, r3
 800825c:	3724      	adds	r7, #36	@ 0x24
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
	...

08008268 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008268:	b480      	push	{r7}
 800826a:	b087      	sub	sp, #28
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	460b      	mov	r3, r1
 8008272:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008278:	78fb      	ldrb	r3, [r7, #3]
 800827a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800827c:	2301      	movs	r3, #1
 800827e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	04da      	lsls	r2, r3, #19
 8008284:	4b15      	ldr	r3, [pc, #84]	@ (80082dc <USB_DoPing+0x74>)
 8008286:	4013      	ands	r3, r2
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	0151      	lsls	r1, r2, #5
 800828c:	697a      	ldr	r2, [r7, #20]
 800828e:	440a      	add	r2, r1
 8008290:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008294:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008298:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	015a      	lsls	r2, r3, #5
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	4413      	add	r3, r2
 80082a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80082b0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082b8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082c6:	461a      	mov	r2, r3
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	371c      	adds	r7, #28
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	1ff80000 	.word	0x1ff80000

080082e0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b088      	sub	sp, #32
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80082e8:	2300      	movs	r3, #0
 80082ea:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80082f0:	2300      	movs	r3, #0
 80082f2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f7fe ff86 	bl	8007206 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80082fa:	2110      	movs	r1, #16
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f7fe ffdf 	bl	80072c0 <USB_FlushTxFifo>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d001      	beq.n	800830c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f7ff f809 	bl	8007324 <USB_FlushRxFifo>
 8008312:	4603      	mov	r3, r0
 8008314:	2b00      	cmp	r3, #0
 8008316:	d001      	beq.n	800831c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008318:	2301      	movs	r3, #1
 800831a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800831c:	2300      	movs	r3, #0
 800831e:	61bb      	str	r3, [r7, #24]
 8008320:	e01f      	b.n	8008362 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	015a      	lsls	r2, r3, #5
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	4413      	add	r3, r2
 800832a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008338:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008340:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008348:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800834a:	69bb      	ldr	r3, [r7, #24]
 800834c:	015a      	lsls	r2, r3, #5
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	4413      	add	r3, r2
 8008352:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008356:	461a      	mov	r2, r3
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800835c:	69bb      	ldr	r3, [r7, #24]
 800835e:	3301      	adds	r3, #1
 8008360:	61bb      	str	r3, [r7, #24]
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	2b0f      	cmp	r3, #15
 8008366:	d9dc      	bls.n	8008322 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008368:	2300      	movs	r3, #0
 800836a:	61bb      	str	r3, [r7, #24]
 800836c:	e034      	b.n	80083d8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	015a      	lsls	r2, r3, #5
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	4413      	add	r3, r2
 8008376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008384:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800838c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008394:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	4413      	add	r3, r2
 800839e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083a2:	461a      	mov	r2, r3
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	3301      	adds	r3, #1
 80083ac:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80083b4:	d80c      	bhi.n	80083d0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	015a      	lsls	r2, r3, #5
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	4413      	add	r3, r2
 80083be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083cc:	d0ec      	beq.n	80083a8 <USB_StopHost+0xc8>
 80083ce:	e000      	b.n	80083d2 <USB_StopHost+0xf2>
        break;
 80083d0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	3301      	adds	r3, #1
 80083d6:	61bb      	str	r3, [r7, #24]
 80083d8:	69bb      	ldr	r3, [r7, #24]
 80083da:	2b0f      	cmp	r3, #15
 80083dc:	d9c7      	bls.n	800836e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80083e4:	461a      	mov	r2, r3
 80083e6:	f04f 33ff 	mov.w	r3, #4294967295
 80083ea:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f04f 32ff 	mov.w	r2, #4294967295
 80083f2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f7fe fef5 	bl	80071e4 <USB_EnableGlobalInt>

  return ret;
 80083fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3720      	adds	r7, #32
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008404:	b590      	push	{r4, r7, lr}
 8008406:	b089      	sub	sp, #36	@ 0x24
 8008408:	af04      	add	r7, sp, #16
 800840a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800840c:	2301      	movs	r3, #1
 800840e:	2202      	movs	r2, #2
 8008410:	2102      	movs	r1, #2
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 fcb7 	bl	8008d86 <USBH_FindInterface>
 8008418:	4603      	mov	r3, r0
 800841a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800841c:	7bfb      	ldrb	r3, [r7, #15]
 800841e:	2bff      	cmp	r3, #255	@ 0xff
 8008420:	d002      	beq.n	8008428 <USBH_CDC_InterfaceInit+0x24>
 8008422:	7bfb      	ldrb	r3, [r7, #15]
 8008424:	2b01      	cmp	r3, #1
 8008426:	d901      	bls.n	800842c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008428:	2302      	movs	r3, #2
 800842a:	e13d      	b.n	80086a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800842c:	7bfb      	ldrb	r3, [r7, #15]
 800842e:	4619      	mov	r1, r3
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 fc8c 	bl	8008d4e <USBH_SelectInterface>
 8008436:	4603      	mov	r3, r0
 8008438:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800843a:	7bbb      	ldrb	r3, [r7, #14]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008440:	2302      	movs	r3, #2
 8008442:	e131      	b.n	80086a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800844a:	2050      	movs	r0, #80	@ 0x50
 800844c:	f005 fcce 	bl	800ddec <malloc>
 8008450:	4603      	mov	r3, r0
 8008452:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800845a:	69db      	ldr	r3, [r3, #28]
 800845c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008464:	2302      	movs	r3, #2
 8008466:	e11f      	b.n	80086a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008468:	2250      	movs	r2, #80	@ 0x50
 800846a:	2100      	movs	r1, #0
 800846c:	68b8      	ldr	r0, [r7, #8]
 800846e:	f005 fd7b 	bl	800df68 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008472:	7bfb      	ldrb	r3, [r7, #15]
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	211a      	movs	r1, #26
 8008478:	fb01 f303 	mul.w	r3, r1, r3
 800847c:	4413      	add	r3, r2
 800847e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	b25b      	sxtb	r3, r3
 8008486:	2b00      	cmp	r3, #0
 8008488:	da15      	bge.n	80084b6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800848a:	7bfb      	ldrb	r3, [r7, #15]
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	211a      	movs	r1, #26
 8008490:	fb01 f303 	mul.w	r3, r1, r3
 8008494:	4413      	add	r3, r2
 8008496:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800849a:	781a      	ldrb	r2, [r3, #0]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	211a      	movs	r1, #26
 80084a6:	fb01 f303 	mul.w	r3, r1, r3
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80084b0:	881a      	ldrh	r2, [r3, #0]
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	785b      	ldrb	r3, [r3, #1]
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f002 f904 	bl	800a6ca <USBH_AllocPipe>
 80084c2:	4603      	mov	r3, r0
 80084c4:	461a      	mov	r2, r3
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	7819      	ldrb	r1, [r3, #0]
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	7858      	ldrb	r0, [r3, #1]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	8952      	ldrh	r2, [r2, #10]
 80084e2:	9202      	str	r2, [sp, #8]
 80084e4:	2203      	movs	r2, #3
 80084e6:	9201      	str	r2, [sp, #4]
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	4623      	mov	r3, r4
 80084ec:	4602      	mov	r2, r0
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f002 f8bc 	bl	800a66c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	2200      	movs	r2, #0
 80084fa:	4619      	mov	r1, r3
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f005 fbef 	bl	800dce0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008502:	2300      	movs	r3, #0
 8008504:	2200      	movs	r2, #0
 8008506:	210a      	movs	r1, #10
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fc3c 	bl	8008d86 <USBH_FindInterface>
 800850e:	4603      	mov	r3, r0
 8008510:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008512:	7bfb      	ldrb	r3, [r7, #15]
 8008514:	2bff      	cmp	r3, #255	@ 0xff
 8008516:	d002      	beq.n	800851e <USBH_CDC_InterfaceInit+0x11a>
 8008518:	7bfb      	ldrb	r3, [r7, #15]
 800851a:	2b01      	cmp	r3, #1
 800851c:	d901      	bls.n	8008522 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800851e:	2302      	movs	r3, #2
 8008520:	e0c2      	b.n	80086a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008522:	7bfb      	ldrb	r3, [r7, #15]
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	211a      	movs	r1, #26
 8008528:	fb01 f303 	mul.w	r3, r1, r3
 800852c:	4413      	add	r3, r2
 800852e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	b25b      	sxtb	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	da16      	bge.n	8008568 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800853a:	7bfb      	ldrb	r3, [r7, #15]
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	211a      	movs	r1, #26
 8008540:	fb01 f303 	mul.w	r3, r1, r3
 8008544:	4413      	add	r3, r2
 8008546:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800854a:	781a      	ldrb	r2, [r3, #0]
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008550:	7bfb      	ldrb	r3, [r7, #15]
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	211a      	movs	r1, #26
 8008556:	fb01 f303 	mul.w	r3, r1, r3
 800855a:	4413      	add	r3, r2
 800855c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008560:	881a      	ldrh	r2, [r3, #0]
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	835a      	strh	r2, [r3, #26]
 8008566:	e015      	b.n	8008594 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008568:	7bfb      	ldrb	r3, [r7, #15]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	211a      	movs	r1, #26
 800856e:	fb01 f303 	mul.w	r3, r1, r3
 8008572:	4413      	add	r3, r2
 8008574:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008578:	781a      	ldrb	r2, [r3, #0]
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800857e:	7bfb      	ldrb	r3, [r7, #15]
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	211a      	movs	r1, #26
 8008584:	fb01 f303 	mul.w	r3, r1, r3
 8008588:	4413      	add	r3, r2
 800858a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800858e:	881a      	ldrh	r2, [r3, #0]
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008594:	7bfb      	ldrb	r3, [r7, #15]
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	211a      	movs	r1, #26
 800859a:	fb01 f303 	mul.w	r3, r1, r3
 800859e:	4413      	add	r3, r2
 80085a0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	b25b      	sxtb	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	da16      	bge.n	80085da <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80085ac:	7bfb      	ldrb	r3, [r7, #15]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	211a      	movs	r1, #26
 80085b2:	fb01 f303 	mul.w	r3, r1, r3
 80085b6:	4413      	add	r3, r2
 80085b8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80085bc:	781a      	ldrb	r2, [r3, #0]
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80085c2:	7bfb      	ldrb	r3, [r7, #15]
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	211a      	movs	r1, #26
 80085c8:	fb01 f303 	mul.w	r3, r1, r3
 80085cc:	4413      	add	r3, r2
 80085ce:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80085d2:	881a      	ldrh	r2, [r3, #0]
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	835a      	strh	r2, [r3, #26]
 80085d8:	e015      	b.n	8008606 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80085da:	7bfb      	ldrb	r3, [r7, #15]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	211a      	movs	r1, #26
 80085e0:	fb01 f303 	mul.w	r3, r1, r3
 80085e4:	4413      	add	r3, r2
 80085e6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80085ea:	781a      	ldrb	r2, [r3, #0]
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80085f0:	7bfb      	ldrb	r3, [r7, #15]
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	211a      	movs	r1, #26
 80085f6:	fb01 f303 	mul.w	r3, r1, r3
 80085fa:	4413      	add	r3, r2
 80085fc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008600:	881a      	ldrh	r2, [r3, #0]
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	7b9b      	ldrb	r3, [r3, #14]
 800860a:	4619      	mov	r1, r3
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f002 f85c 	bl	800a6ca <USBH_AllocPipe>
 8008612:	4603      	mov	r3, r0
 8008614:	461a      	mov	r2, r3
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	7bdb      	ldrb	r3, [r3, #15]
 800861e:	4619      	mov	r1, r3
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f002 f852 	bl	800a6ca <USBH_AllocPipe>
 8008626:	4603      	mov	r3, r0
 8008628:	461a      	mov	r2, r3
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	7b59      	ldrb	r1, [r3, #13]
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	7b98      	ldrb	r0, [r3, #14]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	8b12      	ldrh	r2, [r2, #24]
 8008646:	9202      	str	r2, [sp, #8]
 8008648:	2202      	movs	r2, #2
 800864a:	9201      	str	r2, [sp, #4]
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	4623      	mov	r3, r4
 8008650:	4602      	mov	r2, r0
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f002 f80a 	bl	800a66c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	7b19      	ldrb	r1, [r3, #12]
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	7bd8      	ldrb	r0, [r3, #15]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	8b52      	ldrh	r2, [r2, #26]
 8008670:	9202      	str	r2, [sp, #8]
 8008672:	2202      	movs	r2, #2
 8008674:	9201      	str	r2, [sp, #4]
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	4623      	mov	r3, r4
 800867a:	4602      	mov	r2, r0
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 fff5 	bl	800a66c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	2200      	movs	r2, #0
 8008686:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	7b5b      	ldrb	r3, [r3, #13]
 800868e:	2200      	movs	r2, #0
 8008690:	4619      	mov	r1, r3
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f005 fb24 	bl	800dce0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	7b1b      	ldrb	r3, [r3, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	4619      	mov	r1, r3
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f005 fb1d 	bl	800dce0 <USBH_LL_SetToggle>

  return USBH_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd90      	pop	{r4, r7, pc}

080086b0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00e      	beq.n	80086e8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	4619      	mov	r1, r3
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f001 ffea 	bl	800a6aa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	781b      	ldrb	r3, [r3, #0]
 80086da:	4619      	mov	r1, r3
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f002 f815 	bl	800a70c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	7b1b      	ldrb	r3, [r3, #12]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d00e      	beq.n	800870e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	7b1b      	ldrb	r3, [r3, #12]
 80086f4:	4619      	mov	r1, r3
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f001 ffd7 	bl	800a6aa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	7b1b      	ldrb	r3, [r3, #12]
 8008700:	4619      	mov	r1, r3
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f002 f802 	bl	800a70c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2200      	movs	r2, #0
 800870c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	7b5b      	ldrb	r3, [r3, #13]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d00e      	beq.n	8008734 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	7b5b      	ldrb	r3, [r3, #13]
 800871a:	4619      	mov	r1, r3
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f001 ffc4 	bl	800a6aa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	7b5b      	ldrb	r3, [r3, #13]
 8008726:	4619      	mov	r1, r3
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f001 ffef 	bl	800a70c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800873a:	69db      	ldr	r3, [r3, #28]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d00b      	beq.n	8008758 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008746:	69db      	ldr	r3, [r3, #28]
 8008748:	4618      	mov	r0, r3
 800874a:	f005 fb57 	bl	800ddfc <free>
    phost->pActiveClass->pData = 0U;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008754:	2200      	movs	r2, #0
 8008756:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b084      	sub	sp, #16
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008770:	69db      	ldr	r3, [r3, #28]
 8008772:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	3340      	adds	r3, #64	@ 0x40
 8008778:	4619      	mov	r1, r3
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f8b1 	bl	80088e2 <GetLineCoding>
 8008780:	4603      	mov	r3, r0
 8008782:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008784:	7afb      	ldrb	r3, [r7, #11]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d105      	bne.n	8008796 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008790:	2102      	movs	r1, #2
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008796:	7afb      	ldrb	r3, [r7, #11]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3710      	adds	r7, #16
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}

080087a0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80087a8:	2301      	movs	r3, #1
 80087aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80087ac:	2300      	movs	r3, #0
 80087ae:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087b6:	69db      	ldr	r3, [r3, #28]
 80087b8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80087c0:	2b04      	cmp	r3, #4
 80087c2:	d877      	bhi.n	80088b4 <USBH_CDC_Process+0x114>
 80087c4:	a201      	add	r2, pc, #4	@ (adr r2, 80087cc <USBH_CDC_Process+0x2c>)
 80087c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ca:	bf00      	nop
 80087cc:	080087e1 	.word	0x080087e1
 80087d0:	080087e7 	.word	0x080087e7
 80087d4:	08008817 	.word	0x08008817
 80087d8:	0800888b 	.word	0x0800888b
 80087dc:	08008899 	.word	0x08008899
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80087e0:	2300      	movs	r3, #0
 80087e2:	73fb      	strb	r3, [r7, #15]
      break;
 80087e4:	e06d      	b.n	80088c2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087ea:	4619      	mov	r1, r3
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f000 f897 	bl	8008920 <SetLineCoding>
 80087f2:	4603      	mov	r3, r0
 80087f4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087f6:	7bbb      	ldrb	r3, [r7, #14]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d104      	bne.n	8008806 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	2202      	movs	r2, #2
 8008800:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008804:	e058      	b.n	80088b8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008806:	7bbb      	ldrb	r3, [r7, #14]
 8008808:	2b01      	cmp	r3, #1
 800880a:	d055      	beq.n	80088b8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	2204      	movs	r2, #4
 8008810:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008814:	e050      	b.n	80088b8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	3340      	adds	r3, #64	@ 0x40
 800881a:	4619      	mov	r1, r3
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 f860 	bl	80088e2 <GetLineCoding>
 8008822:	4603      	mov	r3, r0
 8008824:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008826:	7bbb      	ldrb	r3, [r7, #14]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d126      	bne.n	800887a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800883e:	791b      	ldrb	r3, [r3, #4]
 8008840:	429a      	cmp	r2, r3
 8008842:	d13b      	bne.n	80088bc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800884e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008850:	429a      	cmp	r2, r3
 8008852:	d133      	bne.n	80088bc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800885e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008860:	429a      	cmp	r2, r3
 8008862:	d12b      	bne.n	80088bc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800886c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800886e:	429a      	cmp	r2, r3
 8008870:	d124      	bne.n	80088bc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f96a 	bl	8008b4c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008878:	e020      	b.n	80088bc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800887a:	7bbb      	ldrb	r3, [r7, #14]
 800887c:	2b01      	cmp	r3, #1
 800887e:	d01d      	beq.n	80088bc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	2204      	movs	r2, #4
 8008884:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008888:	e018      	b.n	80088bc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 f867 	bl	800895e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 f8e6 	bl	8008a62 <CDC_ProcessReception>
      break;
 8008896:	e014      	b.n	80088c2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008898:	2100      	movs	r1, #0
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f001 f8f8 	bl	8009a90 <USBH_ClrFeature>
 80088a0:	4603      	mov	r3, r0
 80088a2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80088a4:	7bbb      	ldrb	r3, [r7, #14]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d10a      	bne.n	80088c0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80088b2:	e005      	b.n	80088c0 <USBH_CDC_Process+0x120>

    default:
      break;
 80088b4:	bf00      	nop
 80088b6:	e004      	b.n	80088c2 <USBH_CDC_Process+0x122>
      break;
 80088b8:	bf00      	nop
 80088ba:	e002      	b.n	80088c2 <USBH_CDC_Process+0x122>
      break;
 80088bc:	bf00      	nop
 80088be:	e000      	b.n	80088c2 <USBH_CDC_Process+0x122>
      break;
 80088c0:	bf00      	nop

  }

  return status;
 80088c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3710      	adds	r7, #16
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b083      	sub	sp, #12
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	370c      	adds	r7, #12
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr

080088e2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80088e2:	b580      	push	{r7, lr}
 80088e4:	b082      	sub	sp, #8
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	6078      	str	r0, [r7, #4]
 80088ea:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	22a1      	movs	r2, #161	@ 0xa1
 80088f0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2221      	movs	r2, #33	@ 0x21
 80088f6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2200      	movs	r2, #0
 8008902:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2207      	movs	r2, #7
 8008908:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	2207      	movs	r2, #7
 800890e:	4619      	mov	r1, r3
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f001 fbf1 	bl	800a0f8 <USBH_CtlReq>
 8008916:	4603      	mov	r3, r0
}
 8008918:	4618      	mov	r0, r3
 800891a:	3708      	adds	r7, #8
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b082      	sub	sp, #8
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2221      	movs	r2, #33	@ 0x21
 800892e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2220      	movs	r2, #32
 8008934:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2207      	movs	r2, #7
 8008946:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	2207      	movs	r2, #7
 800894c:	4619      	mov	r1, r3
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f001 fbd2 	bl	800a0f8 <USBH_CtlReq>
 8008954:	4603      	mov	r3, r0
}
 8008956:	4618      	mov	r0, r3
 8008958:	3708      	adds	r7, #8
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}

0800895e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800895e:	b580      	push	{r7, lr}
 8008960:	b086      	sub	sp, #24
 8008962:	af02      	add	r7, sp, #8
 8008964:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800896c:	69db      	ldr	r3, [r3, #28]
 800896e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008970:	2300      	movs	r3, #0
 8008972:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800897a:	2b01      	cmp	r3, #1
 800897c:	d002      	beq.n	8008984 <CDC_ProcessTransmission+0x26>
 800897e:	2b02      	cmp	r3, #2
 8008980:	d023      	beq.n	80089ca <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008982:	e06a      	b.n	8008a5a <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008988:	68fa      	ldr	r2, [r7, #12]
 800898a:	8b12      	ldrh	r2, [r2, #24]
 800898c:	4293      	cmp	r3, r2
 800898e:	d90b      	bls.n	80089a8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	69d9      	ldr	r1, [r3, #28]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	8b1a      	ldrh	r2, [r3, #24]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	7b5b      	ldrb	r3, [r3, #13]
 800899c:	2001      	movs	r0, #1
 800899e:	9000      	str	r0, [sp, #0]
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f001 fe20 	bl	800a5e6 <USBH_BulkSendData>
 80089a6:	e00b      	b.n	80089c0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80089b0:	b29a      	uxth	r2, r3
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	7b5b      	ldrb	r3, [r3, #13]
 80089b6:	2001      	movs	r0, #1
 80089b8:	9000      	str	r0, [sp, #0]
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f001 fe13 	bl	800a5e6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2202      	movs	r2, #2
 80089c4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80089c8:	e047      	b.n	8008a5a <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	7b5b      	ldrb	r3, [r3, #13]
 80089ce:	4619      	mov	r1, r3
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f005 f95b 	bl	800dc8c <USBH_LL_GetURBState>
 80089d6:	4603      	mov	r3, r0
 80089d8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80089da:	7afb      	ldrb	r3, [r7, #11]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d12e      	bne.n	8008a3e <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e4:	68fa      	ldr	r2, [r7, #12]
 80089e6:	8b12      	ldrh	r2, [r2, #24]
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d90e      	bls.n	8008a0a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	8b12      	ldrh	r2, [r2, #24]
 80089f4:	1a9a      	subs	r2, r3, r2
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	69db      	ldr	r3, [r3, #28]
 80089fe:	68fa      	ldr	r2, [r7, #12]
 8008a00:	8b12      	ldrh	r2, [r2, #24]
 8008a02:	441a      	add	r2, r3
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	61da      	str	r2, [r3, #28]
 8008a08:	e002      	b.n	8008a10 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d004      	beq.n	8008a22 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8008a20:	e006      	b.n	8008a30 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2200      	movs	r2, #0
 8008a26:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f87a 	bl	8008b24 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008a30:	2300      	movs	r3, #0
 8008a32:	2200      	movs	r2, #0
 8008a34:	2104      	movs	r1, #4
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 feb6 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 8008a3c:	e00c      	b.n	8008a58 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8008a3e:	7afb      	ldrb	r3, [r7, #11]
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	d109      	bne.n	8008a58 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	2200      	movs	r2, #0
 8008a50:	2104      	movs	r1, #4
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fea8 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 8008a58:	bf00      	nop
  }
}
 8008a5a:	bf00      	nop
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008a62:	b580      	push	{r7, lr}
 8008a64:	b086      	sub	sp, #24
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a70:	69db      	ldr	r3, [r3, #28]
 8008a72:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008a74:	2300      	movs	r3, #0
 8008a76:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008a7e:	2b03      	cmp	r3, #3
 8008a80:	d002      	beq.n	8008a88 <CDC_ProcessReception+0x26>
 8008a82:	2b04      	cmp	r3, #4
 8008a84:	d00e      	beq.n	8008aa4 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008a86:	e049      	b.n	8008b1c <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	6a19      	ldr	r1, [r3, #32]
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	8b5a      	ldrh	r2, [r3, #26]
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	7b1b      	ldrb	r3, [r3, #12]
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f001 fdcb 	bl	800a630 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	2204      	movs	r2, #4
 8008a9e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008aa2:	e03b      	b.n	8008b1c <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	7b1b      	ldrb	r3, [r3, #12]
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f005 f8ee 	bl	800dc8c <USBH_LL_GetURBState>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008ab4:	7cfb      	ldrb	r3, [r7, #19]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d12f      	bne.n	8008b1a <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	7b1b      	ldrb	r3, [r3, #12]
 8008abe:	4619      	mov	r1, r3
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f005 f863 	bl	800db8c <USBH_LL_GetLastXferSize>
 8008ac6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d016      	beq.n	8008b00 <CDC_ProcessReception+0x9e>
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	8b5b      	ldrh	r3, [r3, #26]
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d110      	bne.n	8008b00 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	1ad2      	subs	r2, r2, r3
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	6a1a      	ldr	r2, [r3, #32]
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	441a      	add	r2, r3
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	2203      	movs	r2, #3
 8008afa:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8008afe:	e006      	b.n	8008b0e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	2200      	movs	r2, #0
 8008b04:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 f815 	bl	8008b38 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008b0e:	2300      	movs	r3, #0
 8008b10:	2200      	movs	r2, #0
 8008b12:	2104      	movs	r1, #4
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 fe47 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 8008b1a:	bf00      	nop
  }
}
 8008b1c:	bf00      	nop
 8008b1e:	3718      	adds	r7, #24
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b083      	sub	sp, #12
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008b2c:	bf00      	nop
 8008b2e:	370c      	adds	r7, #12
 8008b30:	46bd      	mov	sp, r7
 8008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b36:	4770      	bx	lr

08008b38 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008b40:	bf00      	nop
 8008b42:	370c      	adds	r7, #12
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008b54:	bf00      	nop
 8008b56:	370c      	adds	r7, #12
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr

08008b60 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	4613      	mov	r3, r2
 8008b6c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d101      	bne.n	8008b78 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008b74:	2302      	movs	r3, #2
 8008b76:	e044      	b.n	8008c02 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	79fa      	ldrb	r2, [r7, #7]
 8008b7c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008b90:	68f8      	ldr	r0, [r7, #12]
 8008b92:	f000 f841 	bl	8008c18 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d003      	beq.n	8008bc4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	2104      	movs	r1, #4
 8008bc8:	2010      	movs	r0, #16
 8008bca:	f001 ff1c 	bl	800aa06 <osMessageQueueNew>
 8008bce:	4602      	mov	r2, r0
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8008bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8008c0c <USBH_Init+0xac>)
 8008bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8008c10 <USBH_Init+0xb0>)
 8008bda:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 8008bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8008c0c <USBH_Init+0xac>)
 8008bde:	2280      	movs	r2, #128	@ 0x80
 8008be0:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8008be2:	4b0a      	ldr	r3, [pc, #40]	@ (8008c0c <USBH_Init+0xac>)
 8008be4:	2218      	movs	r2, #24
 8008be6:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8008be8:	4a08      	ldr	r2, [pc, #32]	@ (8008c0c <USBH_Init+0xac>)
 8008bea:	68f9      	ldr	r1, [r7, #12]
 8008bec:	4809      	ldr	r0, [pc, #36]	@ (8008c14 <USBH_Init+0xb4>)
 8008bee:	f001 fe5d 	bl	800a8ac <osThreadNew>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008bfa:	68f8      	ldr	r0, [r7, #12]
 8008bfc:	f004 ff12 	bl	800da24 <USBH_LL_Init>

  return USBH_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	20000270 	.word	0x20000270
 8008c10:	0800e198 	.word	0x0800e198
 8008c14:	080097f1 	.word	0x080097f1

08008c18 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008c20:	2300      	movs	r3, #0
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	e009      	b.n	8008c3a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	33e0      	adds	r3, #224	@ 0xe0
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	4413      	add	r3, r2
 8008c30:	2200      	movs	r2, #0
 8008c32:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	3301      	adds	r3, #1
 8008c38:	60fb      	str	r3, [r7, #12]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2b0f      	cmp	r3, #15
 8008c3e:	d9f2      	bls.n	8008c26 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008c40:	2300      	movs	r3, #0
 8008c42:	60fb      	str	r3, [r7, #12]
 8008c44:	e009      	b.n	8008c5a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c50:	2200      	movs	r2, #0
 8008c52:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	3301      	adds	r3, #1
 8008c58:	60fb      	str	r3, [r7, #12]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c60:	d3f1      	bcc.n	8008c46 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2201      	movs	r2, #1
 8008c72:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2240      	movs	r2, #64	@ 0x40
 8008c86:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	331c      	adds	r3, #28
 8008cb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f005 f955 	bl	800df68 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008cc8:	2100      	movs	r1, #0
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f005 f94c 	bl	800df68 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008cd6:	2212      	movs	r2, #18
 8008cd8:	2100      	movs	r1, #0
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f005 f944 	bl	800df68 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008ce6:	223e      	movs	r2, #62	@ 0x3e
 8008ce8:	2100      	movs	r1, #0
 8008cea:	4618      	mov	r0, r3
 8008cec:	f005 f93c 	bl	800df68 <memset>

  return USBH_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b085      	sub	sp, #20
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008d04:	2300      	movs	r3, #0
 8008d06:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d016      	beq.n	8008d3c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10e      	bne.n	8008d36 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008d1e:	1c59      	adds	r1, r3, #1
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	33de      	adds	r3, #222	@ 0xde
 8008d2a:	6839      	ldr	r1, [r7, #0]
 8008d2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008d30:	2300      	movs	r3, #0
 8008d32:	73fb      	strb	r3, [r7, #15]
 8008d34:	e004      	b.n	8008d40 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008d36:	2302      	movs	r3, #2
 8008d38:	73fb      	strb	r3, [r7, #15]
 8008d3a:	e001      	b.n	8008d40 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008d3c:	2302      	movs	r3, #2
 8008d3e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3714      	adds	r7, #20
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr

08008d4e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008d4e:	b480      	push	{r7}
 8008d50:	b085      	sub	sp, #20
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	460b      	mov	r3, r1
 8008d58:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008d64:	78fa      	ldrb	r2, [r7, #3]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d204      	bcs.n	8008d74 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	78fa      	ldrb	r2, [r7, #3]
 8008d6e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008d72:	e001      	b.n	8008d78 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008d74:	2302      	movs	r3, #2
 8008d76:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3714      	adds	r7, #20
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr

08008d86 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008d86:	b480      	push	{r7}
 8008d88:	b087      	sub	sp, #28
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
 8008d8e:	4608      	mov	r0, r1
 8008d90:	4611      	mov	r1, r2
 8008d92:	461a      	mov	r2, r3
 8008d94:	4603      	mov	r3, r0
 8008d96:	70fb      	strb	r3, [r7, #3]
 8008d98:	460b      	mov	r3, r1
 8008d9a:	70bb      	strb	r3, [r7, #2]
 8008d9c:	4613      	mov	r3, r2
 8008d9e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008da0:	2300      	movs	r3, #0
 8008da2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008da4:	2300      	movs	r3, #0
 8008da6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008dae:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008db0:	e025      	b.n	8008dfe <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008db2:	7dfb      	ldrb	r3, [r7, #23]
 8008db4:	221a      	movs	r2, #26
 8008db6:	fb02 f303 	mul.w	r3, r2, r3
 8008dba:	3308      	adds	r3, #8
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	3302      	adds	r3, #2
 8008dc2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	795b      	ldrb	r3, [r3, #5]
 8008dc8:	78fa      	ldrb	r2, [r7, #3]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d002      	beq.n	8008dd4 <USBH_FindInterface+0x4e>
 8008dce:	78fb      	ldrb	r3, [r7, #3]
 8008dd0:	2bff      	cmp	r3, #255	@ 0xff
 8008dd2:	d111      	bne.n	8008df8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008dd8:	78ba      	ldrb	r2, [r7, #2]
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	d002      	beq.n	8008de4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008dde:	78bb      	ldrb	r3, [r7, #2]
 8008de0:	2bff      	cmp	r3, #255	@ 0xff
 8008de2:	d109      	bne.n	8008df8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008de8:	787a      	ldrb	r2, [r7, #1]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d002      	beq.n	8008df4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008dee:	787b      	ldrb	r3, [r7, #1]
 8008df0:	2bff      	cmp	r3, #255	@ 0xff
 8008df2:	d101      	bne.n	8008df8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008df4:	7dfb      	ldrb	r3, [r7, #23]
 8008df6:	e006      	b.n	8008e06 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008df8:	7dfb      	ldrb	r3, [r7, #23]
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008dfe:	7dfb      	ldrb	r3, [r7, #23]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d9d6      	bls.n	8008db2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008e04:	23ff      	movs	r3, #255	@ 0xff
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	371c      	adds	r7, #28
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr

08008e12 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008e12:	b580      	push	{r7, lr}
 8008e14:	b082      	sub	sp, #8
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f004 fe3e 	bl	800da9c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008e20:	2101      	movs	r1, #1
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f004 ff45 	bl	800dcb2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008e28:	2300      	movs	r3, #0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3708      	adds	r7, #8
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
	...

08008e34 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b088      	sub	sp, #32
 8008e38:	af04      	add	r7, sp, #16
 8008e3a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008e3c:	2302      	movs	r3, #2
 8008e3e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d102      	bne.n	8008e56 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2203      	movs	r2, #3
 8008e54:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b0b      	cmp	r3, #11
 8008e5e:	f200 81f5 	bhi.w	800924c <USBH_Process+0x418>
 8008e62:	a201      	add	r2, pc, #4	@ (adr r2, 8008e68 <USBH_Process+0x34>)
 8008e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e68:	08008e99 	.word	0x08008e99
 8008e6c:	08008ed7 	.word	0x08008ed7
 8008e70:	08008f4d 	.word	0x08008f4d
 8008e74:	080091db 	.word	0x080091db
 8008e78:	0800924d 	.word	0x0800924d
 8008e7c:	08008ff9 	.word	0x08008ff9
 8008e80:	08009175 	.word	0x08009175
 8008e84:	0800903b 	.word	0x0800903b
 8008e88:	08009067 	.word	0x08009067
 8008e8c:	0800908f 	.word	0x0800908f
 8008e90:	080090dd 	.word	0x080090dd
 8008e94:	080091c3 	.word	0x080091c3
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f000 81d5 	beq.w	8009250 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008eac:	20c8      	movs	r0, #200	@ 0xc8
 8008eae:	f004 ff4a 	bl	800dd46 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f004 fe4f 	bl	800db56 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008ec8:	2300      	movs	r3, #0
 8008eca:	2200      	movs	r2, #0
 8008ecc:	2101      	movs	r1, #1
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 fc6a 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008ed4:	e1bc      	b.n	8009250 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d107      	bne.n	8008ef2 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2202      	movs	r2, #2
 8008eee:	701a      	strb	r2, [r3, #0]
 8008ef0:	e025      	b.n	8008f3e <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008ef8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008efc:	d914      	bls.n	8008f28 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008f04:	3301      	adds	r3, #1
 8008f06:	b2da      	uxtb	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008f14:	2b03      	cmp	r3, #3
 8008f16:	d903      	bls.n	8008f20 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	220d      	movs	r2, #13
 8008f1c:	701a      	strb	r2, [r3, #0]
 8008f1e:	e00e      	b.n	8008f3e <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	701a      	strb	r2, [r3, #0]
 8008f26:	e00a      	b.n	8008f3e <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008f2e:	f103 020a 	add.w	r2, r3, #10
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008f38:	200a      	movs	r0, #10
 8008f3a:	f004 ff04 	bl	800dd46 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008f3e:	2300      	movs	r3, #0
 8008f40:	2200      	movs	r2, #0
 8008f42:	2101      	movs	r1, #1
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 fc2f 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008f4a:	e188      	b.n	800925e <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d005      	beq.n	8008f62 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f5c:	2104      	movs	r1, #4
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008f62:	2064      	movs	r0, #100	@ 0x64
 8008f64:	f004 feef 	bl	800dd46 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f004 fdcd 	bl	800db08 <USBH_LL_GetSpeed>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	461a      	mov	r2, r3
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2205      	movs	r2, #5
 8008f7c:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008f7e:	2100      	movs	r1, #0
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f001 fba2 	bl	800a6ca <USBH_AllocPipe>
 8008f86:	4603      	mov	r3, r0
 8008f88:	461a      	mov	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008f8e:	2180      	movs	r1, #128	@ 0x80
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f001 fb9a 	bl	800a6ca <USBH_AllocPipe>
 8008f96:	4603      	mov	r3, r0
 8008f98:	461a      	mov	r2, r3
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	7919      	ldrb	r1, [r3, #4]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008fb2:	9202      	str	r2, [sp, #8]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	9201      	str	r2, [sp, #4]
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2280      	movs	r2, #128	@ 0x80
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f001 fb54 	bl	800a66c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	7959      	ldrb	r1, [r3, #5]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008fd8:	9202      	str	r2, [sp, #8]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	9201      	str	r2, [sp, #4]
 8008fde:	9300      	str	r3, [sp, #0]
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f001 fb41 	bl	800a66c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008fea:	2300      	movs	r3, #0
 8008fec:	2200      	movs	r2, #0
 8008fee:	2101      	movs	r1, #1
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 fbd9 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008ff6:	e132      	b.n	800925e <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f935 	bl	8009268 <USBH_HandleEnum>
 8008ffe:	4603      	mov	r3, r0
 8009000:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009002:	7bbb      	ldrb	r3, [r7, #14]
 8009004:	b2db      	uxtb	r3, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	f040 8124 	bne.w	8009254 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800901a:	2b01      	cmp	r3, #1
 800901c:	d103      	bne.n	8009026 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2208      	movs	r2, #8
 8009022:	701a      	strb	r2, [r3, #0]
 8009024:	e002      	b.n	800902c <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2207      	movs	r2, #7
 800902a:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800902c:	2300      	movs	r3, #0
 800902e:	2200      	movs	r2, #0
 8009030:	2105      	movs	r1, #5
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fbb8 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009038:	e10c      	b.n	8009254 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 8109 	beq.w	8009258 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800904c:	2101      	movs	r1, #1
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2208      	movs	r2, #8
 8009056:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009058:	2300      	movs	r3, #0
 800905a:	2200      	movs	r2, #0
 800905c:	2105      	movs	r1, #5
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fba2 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009064:	e0f8      	b.n	8009258 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800906c:	4619      	mov	r1, r3
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 fcc7 	bl	8009a02 <USBH_SetCfg>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d102      	bne.n	8009080 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2209      	movs	r2, #9
 800907e:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009080:	2300      	movs	r3, #0
 8009082:	2200      	movs	r2, #0
 8009084:	2101      	movs	r1, #1
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f000 fb8e 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800908c:	e0e7      	b.n	800925e <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009094:	f003 0320 	and.w	r3, r3, #32
 8009098:	2b00      	cmp	r3, #0
 800909a:	d015      	beq.n	80090c8 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800909c:	2101      	movs	r1, #1
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 fcd2 	bl	8009a48 <USBH_SetFeature>
 80090a4:	4603      	mov	r3, r0
 80090a6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80090a8:	7bbb      	ldrb	r3, [r7, #14]
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d103      	bne.n	80090b8 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	220a      	movs	r2, #10
 80090b4:	701a      	strb	r2, [r3, #0]
 80090b6:	e00a      	b.n	80090ce <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80090b8:	7bbb      	ldrb	r3, [r7, #14]
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	2b03      	cmp	r3, #3
 80090be:	d106      	bne.n	80090ce <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	220a      	movs	r2, #10
 80090c4:	701a      	strb	r2, [r3, #0]
 80090c6:	e002      	b.n	80090ce <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	220a      	movs	r2, #10
 80090cc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80090ce:	2300      	movs	r3, #0
 80090d0:	2200      	movs	r2, #0
 80090d2:	2101      	movs	r1, #1
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 fb67 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80090da:	e0c0      	b.n	800925e <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d03f      	beq.n	8009166 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80090ee:	2300      	movs	r3, #0
 80090f0:	73fb      	strb	r3, [r7, #15]
 80090f2:	e016      	b.n	8009122 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80090f4:	7bfa      	ldrb	r2, [r7, #15]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	32de      	adds	r2, #222	@ 0xde
 80090fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090fe:	791a      	ldrb	r2, [r3, #4]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009106:	429a      	cmp	r2, r3
 8009108:	d108      	bne.n	800911c <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800910a:	7bfa      	ldrb	r2, [r7, #15]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	32de      	adds	r2, #222	@ 0xde
 8009110:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800911a:	e005      	b.n	8009128 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800911c:	7bfb      	ldrb	r3, [r7, #15]
 800911e:	3301      	adds	r3, #1
 8009120:	73fb      	strb	r3, [r7, #15]
 8009122:	7bfb      	ldrb	r3, [r7, #15]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d0e5      	beq.n	80090f4 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800912e:	2b00      	cmp	r3, #0
 8009130:	d016      	beq.n	8009160 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009138:	689b      	ldr	r3, [r3, #8]
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	4798      	blx	r3
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d109      	bne.n	8009158 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2206      	movs	r2, #6
 8009148:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009150:	2103      	movs	r1, #3
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	4798      	blx	r3
 8009156:	e006      	b.n	8009166 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	220d      	movs	r2, #13
 800915c:	701a      	strb	r2, [r3, #0]
 800915e:	e002      	b.n	8009166 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	220d      	movs	r2, #13
 8009164:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009166:	2300      	movs	r3, #0
 8009168:	2200      	movs	r2, #0
 800916a:	2105      	movs	r1, #5
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f000 fb1b 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009172:	e074      	b.n	800925e <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800917a:	2b00      	cmp	r3, #0
 800917c:	d017      	beq.n	80091ae <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	4798      	blx	r3
 800918a:	4603      	mov	r3, r0
 800918c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800918e:	7bbb      	ldrb	r3, [r7, #14]
 8009190:	b2db      	uxtb	r3, r3
 8009192:	2b00      	cmp	r3, #0
 8009194:	d103      	bne.n	800919e <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	220b      	movs	r2, #11
 800919a:	701a      	strb	r2, [r3, #0]
 800919c:	e00a      	b.n	80091b4 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800919e:	7bbb      	ldrb	r3, [r7, #14]
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d106      	bne.n	80091b4 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	220d      	movs	r2, #13
 80091aa:	701a      	strb	r2, [r3, #0]
 80091ac:	e002      	b.n	80091b4 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	220d      	movs	r2, #13
 80091b2:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80091b4:	2300      	movs	r3, #0
 80091b6:	2200      	movs	r2, #0
 80091b8:	2105      	movs	r1, #5
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 faf4 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80091c0:	e04d      	b.n	800925e <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d047      	beq.n	800925c <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	4798      	blx	r3
      }
      break;
 80091d8:	e040      	b.n	800925c <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2200      	movs	r2, #0
 80091de:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f7ff fd18 	bl	8008c18 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d009      	beq.n	8009206 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091f8:	68db      	ldr	r3, [r3, #12]
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800920c:	2b00      	cmp	r3, #0
 800920e:	d005      	beq.n	800921c <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009216:	2105      	movs	r1, #5
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009222:	b2db      	uxtb	r3, r3
 8009224:	2b01      	cmp	r3, #1
 8009226:	d107      	bne.n	8009238 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2200      	movs	r2, #0
 800922c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f7ff fdee 	bl	8008e12 <USBH_Start>
 8009236:	e002      	b.n	800923e <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f004 fc2f 	bl	800da9c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800923e:	2300      	movs	r3, #0
 8009240:	2200      	movs	r2, #0
 8009242:	2101      	movs	r1, #1
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f000 faaf 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800924a:	e008      	b.n	800925e <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 800924c:	bf00      	nop
 800924e:	e006      	b.n	800925e <USBH_Process+0x42a>
      break;
 8009250:	bf00      	nop
 8009252:	e004      	b.n	800925e <USBH_Process+0x42a>
      break;
 8009254:	bf00      	nop
 8009256:	e002      	b.n	800925e <USBH_Process+0x42a>
    break;
 8009258:	bf00      	nop
 800925a:	e000      	b.n	800925e <USBH_Process+0x42a>
      break;
 800925c:	bf00      	nop
  }
  return USBH_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	3710      	adds	r7, #16
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b088      	sub	sp, #32
 800926c:	af04      	add	r7, sp, #16
 800926e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009270:	2301      	movs	r3, #1
 8009272:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009274:	2301      	movs	r3, #1
 8009276:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	785b      	ldrb	r3, [r3, #1]
 800927c:	2b07      	cmp	r3, #7
 800927e:	f200 81db 	bhi.w	8009638 <USBH_HandleEnum+0x3d0>
 8009282:	a201      	add	r2, pc, #4	@ (adr r2, 8009288 <USBH_HandleEnum+0x20>)
 8009284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009288:	080092a9 	.word	0x080092a9
 800928c:	08009363 	.word	0x08009363
 8009290:	080093cd 	.word	0x080093cd
 8009294:	08009457 	.word	0x08009457
 8009298:	080094c1 	.word	0x080094c1
 800929c:	08009531 	.word	0x08009531
 80092a0:	0800959b 	.word	0x0800959b
 80092a4:	080095f9 	.word	0x080095f9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80092a8:	2108      	movs	r1, #8
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fac6 	bl	800983c <USBH_Get_DevDesc>
 80092b0:	4603      	mov	r3, r0
 80092b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80092b4:	7bbb      	ldrb	r3, [r7, #14]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d12e      	bne.n	8009318 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2201      	movs	r2, #1
 80092c8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	7919      	ldrb	r1, [r3, #4]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80092de:	9202      	str	r2, [sp, #8]
 80092e0:	2200      	movs	r2, #0
 80092e2:	9201      	str	r2, [sp, #4]
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	4603      	mov	r3, r0
 80092e8:	2280      	movs	r2, #128	@ 0x80
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f001 f9be 	bl	800a66c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	7959      	ldrb	r1, [r3, #5]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009304:	9202      	str	r2, [sp, #8]
 8009306:	2200      	movs	r2, #0
 8009308:	9201      	str	r2, [sp, #4]
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	4603      	mov	r3, r0
 800930e:	2200      	movs	r2, #0
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f001 f9ab 	bl	800a66c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009316:	e191      	b.n	800963c <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009318:	7bbb      	ldrb	r3, [r7, #14]
 800931a:	2b03      	cmp	r3, #3
 800931c:	f040 818e 	bne.w	800963c <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009326:	3301      	adds	r3, #1
 8009328:	b2da      	uxtb	r2, r3
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009336:	2b03      	cmp	r3, #3
 8009338:	d903      	bls.n	8009342 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	220d      	movs	r2, #13
 800933e:	701a      	strb	r2, [r3, #0]
      break;
 8009340:	e17c      	b.n	800963c <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	795b      	ldrb	r3, [r3, #5]
 8009346:	4619      	mov	r1, r3
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 f9df 	bl	800a70c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	791b      	ldrb	r3, [r3, #4]
 8009352:	4619      	mov	r1, r3
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f001 f9d9 	bl	800a70c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2200      	movs	r2, #0
 800935e:	701a      	strb	r2, [r3, #0]
      break;
 8009360:	e16c      	b.n	800963c <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009362:	2112      	movs	r1, #18
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 fa69 	bl	800983c <USBH_Get_DevDesc>
 800936a:	4603      	mov	r3, r0
 800936c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800936e:	7bbb      	ldrb	r3, [r7, #14]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d103      	bne.n	800937c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2202      	movs	r2, #2
 8009378:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800937a:	e161      	b.n	8009640 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800937c:	7bbb      	ldrb	r3, [r7, #14]
 800937e:	2b03      	cmp	r3, #3
 8009380:	f040 815e 	bne.w	8009640 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800938a:	3301      	adds	r3, #1
 800938c:	b2da      	uxtb	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800939a:	2b03      	cmp	r3, #3
 800939c:	d903      	bls.n	80093a6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	220d      	movs	r2, #13
 80093a2:	701a      	strb	r2, [r3, #0]
      break;
 80093a4:	e14c      	b.n	8009640 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	795b      	ldrb	r3, [r3, #5]
 80093aa:	4619      	mov	r1, r3
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f001 f9ad 	bl	800a70c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	791b      	ldrb	r3, [r3, #4]
 80093b6:	4619      	mov	r1, r3
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f001 f9a7 	bl	800a70c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2200      	movs	r2, #0
 80093c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2200      	movs	r2, #0
 80093c8:	701a      	strb	r2, [r3, #0]
      break;
 80093ca:	e139      	b.n	8009640 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80093cc:	2101      	movs	r1, #1
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 faf3 	bl	80099ba <USBH_SetAddress>
 80093d4:	4603      	mov	r3, r0
 80093d6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093d8:	7bbb      	ldrb	r3, [r7, #14]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d130      	bne.n	8009440 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80093de:	2002      	movs	r0, #2
 80093e0:	f004 fcb1 	bl	800dd46 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2203      	movs	r2, #3
 80093f0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	7919      	ldrb	r1, [r3, #4]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009406:	9202      	str	r2, [sp, #8]
 8009408:	2200      	movs	r2, #0
 800940a:	9201      	str	r2, [sp, #4]
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	4603      	mov	r3, r0
 8009410:	2280      	movs	r2, #128	@ 0x80
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f001 f92a 	bl	800a66c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	7959      	ldrb	r1, [r3, #5]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009428:	687a      	ldr	r2, [r7, #4]
 800942a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800942c:	9202      	str	r2, [sp, #8]
 800942e:	2200      	movs	r2, #0
 8009430:	9201      	str	r2, [sp, #4]
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	4603      	mov	r3, r0
 8009436:	2200      	movs	r2, #0
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f001 f917 	bl	800a66c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800943e:	e101      	b.n	8009644 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009440:	7bbb      	ldrb	r3, [r7, #14]
 8009442:	2b03      	cmp	r3, #3
 8009444:	f040 80fe 	bne.w	8009644 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	220d      	movs	r2, #13
 800944c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2200      	movs	r2, #0
 8009452:	705a      	strb	r2, [r3, #1]
      break;
 8009454:	e0f6      	b.n	8009644 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009456:	2109      	movs	r1, #9
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 fa1b 	bl	8009894 <USBH_Get_CfgDesc>
 800945e:	4603      	mov	r3, r0
 8009460:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009462:	7bbb      	ldrb	r3, [r7, #14]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d103      	bne.n	8009470 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2204      	movs	r2, #4
 800946c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800946e:	e0eb      	b.n	8009648 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009470:	7bbb      	ldrb	r3, [r7, #14]
 8009472:	2b03      	cmp	r3, #3
 8009474:	f040 80e8 	bne.w	8009648 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800947e:	3301      	adds	r3, #1
 8009480:	b2da      	uxtb	r2, r3
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800948e:	2b03      	cmp	r3, #3
 8009490:	d903      	bls.n	800949a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	220d      	movs	r2, #13
 8009496:	701a      	strb	r2, [r3, #0]
      break;
 8009498:	e0d6      	b.n	8009648 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	795b      	ldrb	r3, [r3, #5]
 800949e:	4619      	mov	r1, r3
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f001 f933 	bl	800a70c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	791b      	ldrb	r3, [r3, #4]
 80094aa:	4619      	mov	r1, r3
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f001 f92d 	bl	800a70c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	701a      	strb	r2, [r3, #0]
      break;
 80094be:	e0c3      	b.n	8009648 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80094c6:	4619      	mov	r1, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 f9e3 	bl	8009894 <USBH_Get_CfgDesc>
 80094ce:	4603      	mov	r3, r0
 80094d0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80094d2:	7bbb      	ldrb	r3, [r7, #14]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d103      	bne.n	80094e0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2205      	movs	r2, #5
 80094dc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80094de:	e0b5      	b.n	800964c <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094e0:	7bbb      	ldrb	r3, [r7, #14]
 80094e2:	2b03      	cmp	r3, #3
 80094e4:	f040 80b2 	bne.w	800964c <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094ee:	3301      	adds	r3, #1
 80094f0:	b2da      	uxtb	r2, r3
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094fe:	2b03      	cmp	r3, #3
 8009500:	d903      	bls.n	800950a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	220d      	movs	r2, #13
 8009506:	701a      	strb	r2, [r3, #0]
      break;
 8009508:	e0a0      	b.n	800964c <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	795b      	ldrb	r3, [r3, #5]
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f001 f8fb 	bl	800a70c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	791b      	ldrb	r3, [r3, #4]
 800951a:	4619      	mov	r1, r3
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f001 f8f5 	bl	800a70c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	701a      	strb	r2, [r3, #0]
      break;
 800952e:	e08d      	b.n	800964c <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009536:	2b00      	cmp	r3, #0
 8009538:	d025      	beq.n	8009586 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009546:	23ff      	movs	r3, #255	@ 0xff
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 f9cd 	bl	80098e8 <USBH_Get_StringDesc>
 800954e:	4603      	mov	r3, r0
 8009550:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009552:	7bbb      	ldrb	r3, [r7, #14]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d109      	bne.n	800956c <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2206      	movs	r2, #6
 800955c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800955e:	2300      	movs	r3, #0
 8009560:	2200      	movs	r2, #0
 8009562:	2105      	movs	r1, #5
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f000 f91f 	bl	80097a8 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800956a:	e071      	b.n	8009650 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800956c:	7bbb      	ldrb	r3, [r7, #14]
 800956e:	2b03      	cmp	r3, #3
 8009570:	d16e      	bne.n	8009650 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2206      	movs	r2, #6
 8009576:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009578:	2300      	movs	r3, #0
 800957a:	2200      	movs	r2, #0
 800957c:	2105      	movs	r1, #5
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f912 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 8009584:	e064      	b.n	8009650 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2206      	movs	r2, #6
 800958a:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800958c:	2300      	movs	r3, #0
 800958e:	2200      	movs	r2, #0
 8009590:	2105      	movs	r1, #5
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 f908 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 8009598:	e05a      	b.n	8009650 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d01f      	beq.n	80095e4 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80095b0:	23ff      	movs	r3, #255	@ 0xff
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 f998 	bl	80098e8 <USBH_Get_StringDesc>
 80095b8:	4603      	mov	r3, r0
 80095ba:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80095bc:	7bbb      	ldrb	r3, [r7, #14]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d103      	bne.n	80095ca <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2207      	movs	r2, #7
 80095c6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80095c8:	e044      	b.n	8009654 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095ca:	7bbb      	ldrb	r3, [r7, #14]
 80095cc:	2b03      	cmp	r3, #3
 80095ce:	d141      	bne.n	8009654 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2207      	movs	r2, #7
 80095d4:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80095d6:	2300      	movs	r3, #0
 80095d8:	2200      	movs	r2, #0
 80095da:	2105      	movs	r1, #5
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 f8e3 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 80095e2:	e037      	b.n	8009654 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2207      	movs	r2, #7
 80095e8:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80095ea:	2300      	movs	r3, #0
 80095ec:	2200      	movs	r2, #0
 80095ee:	2105      	movs	r1, #5
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f000 f8d9 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 80095f6:	e02d      	b.n	8009654 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d017      	beq.n	8009632 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800960e:	23ff      	movs	r3, #255	@ 0xff
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f969 	bl	80098e8 <USBH_Get_StringDesc>
 8009616:	4603      	mov	r3, r0
 8009618:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800961a:	7bbb      	ldrb	r3, [r7, #14]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d102      	bne.n	8009626 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009620:	2300      	movs	r3, #0
 8009622:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009624:	e018      	b.n	8009658 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009626:	7bbb      	ldrb	r3, [r7, #14]
 8009628:	2b03      	cmp	r3, #3
 800962a:	d115      	bne.n	8009658 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 800962c:	2300      	movs	r3, #0
 800962e:	73fb      	strb	r3, [r7, #15]
      break;
 8009630:	e012      	b.n	8009658 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8009632:	2300      	movs	r3, #0
 8009634:	73fb      	strb	r3, [r7, #15]
      break;
 8009636:	e00f      	b.n	8009658 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8009638:	bf00      	nop
 800963a:	e00e      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 800963c:	bf00      	nop
 800963e:	e00c      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 8009640:	bf00      	nop
 8009642:	e00a      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 8009644:	bf00      	nop
 8009646:	e008      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 8009648:	bf00      	nop
 800964a:	e006      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 800964c:	bf00      	nop
 800964e:	e004      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 8009650:	bf00      	nop
 8009652:	e002      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 8009654:	bf00      	nop
 8009656:	e000      	b.n	800965a <USBH_HandleEnum+0x3f2>
      break;
 8009658:	bf00      	nop
  }
  return Status;
 800965a:	7bfb      	ldrb	r3, [r7, #15]
}
 800965c:	4618      	mov	r0, r3
 800965e:	3710      	adds	r7, #16
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	683a      	ldr	r2, [r7, #0]
 8009672:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009676:	bf00      	nop
 8009678:	370c      	adds	r7, #12
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr

08009682 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b082      	sub	sp, #8
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009690:	1c5a      	adds	r2, r3, #1
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 f804 	bl	80096a6 <USBH_HandleSof>
}
 800969e:	bf00      	nop
 80096a0:	3708      	adds	r7, #8
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}

080096a6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80096a6:	b580      	push	{r7, lr}
 80096a8:	b082      	sub	sp, #8
 80096aa:	af00      	add	r7, sp, #0
 80096ac:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	2b0b      	cmp	r3, #11
 80096b6:	d10a      	bne.n	80096ce <USBH_HandleSof+0x28>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d005      	beq.n	80096ce <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	4798      	blx	r3
  }
}
 80096ce:	bf00      	nop
 80096d0:	3708      	adds	r7, #8
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}

080096d6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80096d6:	b580      	push	{r7, lr}
 80096d8:	b082      	sub	sp, #8
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2201      	movs	r2, #1
 80096e2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80096e6:	2300      	movs	r3, #0
 80096e8:	2200      	movs	r2, #0
 80096ea:	2101      	movs	r1, #1
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 f85b 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80096f2:	bf00      	nop
}
 80096f4:	3708      	adds	r7, #8
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}

080096fa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80096fa:	b480      	push	{r7}
 80096fc:	b083      	sub	sp, #12
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2201      	movs	r2, #1
 800970e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009712:	bf00      	nop
}
 8009714:	370c      	adds	r7, #12
 8009716:	46bd      	mov	sp, r7
 8009718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971c:	4770      	bx	lr

0800971e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b082      	sub	sp, #8
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2200      	movs	r2, #0
 800973a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800973e:	2300      	movs	r3, #0
 8009740:	2200      	movs	r2, #0
 8009742:	2101      	movs	r1, #1
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 f82f 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800974a:	2300      	movs	r3, #0
}
 800974c:	4618      	mov	r0, r3
 800974e:	3708      	adds	r7, #8
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}

08009754 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b082      	sub	sp, #8
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f004 f9ac 	bl	800dad2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	791b      	ldrb	r3, [r3, #4]
 800977e:	4619      	mov	r1, r3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 ffc3 	bl	800a70c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	795b      	ldrb	r3, [r3, #5]
 800978a:	4619      	mov	r1, r3
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f000 ffbd 	bl	800a70c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009792:	2300      	movs	r3, #0
 8009794:	2200      	movs	r2, #0
 8009796:	2101      	movs	r1, #1
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 f805 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800979e:	2300      	movs	r3, #0
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3708      	adds	r7, #8
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	607a      	str	r2, [r7, #4]
 80097b2:	603b      	str	r3, [r7, #0]
 80097b4:	460b      	mov	r3, r1
 80097b6:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 80097b8:	7afa      	ldrb	r2, [r7, #11]
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 80097c6:	4618      	mov	r0, r3
 80097c8:	f001 fa4e 	bl	800ac68 <osMessageQueueGetSpace>
 80097cc:	4603      	mov	r3, r0
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d00a      	beq.n	80097e8 <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	b2da      	uxtb	r2, r3
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f001 f982 	bl	800aaec <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 80097e8:	bf00      	nop
 80097ea:	3710      	adds	r7, #16
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8009804:	f04f 33ff 	mov.w	r3, #4294967295
 8009808:	2200      	movs	r2, #0
 800980a:	f001 f9cf 	bl	800abac <osMessageQueueGet>
 800980e:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1f0      	bne.n	80097f8 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f7ff fb0c 	bl	8008e34 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800981c:	e7ec      	b.n	80097f8 <USBH_Process_OS+0x8>

0800981e <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b082      	sub	sp, #8
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009826:	2300      	movs	r3, #0
 8009828:	2200      	movs	r2, #0
 800982a:	2101      	movs	r1, #1
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f7ff ffbb 	bl	80097a8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009832:	2300      	movs	r3, #0
}
 8009834:	4618      	mov	r0, r3
 8009836:	3708      	adds	r7, #8
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}

0800983c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b086      	sub	sp, #24
 8009840:	af02      	add	r7, sp, #8
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	460b      	mov	r3, r1
 8009846:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009848:	887b      	ldrh	r3, [r7, #2]
 800984a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800984e:	d901      	bls.n	8009854 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009850:	2303      	movs	r3, #3
 8009852:	e01b      	b.n	800988c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800985a:	887b      	ldrh	r3, [r7, #2]
 800985c:	9300      	str	r3, [sp, #0]
 800985e:	4613      	mov	r3, r2
 8009860:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009864:	2100      	movs	r1, #0
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 f872 	bl	8009950 <USBH_GetDescriptor>
 800986c:	4603      	mov	r3, r0
 800986e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009870:	7bfb      	ldrb	r3, [r7, #15]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d109      	bne.n	800988a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800987c:	887a      	ldrh	r2, [r7, #2]
 800987e:	4619      	mov	r1, r3
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f000 f929 	bl	8009ad8 <USBH_ParseDevDesc>
 8009886:	4603      	mov	r3, r0
 8009888:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800988a:	7bfb      	ldrb	r3, [r7, #15]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3710      	adds	r7, #16
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b086      	sub	sp, #24
 8009898:	af02      	add	r7, sp, #8
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	460b      	mov	r3, r1
 800989e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	331c      	adds	r3, #28
 80098a4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80098a6:	887b      	ldrh	r3, [r7, #2]
 80098a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098ac:	d901      	bls.n	80098b2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80098ae:	2303      	movs	r3, #3
 80098b0:	e016      	b.n	80098e0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80098b2:	887b      	ldrh	r3, [r7, #2]
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098bc:	2100      	movs	r1, #0
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 f846 	bl	8009950 <USBH_GetDescriptor>
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d107      	bne.n	80098de <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80098ce:	887b      	ldrh	r3, [r7, #2]
 80098d0:	461a      	mov	r2, r3
 80098d2:	68b9      	ldr	r1, [r7, #8]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 f9af 	bl	8009c38 <USBH_ParseCfgDesc>
 80098da:	4603      	mov	r3, r0
 80098dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80098de:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3710      	adds	r7, #16
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b088      	sub	sp, #32
 80098ec:	af02      	add	r7, sp, #8
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	607a      	str	r2, [r7, #4]
 80098f2:	461a      	mov	r2, r3
 80098f4:	460b      	mov	r3, r1
 80098f6:	72fb      	strb	r3, [r7, #11]
 80098f8:	4613      	mov	r3, r2
 80098fa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80098fc:	893b      	ldrh	r3, [r7, #8]
 80098fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009902:	d802      	bhi.n	800990a <USBH_Get_StringDesc+0x22>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d101      	bne.n	800990e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800990a:	2303      	movs	r3, #3
 800990c:	e01c      	b.n	8009948 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800990e:	7afb      	ldrb	r3, [r7, #11]
 8009910:	b29b      	uxth	r3, r3
 8009912:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009916:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800991e:	893b      	ldrh	r3, [r7, #8]
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	460b      	mov	r3, r1
 8009924:	2100      	movs	r1, #0
 8009926:	68f8      	ldr	r0, [r7, #12]
 8009928:	f000 f812 	bl	8009950 <USBH_GetDescriptor>
 800992c:	4603      	mov	r3, r0
 800992e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009930:	7dfb      	ldrb	r3, [r7, #23]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d107      	bne.n	8009946 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800993c:	893a      	ldrh	r2, [r7, #8]
 800993e:	6879      	ldr	r1, [r7, #4]
 8009940:	4618      	mov	r0, r3
 8009942:	f000 fb8c 	bl	800a05e <USBH_ParseStringDesc>
  }

  return status;
 8009946:	7dfb      	ldrb	r3, [r7, #23]
}
 8009948:	4618      	mov	r0, r3
 800994a:	3718      	adds	r7, #24
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	60f8      	str	r0, [r7, #12]
 8009958:	607b      	str	r3, [r7, #4]
 800995a:	460b      	mov	r3, r1
 800995c:	72fb      	strb	r3, [r7, #11]
 800995e:	4613      	mov	r3, r2
 8009960:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	789b      	ldrb	r3, [r3, #2]
 8009966:	2b01      	cmp	r3, #1
 8009968:	d11c      	bne.n	80099a4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800996a:	7afb      	ldrb	r3, [r7, #11]
 800996c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009970:	b2da      	uxtb	r2, r3
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2206      	movs	r2, #6
 800997a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	893a      	ldrh	r2, [r7, #8]
 8009980:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009982:	893b      	ldrh	r3, [r7, #8]
 8009984:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009988:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800998c:	d104      	bne.n	8009998 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f240 4209 	movw	r2, #1033	@ 0x409
 8009994:	829a      	strh	r2, [r3, #20]
 8009996:	e002      	b.n	800999e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	8b3a      	ldrh	r2, [r7, #24]
 80099a2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80099a4:	8b3b      	ldrh	r3, [r7, #24]
 80099a6:	461a      	mov	r2, r3
 80099a8:	6879      	ldr	r1, [r7, #4]
 80099aa:	68f8      	ldr	r0, [r7, #12]
 80099ac:	f000 fba4 	bl	800a0f8 <USBH_CtlReq>
 80099b0:	4603      	mov	r3, r0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}

080099ba <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80099ba:	b580      	push	{r7, lr}
 80099bc:	b082      	sub	sp, #8
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
 80099c2:	460b      	mov	r3, r1
 80099c4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	789b      	ldrb	r3, [r3, #2]
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d10f      	bne.n	80099ee <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2200      	movs	r2, #0
 80099d2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2205      	movs	r2, #5
 80099d8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80099da:	78fb      	ldrb	r3, [r7, #3]
 80099dc:	b29a      	uxth	r2, r3
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2200      	movs	r2, #0
 80099e6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80099ee:	2200      	movs	r2, #0
 80099f0:	2100      	movs	r1, #0
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f000 fb80 	bl	800a0f8 <USBH_CtlReq>
 80099f8:	4603      	mov	r3, r0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3708      	adds	r7, #8
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}

08009a02 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009a02:	b580      	push	{r7, lr}
 8009a04:	b082      	sub	sp, #8
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	789b      	ldrb	r3, [r3, #2]
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d10e      	bne.n	8009a34 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2209      	movs	r2, #9
 8009a20:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	887a      	ldrh	r2, [r7, #2]
 8009a26:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a34:	2200      	movs	r2, #0
 8009a36:	2100      	movs	r1, #0
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f000 fb5d 	bl	800a0f8 <USBH_CtlReq>
 8009a3e:	4603      	mov	r3, r0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3708      	adds	r7, #8
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	460b      	mov	r3, r1
 8009a52:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	789b      	ldrb	r3, [r3, #2]
 8009a58:	2b01      	cmp	r3, #1
 8009a5a:	d10f      	bne.n	8009a7c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2203      	movs	r2, #3
 8009a66:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009a68:	78fb      	ldrb	r3, [r7, #3]
 8009a6a:	b29a      	uxth	r2, r3
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	2100      	movs	r1, #0
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 fb39 	bl	800a0f8 <USBH_CtlReq>
 8009a86:	4603      	mov	r3, r0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3708      	adds	r7, #8
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b082      	sub	sp, #8
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	460b      	mov	r3, r1
 8009a9a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	789b      	ldrb	r3, [r3, #2]
 8009aa0:	2b01      	cmp	r3, #1
 8009aa2:	d10f      	bne.n	8009ac4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2202      	movs	r2, #2
 8009aa8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2201      	movs	r2, #1
 8009aae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009ab6:	78fb      	ldrb	r3, [r7, #3]
 8009ab8:	b29a      	uxth	r2, r3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	2100      	movs	r1, #0
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 fb15 	bl	800a0f8 <USBH_CtlReq>
 8009ace:	4603      	mov	r3, r0
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3708      	adds	r7, #8
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b087      	sub	sp, #28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	4613      	mov	r3, r2
 8009ae4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009aec:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009aee:	2300      	movs	r3, #0
 8009af0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d101      	bne.n	8009afc <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009af8:	2302      	movs	r3, #2
 8009afa:	e094      	b.n	8009c26 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	781a      	ldrb	r2, [r3, #0]
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	785a      	ldrb	r2, [r3, #1]
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	3302      	adds	r3, #2
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	461a      	mov	r2, r3
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	3303      	adds	r3, #3
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	021b      	lsls	r3, r3, #8
 8009b1c:	b29b      	uxth	r3, r3
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	b29a      	uxth	r2, r3
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	791a      	ldrb	r2, [r3, #4]
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	795a      	ldrb	r2, [r3, #5]
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	799a      	ldrb	r2, [r3, #6]
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	79da      	ldrb	r2, [r3, #7]
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d004      	beq.n	8009b5a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d11b      	bne.n	8009b92 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	79db      	ldrb	r3, [r3, #7]
 8009b5e:	2b20      	cmp	r3, #32
 8009b60:	dc0f      	bgt.n	8009b82 <USBH_ParseDevDesc+0xaa>
 8009b62:	2b08      	cmp	r3, #8
 8009b64:	db0f      	blt.n	8009b86 <USBH_ParseDevDesc+0xae>
 8009b66:	3b08      	subs	r3, #8
 8009b68:	4a32      	ldr	r2, [pc, #200]	@ (8009c34 <USBH_ParseDevDesc+0x15c>)
 8009b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	bf14      	ite	ne
 8009b76:	2301      	movne	r3, #1
 8009b78:	2300      	moveq	r3, #0
 8009b7a:	b2db      	uxtb	r3, r3
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d106      	bne.n	8009b8e <USBH_ParseDevDesc+0xb6>
 8009b80:	e001      	b.n	8009b86 <USBH_ParseDevDesc+0xae>
 8009b82:	2b40      	cmp	r3, #64	@ 0x40
 8009b84:	d003      	beq.n	8009b8e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	2208      	movs	r2, #8
 8009b8a:	71da      	strb	r2, [r3, #7]
        break;
 8009b8c:	e000      	b.n	8009b90 <USBH_ParseDevDesc+0xb8>
        break;
 8009b8e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009b90:	e00e      	b.n	8009bb0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b98:	2b02      	cmp	r3, #2
 8009b9a:	d107      	bne.n	8009bac <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	79db      	ldrb	r3, [r3, #7]
 8009ba0:	2b08      	cmp	r3, #8
 8009ba2:	d005      	beq.n	8009bb0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	2208      	movs	r2, #8
 8009ba8:	71da      	strb	r2, [r3, #7]
 8009baa:	e001      	b.n	8009bb0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009bac:	2303      	movs	r3, #3
 8009bae:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009bb0:	88fb      	ldrh	r3, [r7, #6]
 8009bb2:	2b08      	cmp	r3, #8
 8009bb4:	d936      	bls.n	8009c24 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	3308      	adds	r3, #8
 8009bba:	781b      	ldrb	r3, [r3, #0]
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	3309      	adds	r3, #9
 8009bc2:	781b      	ldrb	r3, [r3, #0]
 8009bc4:	021b      	lsls	r3, r3, #8
 8009bc6:	b29b      	uxth	r3, r3
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	b29a      	uxth	r2, r3
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	330a      	adds	r3, #10
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	330b      	adds	r3, #11
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	021b      	lsls	r3, r3, #8
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	4313      	orrs	r3, r2
 8009be4:	b29a      	uxth	r2, r3
 8009be6:	693b      	ldr	r3, [r7, #16]
 8009be8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	330c      	adds	r3, #12
 8009bee:	781b      	ldrb	r3, [r3, #0]
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	330d      	adds	r3, #13
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	021b      	lsls	r3, r3, #8
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	b29a      	uxth	r2, r3
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	7b9a      	ldrb	r2, [r3, #14]
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	7bda      	ldrb	r2, [r3, #15]
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	7c1a      	ldrb	r2, [r3, #16]
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	7c5a      	ldrb	r2, [r3, #17]
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009c24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	371c      	adds	r7, #28
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	01000101 	.word	0x01000101

08009c38 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b08c      	sub	sp, #48	@ 0x30
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	60b9      	str	r1, [r7, #8]
 8009c42:	4613      	mov	r3, r2
 8009c44:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009c4c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009c54:	2300      	movs	r3, #0
 8009c56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d101      	bne.n	8009c6a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009c66:	2302      	movs	r3, #2
 8009c68:	e0de      	b.n	8009e28 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	2b09      	cmp	r3, #9
 8009c74:	d002      	beq.n	8009c7c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c78:	2209      	movs	r2, #9
 8009c7a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	781a      	ldrb	r2, [r3, #0]
 8009c80:	6a3b      	ldr	r3, [r7, #32]
 8009c82:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	785a      	ldrb	r2, [r3, #1]
 8009c88:	6a3b      	ldr	r3, [r7, #32]
 8009c8a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	3302      	adds	r3, #2
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	461a      	mov	r2, r3
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	3303      	adds	r3, #3
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	021b      	lsls	r3, r3, #8
 8009c9c:	b29b      	uxth	r3, r3
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ca6:	bf28      	it	cs
 8009ca8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009cac:	b29a      	uxth	r2, r3
 8009cae:	6a3b      	ldr	r3, [r7, #32]
 8009cb0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	791a      	ldrb	r2, [r3, #4]
 8009cb6:	6a3b      	ldr	r3, [r7, #32]
 8009cb8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	795a      	ldrb	r2, [r3, #5]
 8009cbe:	6a3b      	ldr	r3, [r7, #32]
 8009cc0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	799a      	ldrb	r2, [r3, #6]
 8009cc6:	6a3b      	ldr	r3, [r7, #32]
 8009cc8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	79da      	ldrb	r2, [r3, #7]
 8009cce:	6a3b      	ldr	r3, [r7, #32]
 8009cd0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	7a1a      	ldrb	r2, [r3, #8]
 8009cd6:	6a3b      	ldr	r3, [r7, #32]
 8009cd8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009cda:	88fb      	ldrh	r3, [r7, #6]
 8009cdc:	2b09      	cmp	r3, #9
 8009cde:	f240 80a1 	bls.w	8009e24 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009ce2:	2309      	movs	r3, #9
 8009ce4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009cea:	e085      	b.n	8009df8 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009cec:	f107 0316 	add.w	r3, r7, #22
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cf4:	f000 f9e6 	bl	800a0c4 <USBH_GetNextDesc>
 8009cf8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cfc:	785b      	ldrb	r3, [r3, #1]
 8009cfe:	2b04      	cmp	r3, #4
 8009d00:	d17a      	bne.n	8009df8 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	2b09      	cmp	r3, #9
 8009d08:	d002      	beq.n	8009d10 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0c:	2209      	movs	r2, #9
 8009d0e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009d10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d14:	221a      	movs	r2, #26
 8009d16:	fb02 f303 	mul.w	r3, r2, r3
 8009d1a:	3308      	adds	r3, #8
 8009d1c:	6a3a      	ldr	r2, [r7, #32]
 8009d1e:	4413      	add	r3, r2
 8009d20:	3302      	adds	r3, #2
 8009d22:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d26:	69f8      	ldr	r0, [r7, #28]
 8009d28:	f000 f882 	bl	8009e30 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009d32:	2300      	movs	r3, #0
 8009d34:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009d36:	e043      	b.n	8009dc0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009d38:	f107 0316 	add.w	r3, r7, #22
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d40:	f000 f9c0 	bl	800a0c4 <USBH_GetNextDesc>
 8009d44:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d48:	785b      	ldrb	r3, [r3, #1]
 8009d4a:	2b05      	cmp	r3, #5
 8009d4c:	d138      	bne.n	8009dc0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009d4e:	69fb      	ldr	r3, [r7, #28]
 8009d50:	795b      	ldrb	r3, [r3, #5]
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d113      	bne.n	8009d7e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009d56:	69fb      	ldr	r3, [r7, #28]
 8009d58:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009d5a:	2b02      	cmp	r3, #2
 8009d5c:	d003      	beq.n	8009d66 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009d5e:	69fb      	ldr	r3, [r7, #28]
 8009d60:	799b      	ldrb	r3, [r3, #6]
 8009d62:	2b03      	cmp	r3, #3
 8009d64:	d10b      	bne.n	8009d7e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d66:	69fb      	ldr	r3, [r7, #28]
 8009d68:	79db      	ldrb	r3, [r3, #7]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d10b      	bne.n	8009d86 <USBH_ParseCfgDesc+0x14e>
 8009d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	2b09      	cmp	r3, #9
 8009d74:	d007      	beq.n	8009d86 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d78:	2209      	movs	r2, #9
 8009d7a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d7c:	e003      	b.n	8009d86 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d80:	2207      	movs	r2, #7
 8009d82:	701a      	strb	r2, [r3, #0]
 8009d84:	e000      	b.n	8009d88 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d86:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009d88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d8c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009d90:	3201      	adds	r2, #1
 8009d92:	00d2      	lsls	r2, r2, #3
 8009d94:	211a      	movs	r1, #26
 8009d96:	fb01 f303 	mul.w	r3, r1, r3
 8009d9a:	4413      	add	r3, r2
 8009d9c:	3308      	adds	r3, #8
 8009d9e:	6a3a      	ldr	r2, [r7, #32]
 8009da0:	4413      	add	r3, r2
 8009da2:	3304      	adds	r3, #4
 8009da4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009da6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009da8:	69b9      	ldr	r1, [r7, #24]
 8009daa:	68f8      	ldr	r0, [r7, #12]
 8009dac:	f000 f86f 	bl	8009e8e <USBH_ParseEPDesc>
 8009db0:	4603      	mov	r3, r0
 8009db2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009db6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009dba:	3301      	adds	r3, #1
 8009dbc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009dc0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d80a      	bhi.n	8009dde <USBH_ParseCfgDesc+0x1a6>
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	791b      	ldrb	r3, [r3, #4]
 8009dcc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d204      	bcs.n	8009dde <USBH_ParseCfgDesc+0x1a6>
 8009dd4:	6a3b      	ldr	r3, [r7, #32]
 8009dd6:	885a      	ldrh	r2, [r3, #2]
 8009dd8:	8afb      	ldrh	r3, [r7, #22]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d8ac      	bhi.n	8009d38 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009dde:	69fb      	ldr	r3, [r7, #28]
 8009de0:	791b      	ldrb	r3, [r3, #4]
 8009de2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d201      	bcs.n	8009dee <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009dea:	2303      	movs	r3, #3
 8009dec:	e01c      	b.n	8009e28 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009dee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009df2:	3301      	adds	r3, #1
 8009df4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009df8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d805      	bhi.n	8009e0c <USBH_ParseCfgDesc+0x1d4>
 8009e00:	6a3b      	ldr	r3, [r7, #32]
 8009e02:	885a      	ldrh	r2, [r3, #2]
 8009e04:	8afb      	ldrh	r3, [r7, #22]
 8009e06:	429a      	cmp	r2, r3
 8009e08:	f63f af70 	bhi.w	8009cec <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009e0c:	6a3b      	ldr	r3, [r7, #32]
 8009e0e:	791b      	ldrb	r3, [r3, #4]
 8009e10:	2b02      	cmp	r3, #2
 8009e12:	bf28      	it	cs
 8009e14:	2302      	movcs	r3, #2
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d201      	bcs.n	8009e24 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009e20:	2303      	movs	r3, #3
 8009e22:	e001      	b.n	8009e28 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009e24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3730      	adds	r7, #48	@ 0x30
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	781a      	ldrb	r2, [r3, #0]
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	785a      	ldrb	r2, [r3, #1]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	789a      	ldrb	r2, [r3, #2]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	78da      	ldrb	r2, [r3, #3]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	791a      	ldrb	r2, [r3, #4]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	795a      	ldrb	r2, [r3, #5]
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	799a      	ldrb	r2, [r3, #6]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	79da      	ldrb	r2, [r3, #7]
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	7a1a      	ldrb	r2, [r3, #8]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	721a      	strb	r2, [r3, #8]
}
 8009e82:	bf00      	nop
 8009e84:	370c      	adds	r7, #12
 8009e86:	46bd      	mov	sp, r7
 8009e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8c:	4770      	bx	lr

08009e8e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009e8e:	b480      	push	{r7}
 8009e90:	b087      	sub	sp, #28
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	60f8      	str	r0, [r7, #12]
 8009e96:	60b9      	str	r1, [r7, #8]
 8009e98:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	781a      	ldrb	r2, [r3, #0]
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	785a      	ldrb	r2, [r3, #1]
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	789a      	ldrb	r2, [r3, #2]
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	78da      	ldrb	r2, [r3, #3]
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	3304      	adds	r3, #4
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	3305      	adds	r3, #5
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	021b      	lsls	r3, r3, #8
 8009ece:	b29b      	uxth	r3, r3
 8009ed0:	4313      	orrs	r3, r2
 8009ed2:	b29a      	uxth	r2, r3
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	799a      	ldrb	r2, [r3, #6]
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	889b      	ldrh	r3, [r3, #4]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d009      	beq.n	8009efc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ef0:	d804      	bhi.n	8009efc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009ef6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009efa:	d901      	bls.n	8009f00 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009efc:	2303      	movs	r3, #3
 8009efe:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d136      	bne.n	8009f78 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	78db      	ldrb	r3, [r3, #3]
 8009f0e:	f003 0303 	and.w	r3, r3, #3
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d108      	bne.n	8009f28 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	889b      	ldrh	r3, [r3, #4]
 8009f1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f1e:	f240 8097 	bls.w	800a050 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f22:	2303      	movs	r3, #3
 8009f24:	75fb      	strb	r3, [r7, #23]
 8009f26:	e093      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	78db      	ldrb	r3, [r3, #3]
 8009f2c:	f003 0303 	and.w	r3, r3, #3
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d107      	bne.n	8009f44 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	889b      	ldrh	r3, [r3, #4]
 8009f38:	2b40      	cmp	r3, #64	@ 0x40
 8009f3a:	f240 8089 	bls.w	800a050 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f3e:	2303      	movs	r3, #3
 8009f40:	75fb      	strb	r3, [r7, #23]
 8009f42:	e085      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	78db      	ldrb	r3, [r3, #3]
 8009f48:	f003 0303 	and.w	r3, r3, #3
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d005      	beq.n	8009f5c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	78db      	ldrb	r3, [r3, #3]
 8009f54:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009f58:	2b03      	cmp	r3, #3
 8009f5a:	d10a      	bne.n	8009f72 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	799b      	ldrb	r3, [r3, #6]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d003      	beq.n	8009f6c <USBH_ParseEPDesc+0xde>
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	799b      	ldrb	r3, [r3, #6]
 8009f68:	2b10      	cmp	r3, #16
 8009f6a:	d970      	bls.n	800a04e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009f6c:	2303      	movs	r3, #3
 8009f6e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009f70:	e06d      	b.n	800a04e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009f72:	2303      	movs	r3, #3
 8009f74:	75fb      	strb	r3, [r7, #23]
 8009f76:	e06b      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d13c      	bne.n	8009ffc <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	78db      	ldrb	r3, [r3, #3]
 8009f86:	f003 0303 	and.w	r3, r3, #3
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	d005      	beq.n	8009f9a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	78db      	ldrb	r3, [r3, #3]
 8009f92:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d106      	bne.n	8009fa8 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	889b      	ldrh	r3, [r3, #4]
 8009f9e:	2b40      	cmp	r3, #64	@ 0x40
 8009fa0:	d956      	bls.n	800a050 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009fa2:	2303      	movs	r3, #3
 8009fa4:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009fa6:	e053      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	78db      	ldrb	r3, [r3, #3]
 8009fac:	f003 0303 	and.w	r3, r3, #3
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d10e      	bne.n	8009fd2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	799b      	ldrb	r3, [r3, #6]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d007      	beq.n	8009fcc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009fc0:	2b10      	cmp	r3, #16
 8009fc2:	d803      	bhi.n	8009fcc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009fc8:	2b40      	cmp	r3, #64	@ 0x40
 8009fca:	d941      	bls.n	800a050 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009fcc:	2303      	movs	r3, #3
 8009fce:	75fb      	strb	r3, [r7, #23]
 8009fd0:	e03e      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	78db      	ldrb	r3, [r3, #3]
 8009fd6:	f003 0303 	and.w	r3, r3, #3
 8009fda:	2b03      	cmp	r3, #3
 8009fdc:	d10b      	bne.n	8009ff6 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	799b      	ldrb	r3, [r3, #6]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d004      	beq.n	8009ff0 <USBH_ParseEPDesc+0x162>
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	889b      	ldrh	r3, [r3, #4]
 8009fea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fee:	d32f      	bcc.n	800a050 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ff0:	2303      	movs	r3, #3
 8009ff2:	75fb      	strb	r3, [r7, #23]
 8009ff4:	e02c      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	75fb      	strb	r3, [r7, #23]
 8009ffa:	e029      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a002:	2b02      	cmp	r3, #2
 800a004:	d120      	bne.n	800a048 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	78db      	ldrb	r3, [r3, #3]
 800a00a:	f003 0303 	and.w	r3, r3, #3
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d106      	bne.n	800a020 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	889b      	ldrh	r3, [r3, #4]
 800a016:	2b08      	cmp	r3, #8
 800a018:	d01a      	beq.n	800a050 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a01a:	2303      	movs	r3, #3
 800a01c:	75fb      	strb	r3, [r7, #23]
 800a01e:	e017      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	78db      	ldrb	r3, [r3, #3]
 800a024:	f003 0303 	and.w	r3, r3, #3
 800a028:	2b03      	cmp	r3, #3
 800a02a:	d10a      	bne.n	800a042 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	799b      	ldrb	r3, [r3, #6]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d003      	beq.n	800a03c <USBH_ParseEPDesc+0x1ae>
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	889b      	ldrh	r3, [r3, #4]
 800a038:	2b08      	cmp	r3, #8
 800a03a:	d909      	bls.n	800a050 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a03c:	2303      	movs	r3, #3
 800a03e:	75fb      	strb	r3, [r7, #23]
 800a040:	e006      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a042:	2303      	movs	r3, #3
 800a044:	75fb      	strb	r3, [r7, #23]
 800a046:	e003      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a048:	2303      	movs	r3, #3
 800a04a:	75fb      	strb	r3, [r7, #23]
 800a04c:	e000      	b.n	800a050 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a04e:	bf00      	nop
  }

  return status;
 800a050:	7dfb      	ldrb	r3, [r7, #23]
}
 800a052:	4618      	mov	r0, r3
 800a054:	371c      	adds	r7, #28
 800a056:	46bd      	mov	sp, r7
 800a058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05c:	4770      	bx	lr

0800a05e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a05e:	b480      	push	{r7}
 800a060:	b087      	sub	sp, #28
 800a062:	af00      	add	r7, sp, #0
 800a064:	60f8      	str	r0, [r7, #12]
 800a066:	60b9      	str	r1, [r7, #8]
 800a068:	4613      	mov	r3, r2
 800a06a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	3301      	adds	r3, #1
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	2b03      	cmp	r3, #3
 800a074:	d120      	bne.n	800a0b8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	1e9a      	subs	r2, r3, #2
 800a07c:	88fb      	ldrh	r3, [r7, #6]
 800a07e:	4293      	cmp	r3, r2
 800a080:	bf28      	it	cs
 800a082:	4613      	movcs	r3, r2
 800a084:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	3302      	adds	r3, #2
 800a08a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a08c:	2300      	movs	r3, #0
 800a08e:	82fb      	strh	r3, [r7, #22]
 800a090:	e00b      	b.n	800a0aa <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a092:	8afb      	ldrh	r3, [r7, #22]
 800a094:	68fa      	ldr	r2, [r7, #12]
 800a096:	4413      	add	r3, r2
 800a098:	781a      	ldrb	r2, [r3, #0]
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a0a4:	8afb      	ldrh	r3, [r7, #22]
 800a0a6:	3302      	adds	r3, #2
 800a0a8:	82fb      	strh	r3, [r7, #22]
 800a0aa:	8afa      	ldrh	r2, [r7, #22]
 800a0ac:	8abb      	ldrh	r3, [r7, #20]
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	d3ef      	bcc.n	800a092 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	701a      	strb	r2, [r3, #0]
  }
}
 800a0b8:	bf00      	nop
 800a0ba:	371c      	adds	r7, #28
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b085      	sub	sp, #20
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	881b      	ldrh	r3, [r3, #0]
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	7812      	ldrb	r2, [r2, #0]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	b29a      	uxth	r2, r3
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	4413      	add	r3, r2
 800a0e8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3714      	adds	r7, #20
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b086      	sub	sp, #24
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	60f8      	str	r0, [r7, #12]
 800a100:	60b9      	str	r1, [r7, #8]
 800a102:	4613      	mov	r3, r2
 800a104:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a106:	2301      	movs	r3, #1
 800a108:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	789b      	ldrb	r3, [r3, #2]
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d002      	beq.n	800a118 <USBH_CtlReq+0x20>
 800a112:	2b02      	cmp	r3, #2
 800a114:	d015      	beq.n	800a142 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a116:	e033      	b.n	800a180 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	68ba      	ldr	r2, [r7, #8]
 800a11c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	88fa      	ldrh	r2, [r7, #6]
 800a122:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2201      	movs	r2, #1
 800a128:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2202      	movs	r2, #2
 800a12e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a130:	2301      	movs	r3, #1
 800a132:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a134:	2300      	movs	r3, #0
 800a136:	2200      	movs	r2, #0
 800a138:	2103      	movs	r1, #3
 800a13a:	68f8      	ldr	r0, [r7, #12]
 800a13c:	f7ff fb34 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a140:	e01e      	b.n	800a180 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f000 f822 	bl	800a18c <USBH_HandleControl>
 800a148:	4603      	mov	r3, r0
 800a14a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a14c:	7dfb      	ldrb	r3, [r7, #23]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d002      	beq.n	800a158 <USBH_CtlReq+0x60>
 800a152:	7dfb      	ldrb	r3, [r7, #23]
 800a154:	2b03      	cmp	r3, #3
 800a156:	d106      	bne.n	800a166 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2201      	movs	r2, #1
 800a15c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2200      	movs	r2, #0
 800a162:	761a      	strb	r2, [r3, #24]
 800a164:	e005      	b.n	800a172 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 800a166:	7dfb      	ldrb	r3, [r7, #23]
 800a168:	2b02      	cmp	r3, #2
 800a16a:	d102      	bne.n	800a172 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2201      	movs	r2, #1
 800a170:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a172:	2300      	movs	r3, #0
 800a174:	2200      	movs	r2, #0
 800a176:	2103      	movs	r1, #3
 800a178:	68f8      	ldr	r0, [r7, #12]
 800a17a:	f7ff fb15 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a17e:	bf00      	nop
  }
  return status;
 800a180:	7dfb      	ldrb	r3, [r7, #23]
}
 800a182:	4618      	mov	r0, r3
 800a184:	3718      	adds	r7, #24
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
	...

0800a18c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af02      	add	r7, sp, #8
 800a192:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a194:	2301      	movs	r3, #1
 800a196:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a198:	2300      	movs	r3, #0
 800a19a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	7e1b      	ldrb	r3, [r3, #24]
 800a1a0:	3b01      	subs	r3, #1
 800a1a2:	2b0a      	cmp	r3, #10
 800a1a4:	f200 81b2 	bhi.w	800a50c <USBH_HandleControl+0x380>
 800a1a8:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b0 <USBH_HandleControl+0x24>)
 800a1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ae:	bf00      	nop
 800a1b0:	0800a1dd 	.word	0x0800a1dd
 800a1b4:	0800a1f7 	.word	0x0800a1f7
 800a1b8:	0800a279 	.word	0x0800a279
 800a1bc:	0800a29f 	.word	0x0800a29f
 800a1c0:	0800a2fd 	.word	0x0800a2fd
 800a1c4:	0800a327 	.word	0x0800a327
 800a1c8:	0800a3a9 	.word	0x0800a3a9
 800a1cc:	0800a3cb 	.word	0x0800a3cb
 800a1d0:	0800a42d 	.word	0x0800a42d
 800a1d4:	0800a453 	.word	0x0800a453
 800a1d8:	0800a4b5 	.word	0x0800a4b5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f103 0110 	add.w	r1, r3, #16
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	795b      	ldrb	r3, [r3, #5]
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 f99f 	bl	800a52c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2202      	movs	r2, #2
 800a1f2:	761a      	strb	r2, [r3, #24]
      break;
 800a1f4:	e195      	b.n	800a522 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	795b      	ldrb	r3, [r3, #5]
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f003 fd45 	bl	800dc8c <USBH_LL_GetURBState>
 800a202:	4603      	mov	r3, r0
 800a204:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a206:	7bbb      	ldrb	r3, [r7, #14]
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d124      	bne.n	800a256 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	7c1b      	ldrb	r3, [r3, #16]
 800a210:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a214:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	8adb      	ldrh	r3, [r3, #22]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00a      	beq.n	800a234 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a21e:	7b7b      	ldrb	r3, [r7, #13]
 800a220:	2b80      	cmp	r3, #128	@ 0x80
 800a222:	d103      	bne.n	800a22c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2203      	movs	r2, #3
 800a228:	761a      	strb	r2, [r3, #24]
 800a22a:	e00d      	b.n	800a248 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2205      	movs	r2, #5
 800a230:	761a      	strb	r2, [r3, #24]
 800a232:	e009      	b.n	800a248 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800a234:	7b7b      	ldrb	r3, [r7, #13]
 800a236:	2b80      	cmp	r3, #128	@ 0x80
 800a238:	d103      	bne.n	800a242 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2209      	movs	r2, #9
 800a23e:	761a      	strb	r2, [r3, #24]
 800a240:	e002      	b.n	800a248 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2207      	movs	r2, #7
 800a246:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a248:	2300      	movs	r3, #0
 800a24a:	2200      	movs	r2, #0
 800a24c:	2103      	movs	r1, #3
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7ff faaa 	bl	80097a8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a254:	e15c      	b.n	800a510 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a256:	7bbb      	ldrb	r3, [r7, #14]
 800a258:	2b04      	cmp	r3, #4
 800a25a:	d003      	beq.n	800a264 <USBH_HandleControl+0xd8>
 800a25c:	7bbb      	ldrb	r3, [r7, #14]
 800a25e:	2b02      	cmp	r3, #2
 800a260:	f040 8156 	bne.w	800a510 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	220b      	movs	r2, #11
 800a268:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a26a:	2300      	movs	r3, #0
 800a26c:	2200      	movs	r2, #0
 800a26e:	2103      	movs	r1, #3
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f7ff fa99 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a276:	e14b      	b.n	800a510 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a27e:	b29a      	uxth	r2, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6899      	ldr	r1, [r3, #8]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	899a      	ldrh	r2, [r3, #12]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	791b      	ldrb	r3, [r3, #4]
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f98a 	bl	800a5aa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2204      	movs	r2, #4
 800a29a:	761a      	strb	r2, [r3, #24]
      break;
 800a29c:	e141      	b.n	800a522 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	791b      	ldrb	r3, [r3, #4]
 800a2a2:	4619      	mov	r1, r3
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f003 fcf1 	bl	800dc8c <USBH_LL_GetURBState>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a2ae:	7bbb      	ldrb	r3, [r7, #14]
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d109      	bne.n	800a2c8 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2209      	movs	r2, #9
 800a2b8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	2200      	movs	r2, #0
 800a2be:	2103      	movs	r1, #3
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f7ff fa71 	bl	80097a8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a2c6:	e125      	b.n	800a514 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 800a2c8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ca:	2b05      	cmp	r3, #5
 800a2cc:	d108      	bne.n	800a2e0 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800a2ce:	2303      	movs	r3, #3
 800a2d0:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	2103      	movs	r1, #3
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f7ff fa65 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a2de:	e119      	b.n	800a514 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 800a2e0:	7bbb      	ldrb	r3, [r7, #14]
 800a2e2:	2b04      	cmp	r3, #4
 800a2e4:	f040 8116 	bne.w	800a514 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	220b      	movs	r2, #11
 800a2ec:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	2103      	movs	r1, #3
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f7ff fa57 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a2fa:	e10b      	b.n	800a514 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6899      	ldr	r1, [r3, #8]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	899a      	ldrh	r2, [r3, #12]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	795b      	ldrb	r3, [r3, #5]
 800a308:	2001      	movs	r0, #1
 800a30a:	9000      	str	r0, [sp, #0]
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f000 f927 	bl	800a560 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a318:	b29a      	uxth	r2, r3
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2206      	movs	r2, #6
 800a322:	761a      	strb	r2, [r3, #24]
      break;
 800a324:	e0fd      	b.n	800a522 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	795b      	ldrb	r3, [r3, #5]
 800a32a:	4619      	mov	r1, r3
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f003 fcad 	bl	800dc8c <USBH_LL_GetURBState>
 800a332:	4603      	mov	r3, r0
 800a334:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a336:	7bbb      	ldrb	r3, [r7, #14]
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d109      	bne.n	800a350 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2207      	movs	r2, #7
 800a340:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a342:	2300      	movs	r3, #0
 800a344:	2200      	movs	r2, #0
 800a346:	2103      	movs	r1, #3
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f7ff fa2d 	bl	80097a8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a34e:	e0e3      	b.n	800a518 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800a350:	7bbb      	ldrb	r3, [r7, #14]
 800a352:	2b05      	cmp	r3, #5
 800a354:	d10b      	bne.n	800a36e <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	220c      	movs	r2, #12
 800a35a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a35c:	2303      	movs	r3, #3
 800a35e:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a360:	2300      	movs	r3, #0
 800a362:	2200      	movs	r2, #0
 800a364:	2103      	movs	r1, #3
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f7ff fa1e 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a36c:	e0d4      	b.n	800a518 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a36e:	7bbb      	ldrb	r3, [r7, #14]
 800a370:	2b02      	cmp	r3, #2
 800a372:	d109      	bne.n	800a388 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2205      	movs	r2, #5
 800a378:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a37a:	2300      	movs	r3, #0
 800a37c:	2200      	movs	r2, #0
 800a37e:	2103      	movs	r1, #3
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f7ff fa11 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a386:	e0c7      	b.n	800a518 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800a388:	7bbb      	ldrb	r3, [r7, #14]
 800a38a:	2b04      	cmp	r3, #4
 800a38c:	f040 80c4 	bne.w	800a518 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	220b      	movs	r2, #11
 800a394:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a396:	2302      	movs	r3, #2
 800a398:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a39a:	2300      	movs	r3, #0
 800a39c:	2200      	movs	r2, #0
 800a39e:	2103      	movs	r1, #3
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f7ff fa01 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a3a6:	e0b7      	b.n	800a518 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	791b      	ldrb	r3, [r3, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	2100      	movs	r1, #0
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f000 f8fa 	bl	800a5aa <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a3bc:	b29a      	uxth	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2208      	movs	r2, #8
 800a3c6:	761a      	strb	r2, [r3, #24]

      break;
 800a3c8:	e0ab      	b.n	800a522 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	791b      	ldrb	r3, [r3, #4]
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f003 fc5b 	bl	800dc8c <USBH_LL_GetURBState>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a3da:	7bbb      	ldrb	r3, [r7, #14]
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d10b      	bne.n	800a3f8 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	220d      	movs	r2, #13
 800a3e4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2103      	movs	r1, #3
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f7ff f9d9 	bl	80097a8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a3f6:	e091      	b.n	800a51c <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800a3f8:	7bbb      	ldrb	r3, [r7, #14]
 800a3fa:	2b04      	cmp	r3, #4
 800a3fc:	d109      	bne.n	800a412 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	220b      	movs	r2, #11
 800a402:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a404:	2300      	movs	r3, #0
 800a406:	2200      	movs	r2, #0
 800a408:	2103      	movs	r1, #3
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f7ff f9cc 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a410:	e084      	b.n	800a51c <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800a412:	7bbb      	ldrb	r3, [r7, #14]
 800a414:	2b05      	cmp	r3, #5
 800a416:	f040 8081 	bne.w	800a51c <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800a41a:	2303      	movs	r3, #3
 800a41c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a41e:	2300      	movs	r3, #0
 800a420:	2200      	movs	r2, #0
 800a422:	2103      	movs	r1, #3
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f7ff f9bf 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a42a:	e077      	b.n	800a51c <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	795b      	ldrb	r3, [r3, #5]
 800a430:	2201      	movs	r2, #1
 800a432:	9200      	str	r2, [sp, #0]
 800a434:	2200      	movs	r2, #0
 800a436:	2100      	movs	r1, #0
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f891 	bl	800a560 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a444:	b29a      	uxth	r2, r3
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	220a      	movs	r2, #10
 800a44e:	761a      	strb	r2, [r3, #24]
      break;
 800a450:	e067      	b.n	800a522 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	795b      	ldrb	r3, [r3, #5]
 800a456:	4619      	mov	r1, r3
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f003 fc17 	bl	800dc8c <USBH_LL_GetURBState>
 800a45e:	4603      	mov	r3, r0
 800a460:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a462:	7bbb      	ldrb	r3, [r7, #14]
 800a464:	2b01      	cmp	r3, #1
 800a466:	d10b      	bne.n	800a480 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800a468:	2300      	movs	r3, #0
 800a46a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	220d      	movs	r2, #13
 800a470:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a472:	2300      	movs	r3, #0
 800a474:	2200      	movs	r2, #0
 800a476:	2103      	movs	r1, #3
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f7ff f995 	bl	80097a8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a47e:	e04f      	b.n	800a520 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a480:	7bbb      	ldrb	r3, [r7, #14]
 800a482:	2b02      	cmp	r3, #2
 800a484:	d109      	bne.n	800a49a <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2209      	movs	r2, #9
 800a48a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a48c:	2300      	movs	r3, #0
 800a48e:	2200      	movs	r2, #0
 800a490:	2103      	movs	r1, #3
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f7ff f988 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a498:	e042      	b.n	800a520 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800a49a:	7bbb      	ldrb	r3, [r7, #14]
 800a49c:	2b04      	cmp	r3, #4
 800a49e:	d13f      	bne.n	800a520 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	220b      	movs	r2, #11
 800a4a4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	2103      	movs	r1, #3
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f7ff f97b 	bl	80097a8 <USBH_OS_PutMessage>
      break;
 800a4b2:	e035      	b.n	800a520 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	7e5b      	ldrb	r3, [r3, #25]
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	b2da      	uxtb	r2, r3
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	765a      	strb	r2, [r3, #25]
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	7e5b      	ldrb	r3, [r3, #25]
 800a4c4:	2b02      	cmp	r3, #2
 800a4c6:	d806      	bhi.n	800a4d6 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a4d4:	e025      	b.n	800a522 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a4dc:	2106      	movs	r1, #6
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	795b      	ldrb	r3, [r3, #5]
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 f90c 	bl	800a70c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	791b      	ldrb	r3, [r3, #4]
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 f906 	bl	800a70c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a506:	2302      	movs	r3, #2
 800a508:	73fb      	strb	r3, [r7, #15]
      break;
 800a50a:	e00a      	b.n	800a522 <USBH_HandleControl+0x396>

    default:
      break;
 800a50c:	bf00      	nop
 800a50e:	e008      	b.n	800a522 <USBH_HandleControl+0x396>
      break;
 800a510:	bf00      	nop
 800a512:	e006      	b.n	800a522 <USBH_HandleControl+0x396>
      break;
 800a514:	bf00      	nop
 800a516:	e004      	b.n	800a522 <USBH_HandleControl+0x396>
      break;
 800a518:	bf00      	nop
 800a51a:	e002      	b.n	800a522 <USBH_HandleControl+0x396>
      break;
 800a51c:	bf00      	nop
 800a51e:	e000      	b.n	800a522 <USBH_HandleControl+0x396>
      break;
 800a520:	bf00      	nop
  }

  return status;
 800a522:	7bfb      	ldrb	r3, [r7, #15]
}
 800a524:	4618      	mov	r0, r3
 800a526:	3710      	adds	r7, #16
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b088      	sub	sp, #32
 800a530:	af04      	add	r7, sp, #16
 800a532:	60f8      	str	r0, [r7, #12]
 800a534:	60b9      	str	r1, [r7, #8]
 800a536:	4613      	mov	r3, r2
 800a538:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a53a:	79f9      	ldrb	r1, [r7, #7]
 800a53c:	2300      	movs	r3, #0
 800a53e:	9303      	str	r3, [sp, #12]
 800a540:	2308      	movs	r3, #8
 800a542:	9302      	str	r3, [sp, #8]
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	9301      	str	r3, [sp, #4]
 800a548:	2300      	movs	r3, #0
 800a54a:	9300      	str	r3, [sp, #0]
 800a54c:	2300      	movs	r3, #0
 800a54e:	2200      	movs	r2, #0
 800a550:	68f8      	ldr	r0, [r7, #12]
 800a552:	f003 fb6a 	bl	800dc2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a556:	2300      	movs	r3, #0
}
 800a558:	4618      	mov	r0, r3
 800a55a:	3710      	adds	r7, #16
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b088      	sub	sp, #32
 800a564:	af04      	add	r7, sp, #16
 800a566:	60f8      	str	r0, [r7, #12]
 800a568:	60b9      	str	r1, [r7, #8]
 800a56a:	4611      	mov	r1, r2
 800a56c:	461a      	mov	r2, r3
 800a56e:	460b      	mov	r3, r1
 800a570:	80fb      	strh	r3, [r7, #6]
 800a572:	4613      	mov	r3, r2
 800a574:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d001      	beq.n	800a584 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a580:	2300      	movs	r3, #0
 800a582:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a584:	7979      	ldrb	r1, [r7, #5]
 800a586:	7e3b      	ldrb	r3, [r7, #24]
 800a588:	9303      	str	r3, [sp, #12]
 800a58a:	88fb      	ldrh	r3, [r7, #6]
 800a58c:	9302      	str	r3, [sp, #8]
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	9301      	str	r3, [sp, #4]
 800a592:	2301      	movs	r3, #1
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	2300      	movs	r3, #0
 800a598:	2200      	movs	r2, #0
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	f003 fb45 	bl	800dc2a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a5a0:	2300      	movs	r3, #0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3710      	adds	r7, #16
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}

0800a5aa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a5aa:	b580      	push	{r7, lr}
 800a5ac:	b088      	sub	sp, #32
 800a5ae:	af04      	add	r7, sp, #16
 800a5b0:	60f8      	str	r0, [r7, #12]
 800a5b2:	60b9      	str	r1, [r7, #8]
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	80fb      	strh	r3, [r7, #6]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a5c0:	7979      	ldrb	r1, [r7, #5]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	9303      	str	r3, [sp, #12]
 800a5c6:	88fb      	ldrh	r3, [r7, #6]
 800a5c8:	9302      	str	r3, [sp, #8]
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	9301      	str	r3, [sp, #4]
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	68f8      	ldr	r0, [r7, #12]
 800a5d8:	f003 fb27 	bl	800dc2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a5dc:	2300      	movs	r3, #0

}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3710      	adds	r7, #16
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}

0800a5e6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b088      	sub	sp, #32
 800a5ea:	af04      	add	r7, sp, #16
 800a5ec:	60f8      	str	r0, [r7, #12]
 800a5ee:	60b9      	str	r1, [r7, #8]
 800a5f0:	4611      	mov	r1, r2
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	80fb      	strh	r3, [r7, #6]
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a602:	2b00      	cmp	r3, #0
 800a604:	d001      	beq.n	800a60a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a606:	2300      	movs	r3, #0
 800a608:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a60a:	7979      	ldrb	r1, [r7, #5]
 800a60c:	7e3b      	ldrb	r3, [r7, #24]
 800a60e:	9303      	str	r3, [sp, #12]
 800a610:	88fb      	ldrh	r3, [r7, #6]
 800a612:	9302      	str	r3, [sp, #8]
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	9301      	str	r3, [sp, #4]
 800a618:	2301      	movs	r3, #1
 800a61a:	9300      	str	r3, [sp, #0]
 800a61c:	2302      	movs	r3, #2
 800a61e:	2200      	movs	r2, #0
 800a620:	68f8      	ldr	r0, [r7, #12]
 800a622:	f003 fb02 	bl	800dc2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a626:	2300      	movs	r3, #0
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3710      	adds	r7, #16
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b088      	sub	sp, #32
 800a634:	af04      	add	r7, sp, #16
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	4611      	mov	r1, r2
 800a63c:	461a      	mov	r2, r3
 800a63e:	460b      	mov	r3, r1
 800a640:	80fb      	strh	r3, [r7, #6]
 800a642:	4613      	mov	r3, r2
 800a644:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a646:	7979      	ldrb	r1, [r7, #5]
 800a648:	2300      	movs	r3, #0
 800a64a:	9303      	str	r3, [sp, #12]
 800a64c:	88fb      	ldrh	r3, [r7, #6]
 800a64e:	9302      	str	r3, [sp, #8]
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	9301      	str	r3, [sp, #4]
 800a654:	2301      	movs	r3, #1
 800a656:	9300      	str	r3, [sp, #0]
 800a658:	2302      	movs	r3, #2
 800a65a:	2201      	movs	r2, #1
 800a65c:	68f8      	ldr	r0, [r7, #12]
 800a65e:	f003 fae4 	bl	800dc2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a662:	2300      	movs	r3, #0
}
 800a664:	4618      	mov	r0, r3
 800a666:	3710      	adds	r7, #16
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b086      	sub	sp, #24
 800a670:	af04      	add	r7, sp, #16
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	4608      	mov	r0, r1
 800a676:	4611      	mov	r1, r2
 800a678:	461a      	mov	r2, r3
 800a67a:	4603      	mov	r3, r0
 800a67c:	70fb      	strb	r3, [r7, #3]
 800a67e:	460b      	mov	r3, r1
 800a680:	70bb      	strb	r3, [r7, #2]
 800a682:	4613      	mov	r3, r2
 800a684:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a686:	7878      	ldrb	r0, [r7, #1]
 800a688:	78ba      	ldrb	r2, [r7, #2]
 800a68a:	78f9      	ldrb	r1, [r7, #3]
 800a68c:	8b3b      	ldrh	r3, [r7, #24]
 800a68e:	9302      	str	r3, [sp, #8]
 800a690:	7d3b      	ldrb	r3, [r7, #20]
 800a692:	9301      	str	r3, [sp, #4]
 800a694:	7c3b      	ldrb	r3, [r7, #16]
 800a696:	9300      	str	r3, [sp, #0]
 800a698:	4603      	mov	r3, r0
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f003 fa89 	bl	800dbb2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a6a0:	2300      	movs	r3, #0
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3708      	adds	r7, #8
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}

0800a6aa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a6aa:	b580      	push	{r7, lr}
 800a6ac:	b082      	sub	sp, #8
 800a6ae:	af00      	add	r7, sp, #0
 800a6b0:	6078      	str	r0, [r7, #4]
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a6b6:	78fb      	ldrb	r3, [r7, #3]
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f003 faa8 	bl	800dc10 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3708      	adds	r7, #8
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}

0800a6ca <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a6ca:	b580      	push	{r7, lr}
 800a6cc:	b084      	sub	sp, #16
 800a6ce:	af00      	add	r7, sp, #0
 800a6d0:	6078      	str	r0, [r7, #4]
 800a6d2:	460b      	mov	r3, r1
 800a6d4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f000 f836 	bl	800a748 <USBH_GetFreePipe>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a6e0:	89fb      	ldrh	r3, [r7, #14]
 800a6e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d00a      	beq.n	800a700 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a6ea:	78fa      	ldrb	r2, [r7, #3]
 800a6ec:	89fb      	ldrh	r3, [r7, #14]
 800a6ee:	f003 030f 	and.w	r3, r3, #15
 800a6f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a6f6:	6879      	ldr	r1, [r7, #4]
 800a6f8:	33e0      	adds	r3, #224	@ 0xe0
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	440b      	add	r3, r1
 800a6fe:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a700:	89fb      	ldrh	r3, [r7, #14]
 800a702:	b2db      	uxtb	r3, r3
}
 800a704:	4618      	mov	r0, r3
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b083      	sub	sp, #12
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	460b      	mov	r3, r1
 800a716:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a718:	78fb      	ldrb	r3, [r7, #3]
 800a71a:	2b0f      	cmp	r3, #15
 800a71c:	d80d      	bhi.n	800a73a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a71e:	78fb      	ldrb	r3, [r7, #3]
 800a720:	687a      	ldr	r2, [r7, #4]
 800a722:	33e0      	adds	r3, #224	@ 0xe0
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	4413      	add	r3, r2
 800a728:	685a      	ldr	r2, [r3, #4]
 800a72a:	78fb      	ldrb	r3, [r7, #3]
 800a72c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a730:	6879      	ldr	r1, [r7, #4]
 800a732:	33e0      	adds	r3, #224	@ 0xe0
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	440b      	add	r3, r1
 800a738:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a73a:	2300      	movs	r3, #0
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr

0800a748 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a748:	b480      	push	{r7}
 800a74a:	b085      	sub	sp, #20
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a750:	2300      	movs	r3, #0
 800a752:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a754:	2300      	movs	r3, #0
 800a756:	73fb      	strb	r3, [r7, #15]
 800a758:	e00f      	b.n	800a77a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a75a:	7bfb      	ldrb	r3, [r7, #15]
 800a75c:	687a      	ldr	r2, [r7, #4]
 800a75e:	33e0      	adds	r3, #224	@ 0xe0
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	4413      	add	r3, r2
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d102      	bne.n	800a774 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a76e:	7bfb      	ldrb	r3, [r7, #15]
 800a770:	b29b      	uxth	r3, r3
 800a772:	e007      	b.n	800a784 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a774:	7bfb      	ldrb	r3, [r7, #15]
 800a776:	3301      	adds	r3, #1
 800a778:	73fb      	strb	r3, [r7, #15]
 800a77a:	7bfb      	ldrb	r3, [r7, #15]
 800a77c:	2b0f      	cmp	r3, #15
 800a77e:	d9ec      	bls.n	800a75a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a780:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a784:	4618      	mov	r0, r3
 800a786:	3714      	adds	r7, #20
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr

0800a790 <__NVIC_SetPriority>:
{
 800a790:	b480      	push	{r7}
 800a792:	b083      	sub	sp, #12
 800a794:	af00      	add	r7, sp, #0
 800a796:	4603      	mov	r3, r0
 800a798:	6039      	str	r1, [r7, #0]
 800a79a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a79c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	db0a      	blt.n	800a7ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	b2da      	uxtb	r2, r3
 800a7a8:	490c      	ldr	r1, [pc, #48]	@ (800a7dc <__NVIC_SetPriority+0x4c>)
 800a7aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7ae:	0112      	lsls	r2, r2, #4
 800a7b0:	b2d2      	uxtb	r2, r2
 800a7b2:	440b      	add	r3, r1
 800a7b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a7b8:	e00a      	b.n	800a7d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	b2da      	uxtb	r2, r3
 800a7be:	4908      	ldr	r1, [pc, #32]	@ (800a7e0 <__NVIC_SetPriority+0x50>)
 800a7c0:	79fb      	ldrb	r3, [r7, #7]
 800a7c2:	f003 030f 	and.w	r3, r3, #15
 800a7c6:	3b04      	subs	r3, #4
 800a7c8:	0112      	lsls	r2, r2, #4
 800a7ca:	b2d2      	uxtb	r2, r2
 800a7cc:	440b      	add	r3, r1
 800a7ce:	761a      	strb	r2, [r3, #24]
}
 800a7d0:	bf00      	nop
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr
 800a7dc:	e000e100 	.word	0xe000e100
 800a7e0:	e000ed00 	.word	0xe000ed00

0800a7e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a7e8:	4b05      	ldr	r3, [pc, #20]	@ (800a800 <SysTick_Handler+0x1c>)
 800a7ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a7ec:	f001 ff8e 	bl	800c70c <xTaskGetSchedulerState>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d001      	beq.n	800a7fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a7f6:	f002 fd87 	bl	800d308 <xPortSysTickHandler>
  }
}
 800a7fa:	bf00      	nop
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	e000e010 	.word	0xe000e010

0800a804 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a804:	b580      	push	{r7, lr}
 800a806:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a808:	2100      	movs	r1, #0
 800a80a:	f06f 0004 	mvn.w	r0, #4
 800a80e:	f7ff ffbf 	bl	800a790 <__NVIC_SetPriority>
#endif
}
 800a812:	bf00      	nop
 800a814:	bd80      	pop	{r7, pc}
	...

0800a818 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a81e:	f3ef 8305 	mrs	r3, IPSR
 800a822:	603b      	str	r3, [r7, #0]
  return(result);
 800a824:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a826:	2b00      	cmp	r3, #0
 800a828:	d003      	beq.n	800a832 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a82a:	f06f 0305 	mvn.w	r3, #5
 800a82e:	607b      	str	r3, [r7, #4]
 800a830:	e00c      	b.n	800a84c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a832:	4b0a      	ldr	r3, [pc, #40]	@ (800a85c <osKernelInitialize+0x44>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d105      	bne.n	800a846 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a83a:	4b08      	ldr	r3, [pc, #32]	@ (800a85c <osKernelInitialize+0x44>)
 800a83c:	2201      	movs	r2, #1
 800a83e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a840:	2300      	movs	r3, #0
 800a842:	607b      	str	r3, [r7, #4]
 800a844:	e002      	b.n	800a84c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a846:	f04f 33ff 	mov.w	r3, #4294967295
 800a84a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a84c:	687b      	ldr	r3, [r7, #4]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	370c      	adds	r7, #12
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop
 800a85c:	20000294 	.word	0x20000294

0800a860 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a860:	b580      	push	{r7, lr}
 800a862:	b082      	sub	sp, #8
 800a864:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a866:	f3ef 8305 	mrs	r3, IPSR
 800a86a:	603b      	str	r3, [r7, #0]
  return(result);
 800a86c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d003      	beq.n	800a87a <osKernelStart+0x1a>
    stat = osErrorISR;
 800a872:	f06f 0305 	mvn.w	r3, #5
 800a876:	607b      	str	r3, [r7, #4]
 800a878:	e010      	b.n	800a89c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a87a:	4b0b      	ldr	r3, [pc, #44]	@ (800a8a8 <osKernelStart+0x48>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2b01      	cmp	r3, #1
 800a880:	d109      	bne.n	800a896 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a882:	f7ff ffbf 	bl	800a804 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a886:	4b08      	ldr	r3, [pc, #32]	@ (800a8a8 <osKernelStart+0x48>)
 800a888:	2202      	movs	r2, #2
 800a88a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a88c:	f001 fada 	bl	800be44 <vTaskStartScheduler>
      stat = osOK;
 800a890:	2300      	movs	r3, #0
 800a892:	607b      	str	r3, [r7, #4]
 800a894:	e002      	b.n	800a89c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a896:	f04f 33ff 	mov.w	r3, #4294967295
 800a89a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a89c:	687b      	ldr	r3, [r7, #4]
}
 800a89e:	4618      	mov	r0, r3
 800a8a0:	3708      	adds	r7, #8
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}
 800a8a6:	bf00      	nop
 800a8a8:	20000294 	.word	0x20000294

0800a8ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b08e      	sub	sp, #56	@ 0x38
 800a8b0:	af04      	add	r7, sp, #16
 800a8b2:	60f8      	str	r0, [r7, #12]
 800a8b4:	60b9      	str	r1, [r7, #8]
 800a8b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8bc:	f3ef 8305 	mrs	r3, IPSR
 800a8c0:	617b      	str	r3, [r7, #20]
  return(result);
 800a8c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d17e      	bne.n	800a9c6 <osThreadNew+0x11a>
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d07b      	beq.n	800a9c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a8ce:	2380      	movs	r3, #128	@ 0x80
 800a8d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a8d2:	2318      	movs	r3, #24
 800a8d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a8da:	f04f 33ff 	mov.w	r3, #4294967295
 800a8de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d045      	beq.n	800a972 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d002      	beq.n	800a8f4 <osThreadNew+0x48>
        name = attr->name;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	699b      	ldr	r3, [r3, #24]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d002      	beq.n	800a902 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	699b      	ldr	r3, [r3, #24]
 800a900:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a902:	69fb      	ldr	r3, [r7, #28]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d008      	beq.n	800a91a <osThreadNew+0x6e>
 800a908:	69fb      	ldr	r3, [r7, #28]
 800a90a:	2b38      	cmp	r3, #56	@ 0x38
 800a90c:	d805      	bhi.n	800a91a <osThreadNew+0x6e>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	f003 0301 	and.w	r3, r3, #1
 800a916:	2b00      	cmp	r3, #0
 800a918:	d001      	beq.n	800a91e <osThreadNew+0x72>
        return (NULL);
 800a91a:	2300      	movs	r3, #0
 800a91c:	e054      	b.n	800a9c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	695b      	ldr	r3, [r3, #20]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d003      	beq.n	800a92e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	695b      	ldr	r3, [r3, #20]
 800a92a:	089b      	lsrs	r3, r3, #2
 800a92c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00e      	beq.n	800a954 <osThreadNew+0xa8>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	68db      	ldr	r3, [r3, #12]
 800a93a:	2ba7      	cmp	r3, #167	@ 0xa7
 800a93c:	d90a      	bls.n	800a954 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a942:	2b00      	cmp	r3, #0
 800a944:	d006      	beq.n	800a954 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	695b      	ldr	r3, [r3, #20]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d002      	beq.n	800a954 <osThreadNew+0xa8>
        mem = 1;
 800a94e:	2301      	movs	r3, #1
 800a950:	61bb      	str	r3, [r7, #24]
 800a952:	e010      	b.n	800a976 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	689b      	ldr	r3, [r3, #8]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d10c      	bne.n	800a976 <osThreadNew+0xca>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	68db      	ldr	r3, [r3, #12]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d108      	bne.n	800a976 <osThreadNew+0xca>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	691b      	ldr	r3, [r3, #16]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d104      	bne.n	800a976 <osThreadNew+0xca>
          mem = 0;
 800a96c:	2300      	movs	r3, #0
 800a96e:	61bb      	str	r3, [r7, #24]
 800a970:	e001      	b.n	800a976 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a972:	2300      	movs	r3, #0
 800a974:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a976:	69bb      	ldr	r3, [r7, #24]
 800a978:	2b01      	cmp	r3, #1
 800a97a:	d110      	bne.n	800a99e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a980:	687a      	ldr	r2, [r7, #4]
 800a982:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a984:	9202      	str	r2, [sp, #8]
 800a986:	9301      	str	r3, [sp, #4]
 800a988:	69fb      	ldr	r3, [r7, #28]
 800a98a:	9300      	str	r3, [sp, #0]
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	6a3a      	ldr	r2, [r7, #32]
 800a990:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a992:	68f8      	ldr	r0, [r7, #12]
 800a994:	f001 f862 	bl	800ba5c <xTaskCreateStatic>
 800a998:	4603      	mov	r3, r0
 800a99a:	613b      	str	r3, [r7, #16]
 800a99c:	e013      	b.n	800a9c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a99e:	69bb      	ldr	r3, [r7, #24]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d110      	bne.n	800a9c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a9a4:	6a3b      	ldr	r3, [r7, #32]
 800a9a6:	b29a      	uxth	r2, r3
 800a9a8:	f107 0310 	add.w	r3, r7, #16
 800a9ac:	9301      	str	r3, [sp, #4]
 800a9ae:	69fb      	ldr	r3, [r7, #28]
 800a9b0:	9300      	str	r3, [sp, #0]
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a9b6:	68f8      	ldr	r0, [r7, #12]
 800a9b8:	f001 f8b0 	bl	800bb1c <xTaskCreate>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d001      	beq.n	800a9c6 <osThreadNew+0x11a>
            hTask = NULL;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a9c6:	693b      	ldr	r3, [r7, #16]
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3728      	adds	r7, #40	@ 0x28
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9d8:	f3ef 8305 	mrs	r3, IPSR
 800a9dc:	60bb      	str	r3, [r7, #8]
  return(result);
 800a9de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d003      	beq.n	800a9ec <osDelay+0x1c>
    stat = osErrorISR;
 800a9e4:	f06f 0305 	mvn.w	r3, #5
 800a9e8:	60fb      	str	r3, [r7, #12]
 800a9ea:	e007      	b.n	800a9fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d002      	beq.n	800a9fc <osDelay+0x2c>
      vTaskDelay(ticks);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f001 f9ee 	bl	800bdd8 <vTaskDelay>
    }
  }

  return (stat);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3710      	adds	r7, #16
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}

0800aa06 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800aa06:	b580      	push	{r7, lr}
 800aa08:	b08a      	sub	sp, #40	@ 0x28
 800aa0a:	af02      	add	r7, sp, #8
 800aa0c:	60f8      	str	r0, [r7, #12]
 800aa0e:	60b9      	str	r1, [r7, #8]
 800aa10:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800aa12:	2300      	movs	r3, #0
 800aa14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa16:	f3ef 8305 	mrs	r3, IPSR
 800aa1a:	613b      	str	r3, [r7, #16]
  return(result);
 800aa1c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d15f      	bne.n	800aae2 <osMessageQueueNew+0xdc>
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d05c      	beq.n	800aae2 <osMessageQueueNew+0xdc>
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d059      	beq.n	800aae2 <osMessageQueueNew+0xdc>
    mem = -1;
 800aa2e:	f04f 33ff 	mov.w	r3, #4294967295
 800aa32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d029      	beq.n	800aa8e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d012      	beq.n	800aa68 <osMessageQueueNew+0x62>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	68db      	ldr	r3, [r3, #12]
 800aa46:	2b4f      	cmp	r3, #79	@ 0x4f
 800aa48:	d90e      	bls.n	800aa68 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d00a      	beq.n	800aa68 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	695a      	ldr	r2, [r3, #20]
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	68b9      	ldr	r1, [r7, #8]
 800aa5a:	fb01 f303 	mul.w	r3, r1, r3
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	d302      	bcc.n	800aa68 <osMessageQueueNew+0x62>
        mem = 1;
 800aa62:	2301      	movs	r3, #1
 800aa64:	61bb      	str	r3, [r7, #24]
 800aa66:	e014      	b.n	800aa92 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d110      	bne.n	800aa92 <osMessageQueueNew+0x8c>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d10c      	bne.n	800aa92 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d108      	bne.n	800aa92 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	695b      	ldr	r3, [r3, #20]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d104      	bne.n	800aa92 <osMessageQueueNew+0x8c>
          mem = 0;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	61bb      	str	r3, [r7, #24]
 800aa8c:	e001      	b.n	800aa92 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800aa92:	69bb      	ldr	r3, [r7, #24]
 800aa94:	2b01      	cmp	r3, #1
 800aa96:	d10b      	bne.n	800aab0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	691a      	ldr	r2, [r3, #16]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	2100      	movs	r1, #0
 800aaa2:	9100      	str	r1, [sp, #0]
 800aaa4:	68b9      	ldr	r1, [r7, #8]
 800aaa6:	68f8      	ldr	r0, [r7, #12]
 800aaa8:	f000 fa66 	bl	800af78 <xQueueGenericCreateStatic>
 800aaac:	61f8      	str	r0, [r7, #28]
 800aaae:	e008      	b.n	800aac2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800aab0:	69bb      	ldr	r3, [r7, #24]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d105      	bne.n	800aac2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800aab6:	2200      	movs	r2, #0
 800aab8:	68b9      	ldr	r1, [r7, #8]
 800aaba:	68f8      	ldr	r0, [r7, #12]
 800aabc:	f000 fad9 	bl	800b072 <xQueueGenericCreate>
 800aac0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800aac2:	69fb      	ldr	r3, [r7, #28]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d00c      	beq.n	800aae2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d003      	beq.n	800aad6 <osMessageQueueNew+0xd0>
        name = attr->name;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	617b      	str	r3, [r7, #20]
 800aad4:	e001      	b.n	800aada <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800aad6:	2300      	movs	r3, #0
 800aad8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800aada:	6979      	ldr	r1, [r7, #20]
 800aadc:	69f8      	ldr	r0, [r7, #28]
 800aade:	f000 ff5f 	bl	800b9a0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800aae2:	69fb      	ldr	r3, [r7, #28]
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3720      	adds	r7, #32
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b088      	sub	sp, #32
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	60f8      	str	r0, [r7, #12]
 800aaf4:	60b9      	str	r1, [r7, #8]
 800aaf6:	603b      	str	r3, [r7, #0]
 800aaf8:	4613      	mov	r3, r2
 800aafa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ab00:	2300      	movs	r3, #0
 800ab02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab04:	f3ef 8305 	mrs	r3, IPSR
 800ab08:	617b      	str	r3, [r7, #20]
  return(result);
 800ab0a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d028      	beq.n	800ab62 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ab10:	69bb      	ldr	r3, [r7, #24]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d005      	beq.n	800ab22 <osMessageQueuePut+0x36>
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d002      	beq.n	800ab22 <osMessageQueuePut+0x36>
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d003      	beq.n	800ab2a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800ab22:	f06f 0303 	mvn.w	r3, #3
 800ab26:	61fb      	str	r3, [r7, #28]
 800ab28:	e038      	b.n	800ab9c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ab2e:	f107 0210 	add.w	r2, r7, #16
 800ab32:	2300      	movs	r3, #0
 800ab34:	68b9      	ldr	r1, [r7, #8]
 800ab36:	69b8      	ldr	r0, [r7, #24]
 800ab38:	f000 fbfc 	bl	800b334 <xQueueGenericSendFromISR>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d003      	beq.n	800ab4a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ab42:	f06f 0302 	mvn.w	r3, #2
 800ab46:	61fb      	str	r3, [r7, #28]
 800ab48:	e028      	b.n	800ab9c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d025      	beq.n	800ab9c <osMessageQueuePut+0xb0>
 800ab50:	4b15      	ldr	r3, [pc, #84]	@ (800aba8 <osMessageQueuePut+0xbc>)
 800ab52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab56:	601a      	str	r2, [r3, #0]
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	e01c      	b.n	800ab9c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ab62:	69bb      	ldr	r3, [r7, #24]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d002      	beq.n	800ab6e <osMessageQueuePut+0x82>
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d103      	bne.n	800ab76 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ab6e:	f06f 0303 	mvn.w	r3, #3
 800ab72:	61fb      	str	r3, [r7, #28]
 800ab74:	e012      	b.n	800ab9c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ab76:	2300      	movs	r3, #0
 800ab78:	683a      	ldr	r2, [r7, #0]
 800ab7a:	68b9      	ldr	r1, [r7, #8]
 800ab7c:	69b8      	ldr	r0, [r7, #24]
 800ab7e:	f000 fad7 	bl	800b130 <xQueueGenericSend>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	d009      	beq.n	800ab9c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d003      	beq.n	800ab96 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ab8e:	f06f 0301 	mvn.w	r3, #1
 800ab92:	61fb      	str	r3, [r7, #28]
 800ab94:	e002      	b.n	800ab9c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ab96:	f06f 0302 	mvn.w	r3, #2
 800ab9a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ab9c:	69fb      	ldr	r3, [r7, #28]
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	3720      	adds	r7, #32
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop
 800aba8:	e000ed04 	.word	0xe000ed04

0800abac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800abac:	b580      	push	{r7, lr}
 800abae:	b088      	sub	sp, #32
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	607a      	str	r2, [r7, #4]
 800abb8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800abbe:	2300      	movs	r3, #0
 800abc0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abc2:	f3ef 8305 	mrs	r3, IPSR
 800abc6:	617b      	str	r3, [r7, #20]
  return(result);
 800abc8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d028      	beq.n	800ac20 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800abce:	69bb      	ldr	r3, [r7, #24]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d005      	beq.n	800abe0 <osMessageQueueGet+0x34>
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d002      	beq.n	800abe0 <osMessageQueueGet+0x34>
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d003      	beq.n	800abe8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800abe0:	f06f 0303 	mvn.w	r3, #3
 800abe4:	61fb      	str	r3, [r7, #28]
 800abe6:	e037      	b.n	800ac58 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800abe8:	2300      	movs	r3, #0
 800abea:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800abec:	f107 0310 	add.w	r3, r7, #16
 800abf0:	461a      	mov	r2, r3
 800abf2:	68b9      	ldr	r1, [r7, #8]
 800abf4:	69b8      	ldr	r0, [r7, #24]
 800abf6:	f000 fd1d 	bl	800b634 <xQueueReceiveFromISR>
 800abfa:	4603      	mov	r3, r0
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d003      	beq.n	800ac08 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800ac00:	f06f 0302 	mvn.w	r3, #2
 800ac04:	61fb      	str	r3, [r7, #28]
 800ac06:	e027      	b.n	800ac58 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d024      	beq.n	800ac58 <osMessageQueueGet+0xac>
 800ac0e:	4b15      	ldr	r3, [pc, #84]	@ (800ac64 <osMessageQueueGet+0xb8>)
 800ac10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac14:	601a      	str	r2, [r3, #0]
 800ac16:	f3bf 8f4f 	dsb	sy
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	e01b      	b.n	800ac58 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ac20:	69bb      	ldr	r3, [r7, #24]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d002      	beq.n	800ac2c <osMessageQueueGet+0x80>
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d103      	bne.n	800ac34 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800ac2c:	f06f 0303 	mvn.w	r3, #3
 800ac30:	61fb      	str	r3, [r7, #28]
 800ac32:	e011      	b.n	800ac58 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ac34:	683a      	ldr	r2, [r7, #0]
 800ac36:	68b9      	ldr	r1, [r7, #8]
 800ac38:	69b8      	ldr	r0, [r7, #24]
 800ac3a:	f000 fc19 	bl	800b470 <xQueueReceive>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d009      	beq.n	800ac58 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d003      	beq.n	800ac52 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800ac4a:	f06f 0301 	mvn.w	r3, #1
 800ac4e:	61fb      	str	r3, [r7, #28]
 800ac50:	e002      	b.n	800ac58 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800ac52:	f06f 0302 	mvn.w	r3, #2
 800ac56:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ac58:	69fb      	ldr	r3, [r7, #28]
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3720      	adds	r7, #32
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}
 800ac62:	bf00      	nop
 800ac64:	e000ed04 	.word	0xe000ed04

0800ac68 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b08a      	sub	sp, #40	@ 0x28
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800ac74:	6a3b      	ldr	r3, [r7, #32]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d102      	bne.n	800ac80 <osMessageQueueGetSpace+0x18>
    space = 0U;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac7e:	e023      	b.n	800acc8 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac80:	f3ef 8305 	mrs	r3, IPSR
 800ac84:	61bb      	str	r3, [r7, #24]
  return(result);
 800ac86:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d019      	beq.n	800acc0 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ac8c:	f3ef 8211 	mrs	r2, BASEPRI
 800ac90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac94:	f383 8811 	msr	BASEPRI, r3
 800ac98:	f3bf 8f6f 	isb	sy
 800ac9c:	f3bf 8f4f 	dsb	sy
 800aca0:	613a      	str	r2, [r7, #16]
 800aca2:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800aca4:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 800aca6:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 800aca8:	6a3b      	ldr	r3, [r7, #32]
 800acaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800acac:	6a3b      	ldr	r3, [r7, #32]
 800acae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acb0:	1ad3      	subs	r3, r2, r3
 800acb2:	627b      	str	r3, [r7, #36]	@ 0x24
 800acb4:	69fb      	ldr	r3, [r7, #28]
 800acb6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800acbe:	e003      	b.n	800acc8 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 800acc0:	6a38      	ldr	r0, [r7, #32]
 800acc2:	f000 fd39 	bl	800b738 <uxQueueSpacesAvailable>
 800acc6:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 800acc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800acca:	4618      	mov	r0, r3
 800accc:	3728      	adds	r7, #40	@ 0x28
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
	...

0800acd4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800acd4:	b480      	push	{r7}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	4a07      	ldr	r2, [pc, #28]	@ (800ad00 <vApplicationGetIdleTaskMemory+0x2c>)
 800ace4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	4a06      	ldr	r2, [pc, #24]	@ (800ad04 <vApplicationGetIdleTaskMemory+0x30>)
 800acea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2280      	movs	r2, #128	@ 0x80
 800acf0:	601a      	str	r2, [r3, #0]
}
 800acf2:	bf00      	nop
 800acf4:	3714      	adds	r7, #20
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr
 800acfe:	bf00      	nop
 800ad00:	20000298 	.word	0x20000298
 800ad04:	20000340 	.word	0x20000340

0800ad08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ad08:	b480      	push	{r7}
 800ad0a:	b085      	sub	sp, #20
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	60b9      	str	r1, [r7, #8]
 800ad12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	4a07      	ldr	r2, [pc, #28]	@ (800ad34 <vApplicationGetTimerTaskMemory+0x2c>)
 800ad18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	4a06      	ldr	r2, [pc, #24]	@ (800ad38 <vApplicationGetTimerTaskMemory+0x30>)
 800ad1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ad26:	601a      	str	r2, [r3, #0]
}
 800ad28:	bf00      	nop
 800ad2a:	3714      	adds	r7, #20
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr
 800ad34:	20000540 	.word	0x20000540
 800ad38:	200005e8 	.word	0x200005e8

0800ad3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b083      	sub	sp, #12
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f103 0208 	add.w	r2, r3, #8
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f04f 32ff 	mov.w	r2, #4294967295
 800ad54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f103 0208 	add.w	r2, r3, #8
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f103 0208 	add.w	r2, r3, #8
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ad70:	bf00      	nop
 800ad72:	370c      	adds	r7, #12
 800ad74:	46bd      	mov	sp, r7
 800ad76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7a:	4770      	bx	lr

0800ad7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b083      	sub	sp, #12
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2200      	movs	r2, #0
 800ad88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ad8a:	bf00      	nop
 800ad8c:	370c      	adds	r7, #12
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad94:	4770      	bx	lr

0800ad96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ad96:	b480      	push	{r7}
 800ad98:	b085      	sub	sp, #20
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	6078      	str	r0, [r7, #4]
 800ad9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	689a      	ldr	r2, [r3, #8]
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	689b      	ldr	r3, [r3, #8]
 800adb8:	683a      	ldr	r2, [r7, #0]
 800adba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	683a      	ldr	r2, [r7, #0]
 800adc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800adc2:	683b      	ldr	r3, [r7, #0]
 800adc4:	687a      	ldr	r2, [r7, #4]
 800adc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	1c5a      	adds	r2, r3, #1
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	601a      	str	r2, [r3, #0]
}
 800add2:	bf00      	nop
 800add4:	3714      	adds	r7, #20
 800add6:	46bd      	mov	sp, r7
 800add8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800addc:	4770      	bx	lr

0800adde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800adde:	b480      	push	{r7}
 800ade0:	b085      	sub	sp, #20
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
 800ade6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf4:	d103      	bne.n	800adfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	691b      	ldr	r3, [r3, #16]
 800adfa:	60fb      	str	r3, [r7, #12]
 800adfc:	e00c      	b.n	800ae18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	3308      	adds	r3, #8
 800ae02:	60fb      	str	r3, [r7, #12]
 800ae04:	e002      	b.n	800ae0c <vListInsert+0x2e>
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	60fb      	str	r3, [r7, #12]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	68ba      	ldr	r2, [r7, #8]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d2f6      	bcs.n	800ae06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	685a      	ldr	r2, [r3, #4]
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	683a      	ldr	r2, [r7, #0]
 800ae26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	68fa      	ldr	r2, [r7, #12]
 800ae2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	683a      	ldr	r2, [r7, #0]
 800ae32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	687a      	ldr	r2, [r7, #4]
 800ae38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	1c5a      	adds	r2, r3, #1
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	601a      	str	r2, [r3, #0]
}
 800ae44:	bf00      	nop
 800ae46:	3714      	adds	r7, #20
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	691b      	ldr	r3, [r3, #16]
 800ae5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	687a      	ldr	r2, [r7, #4]
 800ae64:	6892      	ldr	r2, [r2, #8]
 800ae66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	689b      	ldr	r3, [r3, #8]
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	6852      	ldr	r2, [r2, #4]
 800ae70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d103      	bne.n	800ae84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	689a      	ldr	r2, [r3, #8]
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2200      	movs	r2, #0
 800ae88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	1e5a      	subs	r2, r3, #1
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3714      	adds	r7, #20
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr

0800aea4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b084      	sub	sp, #16
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d10b      	bne.n	800aed0 <xQueueGenericReset+0x2c>
	__asm volatile
 800aeb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aebc:	f383 8811 	msr	BASEPRI, r3
 800aec0:	f3bf 8f6f 	isb	sy
 800aec4:	f3bf 8f4f 	dsb	sy
 800aec8:	60bb      	str	r3, [r7, #8]
}
 800aeca:	bf00      	nop
 800aecc:	bf00      	nop
 800aece:	e7fd      	b.n	800aecc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800aed0:	f002 f98a 	bl	800d1e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681a      	ldr	r2, [r3, #0]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aedc:	68f9      	ldr	r1, [r7, #12]
 800aede:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800aee0:	fb01 f303 	mul.w	r3, r1, r3
 800aee4:	441a      	add	r2, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2200      	movs	r2, #0
 800aeee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681a      	ldr	r2, [r3, #0]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681a      	ldr	r2, [r3, #0]
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af00:	3b01      	subs	r3, #1
 800af02:	68f9      	ldr	r1, [r7, #12]
 800af04:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800af06:	fb01 f303 	mul.w	r3, r1, r3
 800af0a:	441a      	add	r2, r3
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	22ff      	movs	r2, #255	@ 0xff
 800af14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	22ff      	movs	r2, #255	@ 0xff
 800af1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d114      	bne.n	800af50 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	691b      	ldr	r3, [r3, #16]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d01a      	beq.n	800af64 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	3310      	adds	r3, #16
 800af32:	4618      	mov	r0, r3
 800af34:	f001 fa24 	bl	800c380 <xTaskRemoveFromEventList>
 800af38:	4603      	mov	r3, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d012      	beq.n	800af64 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800af3e:	4b0d      	ldr	r3, [pc, #52]	@ (800af74 <xQueueGenericReset+0xd0>)
 800af40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af44:	601a      	str	r2, [r3, #0]
 800af46:	f3bf 8f4f 	dsb	sy
 800af4a:	f3bf 8f6f 	isb	sy
 800af4e:	e009      	b.n	800af64 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	3310      	adds	r3, #16
 800af54:	4618      	mov	r0, r3
 800af56:	f7ff fef1 	bl	800ad3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	3324      	adds	r3, #36	@ 0x24
 800af5e:	4618      	mov	r0, r3
 800af60:	f7ff feec 	bl	800ad3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800af64:	f002 f972 	bl	800d24c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800af68:	2301      	movs	r3, #1
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3710      	adds	r7, #16
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
 800af72:	bf00      	nop
 800af74:	e000ed04 	.word	0xe000ed04

0800af78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b08e      	sub	sp, #56	@ 0x38
 800af7c:	af02      	add	r7, sp, #8
 800af7e:	60f8      	str	r0, [r7, #12]
 800af80:	60b9      	str	r1, [r7, #8]
 800af82:	607a      	str	r2, [r7, #4]
 800af84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d10b      	bne.n	800afa4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800af8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af90:	f383 8811 	msr	BASEPRI, r3
 800af94:	f3bf 8f6f 	isb	sy
 800af98:	f3bf 8f4f 	dsb	sy
 800af9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800af9e:	bf00      	nop
 800afa0:	bf00      	nop
 800afa2:	e7fd      	b.n	800afa0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10b      	bne.n	800afc2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800afaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afae:	f383 8811 	msr	BASEPRI, r3
 800afb2:	f3bf 8f6f 	isb	sy
 800afb6:	f3bf 8f4f 	dsb	sy
 800afba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800afbc:	bf00      	nop
 800afbe:	bf00      	nop
 800afc0:	e7fd      	b.n	800afbe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d002      	beq.n	800afce <xQueueGenericCreateStatic+0x56>
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d001      	beq.n	800afd2 <xQueueGenericCreateStatic+0x5a>
 800afce:	2301      	movs	r3, #1
 800afd0:	e000      	b.n	800afd4 <xQueueGenericCreateStatic+0x5c>
 800afd2:	2300      	movs	r3, #0
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d10b      	bne.n	800aff0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800afd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afdc:	f383 8811 	msr	BASEPRI, r3
 800afe0:	f3bf 8f6f 	isb	sy
 800afe4:	f3bf 8f4f 	dsb	sy
 800afe8:	623b      	str	r3, [r7, #32]
}
 800afea:	bf00      	nop
 800afec:	bf00      	nop
 800afee:	e7fd      	b.n	800afec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d102      	bne.n	800affc <xQueueGenericCreateStatic+0x84>
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d101      	bne.n	800b000 <xQueueGenericCreateStatic+0x88>
 800affc:	2301      	movs	r3, #1
 800affe:	e000      	b.n	800b002 <xQueueGenericCreateStatic+0x8a>
 800b000:	2300      	movs	r3, #0
 800b002:	2b00      	cmp	r3, #0
 800b004:	d10b      	bne.n	800b01e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b00a:	f383 8811 	msr	BASEPRI, r3
 800b00e:	f3bf 8f6f 	isb	sy
 800b012:	f3bf 8f4f 	dsb	sy
 800b016:	61fb      	str	r3, [r7, #28]
}
 800b018:	bf00      	nop
 800b01a:	bf00      	nop
 800b01c:	e7fd      	b.n	800b01a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b01e:	2350      	movs	r3, #80	@ 0x50
 800b020:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	2b50      	cmp	r3, #80	@ 0x50
 800b026:	d00b      	beq.n	800b040 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b02c:	f383 8811 	msr	BASEPRI, r3
 800b030:	f3bf 8f6f 	isb	sy
 800b034:	f3bf 8f4f 	dsb	sy
 800b038:	61bb      	str	r3, [r7, #24]
}
 800b03a:	bf00      	nop
 800b03c:	bf00      	nop
 800b03e:	e7fd      	b.n	800b03c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b040:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d00d      	beq.n	800b068 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b04c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b04e:	2201      	movs	r2, #1
 800b050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b054:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b05a:	9300      	str	r3, [sp, #0]
 800b05c:	4613      	mov	r3, r2
 800b05e:	687a      	ldr	r2, [r7, #4]
 800b060:	68b9      	ldr	r1, [r7, #8]
 800b062:	68f8      	ldr	r0, [r7, #12]
 800b064:	f000 f840 	bl	800b0e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b06a:	4618      	mov	r0, r3
 800b06c:	3730      	adds	r7, #48	@ 0x30
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}

0800b072 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b072:	b580      	push	{r7, lr}
 800b074:	b08a      	sub	sp, #40	@ 0x28
 800b076:	af02      	add	r7, sp, #8
 800b078:	60f8      	str	r0, [r7, #12]
 800b07a:	60b9      	str	r1, [r7, #8]
 800b07c:	4613      	mov	r3, r2
 800b07e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d10b      	bne.n	800b09e <xQueueGenericCreate+0x2c>
	__asm volatile
 800b086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b08a:	f383 8811 	msr	BASEPRI, r3
 800b08e:	f3bf 8f6f 	isb	sy
 800b092:	f3bf 8f4f 	dsb	sy
 800b096:	613b      	str	r3, [r7, #16]
}
 800b098:	bf00      	nop
 800b09a:	bf00      	nop
 800b09c:	e7fd      	b.n	800b09a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	68ba      	ldr	r2, [r7, #8]
 800b0a2:	fb02 f303 	mul.w	r3, r2, r3
 800b0a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	3350      	adds	r3, #80	@ 0x50
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f002 f9bd 	bl	800d42c <pvPortMalloc>
 800b0b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b0b4:	69bb      	ldr	r3, [r7, #24]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d011      	beq.n	800b0de <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b0ba:	69bb      	ldr	r3, [r7, #24]
 800b0bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b0be:	697b      	ldr	r3, [r7, #20]
 800b0c0:	3350      	adds	r3, #80	@ 0x50
 800b0c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b0c4:	69bb      	ldr	r3, [r7, #24]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b0cc:	79fa      	ldrb	r2, [r7, #7]
 800b0ce:	69bb      	ldr	r3, [r7, #24]
 800b0d0:	9300      	str	r3, [sp, #0]
 800b0d2:	4613      	mov	r3, r2
 800b0d4:	697a      	ldr	r2, [r7, #20]
 800b0d6:	68b9      	ldr	r1, [r7, #8]
 800b0d8:	68f8      	ldr	r0, [r7, #12]
 800b0da:	f000 f805 	bl	800b0e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b0de:	69bb      	ldr	r3, [r7, #24]
	}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3720      	adds	r7, #32
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	60f8      	str	r0, [r7, #12]
 800b0f0:	60b9      	str	r1, [r7, #8]
 800b0f2:	607a      	str	r2, [r7, #4]
 800b0f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d103      	bne.n	800b104 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b0fc:	69bb      	ldr	r3, [r7, #24]
 800b0fe:	69ba      	ldr	r2, [r7, #24]
 800b100:	601a      	str	r2, [r3, #0]
 800b102:	e002      	b.n	800b10a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b104:	69bb      	ldr	r3, [r7, #24]
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b10a:	69bb      	ldr	r3, [r7, #24]
 800b10c:	68fa      	ldr	r2, [r7, #12]
 800b10e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	68ba      	ldr	r2, [r7, #8]
 800b114:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b116:	2101      	movs	r1, #1
 800b118:	69b8      	ldr	r0, [r7, #24]
 800b11a:	f7ff fec3 	bl	800aea4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	78fa      	ldrb	r2, [r7, #3]
 800b122:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b126:	bf00      	nop
 800b128:	3710      	adds	r7, #16
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
	...

0800b130 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b08e      	sub	sp, #56	@ 0x38
 800b134:	af00      	add	r7, sp, #0
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	60b9      	str	r1, [r7, #8]
 800b13a:	607a      	str	r2, [r7, #4]
 800b13c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b13e:	2300      	movs	r3, #0
 800b140:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d10b      	bne.n	800b164 <xQueueGenericSend+0x34>
	__asm volatile
 800b14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b150:	f383 8811 	msr	BASEPRI, r3
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	f3bf 8f4f 	dsb	sy
 800b15c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b15e:	bf00      	nop
 800b160:	bf00      	nop
 800b162:	e7fd      	b.n	800b160 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d103      	bne.n	800b172 <xQueueGenericSend+0x42>
 800b16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b16c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d101      	bne.n	800b176 <xQueueGenericSend+0x46>
 800b172:	2301      	movs	r3, #1
 800b174:	e000      	b.n	800b178 <xQueueGenericSend+0x48>
 800b176:	2300      	movs	r3, #0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d10b      	bne.n	800b194 <xQueueGenericSend+0x64>
	__asm volatile
 800b17c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b180:	f383 8811 	msr	BASEPRI, r3
 800b184:	f3bf 8f6f 	isb	sy
 800b188:	f3bf 8f4f 	dsb	sy
 800b18c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b18e:	bf00      	nop
 800b190:	bf00      	nop
 800b192:	e7fd      	b.n	800b190 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	2b02      	cmp	r3, #2
 800b198:	d103      	bne.n	800b1a2 <xQueueGenericSend+0x72>
 800b19a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b19c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b19e:	2b01      	cmp	r3, #1
 800b1a0:	d101      	bne.n	800b1a6 <xQueueGenericSend+0x76>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	e000      	b.n	800b1a8 <xQueueGenericSend+0x78>
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d10b      	bne.n	800b1c4 <xQueueGenericSend+0x94>
	__asm volatile
 800b1ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b0:	f383 8811 	msr	BASEPRI, r3
 800b1b4:	f3bf 8f6f 	isb	sy
 800b1b8:	f3bf 8f4f 	dsb	sy
 800b1bc:	623b      	str	r3, [r7, #32]
}
 800b1be:	bf00      	nop
 800b1c0:	bf00      	nop
 800b1c2:	e7fd      	b.n	800b1c0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b1c4:	f001 faa2 	bl	800c70c <xTaskGetSchedulerState>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d102      	bne.n	800b1d4 <xQueueGenericSend+0xa4>
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d101      	bne.n	800b1d8 <xQueueGenericSend+0xa8>
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	e000      	b.n	800b1da <xQueueGenericSend+0xaa>
 800b1d8:	2300      	movs	r3, #0
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d10b      	bne.n	800b1f6 <xQueueGenericSend+0xc6>
	__asm volatile
 800b1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e2:	f383 8811 	msr	BASEPRI, r3
 800b1e6:	f3bf 8f6f 	isb	sy
 800b1ea:	f3bf 8f4f 	dsb	sy
 800b1ee:	61fb      	str	r3, [r7, #28]
}
 800b1f0:	bf00      	nop
 800b1f2:	bf00      	nop
 800b1f4:	e7fd      	b.n	800b1f2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1f6:	f001 fff7 	bl	800d1e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b202:	429a      	cmp	r2, r3
 800b204:	d302      	bcc.n	800b20c <xQueueGenericSend+0xdc>
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	2b02      	cmp	r3, #2
 800b20a:	d129      	bne.n	800b260 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b20c:	683a      	ldr	r2, [r7, #0]
 800b20e:	68b9      	ldr	r1, [r7, #8]
 800b210:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b212:	f000 fab5 	bl	800b780 <prvCopyDataToQueue>
 800b216:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d010      	beq.n	800b242 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b222:	3324      	adds	r3, #36	@ 0x24
 800b224:	4618      	mov	r0, r3
 800b226:	f001 f8ab 	bl	800c380 <xTaskRemoveFromEventList>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d013      	beq.n	800b258 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b230:	4b3f      	ldr	r3, [pc, #252]	@ (800b330 <xQueueGenericSend+0x200>)
 800b232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b236:	601a      	str	r2, [r3, #0]
 800b238:	f3bf 8f4f 	dsb	sy
 800b23c:	f3bf 8f6f 	isb	sy
 800b240:	e00a      	b.n	800b258 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b244:	2b00      	cmp	r3, #0
 800b246:	d007      	beq.n	800b258 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b248:	4b39      	ldr	r3, [pc, #228]	@ (800b330 <xQueueGenericSend+0x200>)
 800b24a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b24e:	601a      	str	r2, [r3, #0]
 800b250:	f3bf 8f4f 	dsb	sy
 800b254:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b258:	f001 fff8 	bl	800d24c <vPortExitCritical>
				return pdPASS;
 800b25c:	2301      	movs	r3, #1
 800b25e:	e063      	b.n	800b328 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d103      	bne.n	800b26e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b266:	f001 fff1 	bl	800d24c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b26a:	2300      	movs	r3, #0
 800b26c:	e05c      	b.n	800b328 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b26e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b270:	2b00      	cmp	r3, #0
 800b272:	d106      	bne.n	800b282 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b274:	f107 0314 	add.w	r3, r7, #20
 800b278:	4618      	mov	r0, r3
 800b27a:	f001 f8e5 	bl	800c448 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b27e:	2301      	movs	r3, #1
 800b280:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b282:	f001 ffe3 	bl	800d24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b286:	f000 fe4d 	bl	800bf24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b28a:	f001 ffad 	bl	800d1e8 <vPortEnterCritical>
 800b28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b290:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b294:	b25b      	sxtb	r3, r3
 800b296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b29a:	d103      	bne.n	800b2a4 <xQueueGenericSend+0x174>
 800b29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29e:	2200      	movs	r2, #0
 800b2a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2aa:	b25b      	sxtb	r3, r3
 800b2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b0:	d103      	bne.n	800b2ba <xQueueGenericSend+0x18a>
 800b2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2ba:	f001 ffc7 	bl	800d24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b2be:	1d3a      	adds	r2, r7, #4
 800b2c0:	f107 0314 	add.w	r3, r7, #20
 800b2c4:	4611      	mov	r1, r2
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f001 f8d4 	bl	800c474 <xTaskCheckForTimeOut>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d124      	bne.n	800b31c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b2d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b2d4:	f000 fb4c 	bl	800b970 <prvIsQueueFull>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d018      	beq.n	800b310 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e0:	3310      	adds	r3, #16
 800b2e2:	687a      	ldr	r2, [r7, #4]
 800b2e4:	4611      	mov	r1, r2
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f000 fff8 	bl	800c2dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b2ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b2ee:	f000 fad7 	bl	800b8a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b2f2:	f000 fe25 	bl	800bf40 <xTaskResumeAll>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	f47f af7c 	bne.w	800b1f6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b2fe:	4b0c      	ldr	r3, [pc, #48]	@ (800b330 <xQueueGenericSend+0x200>)
 800b300:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b304:	601a      	str	r2, [r3, #0]
 800b306:	f3bf 8f4f 	dsb	sy
 800b30a:	f3bf 8f6f 	isb	sy
 800b30e:	e772      	b.n	800b1f6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b310:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b312:	f000 fac5 	bl	800b8a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b316:	f000 fe13 	bl	800bf40 <xTaskResumeAll>
 800b31a:	e76c      	b.n	800b1f6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b31c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b31e:	f000 fabf 	bl	800b8a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b322:	f000 fe0d 	bl	800bf40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b326:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3738      	adds	r7, #56	@ 0x38
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}
 800b330:	e000ed04 	.word	0xe000ed04

0800b334 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b090      	sub	sp, #64	@ 0x40
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	607a      	str	r2, [r7, #4]
 800b340:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d10b      	bne.n	800b364 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b350:	f383 8811 	msr	BASEPRI, r3
 800b354:	f3bf 8f6f 	isb	sy
 800b358:	f3bf 8f4f 	dsb	sy
 800b35c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b35e:	bf00      	nop
 800b360:	bf00      	nop
 800b362:	e7fd      	b.n	800b360 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d103      	bne.n	800b372 <xQueueGenericSendFromISR+0x3e>
 800b36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b36c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d101      	bne.n	800b376 <xQueueGenericSendFromISR+0x42>
 800b372:	2301      	movs	r3, #1
 800b374:	e000      	b.n	800b378 <xQueueGenericSendFromISR+0x44>
 800b376:	2300      	movs	r3, #0
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d10b      	bne.n	800b394 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b37c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b380:	f383 8811 	msr	BASEPRI, r3
 800b384:	f3bf 8f6f 	isb	sy
 800b388:	f3bf 8f4f 	dsb	sy
 800b38c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b38e:	bf00      	nop
 800b390:	bf00      	nop
 800b392:	e7fd      	b.n	800b390 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	2b02      	cmp	r3, #2
 800b398:	d103      	bne.n	800b3a2 <xQueueGenericSendFromISR+0x6e>
 800b39a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b39c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b39e:	2b01      	cmp	r3, #1
 800b3a0:	d101      	bne.n	800b3a6 <xQueueGenericSendFromISR+0x72>
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	e000      	b.n	800b3a8 <xQueueGenericSendFromISR+0x74>
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d10b      	bne.n	800b3c4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b3ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	623b      	str	r3, [r7, #32]
}
 800b3be:	bf00      	nop
 800b3c0:	bf00      	nop
 800b3c2:	e7fd      	b.n	800b3c0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b3c4:	f001 fff0 	bl	800d3a8 <vPortValidateInterruptPriority>
	__asm volatile
 800b3c8:	f3ef 8211 	mrs	r2, BASEPRI
 800b3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d0:	f383 8811 	msr	BASEPRI, r3
 800b3d4:	f3bf 8f6f 	isb	sy
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	61fa      	str	r2, [r7, #28]
 800b3de:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800b3e0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b3e2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d302      	bcc.n	800b3f6 <xQueueGenericSendFromISR+0xc2>
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	2b02      	cmp	r3, #2
 800b3f4:	d12f      	bne.n	800b456 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b3f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b3fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b404:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b406:	683a      	ldr	r2, [r7, #0]
 800b408:	68b9      	ldr	r1, [r7, #8]
 800b40a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b40c:	f000 f9b8 	bl	800b780 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b410:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b414:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b418:	d112      	bne.n	800b440 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b41c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d016      	beq.n	800b450 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b424:	3324      	adds	r3, #36	@ 0x24
 800b426:	4618      	mov	r0, r3
 800b428:	f000 ffaa 	bl	800c380 <xTaskRemoveFromEventList>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d00e      	beq.n	800b450 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d00b      	beq.n	800b450 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	601a      	str	r2, [r3, #0]
 800b43e:	e007      	b.n	800b450 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b440:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b444:	3301      	adds	r3, #1
 800b446:	b2db      	uxtb	r3, r3
 800b448:	b25a      	sxtb	r2, r3
 800b44a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b44c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b450:	2301      	movs	r3, #1
 800b452:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b454:	e001      	b.n	800b45a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b456:	2300      	movs	r3, #0
 800b458:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b45a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b45c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	f383 8811 	msr	BASEPRI, r3
}
 800b464:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3740      	adds	r7, #64	@ 0x40
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b08c      	sub	sp, #48	@ 0x30
 800b474:	af00      	add	r7, sp, #0
 800b476:	60f8      	str	r0, [r7, #12]
 800b478:	60b9      	str	r1, [r7, #8]
 800b47a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b47c:	2300      	movs	r3, #0
 800b47e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b486:	2b00      	cmp	r3, #0
 800b488:	d10b      	bne.n	800b4a2 <xQueueReceive+0x32>
	__asm volatile
 800b48a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b48e:	f383 8811 	msr	BASEPRI, r3
 800b492:	f3bf 8f6f 	isb	sy
 800b496:	f3bf 8f4f 	dsb	sy
 800b49a:	623b      	str	r3, [r7, #32]
}
 800b49c:	bf00      	nop
 800b49e:	bf00      	nop
 800b4a0:	e7fd      	b.n	800b49e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d103      	bne.n	800b4b0 <xQueueReceive+0x40>
 800b4a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d101      	bne.n	800b4b4 <xQueueReceive+0x44>
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	e000      	b.n	800b4b6 <xQueueReceive+0x46>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d10b      	bne.n	800b4d2 <xQueueReceive+0x62>
	__asm volatile
 800b4ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4be:	f383 8811 	msr	BASEPRI, r3
 800b4c2:	f3bf 8f6f 	isb	sy
 800b4c6:	f3bf 8f4f 	dsb	sy
 800b4ca:	61fb      	str	r3, [r7, #28]
}
 800b4cc:	bf00      	nop
 800b4ce:	bf00      	nop
 800b4d0:	e7fd      	b.n	800b4ce <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b4d2:	f001 f91b 	bl	800c70c <xTaskGetSchedulerState>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d102      	bne.n	800b4e2 <xQueueReceive+0x72>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d101      	bne.n	800b4e6 <xQueueReceive+0x76>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	e000      	b.n	800b4e8 <xQueueReceive+0x78>
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d10b      	bne.n	800b504 <xQueueReceive+0x94>
	__asm volatile
 800b4ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f0:	f383 8811 	msr	BASEPRI, r3
 800b4f4:	f3bf 8f6f 	isb	sy
 800b4f8:	f3bf 8f4f 	dsb	sy
 800b4fc:	61bb      	str	r3, [r7, #24]
}
 800b4fe:	bf00      	nop
 800b500:	bf00      	nop
 800b502:	e7fd      	b.n	800b500 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b504:	f001 fe70 	bl	800d1e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b50a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b50c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b510:	2b00      	cmp	r3, #0
 800b512:	d01f      	beq.n	800b554 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b514:	68b9      	ldr	r1, [r7, #8]
 800b516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b518:	f000 f99c 	bl	800b854 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51e:	1e5a      	subs	r2, r3, #1
 800b520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b522:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b526:	691b      	ldr	r3, [r3, #16]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d00f      	beq.n	800b54c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52e:	3310      	adds	r3, #16
 800b530:	4618      	mov	r0, r3
 800b532:	f000 ff25 	bl	800c380 <xTaskRemoveFromEventList>
 800b536:	4603      	mov	r3, r0
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d007      	beq.n	800b54c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b53c:	4b3c      	ldr	r3, [pc, #240]	@ (800b630 <xQueueReceive+0x1c0>)
 800b53e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b542:	601a      	str	r2, [r3, #0]
 800b544:	f3bf 8f4f 	dsb	sy
 800b548:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b54c:	f001 fe7e 	bl	800d24c <vPortExitCritical>
				return pdPASS;
 800b550:	2301      	movs	r3, #1
 800b552:	e069      	b.n	800b628 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d103      	bne.n	800b562 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b55a:	f001 fe77 	bl	800d24c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b55e:	2300      	movs	r3, #0
 800b560:	e062      	b.n	800b628 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b564:	2b00      	cmp	r3, #0
 800b566:	d106      	bne.n	800b576 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b568:	f107 0310 	add.w	r3, r7, #16
 800b56c:	4618      	mov	r0, r3
 800b56e:	f000 ff6b 	bl	800c448 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b572:	2301      	movs	r3, #1
 800b574:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b576:	f001 fe69 	bl	800d24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b57a:	f000 fcd3 	bl	800bf24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b57e:	f001 fe33 	bl	800d1e8 <vPortEnterCritical>
 800b582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b584:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b588:	b25b      	sxtb	r3, r3
 800b58a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b58e:	d103      	bne.n	800b598 <xQueueReceive+0x128>
 800b590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b592:	2200      	movs	r2, #0
 800b594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b59a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b59e:	b25b      	sxtb	r3, r3
 800b5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a4:	d103      	bne.n	800b5ae <xQueueReceive+0x13e>
 800b5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b5ae:	f001 fe4d 	bl	800d24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5b2:	1d3a      	adds	r2, r7, #4
 800b5b4:	f107 0310 	add.w	r3, r7, #16
 800b5b8:	4611      	mov	r1, r2
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f000 ff5a 	bl	800c474 <xTaskCheckForTimeOut>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d123      	bne.n	800b60e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b5c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5c8:	f000 f9bc 	bl	800b944 <prvIsQueueEmpty>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d017      	beq.n	800b602 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b5d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d4:	3324      	adds	r3, #36	@ 0x24
 800b5d6:	687a      	ldr	r2, [r7, #4]
 800b5d8:	4611      	mov	r1, r2
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f000 fe7e 	bl	800c2dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b5e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5e2:	f000 f95d 	bl	800b8a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b5e6:	f000 fcab 	bl	800bf40 <xTaskResumeAll>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d189      	bne.n	800b504 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b5f0:	4b0f      	ldr	r3, [pc, #60]	@ (800b630 <xQueueReceive+0x1c0>)
 800b5f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5f6:	601a      	str	r2, [r3, #0]
 800b5f8:	f3bf 8f4f 	dsb	sy
 800b5fc:	f3bf 8f6f 	isb	sy
 800b600:	e780      	b.n	800b504 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b602:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b604:	f000 f94c 	bl	800b8a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b608:	f000 fc9a 	bl	800bf40 <xTaskResumeAll>
 800b60c:	e77a      	b.n	800b504 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b60e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b610:	f000 f946 	bl	800b8a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b614:	f000 fc94 	bl	800bf40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b618:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b61a:	f000 f993 	bl	800b944 <prvIsQueueEmpty>
 800b61e:	4603      	mov	r3, r0
 800b620:	2b00      	cmp	r3, #0
 800b622:	f43f af6f 	beq.w	800b504 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b626:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3730      	adds	r7, #48	@ 0x30
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}
 800b630:	e000ed04 	.word	0xe000ed04

0800b634 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b08e      	sub	sp, #56	@ 0x38
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b646:	2b00      	cmp	r3, #0
 800b648:	d10b      	bne.n	800b662 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800b64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b64e:	f383 8811 	msr	BASEPRI, r3
 800b652:	f3bf 8f6f 	isb	sy
 800b656:	f3bf 8f4f 	dsb	sy
 800b65a:	623b      	str	r3, [r7, #32]
}
 800b65c:	bf00      	nop
 800b65e:	bf00      	nop
 800b660:	e7fd      	b.n	800b65e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b662:	68bb      	ldr	r3, [r7, #8]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d103      	bne.n	800b670 <xQueueReceiveFromISR+0x3c>
 800b668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b66a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d101      	bne.n	800b674 <xQueueReceiveFromISR+0x40>
 800b670:	2301      	movs	r3, #1
 800b672:	e000      	b.n	800b676 <xQueueReceiveFromISR+0x42>
 800b674:	2300      	movs	r3, #0
 800b676:	2b00      	cmp	r3, #0
 800b678:	d10b      	bne.n	800b692 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800b67a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b67e:	f383 8811 	msr	BASEPRI, r3
 800b682:	f3bf 8f6f 	isb	sy
 800b686:	f3bf 8f4f 	dsb	sy
 800b68a:	61fb      	str	r3, [r7, #28]
}
 800b68c:	bf00      	nop
 800b68e:	bf00      	nop
 800b690:	e7fd      	b.n	800b68e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b692:	f001 fe89 	bl	800d3a8 <vPortValidateInterruptPriority>
	__asm volatile
 800b696:	f3ef 8211 	mrs	r2, BASEPRI
 800b69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b69e:	f383 8811 	msr	BASEPRI, r3
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	f3bf 8f4f 	dsb	sy
 800b6aa:	61ba      	str	r2, [r7, #24]
 800b6ac:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b6ae:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d02f      	beq.n	800b71e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b6c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b6c8:	68b9      	ldr	r1, [r7, #8]
 800b6ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b6cc:	f000 f8c2 	bl	800b854 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b6d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6d2:	1e5a      	subs	r2, r3, #1
 800b6d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6d6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b6d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b6dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6e0:	d112      	bne.n	800b708 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6e4:	691b      	ldr	r3, [r3, #16]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d016      	beq.n	800b718 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ec:	3310      	adds	r3, #16
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f000 fe46 	bl	800c380 <xTaskRemoveFromEventList>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d00e      	beq.n	800b718 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d00b      	beq.n	800b718 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	601a      	str	r2, [r3, #0]
 800b706:	e007      	b.n	800b718 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b708:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b70c:	3301      	adds	r3, #1
 800b70e:	b2db      	uxtb	r3, r3
 800b710:	b25a      	sxtb	r2, r3
 800b712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b714:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800b718:	2301      	movs	r3, #1
 800b71a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b71c:	e001      	b.n	800b722 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800b71e:	2300      	movs	r3, #0
 800b720:	637b      	str	r3, [r7, #52]	@ 0x34
 800b722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b724:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b726:	693b      	ldr	r3, [r7, #16]
 800b728:	f383 8811 	msr	BASEPRI, r3
}
 800b72c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b72e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b730:	4618      	mov	r0, r3
 800b732:	3738      	adds	r7, #56	@ 0x38
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b086      	sub	sp, #24
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b744:	697b      	ldr	r3, [r7, #20]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d10b      	bne.n	800b762 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800b74a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b74e:	f383 8811 	msr	BASEPRI, r3
 800b752:	f3bf 8f6f 	isb	sy
 800b756:	f3bf 8f4f 	dsb	sy
 800b75a:	60fb      	str	r3, [r7, #12]
}
 800b75c:	bf00      	nop
 800b75e:	bf00      	nop
 800b760:	e7fd      	b.n	800b75e <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800b762:	f001 fd41 	bl	800d1e8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b76e:	1ad3      	subs	r3, r2, r3
 800b770:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800b772:	f001 fd6b 	bl	800d24c <vPortExitCritical>

	return uxReturn;
 800b776:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b778:	4618      	mov	r0, r3
 800b77a:	3718      	adds	r7, #24
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b086      	sub	sp, #24
 800b784:	af00      	add	r7, sp, #0
 800b786:	60f8      	str	r0, [r7, #12]
 800b788:	60b9      	str	r1, [r7, #8]
 800b78a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b78c:	2300      	movs	r3, #0
 800b78e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b794:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d10d      	bne.n	800b7ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d14d      	bne.n	800b842 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	689b      	ldr	r3, [r3, #8]
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	f000 ffcc 	bl	800c748 <xTaskPriorityDisinherit>
 800b7b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	609a      	str	r2, [r3, #8]
 800b7b8:	e043      	b.n	800b842 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d119      	bne.n	800b7f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6858      	ldr	r0, [r3, #4]
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7c8:	461a      	mov	r2, r3
 800b7ca:	68b9      	ldr	r1, [r7, #8]
 800b7cc:	f002 fc6e 	bl	800e0ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	685a      	ldr	r2, [r3, #4]
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7d8:	441a      	add	r2, r3
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	685a      	ldr	r2, [r3, #4]
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d32b      	bcc.n	800b842 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681a      	ldr	r2, [r3, #0]
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	605a      	str	r2, [r3, #4]
 800b7f2:	e026      	b.n	800b842 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	68d8      	ldr	r0, [r3, #12]
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7fc:	461a      	mov	r2, r3
 800b7fe:	68b9      	ldr	r1, [r7, #8]
 800b800:	f002 fc54 	bl	800e0ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	68da      	ldr	r2, [r3, #12]
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b80c:	425b      	negs	r3, r3
 800b80e:	441a      	add	r2, r3
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	68da      	ldr	r2, [r3, #12]
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d207      	bcs.n	800b830 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	689a      	ldr	r2, [r3, #8]
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b828:	425b      	negs	r3, r3
 800b82a:	441a      	add	r2, r3
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2b02      	cmp	r3, #2
 800b834:	d105      	bne.n	800b842 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d002      	beq.n	800b842 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	3b01      	subs	r3, #1
 800b840:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	1c5a      	adds	r2, r3, #1
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b84a:	697b      	ldr	r3, [r7, #20]
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3718      	adds	r7, #24
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
 800b85c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b862:	2b00      	cmp	r3, #0
 800b864:	d018      	beq.n	800b898 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	68da      	ldr	r2, [r3, #12]
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b86e:	441a      	add	r2, r3
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	68da      	ldr	r2, [r3, #12]
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	689b      	ldr	r3, [r3, #8]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d303      	bcc.n	800b888 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681a      	ldr	r2, [r3, #0]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	68d9      	ldr	r1, [r3, #12]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b890:	461a      	mov	r2, r3
 800b892:	6838      	ldr	r0, [r7, #0]
 800b894:	f002 fc0a 	bl	800e0ac <memcpy>
	}
}
 800b898:	bf00      	nop
 800b89a:	3708      	adds	r7, #8
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}

0800b8a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b084      	sub	sp, #16
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b8a8:	f001 fc9e 	bl	800d1e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b8b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b8b4:	e011      	b.n	800b8da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d012      	beq.n	800b8e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	3324      	adds	r3, #36	@ 0x24
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f000 fd5c 	bl	800c380 <xTaskRemoveFromEventList>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d001      	beq.n	800b8d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b8ce:	f000 fe35 	bl	800c53c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b8d2:	7bfb      	ldrb	r3, [r7, #15]
 800b8d4:	3b01      	subs	r3, #1
 800b8d6:	b2db      	uxtb	r3, r3
 800b8d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b8da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	dce9      	bgt.n	800b8b6 <prvUnlockQueue+0x16>
 800b8e2:	e000      	b.n	800b8e6 <prvUnlockQueue+0x46>
					break;
 800b8e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	22ff      	movs	r2, #255	@ 0xff
 800b8ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b8ee:	f001 fcad 	bl	800d24c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b8f2:	f001 fc79 	bl	800d1e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b8fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b8fe:	e011      	b.n	800b924 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	691b      	ldr	r3, [r3, #16]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d012      	beq.n	800b92e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	3310      	adds	r3, #16
 800b90c:	4618      	mov	r0, r3
 800b90e:	f000 fd37 	bl	800c380 <xTaskRemoveFromEventList>
 800b912:	4603      	mov	r3, r0
 800b914:	2b00      	cmp	r3, #0
 800b916:	d001      	beq.n	800b91c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b918:	f000 fe10 	bl	800c53c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b91c:	7bbb      	ldrb	r3, [r7, #14]
 800b91e:	3b01      	subs	r3, #1
 800b920:	b2db      	uxtb	r3, r3
 800b922:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b924:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	dce9      	bgt.n	800b900 <prvUnlockQueue+0x60>
 800b92c:	e000      	b.n	800b930 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b92e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	22ff      	movs	r2, #255	@ 0xff
 800b934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b938:	f001 fc88 	bl	800d24c <vPortExitCritical>
}
 800b93c:	bf00      	nop
 800b93e:	3710      	adds	r7, #16
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b084      	sub	sp, #16
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b94c:	f001 fc4c 	bl	800d1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b954:	2b00      	cmp	r3, #0
 800b956:	d102      	bne.n	800b95e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b958:	2301      	movs	r3, #1
 800b95a:	60fb      	str	r3, [r7, #12]
 800b95c:	e001      	b.n	800b962 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b95e:	2300      	movs	r3, #0
 800b960:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b962:	f001 fc73 	bl	800d24c <vPortExitCritical>

	return xReturn;
 800b966:	68fb      	ldr	r3, [r7, #12]
}
 800b968:	4618      	mov	r0, r3
 800b96a:	3710      	adds	r7, #16
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}

0800b970 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b084      	sub	sp, #16
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b978:	f001 fc36 	bl	800d1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b984:	429a      	cmp	r2, r3
 800b986:	d102      	bne.n	800b98e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b988:	2301      	movs	r3, #1
 800b98a:	60fb      	str	r3, [r7, #12]
 800b98c:	e001      	b.n	800b992 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b98e:	2300      	movs	r3, #0
 800b990:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b992:	f001 fc5b 	bl	800d24c <vPortExitCritical>

	return xReturn;
 800b996:	68fb      	ldr	r3, [r7, #12]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3710      	adds	r7, #16
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}

0800b9a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b085      	sub	sp, #20
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
 800b9a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	60fb      	str	r3, [r7, #12]
 800b9ae:	e014      	b.n	800b9da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b9b0:	4a0f      	ldr	r2, [pc, #60]	@ (800b9f0 <vQueueAddToRegistry+0x50>)
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d10b      	bne.n	800b9d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b9bc:	490c      	ldr	r1, [pc, #48]	@ (800b9f0 <vQueueAddToRegistry+0x50>)
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	683a      	ldr	r2, [r7, #0]
 800b9c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b9c6:	4a0a      	ldr	r2, [pc, #40]	@ (800b9f0 <vQueueAddToRegistry+0x50>)
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	00db      	lsls	r3, r3, #3
 800b9cc:	4413      	add	r3, r2
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b9d2:	e006      	b.n	800b9e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	3301      	adds	r3, #1
 800b9d8:	60fb      	str	r3, [r7, #12]
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	2b07      	cmp	r3, #7
 800b9de:	d9e7      	bls.n	800b9b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b9e0:	bf00      	nop
 800b9e2:	bf00      	nop
 800b9e4:	3714      	adds	r7, #20
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop
 800b9f0:	200009e8 	.word	0x200009e8

0800b9f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b086      	sub	sp, #24
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	60f8      	str	r0, [r7, #12]
 800b9fc:	60b9      	str	r1, [r7, #8]
 800b9fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ba04:	f001 fbf0 	bl	800d1e8 <vPortEnterCritical>
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba0e:	b25b      	sxtb	r3, r3
 800ba10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba14:	d103      	bne.n	800ba1e <vQueueWaitForMessageRestricted+0x2a>
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba24:	b25b      	sxtb	r3, r3
 800ba26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba2a:	d103      	bne.n	800ba34 <vQueueWaitForMessageRestricted+0x40>
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba34:	f001 fc0a 	bl	800d24c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d106      	bne.n	800ba4e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	3324      	adds	r3, #36	@ 0x24
 800ba44:	687a      	ldr	r2, [r7, #4]
 800ba46:	68b9      	ldr	r1, [r7, #8]
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f000 fc6d 	bl	800c328 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ba4e:	6978      	ldr	r0, [r7, #20]
 800ba50:	f7ff ff26 	bl	800b8a0 <prvUnlockQueue>
	}
 800ba54:	bf00      	nop
 800ba56:	3718      	adds	r7, #24
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b08e      	sub	sp, #56	@ 0x38
 800ba60:	af04      	add	r7, sp, #16
 800ba62:	60f8      	str	r0, [r7, #12]
 800ba64:	60b9      	str	r1, [r7, #8]
 800ba66:	607a      	str	r2, [r7, #4]
 800ba68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ba6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d10b      	bne.n	800ba88 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ba70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba74:	f383 8811 	msr	BASEPRI, r3
 800ba78:	f3bf 8f6f 	isb	sy
 800ba7c:	f3bf 8f4f 	dsb	sy
 800ba80:	623b      	str	r3, [r7, #32]
}
 800ba82:	bf00      	nop
 800ba84:	bf00      	nop
 800ba86:	e7fd      	b.n	800ba84 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ba88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d10b      	bne.n	800baa6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800ba8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba92:	f383 8811 	msr	BASEPRI, r3
 800ba96:	f3bf 8f6f 	isb	sy
 800ba9a:	f3bf 8f4f 	dsb	sy
 800ba9e:	61fb      	str	r3, [r7, #28]
}
 800baa0:	bf00      	nop
 800baa2:	bf00      	nop
 800baa4:	e7fd      	b.n	800baa2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800baa6:	23a8      	movs	r3, #168	@ 0xa8
 800baa8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	2ba8      	cmp	r3, #168	@ 0xa8
 800baae:	d00b      	beq.n	800bac8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab4:	f383 8811 	msr	BASEPRI, r3
 800bab8:	f3bf 8f6f 	isb	sy
 800babc:	f3bf 8f4f 	dsb	sy
 800bac0:	61bb      	str	r3, [r7, #24]
}
 800bac2:	bf00      	nop
 800bac4:	bf00      	nop
 800bac6:	e7fd      	b.n	800bac4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bac8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800baca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d01e      	beq.n	800bb0e <xTaskCreateStatic+0xb2>
 800bad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d01b      	beq.n	800bb0e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bad8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800badc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bade:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae2:	2202      	movs	r2, #2
 800bae4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bae8:	2300      	movs	r3, #0
 800baea:	9303      	str	r3, [sp, #12]
 800baec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baee:	9302      	str	r3, [sp, #8]
 800baf0:	f107 0314 	add.w	r3, r7, #20
 800baf4:	9301      	str	r3, [sp, #4]
 800baf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf8:	9300      	str	r3, [sp, #0]
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	687a      	ldr	r2, [r7, #4]
 800bafe:	68b9      	ldr	r1, [r7, #8]
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	f000 f851 	bl	800bba8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bb06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb08:	f000 f8f6 	bl	800bcf8 <prvAddNewTaskToReadyList>
 800bb0c:	e001      	b.n	800bb12 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bb12:	697b      	ldr	r3, [r7, #20]
	}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3728      	adds	r7, #40	@ 0x28
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b08c      	sub	sp, #48	@ 0x30
 800bb20:	af04      	add	r7, sp, #16
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	603b      	str	r3, [r7, #0]
 800bb28:	4613      	mov	r3, r2
 800bb2a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bb2c:	88fb      	ldrh	r3, [r7, #6]
 800bb2e:	009b      	lsls	r3, r3, #2
 800bb30:	4618      	mov	r0, r3
 800bb32:	f001 fc7b 	bl	800d42c <pvPortMalloc>
 800bb36:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d00e      	beq.n	800bb5c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bb3e:	20a8      	movs	r0, #168	@ 0xa8
 800bb40:	f001 fc74 	bl	800d42c <pvPortMalloc>
 800bb44:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bb46:	69fb      	ldr	r3, [r7, #28]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d003      	beq.n	800bb54 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bb4c:	69fb      	ldr	r3, [r7, #28]
 800bb4e:	697a      	ldr	r2, [r7, #20]
 800bb50:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb52:	e005      	b.n	800bb60 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bb54:	6978      	ldr	r0, [r7, #20]
 800bb56:	f001 fd37 	bl	800d5c8 <vPortFree>
 800bb5a:	e001      	b.n	800bb60 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bb60:	69fb      	ldr	r3, [r7, #28]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d017      	beq.n	800bb96 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bb66:	69fb      	ldr	r3, [r7, #28]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bb6e:	88fa      	ldrh	r2, [r7, #6]
 800bb70:	2300      	movs	r3, #0
 800bb72:	9303      	str	r3, [sp, #12]
 800bb74:	69fb      	ldr	r3, [r7, #28]
 800bb76:	9302      	str	r3, [sp, #8]
 800bb78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb7a:	9301      	str	r3, [sp, #4]
 800bb7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb7e:	9300      	str	r3, [sp, #0]
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	68b9      	ldr	r1, [r7, #8]
 800bb84:	68f8      	ldr	r0, [r7, #12]
 800bb86:	f000 f80f 	bl	800bba8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bb8a:	69f8      	ldr	r0, [r7, #28]
 800bb8c:	f000 f8b4 	bl	800bcf8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bb90:	2301      	movs	r3, #1
 800bb92:	61bb      	str	r3, [r7, #24]
 800bb94:	e002      	b.n	800bb9c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bb96:	f04f 33ff 	mov.w	r3, #4294967295
 800bb9a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bb9c:	69bb      	ldr	r3, [r7, #24]
	}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3720      	adds	r7, #32
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
	...

0800bba8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b088      	sub	sp, #32
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	60f8      	str	r0, [r7, #12]
 800bbb0:	60b9      	str	r1, [r7, #8]
 800bbb2:	607a      	str	r2, [r7, #4]
 800bbb4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bbb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbb8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	009b      	lsls	r3, r3, #2
 800bbbe:	461a      	mov	r2, r3
 800bbc0:	21a5      	movs	r1, #165	@ 0xa5
 800bbc2:	f002 f9d1 	bl	800df68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bbd0:	3b01      	subs	r3, #1
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	4413      	add	r3, r2
 800bbd6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	f023 0307 	bic.w	r3, r3, #7
 800bbde:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bbe0:	69bb      	ldr	r3, [r7, #24]
 800bbe2:	f003 0307 	and.w	r3, r3, #7
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d00b      	beq.n	800bc02 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bbea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbee:	f383 8811 	msr	BASEPRI, r3
 800bbf2:	f3bf 8f6f 	isb	sy
 800bbf6:	f3bf 8f4f 	dsb	sy
 800bbfa:	617b      	str	r3, [r7, #20]
}
 800bbfc:	bf00      	nop
 800bbfe:	bf00      	nop
 800bc00:	e7fd      	b.n	800bbfe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d01f      	beq.n	800bc48 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bc08:	2300      	movs	r3, #0
 800bc0a:	61fb      	str	r3, [r7, #28]
 800bc0c:	e012      	b.n	800bc34 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bc0e:	68ba      	ldr	r2, [r7, #8]
 800bc10:	69fb      	ldr	r3, [r7, #28]
 800bc12:	4413      	add	r3, r2
 800bc14:	7819      	ldrb	r1, [r3, #0]
 800bc16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc18:	69fb      	ldr	r3, [r7, #28]
 800bc1a:	4413      	add	r3, r2
 800bc1c:	3334      	adds	r3, #52	@ 0x34
 800bc1e:	460a      	mov	r2, r1
 800bc20:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bc22:	68ba      	ldr	r2, [r7, #8]
 800bc24:	69fb      	ldr	r3, [r7, #28]
 800bc26:	4413      	add	r3, r2
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d006      	beq.n	800bc3c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bc2e:	69fb      	ldr	r3, [r7, #28]
 800bc30:	3301      	adds	r3, #1
 800bc32:	61fb      	str	r3, [r7, #28]
 800bc34:	69fb      	ldr	r3, [r7, #28]
 800bc36:	2b0f      	cmp	r3, #15
 800bc38:	d9e9      	bls.n	800bc0e <prvInitialiseNewTask+0x66>
 800bc3a:	e000      	b.n	800bc3e <prvInitialiseNewTask+0x96>
			{
				break;
 800bc3c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bc3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc40:	2200      	movs	r2, #0
 800bc42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bc46:	e003      	b.n	800bc50 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bc48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bc50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc52:	2b37      	cmp	r3, #55	@ 0x37
 800bc54:	d901      	bls.n	800bc5a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bc56:	2337      	movs	r3, #55	@ 0x37
 800bc58:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bc5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc5e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bc60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc64:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bc66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc68:	2200      	movs	r2, #0
 800bc6a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bc6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6e:	3304      	adds	r3, #4
 800bc70:	4618      	mov	r0, r3
 800bc72:	f7ff f883 	bl	800ad7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc78:	3318      	adds	r3, #24
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7ff f87e 	bl	800ad7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc84:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc88:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bc90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc94:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bc9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca0:	2200      	movs	r2, #0
 800bca2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca8:	3354      	adds	r3, #84	@ 0x54
 800bcaa:	224c      	movs	r2, #76	@ 0x4c
 800bcac:	2100      	movs	r1, #0
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f002 f95a 	bl	800df68 <memset>
 800bcb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb6:	4a0d      	ldr	r2, [pc, #52]	@ (800bcec <prvInitialiseNewTask+0x144>)
 800bcb8:	659a      	str	r2, [r3, #88]	@ 0x58
 800bcba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcbc:	4a0c      	ldr	r2, [pc, #48]	@ (800bcf0 <prvInitialiseNewTask+0x148>)
 800bcbe:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bcc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc2:	4a0c      	ldr	r2, [pc, #48]	@ (800bcf4 <prvInitialiseNewTask+0x14c>)
 800bcc4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bcc6:	683a      	ldr	r2, [r7, #0]
 800bcc8:	68f9      	ldr	r1, [r7, #12]
 800bcca:	69b8      	ldr	r0, [r7, #24]
 800bccc:	f001 f95a 	bl	800cf84 <pxPortInitialiseStack>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bcd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d002      	beq.n	800bce2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bcdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bce0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bce2:	bf00      	nop
 800bce4:	3720      	adds	r7, #32
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd80      	pop	{r7, pc}
 800bcea:	bf00      	nop
 800bcec:	2000544c 	.word	0x2000544c
 800bcf0:	200054b4 	.word	0x200054b4
 800bcf4:	2000551c 	.word	0x2000551c

0800bcf8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b082      	sub	sp, #8
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bd00:	f001 fa72 	bl	800d1e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bd04:	4b2d      	ldr	r3, [pc, #180]	@ (800bdbc <prvAddNewTaskToReadyList+0xc4>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	3301      	adds	r3, #1
 800bd0a:	4a2c      	ldr	r2, [pc, #176]	@ (800bdbc <prvAddNewTaskToReadyList+0xc4>)
 800bd0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bd0e:	4b2c      	ldr	r3, [pc, #176]	@ (800bdc0 <prvAddNewTaskToReadyList+0xc8>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d109      	bne.n	800bd2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bd16:	4a2a      	ldr	r2, [pc, #168]	@ (800bdc0 <prvAddNewTaskToReadyList+0xc8>)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bd1c:	4b27      	ldr	r3, [pc, #156]	@ (800bdbc <prvAddNewTaskToReadyList+0xc4>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b01      	cmp	r3, #1
 800bd22:	d110      	bne.n	800bd46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bd24:	f000 fc2e 	bl	800c584 <prvInitialiseTaskLists>
 800bd28:	e00d      	b.n	800bd46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bd2a:	4b26      	ldr	r3, [pc, #152]	@ (800bdc4 <prvAddNewTaskToReadyList+0xcc>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d109      	bne.n	800bd46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bd32:	4b23      	ldr	r3, [pc, #140]	@ (800bdc0 <prvAddNewTaskToReadyList+0xc8>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d802      	bhi.n	800bd46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bd40:	4a1f      	ldr	r2, [pc, #124]	@ (800bdc0 <prvAddNewTaskToReadyList+0xc8>)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bd46:	4b20      	ldr	r3, [pc, #128]	@ (800bdc8 <prvAddNewTaskToReadyList+0xd0>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	4a1e      	ldr	r2, [pc, #120]	@ (800bdc8 <prvAddNewTaskToReadyList+0xd0>)
 800bd4e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bd50:	4b1d      	ldr	r3, [pc, #116]	@ (800bdc8 <prvAddNewTaskToReadyList+0xd0>)
 800bd52:	681a      	ldr	r2, [r3, #0]
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd5c:	4b1b      	ldr	r3, [pc, #108]	@ (800bdcc <prvAddNewTaskToReadyList+0xd4>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d903      	bls.n	800bd6c <prvAddNewTaskToReadyList+0x74>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd68:	4a18      	ldr	r2, [pc, #96]	@ (800bdcc <prvAddNewTaskToReadyList+0xd4>)
 800bd6a:	6013      	str	r3, [r2, #0]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd70:	4613      	mov	r3, r2
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	4413      	add	r3, r2
 800bd76:	009b      	lsls	r3, r3, #2
 800bd78:	4a15      	ldr	r2, [pc, #84]	@ (800bdd0 <prvAddNewTaskToReadyList+0xd8>)
 800bd7a:	441a      	add	r2, r3
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	3304      	adds	r3, #4
 800bd80:	4619      	mov	r1, r3
 800bd82:	4610      	mov	r0, r2
 800bd84:	f7ff f807 	bl	800ad96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bd88:	f001 fa60 	bl	800d24c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bd8c:	4b0d      	ldr	r3, [pc, #52]	@ (800bdc4 <prvAddNewTaskToReadyList+0xcc>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d00e      	beq.n	800bdb2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bd94:	4b0a      	ldr	r3, [pc, #40]	@ (800bdc0 <prvAddNewTaskToReadyList+0xc8>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	d207      	bcs.n	800bdb2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bda2:	4b0c      	ldr	r3, [pc, #48]	@ (800bdd4 <prvAddNewTaskToReadyList+0xdc>)
 800bda4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bda8:	601a      	str	r2, [r3, #0]
 800bdaa:	f3bf 8f4f 	dsb	sy
 800bdae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bdb2:	bf00      	nop
 800bdb4:	3708      	adds	r7, #8
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	bf00      	nop
 800bdbc:	20000efc 	.word	0x20000efc
 800bdc0:	20000a28 	.word	0x20000a28
 800bdc4:	20000f08 	.word	0x20000f08
 800bdc8:	20000f18 	.word	0x20000f18
 800bdcc:	20000f04 	.word	0x20000f04
 800bdd0:	20000a2c 	.word	0x20000a2c
 800bdd4:	e000ed04 	.word	0xe000ed04

0800bdd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b084      	sub	sp, #16
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bde0:	2300      	movs	r3, #0
 800bde2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d018      	beq.n	800be1c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bdea:	4b14      	ldr	r3, [pc, #80]	@ (800be3c <vTaskDelay+0x64>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d00b      	beq.n	800be0a <vTaskDelay+0x32>
	__asm volatile
 800bdf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdf6:	f383 8811 	msr	BASEPRI, r3
 800bdfa:	f3bf 8f6f 	isb	sy
 800bdfe:	f3bf 8f4f 	dsb	sy
 800be02:	60bb      	str	r3, [r7, #8]
}
 800be04:	bf00      	nop
 800be06:	bf00      	nop
 800be08:	e7fd      	b.n	800be06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800be0a:	f000 f88b 	bl	800bf24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800be0e:	2100      	movs	r1, #0
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f000 fd09 	bl	800c828 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800be16:	f000 f893 	bl	800bf40 <xTaskResumeAll>
 800be1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d107      	bne.n	800be32 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800be22:	4b07      	ldr	r3, [pc, #28]	@ (800be40 <vTaskDelay+0x68>)
 800be24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be28:	601a      	str	r2, [r3, #0]
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800be32:	bf00      	nop
 800be34:	3710      	adds	r7, #16
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}
 800be3a:	bf00      	nop
 800be3c:	20000f24 	.word	0x20000f24
 800be40:	e000ed04 	.word	0xe000ed04

0800be44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b08a      	sub	sp, #40	@ 0x28
 800be48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800be4a:	2300      	movs	r3, #0
 800be4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800be4e:	2300      	movs	r3, #0
 800be50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800be52:	463a      	mov	r2, r7
 800be54:	1d39      	adds	r1, r7, #4
 800be56:	f107 0308 	add.w	r3, r7, #8
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe ff3a 	bl	800acd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800be60:	6839      	ldr	r1, [r7, #0]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	68ba      	ldr	r2, [r7, #8]
 800be66:	9202      	str	r2, [sp, #8]
 800be68:	9301      	str	r3, [sp, #4]
 800be6a:	2300      	movs	r3, #0
 800be6c:	9300      	str	r3, [sp, #0]
 800be6e:	2300      	movs	r3, #0
 800be70:	460a      	mov	r2, r1
 800be72:	4924      	ldr	r1, [pc, #144]	@ (800bf04 <vTaskStartScheduler+0xc0>)
 800be74:	4824      	ldr	r0, [pc, #144]	@ (800bf08 <vTaskStartScheduler+0xc4>)
 800be76:	f7ff fdf1 	bl	800ba5c <xTaskCreateStatic>
 800be7a:	4603      	mov	r3, r0
 800be7c:	4a23      	ldr	r2, [pc, #140]	@ (800bf0c <vTaskStartScheduler+0xc8>)
 800be7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800be80:	4b22      	ldr	r3, [pc, #136]	@ (800bf0c <vTaskStartScheduler+0xc8>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d002      	beq.n	800be8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800be88:	2301      	movs	r3, #1
 800be8a:	617b      	str	r3, [r7, #20]
 800be8c:	e001      	b.n	800be92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800be8e:	2300      	movs	r3, #0
 800be90:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	2b01      	cmp	r3, #1
 800be96:	d102      	bne.n	800be9e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800be98:	f000 fd1a 	bl	800c8d0 <xTimerCreateTimerTask>
 800be9c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d11b      	bne.n	800bedc <vTaskStartScheduler+0x98>
	__asm volatile
 800bea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bea8:	f383 8811 	msr	BASEPRI, r3
 800beac:	f3bf 8f6f 	isb	sy
 800beb0:	f3bf 8f4f 	dsb	sy
 800beb4:	613b      	str	r3, [r7, #16]
}
 800beb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800beb8:	4b15      	ldr	r3, [pc, #84]	@ (800bf10 <vTaskStartScheduler+0xcc>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	3354      	adds	r3, #84	@ 0x54
 800bebe:	4a15      	ldr	r2, [pc, #84]	@ (800bf14 <vTaskStartScheduler+0xd0>)
 800bec0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bec2:	4b15      	ldr	r3, [pc, #84]	@ (800bf18 <vTaskStartScheduler+0xd4>)
 800bec4:	f04f 32ff 	mov.w	r2, #4294967295
 800bec8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800beca:	4b14      	ldr	r3, [pc, #80]	@ (800bf1c <vTaskStartScheduler+0xd8>)
 800becc:	2201      	movs	r2, #1
 800bece:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bed0:	4b13      	ldr	r3, [pc, #76]	@ (800bf20 <vTaskStartScheduler+0xdc>)
 800bed2:	2200      	movs	r2, #0
 800bed4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bed6:	f001 f8e3 	bl	800d0a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800beda:	e00f      	b.n	800befc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bee2:	d10b      	bne.n	800befc <vTaskStartScheduler+0xb8>
	__asm volatile
 800bee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee8:	f383 8811 	msr	BASEPRI, r3
 800beec:	f3bf 8f6f 	isb	sy
 800bef0:	f3bf 8f4f 	dsb	sy
 800bef4:	60fb      	str	r3, [r7, #12]
}
 800bef6:	bf00      	nop
 800bef8:	bf00      	nop
 800befa:	e7fd      	b.n	800bef8 <vTaskStartScheduler+0xb4>
}
 800befc:	bf00      	nop
 800befe:	3718      	adds	r7, #24
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}
 800bf04:	0800e1a4 	.word	0x0800e1a4
 800bf08:	0800c555 	.word	0x0800c555
 800bf0c:	20000f20 	.word	0x20000f20
 800bf10:	20000a28 	.word	0x20000a28
 800bf14:	20000040 	.word	0x20000040
 800bf18:	20000f1c 	.word	0x20000f1c
 800bf1c:	20000f08 	.word	0x20000f08
 800bf20:	20000f00 	.word	0x20000f00

0800bf24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bf24:	b480      	push	{r7}
 800bf26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bf28:	4b04      	ldr	r3, [pc, #16]	@ (800bf3c <vTaskSuspendAll+0x18>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	4a03      	ldr	r2, [pc, #12]	@ (800bf3c <vTaskSuspendAll+0x18>)
 800bf30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bf32:	bf00      	nop
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr
 800bf3c:	20000f24 	.word	0x20000f24

0800bf40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b084      	sub	sp, #16
 800bf44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bf46:	2300      	movs	r3, #0
 800bf48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bf4e:	4b42      	ldr	r3, [pc, #264]	@ (800c058 <xTaskResumeAll+0x118>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d10b      	bne.n	800bf6e <xTaskResumeAll+0x2e>
	__asm volatile
 800bf56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf5a:	f383 8811 	msr	BASEPRI, r3
 800bf5e:	f3bf 8f6f 	isb	sy
 800bf62:	f3bf 8f4f 	dsb	sy
 800bf66:	603b      	str	r3, [r7, #0]
}
 800bf68:	bf00      	nop
 800bf6a:	bf00      	nop
 800bf6c:	e7fd      	b.n	800bf6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bf6e:	f001 f93b 	bl	800d1e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bf72:	4b39      	ldr	r3, [pc, #228]	@ (800c058 <xTaskResumeAll+0x118>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	3b01      	subs	r3, #1
 800bf78:	4a37      	ldr	r2, [pc, #220]	@ (800c058 <xTaskResumeAll+0x118>)
 800bf7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf7c:	4b36      	ldr	r3, [pc, #216]	@ (800c058 <xTaskResumeAll+0x118>)
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d162      	bne.n	800c04a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bf84:	4b35      	ldr	r3, [pc, #212]	@ (800c05c <xTaskResumeAll+0x11c>)
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d05e      	beq.n	800c04a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf8c:	e02f      	b.n	800bfee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf8e:	4b34      	ldr	r3, [pc, #208]	@ (800c060 <xTaskResumeAll+0x120>)
 800bf90:	68db      	ldr	r3, [r3, #12]
 800bf92:	68db      	ldr	r3, [r3, #12]
 800bf94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	3318      	adds	r3, #24
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f7fe ff58 	bl	800ae50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	3304      	adds	r3, #4
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f7fe ff53 	bl	800ae50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfae:	4b2d      	ldr	r3, [pc, #180]	@ (800c064 <xTaskResumeAll+0x124>)
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d903      	bls.n	800bfbe <xTaskResumeAll+0x7e>
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfba:	4a2a      	ldr	r2, [pc, #168]	@ (800c064 <xTaskResumeAll+0x124>)
 800bfbc:	6013      	str	r3, [r2, #0]
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfc2:	4613      	mov	r3, r2
 800bfc4:	009b      	lsls	r3, r3, #2
 800bfc6:	4413      	add	r3, r2
 800bfc8:	009b      	lsls	r3, r3, #2
 800bfca:	4a27      	ldr	r2, [pc, #156]	@ (800c068 <xTaskResumeAll+0x128>)
 800bfcc:	441a      	add	r2, r3
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	3304      	adds	r3, #4
 800bfd2:	4619      	mov	r1, r3
 800bfd4:	4610      	mov	r0, r2
 800bfd6:	f7fe fede 	bl	800ad96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfde:	4b23      	ldr	r3, [pc, #140]	@ (800c06c <xTaskResumeAll+0x12c>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d302      	bcc.n	800bfee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bfe8:	4b21      	ldr	r3, [pc, #132]	@ (800c070 <xTaskResumeAll+0x130>)
 800bfea:	2201      	movs	r2, #1
 800bfec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bfee:	4b1c      	ldr	r3, [pc, #112]	@ (800c060 <xTaskResumeAll+0x120>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d1cb      	bne.n	800bf8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d001      	beq.n	800c000 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bffc:	f000 fb66 	bl	800c6cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c000:	4b1c      	ldr	r3, [pc, #112]	@ (800c074 <xTaskResumeAll+0x134>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d010      	beq.n	800c02e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c00c:	f000 f846 	bl	800c09c <xTaskIncrementTick>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d002      	beq.n	800c01c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c016:	4b16      	ldr	r3, [pc, #88]	@ (800c070 <xTaskResumeAll+0x130>)
 800c018:	2201      	movs	r2, #1
 800c01a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	3b01      	subs	r3, #1
 800c020:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d1f1      	bne.n	800c00c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c028:	4b12      	ldr	r3, [pc, #72]	@ (800c074 <xTaskResumeAll+0x134>)
 800c02a:	2200      	movs	r2, #0
 800c02c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c02e:	4b10      	ldr	r3, [pc, #64]	@ (800c070 <xTaskResumeAll+0x130>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d009      	beq.n	800c04a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c036:	2301      	movs	r3, #1
 800c038:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c03a:	4b0f      	ldr	r3, [pc, #60]	@ (800c078 <xTaskResumeAll+0x138>)
 800c03c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c040:	601a      	str	r2, [r3, #0]
 800c042:	f3bf 8f4f 	dsb	sy
 800c046:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c04a:	f001 f8ff 	bl	800d24c <vPortExitCritical>

	return xAlreadyYielded;
 800c04e:	68bb      	ldr	r3, [r7, #8]
}
 800c050:	4618      	mov	r0, r3
 800c052:	3710      	adds	r7, #16
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}
 800c058:	20000f24 	.word	0x20000f24
 800c05c:	20000efc 	.word	0x20000efc
 800c060:	20000ebc 	.word	0x20000ebc
 800c064:	20000f04 	.word	0x20000f04
 800c068:	20000a2c 	.word	0x20000a2c
 800c06c:	20000a28 	.word	0x20000a28
 800c070:	20000f10 	.word	0x20000f10
 800c074:	20000f0c 	.word	0x20000f0c
 800c078:	e000ed04 	.word	0xe000ed04

0800c07c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c07c:	b480      	push	{r7}
 800c07e:	b083      	sub	sp, #12
 800c080:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c082:	4b05      	ldr	r3, [pc, #20]	@ (800c098 <xTaskGetTickCount+0x1c>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c088:	687b      	ldr	r3, [r7, #4]
}
 800c08a:	4618      	mov	r0, r3
 800c08c:	370c      	adds	r7, #12
 800c08e:	46bd      	mov	sp, r7
 800c090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c094:	4770      	bx	lr
 800c096:	bf00      	nop
 800c098:	20000f00 	.word	0x20000f00

0800c09c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b086      	sub	sp, #24
 800c0a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c0a6:	4b4f      	ldr	r3, [pc, #316]	@ (800c1e4 <xTaskIncrementTick+0x148>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	f040 8090 	bne.w	800c1d0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c0b0:	4b4d      	ldr	r3, [pc, #308]	@ (800c1e8 <xTaskIncrementTick+0x14c>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c0b8:	4a4b      	ldr	r2, [pc, #300]	@ (800c1e8 <xTaskIncrementTick+0x14c>)
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d121      	bne.n	800c108 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c0c4:	4b49      	ldr	r3, [pc, #292]	@ (800c1ec <xTaskIncrementTick+0x150>)
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00b      	beq.n	800c0e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800c0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d2:	f383 8811 	msr	BASEPRI, r3
 800c0d6:	f3bf 8f6f 	isb	sy
 800c0da:	f3bf 8f4f 	dsb	sy
 800c0de:	603b      	str	r3, [r7, #0]
}
 800c0e0:	bf00      	nop
 800c0e2:	bf00      	nop
 800c0e4:	e7fd      	b.n	800c0e2 <xTaskIncrementTick+0x46>
 800c0e6:	4b41      	ldr	r3, [pc, #260]	@ (800c1ec <xTaskIncrementTick+0x150>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	60fb      	str	r3, [r7, #12]
 800c0ec:	4b40      	ldr	r3, [pc, #256]	@ (800c1f0 <xTaskIncrementTick+0x154>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	4a3e      	ldr	r2, [pc, #248]	@ (800c1ec <xTaskIncrementTick+0x150>)
 800c0f2:	6013      	str	r3, [r2, #0]
 800c0f4:	4a3e      	ldr	r2, [pc, #248]	@ (800c1f0 <xTaskIncrementTick+0x154>)
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	6013      	str	r3, [r2, #0]
 800c0fa:	4b3e      	ldr	r3, [pc, #248]	@ (800c1f4 <xTaskIncrementTick+0x158>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	3301      	adds	r3, #1
 800c100:	4a3c      	ldr	r2, [pc, #240]	@ (800c1f4 <xTaskIncrementTick+0x158>)
 800c102:	6013      	str	r3, [r2, #0]
 800c104:	f000 fae2 	bl	800c6cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c108:	4b3b      	ldr	r3, [pc, #236]	@ (800c1f8 <xTaskIncrementTick+0x15c>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	693a      	ldr	r2, [r7, #16]
 800c10e:	429a      	cmp	r2, r3
 800c110:	d349      	bcc.n	800c1a6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c112:	4b36      	ldr	r3, [pc, #216]	@ (800c1ec <xTaskIncrementTick+0x150>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d104      	bne.n	800c126 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c11c:	4b36      	ldr	r3, [pc, #216]	@ (800c1f8 <xTaskIncrementTick+0x15c>)
 800c11e:	f04f 32ff 	mov.w	r2, #4294967295
 800c122:	601a      	str	r2, [r3, #0]
					break;
 800c124:	e03f      	b.n	800c1a6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c126:	4b31      	ldr	r3, [pc, #196]	@ (800c1ec <xTaskIncrementTick+0x150>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	68db      	ldr	r3, [r3, #12]
 800c12c:	68db      	ldr	r3, [r3, #12]
 800c12e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	685b      	ldr	r3, [r3, #4]
 800c134:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c136:	693a      	ldr	r2, [r7, #16]
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d203      	bcs.n	800c146 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c13e:	4a2e      	ldr	r2, [pc, #184]	@ (800c1f8 <xTaskIncrementTick+0x15c>)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c144:	e02f      	b.n	800c1a6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	3304      	adds	r3, #4
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7fe fe80 	bl	800ae50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c154:	2b00      	cmp	r3, #0
 800c156:	d004      	beq.n	800c162 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	3318      	adds	r3, #24
 800c15c:	4618      	mov	r0, r3
 800c15e:	f7fe fe77 	bl	800ae50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c166:	4b25      	ldr	r3, [pc, #148]	@ (800c1fc <xTaskIncrementTick+0x160>)
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d903      	bls.n	800c176 <xTaskIncrementTick+0xda>
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c172:	4a22      	ldr	r2, [pc, #136]	@ (800c1fc <xTaskIncrementTick+0x160>)
 800c174:	6013      	str	r3, [r2, #0]
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c17a:	4613      	mov	r3, r2
 800c17c:	009b      	lsls	r3, r3, #2
 800c17e:	4413      	add	r3, r2
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	4a1f      	ldr	r2, [pc, #124]	@ (800c200 <xTaskIncrementTick+0x164>)
 800c184:	441a      	add	r2, r3
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	3304      	adds	r3, #4
 800c18a:	4619      	mov	r1, r3
 800c18c:	4610      	mov	r0, r2
 800c18e:	f7fe fe02 	bl	800ad96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c196:	4b1b      	ldr	r3, [pc, #108]	@ (800c204 <xTaskIncrementTick+0x168>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d3b8      	bcc.n	800c112 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c1a4:	e7b5      	b.n	800c112 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c1a6:	4b17      	ldr	r3, [pc, #92]	@ (800c204 <xTaskIncrementTick+0x168>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1ac:	4914      	ldr	r1, [pc, #80]	@ (800c200 <xTaskIncrementTick+0x164>)
 800c1ae:	4613      	mov	r3, r2
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	4413      	add	r3, r2
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	440b      	add	r3, r1
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	2b01      	cmp	r3, #1
 800c1bc:	d901      	bls.n	800c1c2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c1c2:	4b11      	ldr	r3, [pc, #68]	@ (800c208 <xTaskIncrementTick+0x16c>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d007      	beq.n	800c1da <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	617b      	str	r3, [r7, #20]
 800c1ce:	e004      	b.n	800c1da <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c1d0:	4b0e      	ldr	r3, [pc, #56]	@ (800c20c <xTaskIncrementTick+0x170>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	3301      	adds	r3, #1
 800c1d6:	4a0d      	ldr	r2, [pc, #52]	@ (800c20c <xTaskIncrementTick+0x170>)
 800c1d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c1da:	697b      	ldr	r3, [r7, #20]
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3718      	adds	r7, #24
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}
 800c1e4:	20000f24 	.word	0x20000f24
 800c1e8:	20000f00 	.word	0x20000f00
 800c1ec:	20000eb4 	.word	0x20000eb4
 800c1f0:	20000eb8 	.word	0x20000eb8
 800c1f4:	20000f14 	.word	0x20000f14
 800c1f8:	20000f1c 	.word	0x20000f1c
 800c1fc:	20000f04 	.word	0x20000f04
 800c200:	20000a2c 	.word	0x20000a2c
 800c204:	20000a28 	.word	0x20000a28
 800c208:	20000f10 	.word	0x20000f10
 800c20c:	20000f0c 	.word	0x20000f0c

0800c210 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c210:	b480      	push	{r7}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c216:	4b2b      	ldr	r3, [pc, #172]	@ (800c2c4 <vTaskSwitchContext+0xb4>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d003      	beq.n	800c226 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c21e:	4b2a      	ldr	r3, [pc, #168]	@ (800c2c8 <vTaskSwitchContext+0xb8>)
 800c220:	2201      	movs	r2, #1
 800c222:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c224:	e047      	b.n	800c2b6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c226:	4b28      	ldr	r3, [pc, #160]	@ (800c2c8 <vTaskSwitchContext+0xb8>)
 800c228:	2200      	movs	r2, #0
 800c22a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c22c:	4b27      	ldr	r3, [pc, #156]	@ (800c2cc <vTaskSwitchContext+0xbc>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	60fb      	str	r3, [r7, #12]
 800c232:	e011      	b.n	800c258 <vTaskSwitchContext+0x48>
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d10b      	bne.n	800c252 <vTaskSwitchContext+0x42>
	__asm volatile
 800c23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c23e:	f383 8811 	msr	BASEPRI, r3
 800c242:	f3bf 8f6f 	isb	sy
 800c246:	f3bf 8f4f 	dsb	sy
 800c24a:	607b      	str	r3, [r7, #4]
}
 800c24c:	bf00      	nop
 800c24e:	bf00      	nop
 800c250:	e7fd      	b.n	800c24e <vTaskSwitchContext+0x3e>
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	3b01      	subs	r3, #1
 800c256:	60fb      	str	r3, [r7, #12]
 800c258:	491d      	ldr	r1, [pc, #116]	@ (800c2d0 <vTaskSwitchContext+0xc0>)
 800c25a:	68fa      	ldr	r2, [r7, #12]
 800c25c:	4613      	mov	r3, r2
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	4413      	add	r3, r2
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	440b      	add	r3, r1
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d0e3      	beq.n	800c234 <vTaskSwitchContext+0x24>
 800c26c:	68fa      	ldr	r2, [r7, #12]
 800c26e:	4613      	mov	r3, r2
 800c270:	009b      	lsls	r3, r3, #2
 800c272:	4413      	add	r3, r2
 800c274:	009b      	lsls	r3, r3, #2
 800c276:	4a16      	ldr	r2, [pc, #88]	@ (800c2d0 <vTaskSwitchContext+0xc0>)
 800c278:	4413      	add	r3, r2
 800c27a:	60bb      	str	r3, [r7, #8]
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	685b      	ldr	r3, [r3, #4]
 800c280:	685a      	ldr	r2, [r3, #4]
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	605a      	str	r2, [r3, #4]
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	685a      	ldr	r2, [r3, #4]
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	3308      	adds	r3, #8
 800c28e:	429a      	cmp	r2, r3
 800c290:	d104      	bne.n	800c29c <vTaskSwitchContext+0x8c>
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	685b      	ldr	r3, [r3, #4]
 800c296:	685a      	ldr	r2, [r3, #4]
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	605a      	str	r2, [r3, #4]
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	68db      	ldr	r3, [r3, #12]
 800c2a2:	4a0c      	ldr	r2, [pc, #48]	@ (800c2d4 <vTaskSwitchContext+0xc4>)
 800c2a4:	6013      	str	r3, [r2, #0]
 800c2a6:	4a09      	ldr	r2, [pc, #36]	@ (800c2cc <vTaskSwitchContext+0xbc>)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c2ac:	4b09      	ldr	r3, [pc, #36]	@ (800c2d4 <vTaskSwitchContext+0xc4>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	3354      	adds	r3, #84	@ 0x54
 800c2b2:	4a09      	ldr	r2, [pc, #36]	@ (800c2d8 <vTaskSwitchContext+0xc8>)
 800c2b4:	6013      	str	r3, [r2, #0]
}
 800c2b6:	bf00      	nop
 800c2b8:	3714      	adds	r7, #20
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c0:	4770      	bx	lr
 800c2c2:	bf00      	nop
 800c2c4:	20000f24 	.word	0x20000f24
 800c2c8:	20000f10 	.word	0x20000f10
 800c2cc:	20000f04 	.word	0x20000f04
 800c2d0:	20000a2c 	.word	0x20000a2c
 800c2d4:	20000a28 	.word	0x20000a28
 800c2d8:	20000040 	.word	0x20000040

0800c2dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b084      	sub	sp, #16
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d10b      	bne.n	800c304 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f0:	f383 8811 	msr	BASEPRI, r3
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	f3bf 8f4f 	dsb	sy
 800c2fc:	60fb      	str	r3, [r7, #12]
}
 800c2fe:	bf00      	nop
 800c300:	bf00      	nop
 800c302:	e7fd      	b.n	800c300 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c304:	4b07      	ldr	r3, [pc, #28]	@ (800c324 <vTaskPlaceOnEventList+0x48>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	3318      	adds	r3, #24
 800c30a:	4619      	mov	r1, r3
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f7fe fd66 	bl	800adde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c312:	2101      	movs	r1, #1
 800c314:	6838      	ldr	r0, [r7, #0]
 800c316:	f000 fa87 	bl	800c828 <prvAddCurrentTaskToDelayedList>
}
 800c31a:	bf00      	nop
 800c31c:	3710      	adds	r7, #16
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}
 800c322:	bf00      	nop
 800c324:	20000a28 	.word	0x20000a28

0800c328 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b086      	sub	sp, #24
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	60f8      	str	r0, [r7, #12]
 800c330:	60b9      	str	r1, [r7, #8]
 800c332:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d10b      	bne.n	800c352 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c33e:	f383 8811 	msr	BASEPRI, r3
 800c342:	f3bf 8f6f 	isb	sy
 800c346:	f3bf 8f4f 	dsb	sy
 800c34a:	617b      	str	r3, [r7, #20]
}
 800c34c:	bf00      	nop
 800c34e:	bf00      	nop
 800c350:	e7fd      	b.n	800c34e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c352:	4b0a      	ldr	r3, [pc, #40]	@ (800c37c <vTaskPlaceOnEventListRestricted+0x54>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3318      	adds	r3, #24
 800c358:	4619      	mov	r1, r3
 800c35a:	68f8      	ldr	r0, [r7, #12]
 800c35c:	f7fe fd1b 	bl	800ad96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d002      	beq.n	800c36c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c366:	f04f 33ff 	mov.w	r3, #4294967295
 800c36a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c36c:	6879      	ldr	r1, [r7, #4]
 800c36e:	68b8      	ldr	r0, [r7, #8]
 800c370:	f000 fa5a 	bl	800c828 <prvAddCurrentTaskToDelayedList>
	}
 800c374:	bf00      	nop
 800c376:	3718      	adds	r7, #24
 800c378:	46bd      	mov	sp, r7
 800c37a:	bd80      	pop	{r7, pc}
 800c37c:	20000a28 	.word	0x20000a28

0800c380 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b086      	sub	sp, #24
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	68db      	ldr	r3, [r3, #12]
 800c38c:	68db      	ldr	r3, [r3, #12]
 800c38e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c390:	693b      	ldr	r3, [r7, #16]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d10b      	bne.n	800c3ae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c39a:	f383 8811 	msr	BASEPRI, r3
 800c39e:	f3bf 8f6f 	isb	sy
 800c3a2:	f3bf 8f4f 	dsb	sy
 800c3a6:	60fb      	str	r3, [r7, #12]
}
 800c3a8:	bf00      	nop
 800c3aa:	bf00      	nop
 800c3ac:	e7fd      	b.n	800c3aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	3318      	adds	r3, #24
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	f7fe fd4c 	bl	800ae50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3b8:	4b1d      	ldr	r3, [pc, #116]	@ (800c430 <xTaskRemoveFromEventList+0xb0>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d11d      	bne.n	800c3fc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	3304      	adds	r3, #4
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f7fe fd43 	bl	800ae50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c3ca:	693b      	ldr	r3, [r7, #16]
 800c3cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3ce:	4b19      	ldr	r3, [pc, #100]	@ (800c434 <xTaskRemoveFromEventList+0xb4>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	429a      	cmp	r2, r3
 800c3d4:	d903      	bls.n	800c3de <xTaskRemoveFromEventList+0x5e>
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3da:	4a16      	ldr	r2, [pc, #88]	@ (800c434 <xTaskRemoveFromEventList+0xb4>)
 800c3dc:	6013      	str	r3, [r2, #0]
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3e2:	4613      	mov	r3, r2
 800c3e4:	009b      	lsls	r3, r3, #2
 800c3e6:	4413      	add	r3, r2
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	4a13      	ldr	r2, [pc, #76]	@ (800c438 <xTaskRemoveFromEventList+0xb8>)
 800c3ec:	441a      	add	r2, r3
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	3304      	adds	r3, #4
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	4610      	mov	r0, r2
 800c3f6:	f7fe fcce 	bl	800ad96 <vListInsertEnd>
 800c3fa:	e005      	b.n	800c408 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	3318      	adds	r3, #24
 800c400:	4619      	mov	r1, r3
 800c402:	480e      	ldr	r0, [pc, #56]	@ (800c43c <xTaskRemoveFromEventList+0xbc>)
 800c404:	f7fe fcc7 	bl	800ad96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c40c:	4b0c      	ldr	r3, [pc, #48]	@ (800c440 <xTaskRemoveFromEventList+0xc0>)
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c412:	429a      	cmp	r2, r3
 800c414:	d905      	bls.n	800c422 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c416:	2301      	movs	r3, #1
 800c418:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c41a:	4b0a      	ldr	r3, [pc, #40]	@ (800c444 <xTaskRemoveFromEventList+0xc4>)
 800c41c:	2201      	movs	r2, #1
 800c41e:	601a      	str	r2, [r3, #0]
 800c420:	e001      	b.n	800c426 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c422:	2300      	movs	r3, #0
 800c424:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c426:	697b      	ldr	r3, [r7, #20]
}
 800c428:	4618      	mov	r0, r3
 800c42a:	3718      	adds	r7, #24
 800c42c:	46bd      	mov	sp, r7
 800c42e:	bd80      	pop	{r7, pc}
 800c430:	20000f24 	.word	0x20000f24
 800c434:	20000f04 	.word	0x20000f04
 800c438:	20000a2c 	.word	0x20000a2c
 800c43c:	20000ebc 	.word	0x20000ebc
 800c440:	20000a28 	.word	0x20000a28
 800c444:	20000f10 	.word	0x20000f10

0800c448 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c450:	4b06      	ldr	r3, [pc, #24]	@ (800c46c <vTaskInternalSetTimeOutState+0x24>)
 800c452:	681a      	ldr	r2, [r3, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c458:	4b05      	ldr	r3, [pc, #20]	@ (800c470 <vTaskInternalSetTimeOutState+0x28>)
 800c45a:	681a      	ldr	r2, [r3, #0]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	605a      	str	r2, [r3, #4]
}
 800c460:	bf00      	nop
 800c462:	370c      	adds	r7, #12
 800c464:	46bd      	mov	sp, r7
 800c466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46a:	4770      	bx	lr
 800c46c:	20000f14 	.word	0x20000f14
 800c470:	20000f00 	.word	0x20000f00

0800c474 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b088      	sub	sp, #32
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
 800c47c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d10b      	bne.n	800c49c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c488:	f383 8811 	msr	BASEPRI, r3
 800c48c:	f3bf 8f6f 	isb	sy
 800c490:	f3bf 8f4f 	dsb	sy
 800c494:	613b      	str	r3, [r7, #16]
}
 800c496:	bf00      	nop
 800c498:	bf00      	nop
 800c49a:	e7fd      	b.n	800c498 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d10b      	bne.n	800c4ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4a6:	f383 8811 	msr	BASEPRI, r3
 800c4aa:	f3bf 8f6f 	isb	sy
 800c4ae:	f3bf 8f4f 	dsb	sy
 800c4b2:	60fb      	str	r3, [r7, #12]
}
 800c4b4:	bf00      	nop
 800c4b6:	bf00      	nop
 800c4b8:	e7fd      	b.n	800c4b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c4ba:	f000 fe95 	bl	800d1e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c4be:	4b1d      	ldr	r3, [pc, #116]	@ (800c534 <xTaskCheckForTimeOut+0xc0>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	685b      	ldr	r3, [r3, #4]
 800c4c8:	69ba      	ldr	r2, [r7, #24]
 800c4ca:	1ad3      	subs	r3, r2, r3
 800c4cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4d6:	d102      	bne.n	800c4de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	61fb      	str	r3, [r7, #28]
 800c4dc:	e023      	b.n	800c526 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681a      	ldr	r2, [r3, #0]
 800c4e2:	4b15      	ldr	r3, [pc, #84]	@ (800c538 <xTaskCheckForTimeOut+0xc4>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	429a      	cmp	r2, r3
 800c4e8:	d007      	beq.n	800c4fa <xTaskCheckForTimeOut+0x86>
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	685b      	ldr	r3, [r3, #4]
 800c4ee:	69ba      	ldr	r2, [r7, #24]
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d302      	bcc.n	800c4fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	61fb      	str	r3, [r7, #28]
 800c4f8:	e015      	b.n	800c526 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	697a      	ldr	r2, [r7, #20]
 800c500:	429a      	cmp	r2, r3
 800c502:	d20b      	bcs.n	800c51c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	681a      	ldr	r2, [r3, #0]
 800c508:	697b      	ldr	r3, [r7, #20]
 800c50a:	1ad2      	subs	r2, r2, r3
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f7ff ff99 	bl	800c448 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c516:	2300      	movs	r3, #0
 800c518:	61fb      	str	r3, [r7, #28]
 800c51a:	e004      	b.n	800c526 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	2200      	movs	r2, #0
 800c520:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c522:	2301      	movs	r3, #1
 800c524:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c526:	f000 fe91 	bl	800d24c <vPortExitCritical>

	return xReturn;
 800c52a:	69fb      	ldr	r3, [r7, #28]
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3720      	adds	r7, #32
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	20000f00 	.word	0x20000f00
 800c538:	20000f14 	.word	0x20000f14

0800c53c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c53c:	b480      	push	{r7}
 800c53e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c540:	4b03      	ldr	r3, [pc, #12]	@ (800c550 <vTaskMissedYield+0x14>)
 800c542:	2201      	movs	r2, #1
 800c544:	601a      	str	r2, [r3, #0]
}
 800c546:	bf00      	nop
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr
 800c550:	20000f10 	.word	0x20000f10

0800c554 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b082      	sub	sp, #8
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c55c:	f000 f852 	bl	800c604 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c560:	4b06      	ldr	r3, [pc, #24]	@ (800c57c <prvIdleTask+0x28>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	2b01      	cmp	r3, #1
 800c566:	d9f9      	bls.n	800c55c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c568:	4b05      	ldr	r3, [pc, #20]	@ (800c580 <prvIdleTask+0x2c>)
 800c56a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c56e:	601a      	str	r2, [r3, #0]
 800c570:	f3bf 8f4f 	dsb	sy
 800c574:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c578:	e7f0      	b.n	800c55c <prvIdleTask+0x8>
 800c57a:	bf00      	nop
 800c57c:	20000a2c 	.word	0x20000a2c
 800c580:	e000ed04 	.word	0xe000ed04

0800c584 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b082      	sub	sp, #8
 800c588:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c58a:	2300      	movs	r3, #0
 800c58c:	607b      	str	r3, [r7, #4]
 800c58e:	e00c      	b.n	800c5aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c590:	687a      	ldr	r2, [r7, #4]
 800c592:	4613      	mov	r3, r2
 800c594:	009b      	lsls	r3, r3, #2
 800c596:	4413      	add	r3, r2
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	4a12      	ldr	r2, [pc, #72]	@ (800c5e4 <prvInitialiseTaskLists+0x60>)
 800c59c:	4413      	add	r3, r2
 800c59e:	4618      	mov	r0, r3
 800c5a0:	f7fe fbcc 	bl	800ad3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	607b      	str	r3, [r7, #4]
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2b37      	cmp	r3, #55	@ 0x37
 800c5ae:	d9ef      	bls.n	800c590 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c5b0:	480d      	ldr	r0, [pc, #52]	@ (800c5e8 <prvInitialiseTaskLists+0x64>)
 800c5b2:	f7fe fbc3 	bl	800ad3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c5b6:	480d      	ldr	r0, [pc, #52]	@ (800c5ec <prvInitialiseTaskLists+0x68>)
 800c5b8:	f7fe fbc0 	bl	800ad3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c5bc:	480c      	ldr	r0, [pc, #48]	@ (800c5f0 <prvInitialiseTaskLists+0x6c>)
 800c5be:	f7fe fbbd 	bl	800ad3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c5c2:	480c      	ldr	r0, [pc, #48]	@ (800c5f4 <prvInitialiseTaskLists+0x70>)
 800c5c4:	f7fe fbba 	bl	800ad3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c5c8:	480b      	ldr	r0, [pc, #44]	@ (800c5f8 <prvInitialiseTaskLists+0x74>)
 800c5ca:	f7fe fbb7 	bl	800ad3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c5ce:	4b0b      	ldr	r3, [pc, #44]	@ (800c5fc <prvInitialiseTaskLists+0x78>)
 800c5d0:	4a05      	ldr	r2, [pc, #20]	@ (800c5e8 <prvInitialiseTaskLists+0x64>)
 800c5d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c5d4:	4b0a      	ldr	r3, [pc, #40]	@ (800c600 <prvInitialiseTaskLists+0x7c>)
 800c5d6:	4a05      	ldr	r2, [pc, #20]	@ (800c5ec <prvInitialiseTaskLists+0x68>)
 800c5d8:	601a      	str	r2, [r3, #0]
}
 800c5da:	bf00      	nop
 800c5dc:	3708      	adds	r7, #8
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	20000a2c 	.word	0x20000a2c
 800c5e8:	20000e8c 	.word	0x20000e8c
 800c5ec:	20000ea0 	.word	0x20000ea0
 800c5f0:	20000ebc 	.word	0x20000ebc
 800c5f4:	20000ed0 	.word	0x20000ed0
 800c5f8:	20000ee8 	.word	0x20000ee8
 800c5fc:	20000eb4 	.word	0x20000eb4
 800c600:	20000eb8 	.word	0x20000eb8

0800c604 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b082      	sub	sp, #8
 800c608:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c60a:	e019      	b.n	800c640 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c60c:	f000 fdec 	bl	800d1e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c610:	4b10      	ldr	r3, [pc, #64]	@ (800c654 <prvCheckTasksWaitingTermination+0x50>)
 800c612:	68db      	ldr	r3, [r3, #12]
 800c614:	68db      	ldr	r3, [r3, #12]
 800c616:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	3304      	adds	r3, #4
 800c61c:	4618      	mov	r0, r3
 800c61e:	f7fe fc17 	bl	800ae50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c622:	4b0d      	ldr	r3, [pc, #52]	@ (800c658 <prvCheckTasksWaitingTermination+0x54>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	3b01      	subs	r3, #1
 800c628:	4a0b      	ldr	r2, [pc, #44]	@ (800c658 <prvCheckTasksWaitingTermination+0x54>)
 800c62a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c62c:	4b0b      	ldr	r3, [pc, #44]	@ (800c65c <prvCheckTasksWaitingTermination+0x58>)
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	3b01      	subs	r3, #1
 800c632:	4a0a      	ldr	r2, [pc, #40]	@ (800c65c <prvCheckTasksWaitingTermination+0x58>)
 800c634:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c636:	f000 fe09 	bl	800d24c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f000 f810 	bl	800c660 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c640:	4b06      	ldr	r3, [pc, #24]	@ (800c65c <prvCheckTasksWaitingTermination+0x58>)
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d1e1      	bne.n	800c60c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c648:	bf00      	nop
 800c64a:	bf00      	nop
 800c64c:	3708      	adds	r7, #8
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop
 800c654:	20000ed0 	.word	0x20000ed0
 800c658:	20000efc 	.word	0x20000efc
 800c65c:	20000ee4 	.word	0x20000ee4

0800c660 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c660:	b580      	push	{r7, lr}
 800c662:	b084      	sub	sp, #16
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	3354      	adds	r3, #84	@ 0x54
 800c66c:	4618      	mov	r0, r3
 800c66e:	f001 fc83 	bl	800df78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d108      	bne.n	800c68e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c680:	4618      	mov	r0, r3
 800c682:	f000 ffa1 	bl	800d5c8 <vPortFree>
				vPortFree( pxTCB );
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f000 ff9e 	bl	800d5c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c68c:	e019      	b.n	800c6c2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c694:	2b01      	cmp	r3, #1
 800c696:	d103      	bne.n	800c6a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c698:	6878      	ldr	r0, [r7, #4]
 800c69a:	f000 ff95 	bl	800d5c8 <vPortFree>
	}
 800c69e:	e010      	b.n	800c6c2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c6a6:	2b02      	cmp	r3, #2
 800c6a8:	d00b      	beq.n	800c6c2 <prvDeleteTCB+0x62>
	__asm volatile
 800c6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ae:	f383 8811 	msr	BASEPRI, r3
 800c6b2:	f3bf 8f6f 	isb	sy
 800c6b6:	f3bf 8f4f 	dsb	sy
 800c6ba:	60fb      	str	r3, [r7, #12]
}
 800c6bc:	bf00      	nop
 800c6be:	bf00      	nop
 800c6c0:	e7fd      	b.n	800c6be <prvDeleteTCB+0x5e>
	}
 800c6c2:	bf00      	nop
 800c6c4:	3710      	adds	r7, #16
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
	...

0800c6cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b083      	sub	sp, #12
 800c6d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6d2:	4b0c      	ldr	r3, [pc, #48]	@ (800c704 <prvResetNextTaskUnblockTime+0x38>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d104      	bne.n	800c6e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c6dc:	4b0a      	ldr	r3, [pc, #40]	@ (800c708 <prvResetNextTaskUnblockTime+0x3c>)
 800c6de:	f04f 32ff 	mov.w	r2, #4294967295
 800c6e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c6e4:	e008      	b.n	800c6f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6e6:	4b07      	ldr	r3, [pc, #28]	@ (800c704 <prvResetNextTaskUnblockTime+0x38>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	68db      	ldr	r3, [r3, #12]
 800c6ec:	68db      	ldr	r3, [r3, #12]
 800c6ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	685b      	ldr	r3, [r3, #4]
 800c6f4:	4a04      	ldr	r2, [pc, #16]	@ (800c708 <prvResetNextTaskUnblockTime+0x3c>)
 800c6f6:	6013      	str	r3, [r2, #0]
}
 800c6f8:	bf00      	nop
 800c6fa:	370c      	adds	r7, #12
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c702:	4770      	bx	lr
 800c704:	20000eb4 	.word	0x20000eb4
 800c708:	20000f1c 	.word	0x20000f1c

0800c70c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c70c:	b480      	push	{r7}
 800c70e:	b083      	sub	sp, #12
 800c710:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c712:	4b0b      	ldr	r3, [pc, #44]	@ (800c740 <xTaskGetSchedulerState+0x34>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d102      	bne.n	800c720 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c71a:	2301      	movs	r3, #1
 800c71c:	607b      	str	r3, [r7, #4]
 800c71e:	e008      	b.n	800c732 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c720:	4b08      	ldr	r3, [pc, #32]	@ (800c744 <xTaskGetSchedulerState+0x38>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d102      	bne.n	800c72e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c728:	2302      	movs	r3, #2
 800c72a:	607b      	str	r3, [r7, #4]
 800c72c:	e001      	b.n	800c732 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c72e:	2300      	movs	r3, #0
 800c730:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c732:	687b      	ldr	r3, [r7, #4]
	}
 800c734:	4618      	mov	r0, r3
 800c736:	370c      	adds	r7, #12
 800c738:	46bd      	mov	sp, r7
 800c73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73e:	4770      	bx	lr
 800c740:	20000f08 	.word	0x20000f08
 800c744:	20000f24 	.word	0x20000f24

0800c748 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b086      	sub	sp, #24
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c754:	2300      	movs	r3, #0
 800c756:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d058      	beq.n	800c810 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c75e:	4b2f      	ldr	r3, [pc, #188]	@ (800c81c <xTaskPriorityDisinherit+0xd4>)
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	693a      	ldr	r2, [r7, #16]
 800c764:	429a      	cmp	r2, r3
 800c766:	d00b      	beq.n	800c780 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c76c:	f383 8811 	msr	BASEPRI, r3
 800c770:	f3bf 8f6f 	isb	sy
 800c774:	f3bf 8f4f 	dsb	sy
 800c778:	60fb      	str	r3, [r7, #12]
}
 800c77a:	bf00      	nop
 800c77c:	bf00      	nop
 800c77e:	e7fd      	b.n	800c77c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c784:	2b00      	cmp	r3, #0
 800c786:	d10b      	bne.n	800c7a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c78c:	f383 8811 	msr	BASEPRI, r3
 800c790:	f3bf 8f6f 	isb	sy
 800c794:	f3bf 8f4f 	dsb	sy
 800c798:	60bb      	str	r3, [r7, #8]
}
 800c79a:	bf00      	nop
 800c79c:	bf00      	nop
 800c79e:	e7fd      	b.n	800c79c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7a4:	1e5a      	subs	r2, r3, #1
 800c7a6:	693b      	ldr	r3, [r7, #16]
 800c7a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c7aa:	693b      	ldr	r3, [r7, #16]
 800c7ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d02c      	beq.n	800c810 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c7b6:	693b      	ldr	r3, [r7, #16]
 800c7b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d128      	bne.n	800c810 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7be:	693b      	ldr	r3, [r7, #16]
 800c7c0:	3304      	adds	r3, #4
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7fe fb44 	bl	800ae50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c7c8:	693b      	ldr	r3, [r7, #16]
 800c7ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c7cc:	693b      	ldr	r3, [r7, #16]
 800c7ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7e0:	4b0f      	ldr	r3, [pc, #60]	@ (800c820 <xTaskPriorityDisinherit+0xd8>)
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d903      	bls.n	800c7f0 <xTaskPriorityDisinherit+0xa8>
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7ec:	4a0c      	ldr	r2, [pc, #48]	@ (800c820 <xTaskPriorityDisinherit+0xd8>)
 800c7ee:	6013      	str	r3, [r2, #0]
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7f4:	4613      	mov	r3, r2
 800c7f6:	009b      	lsls	r3, r3, #2
 800c7f8:	4413      	add	r3, r2
 800c7fa:	009b      	lsls	r3, r3, #2
 800c7fc:	4a09      	ldr	r2, [pc, #36]	@ (800c824 <xTaskPriorityDisinherit+0xdc>)
 800c7fe:	441a      	add	r2, r3
 800c800:	693b      	ldr	r3, [r7, #16]
 800c802:	3304      	adds	r3, #4
 800c804:	4619      	mov	r1, r3
 800c806:	4610      	mov	r0, r2
 800c808:	f7fe fac5 	bl	800ad96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c80c:	2301      	movs	r3, #1
 800c80e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c810:	697b      	ldr	r3, [r7, #20]
	}
 800c812:	4618      	mov	r0, r3
 800c814:	3718      	adds	r7, #24
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}
 800c81a:	bf00      	nop
 800c81c:	20000a28 	.word	0x20000a28
 800c820:	20000f04 	.word	0x20000f04
 800c824:	20000a2c 	.word	0x20000a2c

0800c828 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b084      	sub	sp, #16
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c832:	4b21      	ldr	r3, [pc, #132]	@ (800c8b8 <prvAddCurrentTaskToDelayedList+0x90>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c838:	4b20      	ldr	r3, [pc, #128]	@ (800c8bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	3304      	adds	r3, #4
 800c83e:	4618      	mov	r0, r3
 800c840:	f7fe fb06 	bl	800ae50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c84a:	d10a      	bne.n	800c862 <prvAddCurrentTaskToDelayedList+0x3a>
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d007      	beq.n	800c862 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c852:	4b1a      	ldr	r3, [pc, #104]	@ (800c8bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	3304      	adds	r3, #4
 800c858:	4619      	mov	r1, r3
 800c85a:	4819      	ldr	r0, [pc, #100]	@ (800c8c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800c85c:	f7fe fa9b 	bl	800ad96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c860:	e026      	b.n	800c8b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c862:	68fa      	ldr	r2, [r7, #12]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	4413      	add	r3, r2
 800c868:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c86a:	4b14      	ldr	r3, [pc, #80]	@ (800c8bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	68ba      	ldr	r2, [r7, #8]
 800c870:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c872:	68ba      	ldr	r2, [r7, #8]
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	429a      	cmp	r2, r3
 800c878:	d209      	bcs.n	800c88e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c87a:	4b12      	ldr	r3, [pc, #72]	@ (800c8c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c87c:	681a      	ldr	r2, [r3, #0]
 800c87e:	4b0f      	ldr	r3, [pc, #60]	@ (800c8bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	3304      	adds	r3, #4
 800c884:	4619      	mov	r1, r3
 800c886:	4610      	mov	r0, r2
 800c888:	f7fe faa9 	bl	800adde <vListInsert>
}
 800c88c:	e010      	b.n	800c8b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c88e:	4b0e      	ldr	r3, [pc, #56]	@ (800c8c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	4b0a      	ldr	r3, [pc, #40]	@ (800c8bc <prvAddCurrentTaskToDelayedList+0x94>)
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	3304      	adds	r3, #4
 800c898:	4619      	mov	r1, r3
 800c89a:	4610      	mov	r0, r2
 800c89c:	f7fe fa9f 	bl	800adde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c8a0:	4b0a      	ldr	r3, [pc, #40]	@ (800c8cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	68ba      	ldr	r2, [r7, #8]
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	d202      	bcs.n	800c8b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c8aa:	4a08      	ldr	r2, [pc, #32]	@ (800c8cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	6013      	str	r3, [r2, #0]
}
 800c8b0:	bf00      	nop
 800c8b2:	3710      	adds	r7, #16
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	bd80      	pop	{r7, pc}
 800c8b8:	20000f00 	.word	0x20000f00
 800c8bc:	20000a28 	.word	0x20000a28
 800c8c0:	20000ee8 	.word	0x20000ee8
 800c8c4:	20000eb8 	.word	0x20000eb8
 800c8c8:	20000eb4 	.word	0x20000eb4
 800c8cc:	20000f1c 	.word	0x20000f1c

0800c8d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b08a      	sub	sp, #40	@ 0x28
 800c8d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c8da:	f000 fb13 	bl	800cf04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c8de:	4b1d      	ldr	r3, [pc, #116]	@ (800c954 <xTimerCreateTimerTask+0x84>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d021      	beq.n	800c92a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c8ee:	1d3a      	adds	r2, r7, #4
 800c8f0:	f107 0108 	add.w	r1, r7, #8
 800c8f4:	f107 030c 	add.w	r3, r7, #12
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	f7fe fa05 	bl	800ad08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c8fe:	6879      	ldr	r1, [r7, #4]
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	68fa      	ldr	r2, [r7, #12]
 800c904:	9202      	str	r2, [sp, #8]
 800c906:	9301      	str	r3, [sp, #4]
 800c908:	2302      	movs	r3, #2
 800c90a:	9300      	str	r3, [sp, #0]
 800c90c:	2300      	movs	r3, #0
 800c90e:	460a      	mov	r2, r1
 800c910:	4911      	ldr	r1, [pc, #68]	@ (800c958 <xTimerCreateTimerTask+0x88>)
 800c912:	4812      	ldr	r0, [pc, #72]	@ (800c95c <xTimerCreateTimerTask+0x8c>)
 800c914:	f7ff f8a2 	bl	800ba5c <xTaskCreateStatic>
 800c918:	4603      	mov	r3, r0
 800c91a:	4a11      	ldr	r2, [pc, #68]	@ (800c960 <xTimerCreateTimerTask+0x90>)
 800c91c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c91e:	4b10      	ldr	r3, [pc, #64]	@ (800c960 <xTimerCreateTimerTask+0x90>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d001      	beq.n	800c92a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c926:	2301      	movs	r3, #1
 800c928:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d10b      	bne.n	800c948 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c934:	f383 8811 	msr	BASEPRI, r3
 800c938:	f3bf 8f6f 	isb	sy
 800c93c:	f3bf 8f4f 	dsb	sy
 800c940:	613b      	str	r3, [r7, #16]
}
 800c942:	bf00      	nop
 800c944:	bf00      	nop
 800c946:	e7fd      	b.n	800c944 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c948:	697b      	ldr	r3, [r7, #20]
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3718      	adds	r7, #24
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
 800c952:	bf00      	nop
 800c954:	20000f58 	.word	0x20000f58
 800c958:	0800e1ac 	.word	0x0800e1ac
 800c95c:	0800ca9d 	.word	0x0800ca9d
 800c960:	20000f5c 	.word	0x20000f5c

0800c964 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b08a      	sub	sp, #40	@ 0x28
 800c968:	af00      	add	r7, sp, #0
 800c96a:	60f8      	str	r0, [r7, #12]
 800c96c:	60b9      	str	r1, [r7, #8]
 800c96e:	607a      	str	r2, [r7, #4]
 800c970:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c972:	2300      	movs	r3, #0
 800c974:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d10b      	bne.n	800c994 <xTimerGenericCommand+0x30>
	__asm volatile
 800c97c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c980:	f383 8811 	msr	BASEPRI, r3
 800c984:	f3bf 8f6f 	isb	sy
 800c988:	f3bf 8f4f 	dsb	sy
 800c98c:	623b      	str	r3, [r7, #32]
}
 800c98e:	bf00      	nop
 800c990:	bf00      	nop
 800c992:	e7fd      	b.n	800c990 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c994:	4b19      	ldr	r3, [pc, #100]	@ (800c9fc <xTimerGenericCommand+0x98>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d02a      	beq.n	800c9f2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	2b05      	cmp	r3, #5
 800c9ac:	dc18      	bgt.n	800c9e0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c9ae:	f7ff fead 	bl	800c70c <xTaskGetSchedulerState>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	2b02      	cmp	r3, #2
 800c9b6:	d109      	bne.n	800c9cc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c9b8:	4b10      	ldr	r3, [pc, #64]	@ (800c9fc <xTimerGenericCommand+0x98>)
 800c9ba:	6818      	ldr	r0, [r3, #0]
 800c9bc:	f107 0110 	add.w	r1, r7, #16
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9c4:	f7fe fbb4 	bl	800b130 <xQueueGenericSend>
 800c9c8:	6278      	str	r0, [r7, #36]	@ 0x24
 800c9ca:	e012      	b.n	800c9f2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c9cc:	4b0b      	ldr	r3, [pc, #44]	@ (800c9fc <xTimerGenericCommand+0x98>)
 800c9ce:	6818      	ldr	r0, [r3, #0]
 800c9d0:	f107 0110 	add.w	r1, r7, #16
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	f7fe fbaa 	bl	800b130 <xQueueGenericSend>
 800c9dc:	6278      	str	r0, [r7, #36]	@ 0x24
 800c9de:	e008      	b.n	800c9f2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c9e0:	4b06      	ldr	r3, [pc, #24]	@ (800c9fc <xTimerGenericCommand+0x98>)
 800c9e2:	6818      	ldr	r0, [r3, #0]
 800c9e4:	f107 0110 	add.w	r1, r7, #16
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	683a      	ldr	r2, [r7, #0]
 800c9ec:	f7fe fca2 	bl	800b334 <xQueueGenericSendFromISR>
 800c9f0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3728      	adds	r7, #40	@ 0x28
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}
 800c9fc:	20000f58 	.word	0x20000f58

0800ca00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b088      	sub	sp, #32
 800ca04:	af02      	add	r7, sp, #8
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca0a:	4b23      	ldr	r3, [pc, #140]	@ (800ca98 <prvProcessExpiredTimer+0x98>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	68db      	ldr	r3, [r3, #12]
 800ca10:	68db      	ldr	r3, [r3, #12]
 800ca12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	3304      	adds	r3, #4
 800ca18:	4618      	mov	r0, r3
 800ca1a:	f7fe fa19 	bl	800ae50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca24:	f003 0304 	and.w	r3, r3, #4
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d023      	beq.n	800ca74 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	699a      	ldr	r2, [r3, #24]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	18d1      	adds	r1, r2, r3
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	683a      	ldr	r2, [r7, #0]
 800ca38:	6978      	ldr	r0, [r7, #20]
 800ca3a:	f000 f8d5 	bl	800cbe8 <prvInsertTimerInActiveList>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d020      	beq.n	800ca86 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca44:	2300      	movs	r3, #0
 800ca46:	9300      	str	r3, [sp, #0]
 800ca48:	2300      	movs	r3, #0
 800ca4a:	687a      	ldr	r2, [r7, #4]
 800ca4c:	2100      	movs	r1, #0
 800ca4e:	6978      	ldr	r0, [r7, #20]
 800ca50:	f7ff ff88 	bl	800c964 <xTimerGenericCommand>
 800ca54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d114      	bne.n	800ca86 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ca5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca60:	f383 8811 	msr	BASEPRI, r3
 800ca64:	f3bf 8f6f 	isb	sy
 800ca68:	f3bf 8f4f 	dsb	sy
 800ca6c:	60fb      	str	r3, [r7, #12]
}
 800ca6e:	bf00      	nop
 800ca70:	bf00      	nop
 800ca72:	e7fd      	b.n	800ca70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca7a:	f023 0301 	bic.w	r3, r3, #1
 800ca7e:	b2da      	uxtb	r2, r3
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	6a1b      	ldr	r3, [r3, #32]
 800ca8a:	6978      	ldr	r0, [r7, #20]
 800ca8c:	4798      	blx	r3
}
 800ca8e:	bf00      	nop
 800ca90:	3718      	adds	r7, #24
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	20000f50 	.word	0x20000f50

0800ca9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b084      	sub	sp, #16
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800caa4:	f107 0308 	add.w	r3, r7, #8
 800caa8:	4618      	mov	r0, r3
 800caaa:	f000 f859 	bl	800cb60 <prvGetNextExpireTime>
 800caae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	4619      	mov	r1, r3
 800cab4:	68f8      	ldr	r0, [r7, #12]
 800cab6:	f000 f805 	bl	800cac4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800caba:	f000 f8d7 	bl	800cc6c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cabe:	bf00      	nop
 800cac0:	e7f0      	b.n	800caa4 <prvTimerTask+0x8>
	...

0800cac4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b084      	sub	sp, #16
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
 800cacc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cace:	f7ff fa29 	bl	800bf24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cad2:	f107 0308 	add.w	r3, r7, #8
 800cad6:	4618      	mov	r0, r3
 800cad8:	f000 f866 	bl	800cba8 <prvSampleTimeNow>
 800cadc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d130      	bne.n	800cb46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d10a      	bne.n	800cb00 <prvProcessTimerOrBlockTask+0x3c>
 800caea:	687a      	ldr	r2, [r7, #4]
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	429a      	cmp	r2, r3
 800caf0:	d806      	bhi.n	800cb00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800caf2:	f7ff fa25 	bl	800bf40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800caf6:	68f9      	ldr	r1, [r7, #12]
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f7ff ff81 	bl	800ca00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cafe:	e024      	b.n	800cb4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d008      	beq.n	800cb18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cb06:	4b13      	ldr	r3, [pc, #76]	@ (800cb54 <prvProcessTimerOrBlockTask+0x90>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d101      	bne.n	800cb14 <prvProcessTimerOrBlockTask+0x50>
 800cb10:	2301      	movs	r3, #1
 800cb12:	e000      	b.n	800cb16 <prvProcessTimerOrBlockTask+0x52>
 800cb14:	2300      	movs	r3, #0
 800cb16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cb18:	4b0f      	ldr	r3, [pc, #60]	@ (800cb58 <prvProcessTimerOrBlockTask+0x94>)
 800cb1a:	6818      	ldr	r0, [r3, #0]
 800cb1c:	687a      	ldr	r2, [r7, #4]
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	1ad3      	subs	r3, r2, r3
 800cb22:	683a      	ldr	r2, [r7, #0]
 800cb24:	4619      	mov	r1, r3
 800cb26:	f7fe ff65 	bl	800b9f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cb2a:	f7ff fa09 	bl	800bf40 <xTaskResumeAll>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d10a      	bne.n	800cb4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cb34:	4b09      	ldr	r3, [pc, #36]	@ (800cb5c <prvProcessTimerOrBlockTask+0x98>)
 800cb36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb3a:	601a      	str	r2, [r3, #0]
 800cb3c:	f3bf 8f4f 	dsb	sy
 800cb40:	f3bf 8f6f 	isb	sy
}
 800cb44:	e001      	b.n	800cb4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cb46:	f7ff f9fb 	bl	800bf40 <xTaskResumeAll>
}
 800cb4a:	bf00      	nop
 800cb4c:	3710      	adds	r7, #16
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	bf00      	nop
 800cb54:	20000f54 	.word	0x20000f54
 800cb58:	20000f58 	.word	0x20000f58
 800cb5c:	e000ed04 	.word	0xe000ed04

0800cb60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cb60:	b480      	push	{r7}
 800cb62:	b085      	sub	sp, #20
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cb68:	4b0e      	ldr	r3, [pc, #56]	@ (800cba4 <prvGetNextExpireTime+0x44>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d101      	bne.n	800cb76 <prvGetNextExpireTime+0x16>
 800cb72:	2201      	movs	r2, #1
 800cb74:	e000      	b.n	800cb78 <prvGetNextExpireTime+0x18>
 800cb76:	2200      	movs	r2, #0
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d105      	bne.n	800cb90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb84:	4b07      	ldr	r3, [pc, #28]	@ (800cba4 <prvGetNextExpireTime+0x44>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	68db      	ldr	r3, [r3, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	60fb      	str	r3, [r7, #12]
 800cb8e:	e001      	b.n	800cb94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cb90:	2300      	movs	r3, #0
 800cb92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cb94:	68fb      	ldr	r3, [r7, #12]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3714      	adds	r7, #20
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba0:	4770      	bx	lr
 800cba2:	bf00      	nop
 800cba4:	20000f50 	.word	0x20000f50

0800cba8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b084      	sub	sp, #16
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cbb0:	f7ff fa64 	bl	800c07c <xTaskGetTickCount>
 800cbb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cbb6:	4b0b      	ldr	r3, [pc, #44]	@ (800cbe4 <prvSampleTimeNow+0x3c>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	68fa      	ldr	r2, [r7, #12]
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d205      	bcs.n	800cbcc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cbc0:	f000 f93a 	bl	800ce38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	2201      	movs	r2, #1
 800cbc8:	601a      	str	r2, [r3, #0]
 800cbca:	e002      	b.n	800cbd2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cbd2:	4a04      	ldr	r2, [pc, #16]	@ (800cbe4 <prvSampleTimeNow+0x3c>)
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3710      	adds	r7, #16
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	bd80      	pop	{r7, pc}
 800cbe2:	bf00      	nop
 800cbe4:	20000f60 	.word	0x20000f60

0800cbe8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b086      	sub	sp, #24
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	607a      	str	r2, [r7, #4]
 800cbf4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	68ba      	ldr	r2, [r7, #8]
 800cbfe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	68fa      	ldr	r2, [r7, #12]
 800cc04:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cc06:	68ba      	ldr	r2, [r7, #8]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	d812      	bhi.n	800cc34 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc0e:	687a      	ldr	r2, [r7, #4]
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	1ad2      	subs	r2, r2, r3
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	699b      	ldr	r3, [r3, #24]
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d302      	bcc.n	800cc22 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	617b      	str	r3, [r7, #20]
 800cc20:	e01b      	b.n	800cc5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cc22:	4b10      	ldr	r3, [pc, #64]	@ (800cc64 <prvInsertTimerInActiveList+0x7c>)
 800cc24:	681a      	ldr	r2, [r3, #0]
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	3304      	adds	r3, #4
 800cc2a:	4619      	mov	r1, r3
 800cc2c:	4610      	mov	r0, r2
 800cc2e:	f7fe f8d6 	bl	800adde <vListInsert>
 800cc32:	e012      	b.n	800cc5a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cc34:	687a      	ldr	r2, [r7, #4]
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	429a      	cmp	r2, r3
 800cc3a:	d206      	bcs.n	800cc4a <prvInsertTimerInActiveList+0x62>
 800cc3c:	68ba      	ldr	r2, [r7, #8]
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d302      	bcc.n	800cc4a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cc44:	2301      	movs	r3, #1
 800cc46:	617b      	str	r3, [r7, #20]
 800cc48:	e007      	b.n	800cc5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cc4a:	4b07      	ldr	r3, [pc, #28]	@ (800cc68 <prvInsertTimerInActiveList+0x80>)
 800cc4c:	681a      	ldr	r2, [r3, #0]
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	3304      	adds	r3, #4
 800cc52:	4619      	mov	r1, r3
 800cc54:	4610      	mov	r0, r2
 800cc56:	f7fe f8c2 	bl	800adde <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cc5a:	697b      	ldr	r3, [r7, #20]
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3718      	adds	r7, #24
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}
 800cc64:	20000f54 	.word	0x20000f54
 800cc68:	20000f50 	.word	0x20000f50

0800cc6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b08e      	sub	sp, #56	@ 0x38
 800cc70:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cc72:	e0ce      	b.n	800ce12 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	da19      	bge.n	800ccae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cc7a:	1d3b      	adds	r3, r7, #4
 800cc7c:	3304      	adds	r3, #4
 800cc7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cc80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d10b      	bne.n	800cc9e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800cc86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc8a:	f383 8811 	msr	BASEPRI, r3
 800cc8e:	f3bf 8f6f 	isb	sy
 800cc92:	f3bf 8f4f 	dsb	sy
 800cc96:	61fb      	str	r3, [r7, #28]
}
 800cc98:	bf00      	nop
 800cc9a:	bf00      	nop
 800cc9c:	e7fd      	b.n	800cc9a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cc9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cca4:	6850      	ldr	r0, [r2, #4]
 800cca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cca8:	6892      	ldr	r2, [r2, #8]
 800ccaa:	4611      	mov	r1, r2
 800ccac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	f2c0 80ae 	blt.w	800ce12 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ccba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccbc:	695b      	ldr	r3, [r3, #20]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d004      	beq.n	800cccc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ccc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccc4:	3304      	adds	r3, #4
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7fe f8c2 	bl	800ae50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cccc:	463b      	mov	r3, r7
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f7ff ff6a 	bl	800cba8 <prvSampleTimeNow>
 800ccd4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2b09      	cmp	r3, #9
 800ccda:	f200 8097 	bhi.w	800ce0c <prvProcessReceivedCommands+0x1a0>
 800ccde:	a201      	add	r2, pc, #4	@ (adr r2, 800cce4 <prvProcessReceivedCommands+0x78>)
 800cce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cce4:	0800cd0d 	.word	0x0800cd0d
 800cce8:	0800cd0d 	.word	0x0800cd0d
 800ccec:	0800cd0d 	.word	0x0800cd0d
 800ccf0:	0800cd83 	.word	0x0800cd83
 800ccf4:	0800cd97 	.word	0x0800cd97
 800ccf8:	0800cde3 	.word	0x0800cde3
 800ccfc:	0800cd0d 	.word	0x0800cd0d
 800cd00:	0800cd0d 	.word	0x0800cd0d
 800cd04:	0800cd83 	.word	0x0800cd83
 800cd08:	0800cd97 	.word	0x0800cd97
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cd0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd12:	f043 0301 	orr.w	r3, r3, #1
 800cd16:	b2da      	uxtb	r2, r3
 800cd18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cd1e:	68ba      	ldr	r2, [r7, #8]
 800cd20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd22:	699b      	ldr	r3, [r3, #24]
 800cd24:	18d1      	adds	r1, r2, r3
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd2c:	f7ff ff5c 	bl	800cbe8 <prvInsertTimerInActiveList>
 800cd30:	4603      	mov	r3, r0
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d06c      	beq.n	800ce10 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cd36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd38:	6a1b      	ldr	r3, [r3, #32]
 800cd3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd3c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd44:	f003 0304 	and.w	r3, r3, #4
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d061      	beq.n	800ce10 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cd4c:	68ba      	ldr	r2, [r7, #8]
 800cd4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd50:	699b      	ldr	r3, [r3, #24]
 800cd52:	441a      	add	r2, r3
 800cd54:	2300      	movs	r3, #0
 800cd56:	9300      	str	r3, [sp, #0]
 800cd58:	2300      	movs	r3, #0
 800cd5a:	2100      	movs	r1, #0
 800cd5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd5e:	f7ff fe01 	bl	800c964 <xTimerGenericCommand>
 800cd62:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cd64:	6a3b      	ldr	r3, [r7, #32]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d152      	bne.n	800ce10 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800cd6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd6e:	f383 8811 	msr	BASEPRI, r3
 800cd72:	f3bf 8f6f 	isb	sy
 800cd76:	f3bf 8f4f 	dsb	sy
 800cd7a:	61bb      	str	r3, [r7, #24]
}
 800cd7c:	bf00      	nop
 800cd7e:	bf00      	nop
 800cd80:	e7fd      	b.n	800cd7e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd88:	f023 0301 	bic.w	r3, r3, #1
 800cd8c:	b2da      	uxtb	r2, r3
 800cd8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cd94:	e03d      	b.n	800ce12 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cd96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd9c:	f043 0301 	orr.w	r3, r3, #1
 800cda0:	b2da      	uxtb	r2, r3
 800cda2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cda4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cda8:	68ba      	ldr	r2, [r7, #8]
 800cdaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cdae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb0:	699b      	ldr	r3, [r3, #24]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d10b      	bne.n	800cdce <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cdb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdba:	f383 8811 	msr	BASEPRI, r3
 800cdbe:	f3bf 8f6f 	isb	sy
 800cdc2:	f3bf 8f4f 	dsb	sy
 800cdc6:	617b      	str	r3, [r7, #20]
}
 800cdc8:	bf00      	nop
 800cdca:	bf00      	nop
 800cdcc:	e7fd      	b.n	800cdca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cdce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdd0:	699a      	ldr	r2, [r3, #24]
 800cdd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdd4:	18d1      	adds	r1, r2, r3
 800cdd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cddc:	f7ff ff04 	bl	800cbe8 <prvInsertTimerInActiveList>
					break;
 800cde0:	e017      	b.n	800ce12 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cde4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cde8:	f003 0302 	and.w	r3, r3, #2
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d103      	bne.n	800cdf8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cdf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cdf2:	f000 fbe9 	bl	800d5c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cdf6:	e00c      	b.n	800ce12 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cdf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cdfe:	f023 0301 	bic.w	r3, r3, #1
 800ce02:	b2da      	uxtb	r2, r3
 800ce04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ce0a:	e002      	b.n	800ce12 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ce0c:	bf00      	nop
 800ce0e:	e000      	b.n	800ce12 <prvProcessReceivedCommands+0x1a6>
					break;
 800ce10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce12:	4b08      	ldr	r3, [pc, #32]	@ (800ce34 <prvProcessReceivedCommands+0x1c8>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	1d39      	adds	r1, r7, #4
 800ce18:	2200      	movs	r2, #0
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f7fe fb28 	bl	800b470 <xQueueReceive>
 800ce20:	4603      	mov	r3, r0
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	f47f af26 	bne.w	800cc74 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ce28:	bf00      	nop
 800ce2a:	bf00      	nop
 800ce2c:	3730      	adds	r7, #48	@ 0x30
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}
 800ce32:	bf00      	nop
 800ce34:	20000f58 	.word	0x20000f58

0800ce38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b088      	sub	sp, #32
 800ce3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ce3e:	e049      	b.n	800ced4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ce40:	4b2e      	ldr	r3, [pc, #184]	@ (800cefc <prvSwitchTimerLists+0xc4>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	68db      	ldr	r3, [r3, #12]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce4a:	4b2c      	ldr	r3, [pc, #176]	@ (800cefc <prvSwitchTimerLists+0xc4>)
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	68db      	ldr	r3, [r3, #12]
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	3304      	adds	r3, #4
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f7fd fff9 	bl	800ae50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	6a1b      	ldr	r3, [r3, #32]
 800ce62:	68f8      	ldr	r0, [r7, #12]
 800ce64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce6c:	f003 0304 	and.w	r3, r3, #4
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d02f      	beq.n	800ced4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	699b      	ldr	r3, [r3, #24]
 800ce78:	693a      	ldr	r2, [r7, #16]
 800ce7a:	4413      	add	r3, r2
 800ce7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ce7e:	68ba      	ldr	r2, [r7, #8]
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	429a      	cmp	r2, r3
 800ce84:	d90e      	bls.n	800cea4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	68ba      	ldr	r2, [r7, #8]
 800ce8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	68fa      	ldr	r2, [r7, #12]
 800ce90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ce92:	4b1a      	ldr	r3, [pc, #104]	@ (800cefc <prvSwitchTimerLists+0xc4>)
 800ce94:	681a      	ldr	r2, [r3, #0]
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	3304      	adds	r3, #4
 800ce9a:	4619      	mov	r1, r3
 800ce9c:	4610      	mov	r0, r2
 800ce9e:	f7fd ff9e 	bl	800adde <vListInsert>
 800cea2:	e017      	b.n	800ced4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cea4:	2300      	movs	r3, #0
 800cea6:	9300      	str	r3, [sp, #0]
 800cea8:	2300      	movs	r3, #0
 800ceaa:	693a      	ldr	r2, [r7, #16]
 800ceac:	2100      	movs	r1, #0
 800ceae:	68f8      	ldr	r0, [r7, #12]
 800ceb0:	f7ff fd58 	bl	800c964 <xTimerGenericCommand>
 800ceb4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d10b      	bne.n	800ced4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cec0:	f383 8811 	msr	BASEPRI, r3
 800cec4:	f3bf 8f6f 	isb	sy
 800cec8:	f3bf 8f4f 	dsb	sy
 800cecc:	603b      	str	r3, [r7, #0]
}
 800cece:	bf00      	nop
 800ced0:	bf00      	nop
 800ced2:	e7fd      	b.n	800ced0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ced4:	4b09      	ldr	r3, [pc, #36]	@ (800cefc <prvSwitchTimerLists+0xc4>)
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d1b0      	bne.n	800ce40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cede:	4b07      	ldr	r3, [pc, #28]	@ (800cefc <prvSwitchTimerLists+0xc4>)
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cee4:	4b06      	ldr	r3, [pc, #24]	@ (800cf00 <prvSwitchTimerLists+0xc8>)
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a04      	ldr	r2, [pc, #16]	@ (800cefc <prvSwitchTimerLists+0xc4>)
 800ceea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ceec:	4a04      	ldr	r2, [pc, #16]	@ (800cf00 <prvSwitchTimerLists+0xc8>)
 800ceee:	697b      	ldr	r3, [r7, #20]
 800cef0:	6013      	str	r3, [r2, #0]
}
 800cef2:	bf00      	nop
 800cef4:	3718      	adds	r7, #24
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}
 800cefa:	bf00      	nop
 800cefc:	20000f50 	.word	0x20000f50
 800cf00:	20000f54 	.word	0x20000f54

0800cf04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b082      	sub	sp, #8
 800cf08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cf0a:	f000 f96d 	bl	800d1e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cf0e:	4b15      	ldr	r3, [pc, #84]	@ (800cf64 <prvCheckForValidListAndQueue+0x60>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d120      	bne.n	800cf58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cf16:	4814      	ldr	r0, [pc, #80]	@ (800cf68 <prvCheckForValidListAndQueue+0x64>)
 800cf18:	f7fd ff10 	bl	800ad3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cf1c:	4813      	ldr	r0, [pc, #76]	@ (800cf6c <prvCheckForValidListAndQueue+0x68>)
 800cf1e:	f7fd ff0d 	bl	800ad3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cf22:	4b13      	ldr	r3, [pc, #76]	@ (800cf70 <prvCheckForValidListAndQueue+0x6c>)
 800cf24:	4a10      	ldr	r2, [pc, #64]	@ (800cf68 <prvCheckForValidListAndQueue+0x64>)
 800cf26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cf28:	4b12      	ldr	r3, [pc, #72]	@ (800cf74 <prvCheckForValidListAndQueue+0x70>)
 800cf2a:	4a10      	ldr	r2, [pc, #64]	@ (800cf6c <prvCheckForValidListAndQueue+0x68>)
 800cf2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cf2e:	2300      	movs	r3, #0
 800cf30:	9300      	str	r3, [sp, #0]
 800cf32:	4b11      	ldr	r3, [pc, #68]	@ (800cf78 <prvCheckForValidListAndQueue+0x74>)
 800cf34:	4a11      	ldr	r2, [pc, #68]	@ (800cf7c <prvCheckForValidListAndQueue+0x78>)
 800cf36:	2110      	movs	r1, #16
 800cf38:	200a      	movs	r0, #10
 800cf3a:	f7fe f81d 	bl	800af78 <xQueueGenericCreateStatic>
 800cf3e:	4603      	mov	r3, r0
 800cf40:	4a08      	ldr	r2, [pc, #32]	@ (800cf64 <prvCheckForValidListAndQueue+0x60>)
 800cf42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cf44:	4b07      	ldr	r3, [pc, #28]	@ (800cf64 <prvCheckForValidListAndQueue+0x60>)
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d005      	beq.n	800cf58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cf4c:	4b05      	ldr	r3, [pc, #20]	@ (800cf64 <prvCheckForValidListAndQueue+0x60>)
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	490b      	ldr	r1, [pc, #44]	@ (800cf80 <prvCheckForValidListAndQueue+0x7c>)
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fe fd24 	bl	800b9a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cf58:	f000 f978 	bl	800d24c <vPortExitCritical>
}
 800cf5c:	bf00      	nop
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}
 800cf62:	bf00      	nop
 800cf64:	20000f58 	.word	0x20000f58
 800cf68:	20000f28 	.word	0x20000f28
 800cf6c:	20000f3c 	.word	0x20000f3c
 800cf70:	20000f50 	.word	0x20000f50
 800cf74:	20000f54 	.word	0x20000f54
 800cf78:	20001004 	.word	0x20001004
 800cf7c:	20000f64 	.word	0x20000f64
 800cf80:	0800e1b4 	.word	0x0800e1b4

0800cf84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cf84:	b480      	push	{r7}
 800cf86:	b085      	sub	sp, #20
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	60f8      	str	r0, [r7, #12]
 800cf8c:	60b9      	str	r1, [r7, #8]
 800cf8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	3b04      	subs	r3, #4
 800cf94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cf9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	3b04      	subs	r3, #4
 800cfa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	f023 0201 	bic.w	r2, r3, #1
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	3b04      	subs	r3, #4
 800cfb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cfb4:	4a0c      	ldr	r2, [pc, #48]	@ (800cfe8 <pxPortInitialiseStack+0x64>)
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	3b14      	subs	r3, #20
 800cfbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cfc0:	687a      	ldr	r2, [r7, #4]
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	3b04      	subs	r3, #4
 800cfca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	f06f 0202 	mvn.w	r2, #2
 800cfd2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	3b20      	subs	r3, #32
 800cfd8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cfda:	68fb      	ldr	r3, [r7, #12]
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	3714      	adds	r7, #20
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe6:	4770      	bx	lr
 800cfe8:	0800cfed 	.word	0x0800cfed

0800cfec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cfec:	b480      	push	{r7}
 800cfee:	b085      	sub	sp, #20
 800cff0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cff2:	2300      	movs	r3, #0
 800cff4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cff6:	4b13      	ldr	r3, [pc, #76]	@ (800d044 <prvTaskExitError+0x58>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cffe:	d00b      	beq.n	800d018 <prvTaskExitError+0x2c>
	__asm volatile
 800d000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d004:	f383 8811 	msr	BASEPRI, r3
 800d008:	f3bf 8f6f 	isb	sy
 800d00c:	f3bf 8f4f 	dsb	sy
 800d010:	60fb      	str	r3, [r7, #12]
}
 800d012:	bf00      	nop
 800d014:	bf00      	nop
 800d016:	e7fd      	b.n	800d014 <prvTaskExitError+0x28>
	__asm volatile
 800d018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d01c:	f383 8811 	msr	BASEPRI, r3
 800d020:	f3bf 8f6f 	isb	sy
 800d024:	f3bf 8f4f 	dsb	sy
 800d028:	60bb      	str	r3, [r7, #8]
}
 800d02a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d02c:	bf00      	nop
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d0fc      	beq.n	800d02e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d034:	bf00      	nop
 800d036:	bf00      	nop
 800d038:	3714      	adds	r7, #20
 800d03a:	46bd      	mov	sp, r7
 800d03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d040:	4770      	bx	lr
 800d042:	bf00      	nop
 800d044:	2000003c 	.word	0x2000003c
	...

0800d050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d050:	4b07      	ldr	r3, [pc, #28]	@ (800d070 <pxCurrentTCBConst2>)
 800d052:	6819      	ldr	r1, [r3, #0]
 800d054:	6808      	ldr	r0, [r1, #0]
 800d056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d05a:	f380 8809 	msr	PSP, r0
 800d05e:	f3bf 8f6f 	isb	sy
 800d062:	f04f 0000 	mov.w	r0, #0
 800d066:	f380 8811 	msr	BASEPRI, r0
 800d06a:	4770      	bx	lr
 800d06c:	f3af 8000 	nop.w

0800d070 <pxCurrentTCBConst2>:
 800d070:	20000a28 	.word	0x20000a28
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d074:	bf00      	nop
 800d076:	bf00      	nop

0800d078 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d078:	4808      	ldr	r0, [pc, #32]	@ (800d09c <prvPortStartFirstTask+0x24>)
 800d07a:	6800      	ldr	r0, [r0, #0]
 800d07c:	6800      	ldr	r0, [r0, #0]
 800d07e:	f380 8808 	msr	MSP, r0
 800d082:	f04f 0000 	mov.w	r0, #0
 800d086:	f380 8814 	msr	CONTROL, r0
 800d08a:	b662      	cpsie	i
 800d08c:	b661      	cpsie	f
 800d08e:	f3bf 8f4f 	dsb	sy
 800d092:	f3bf 8f6f 	isb	sy
 800d096:	df00      	svc	0
 800d098:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d09a:	bf00      	nop
 800d09c:	e000ed08 	.word	0xe000ed08

0800d0a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b086      	sub	sp, #24
 800d0a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d0a6:	4b47      	ldr	r3, [pc, #284]	@ (800d1c4 <xPortStartScheduler+0x124>)
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	4a47      	ldr	r2, [pc, #284]	@ (800d1c8 <xPortStartScheduler+0x128>)
 800d0ac:	4293      	cmp	r3, r2
 800d0ae:	d10b      	bne.n	800d0c8 <xPortStartScheduler+0x28>
	__asm volatile
 800d0b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0b4:	f383 8811 	msr	BASEPRI, r3
 800d0b8:	f3bf 8f6f 	isb	sy
 800d0bc:	f3bf 8f4f 	dsb	sy
 800d0c0:	60fb      	str	r3, [r7, #12]
}
 800d0c2:	bf00      	nop
 800d0c4:	bf00      	nop
 800d0c6:	e7fd      	b.n	800d0c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d0c8:	4b3e      	ldr	r3, [pc, #248]	@ (800d1c4 <xPortStartScheduler+0x124>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	4a3f      	ldr	r2, [pc, #252]	@ (800d1cc <xPortStartScheduler+0x12c>)
 800d0ce:	4293      	cmp	r3, r2
 800d0d0:	d10b      	bne.n	800d0ea <xPortStartScheduler+0x4a>
	__asm volatile
 800d0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0d6:	f383 8811 	msr	BASEPRI, r3
 800d0da:	f3bf 8f6f 	isb	sy
 800d0de:	f3bf 8f4f 	dsb	sy
 800d0e2:	613b      	str	r3, [r7, #16]
}
 800d0e4:	bf00      	nop
 800d0e6:	bf00      	nop
 800d0e8:	e7fd      	b.n	800d0e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d0ea:	4b39      	ldr	r3, [pc, #228]	@ (800d1d0 <xPortStartScheduler+0x130>)
 800d0ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d0ee:	697b      	ldr	r3, [r7, #20]
 800d0f0:	781b      	ldrb	r3, [r3, #0]
 800d0f2:	b2db      	uxtb	r3, r3
 800d0f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d0f6:	697b      	ldr	r3, [r7, #20]
 800d0f8:	22ff      	movs	r2, #255	@ 0xff
 800d0fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	781b      	ldrb	r3, [r3, #0]
 800d100:	b2db      	uxtb	r3, r3
 800d102:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d104:	78fb      	ldrb	r3, [r7, #3]
 800d106:	b2db      	uxtb	r3, r3
 800d108:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d10c:	b2da      	uxtb	r2, r3
 800d10e:	4b31      	ldr	r3, [pc, #196]	@ (800d1d4 <xPortStartScheduler+0x134>)
 800d110:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d112:	4b31      	ldr	r3, [pc, #196]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d114:	2207      	movs	r2, #7
 800d116:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d118:	e009      	b.n	800d12e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d11a:	4b2f      	ldr	r3, [pc, #188]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	3b01      	subs	r3, #1
 800d120:	4a2d      	ldr	r2, [pc, #180]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d122:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d124:	78fb      	ldrb	r3, [r7, #3]
 800d126:	b2db      	uxtb	r3, r3
 800d128:	005b      	lsls	r3, r3, #1
 800d12a:	b2db      	uxtb	r3, r3
 800d12c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d12e:	78fb      	ldrb	r3, [r7, #3]
 800d130:	b2db      	uxtb	r3, r3
 800d132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d136:	2b80      	cmp	r3, #128	@ 0x80
 800d138:	d0ef      	beq.n	800d11a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d13a:	4b27      	ldr	r3, [pc, #156]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	f1c3 0307 	rsb	r3, r3, #7
 800d142:	2b04      	cmp	r3, #4
 800d144:	d00b      	beq.n	800d15e <xPortStartScheduler+0xbe>
	__asm volatile
 800d146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d14a:	f383 8811 	msr	BASEPRI, r3
 800d14e:	f3bf 8f6f 	isb	sy
 800d152:	f3bf 8f4f 	dsb	sy
 800d156:	60bb      	str	r3, [r7, #8]
}
 800d158:	bf00      	nop
 800d15a:	bf00      	nop
 800d15c:	e7fd      	b.n	800d15a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d15e:	4b1e      	ldr	r3, [pc, #120]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	021b      	lsls	r3, r3, #8
 800d164:	4a1c      	ldr	r2, [pc, #112]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d166:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d168:	4b1b      	ldr	r3, [pc, #108]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d170:	4a19      	ldr	r2, [pc, #100]	@ (800d1d8 <xPortStartScheduler+0x138>)
 800d172:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	b2da      	uxtb	r2, r3
 800d178:	697b      	ldr	r3, [r7, #20]
 800d17a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d17c:	4b17      	ldr	r3, [pc, #92]	@ (800d1dc <xPortStartScheduler+0x13c>)
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	4a16      	ldr	r2, [pc, #88]	@ (800d1dc <xPortStartScheduler+0x13c>)
 800d182:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d186:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d188:	4b14      	ldr	r3, [pc, #80]	@ (800d1dc <xPortStartScheduler+0x13c>)
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	4a13      	ldr	r2, [pc, #76]	@ (800d1dc <xPortStartScheduler+0x13c>)
 800d18e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d192:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d194:	f000 f8da 	bl	800d34c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d198:	4b11      	ldr	r3, [pc, #68]	@ (800d1e0 <xPortStartScheduler+0x140>)
 800d19a:	2200      	movs	r2, #0
 800d19c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d19e:	f000 f8f9 	bl	800d394 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d1a2:	4b10      	ldr	r3, [pc, #64]	@ (800d1e4 <xPortStartScheduler+0x144>)
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	4a0f      	ldr	r2, [pc, #60]	@ (800d1e4 <xPortStartScheduler+0x144>)
 800d1a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d1ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d1ae:	f7ff ff63 	bl	800d078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d1b2:	f7ff f82d 	bl	800c210 <vTaskSwitchContext>
	prvTaskExitError();
 800d1b6:	f7ff ff19 	bl	800cfec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d1ba:	2300      	movs	r3, #0
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3718      	adds	r7, #24
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}
 800d1c4:	e000ed00 	.word	0xe000ed00
 800d1c8:	410fc271 	.word	0x410fc271
 800d1cc:	410fc270 	.word	0x410fc270
 800d1d0:	e000e400 	.word	0xe000e400
 800d1d4:	20001054 	.word	0x20001054
 800d1d8:	20001058 	.word	0x20001058
 800d1dc:	e000ed20 	.word	0xe000ed20
 800d1e0:	2000003c 	.word	0x2000003c
 800d1e4:	e000ef34 	.word	0xe000ef34

0800d1e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b083      	sub	sp, #12
 800d1ec:	af00      	add	r7, sp, #0
	__asm volatile
 800d1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1f2:	f383 8811 	msr	BASEPRI, r3
 800d1f6:	f3bf 8f6f 	isb	sy
 800d1fa:	f3bf 8f4f 	dsb	sy
 800d1fe:	607b      	str	r3, [r7, #4]
}
 800d200:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d202:	4b10      	ldr	r3, [pc, #64]	@ (800d244 <vPortEnterCritical+0x5c>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	3301      	adds	r3, #1
 800d208:	4a0e      	ldr	r2, [pc, #56]	@ (800d244 <vPortEnterCritical+0x5c>)
 800d20a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d20c:	4b0d      	ldr	r3, [pc, #52]	@ (800d244 <vPortEnterCritical+0x5c>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	2b01      	cmp	r3, #1
 800d212:	d110      	bne.n	800d236 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d214:	4b0c      	ldr	r3, [pc, #48]	@ (800d248 <vPortEnterCritical+0x60>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	b2db      	uxtb	r3, r3
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d00b      	beq.n	800d236 <vPortEnterCritical+0x4e>
	__asm volatile
 800d21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d222:	f383 8811 	msr	BASEPRI, r3
 800d226:	f3bf 8f6f 	isb	sy
 800d22a:	f3bf 8f4f 	dsb	sy
 800d22e:	603b      	str	r3, [r7, #0]
}
 800d230:	bf00      	nop
 800d232:	bf00      	nop
 800d234:	e7fd      	b.n	800d232 <vPortEnterCritical+0x4a>
	}
}
 800d236:	bf00      	nop
 800d238:	370c      	adds	r7, #12
 800d23a:	46bd      	mov	sp, r7
 800d23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d240:	4770      	bx	lr
 800d242:	bf00      	nop
 800d244:	2000003c 	.word	0x2000003c
 800d248:	e000ed04 	.word	0xe000ed04

0800d24c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d24c:	b480      	push	{r7}
 800d24e:	b083      	sub	sp, #12
 800d250:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d252:	4b12      	ldr	r3, [pc, #72]	@ (800d29c <vPortExitCritical+0x50>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d10b      	bne.n	800d272 <vPortExitCritical+0x26>
	__asm volatile
 800d25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d25e:	f383 8811 	msr	BASEPRI, r3
 800d262:	f3bf 8f6f 	isb	sy
 800d266:	f3bf 8f4f 	dsb	sy
 800d26a:	607b      	str	r3, [r7, #4]
}
 800d26c:	bf00      	nop
 800d26e:	bf00      	nop
 800d270:	e7fd      	b.n	800d26e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d272:	4b0a      	ldr	r3, [pc, #40]	@ (800d29c <vPortExitCritical+0x50>)
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	3b01      	subs	r3, #1
 800d278:	4a08      	ldr	r2, [pc, #32]	@ (800d29c <vPortExitCritical+0x50>)
 800d27a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d27c:	4b07      	ldr	r3, [pc, #28]	@ (800d29c <vPortExitCritical+0x50>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d105      	bne.n	800d290 <vPortExitCritical+0x44>
 800d284:	2300      	movs	r3, #0
 800d286:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	f383 8811 	msr	BASEPRI, r3
}
 800d28e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d290:	bf00      	nop
 800d292:	370c      	adds	r7, #12
 800d294:	46bd      	mov	sp, r7
 800d296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29a:	4770      	bx	lr
 800d29c:	2000003c 	.word	0x2000003c

0800d2a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d2a0:	f3ef 8009 	mrs	r0, PSP
 800d2a4:	f3bf 8f6f 	isb	sy
 800d2a8:	4b15      	ldr	r3, [pc, #84]	@ (800d300 <pxCurrentTCBConst>)
 800d2aa:	681a      	ldr	r2, [r3, #0]
 800d2ac:	f01e 0f10 	tst.w	lr, #16
 800d2b0:	bf08      	it	eq
 800d2b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d2b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2ba:	6010      	str	r0, [r2, #0]
 800d2bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d2c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d2c4:	f380 8811 	msr	BASEPRI, r0
 800d2c8:	f3bf 8f4f 	dsb	sy
 800d2cc:	f3bf 8f6f 	isb	sy
 800d2d0:	f7fe ff9e 	bl	800c210 <vTaskSwitchContext>
 800d2d4:	f04f 0000 	mov.w	r0, #0
 800d2d8:	f380 8811 	msr	BASEPRI, r0
 800d2dc:	bc09      	pop	{r0, r3}
 800d2de:	6819      	ldr	r1, [r3, #0]
 800d2e0:	6808      	ldr	r0, [r1, #0]
 800d2e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e6:	f01e 0f10 	tst.w	lr, #16
 800d2ea:	bf08      	it	eq
 800d2ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d2f0:	f380 8809 	msr	PSP, r0
 800d2f4:	f3bf 8f6f 	isb	sy
 800d2f8:	4770      	bx	lr
 800d2fa:	bf00      	nop
 800d2fc:	f3af 8000 	nop.w

0800d300 <pxCurrentTCBConst>:
 800d300:	20000a28 	.word	0x20000a28
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d304:	bf00      	nop
 800d306:	bf00      	nop

0800d308 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b082      	sub	sp, #8
 800d30c:	af00      	add	r7, sp, #0
	__asm volatile
 800d30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d312:	f383 8811 	msr	BASEPRI, r3
 800d316:	f3bf 8f6f 	isb	sy
 800d31a:	f3bf 8f4f 	dsb	sy
 800d31e:	607b      	str	r3, [r7, #4]
}
 800d320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d322:	f7fe febb 	bl	800c09c <xTaskIncrementTick>
 800d326:	4603      	mov	r3, r0
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d003      	beq.n	800d334 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d32c:	4b06      	ldr	r3, [pc, #24]	@ (800d348 <xPortSysTickHandler+0x40>)
 800d32e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d332:	601a      	str	r2, [r3, #0]
 800d334:	2300      	movs	r3, #0
 800d336:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	f383 8811 	msr	BASEPRI, r3
}
 800d33e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d340:	bf00      	nop
 800d342:	3708      	adds	r7, #8
 800d344:	46bd      	mov	sp, r7
 800d346:	bd80      	pop	{r7, pc}
 800d348:	e000ed04 	.word	0xe000ed04

0800d34c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d34c:	b480      	push	{r7}
 800d34e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d350:	4b0b      	ldr	r3, [pc, #44]	@ (800d380 <vPortSetupTimerInterrupt+0x34>)
 800d352:	2200      	movs	r2, #0
 800d354:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d356:	4b0b      	ldr	r3, [pc, #44]	@ (800d384 <vPortSetupTimerInterrupt+0x38>)
 800d358:	2200      	movs	r2, #0
 800d35a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d35c:	4b0a      	ldr	r3, [pc, #40]	@ (800d388 <vPortSetupTimerInterrupt+0x3c>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4a0a      	ldr	r2, [pc, #40]	@ (800d38c <vPortSetupTimerInterrupt+0x40>)
 800d362:	fba2 2303 	umull	r2, r3, r2, r3
 800d366:	099b      	lsrs	r3, r3, #6
 800d368:	4a09      	ldr	r2, [pc, #36]	@ (800d390 <vPortSetupTimerInterrupt+0x44>)
 800d36a:	3b01      	subs	r3, #1
 800d36c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d36e:	4b04      	ldr	r3, [pc, #16]	@ (800d380 <vPortSetupTimerInterrupt+0x34>)
 800d370:	2207      	movs	r2, #7
 800d372:	601a      	str	r2, [r3, #0]
}
 800d374:	bf00      	nop
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr
 800d37e:	bf00      	nop
 800d380:	e000e010 	.word	0xe000e010
 800d384:	e000e018 	.word	0xe000e018
 800d388:	20000010 	.word	0x20000010
 800d38c:	10624dd3 	.word	0x10624dd3
 800d390:	e000e014 	.word	0xe000e014

0800d394 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d394:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d3a4 <vPortEnableVFP+0x10>
 800d398:	6801      	ldr	r1, [r0, #0]
 800d39a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d39e:	6001      	str	r1, [r0, #0]
 800d3a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d3a2:	bf00      	nop
 800d3a4:	e000ed88 	.word	0xe000ed88

0800d3a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b085      	sub	sp, #20
 800d3ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d3ae:	f3ef 8305 	mrs	r3, IPSR
 800d3b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	2b0f      	cmp	r3, #15
 800d3b8:	d915      	bls.n	800d3e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d3ba:	4a18      	ldr	r2, [pc, #96]	@ (800d41c <vPortValidateInterruptPriority+0x74>)
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	4413      	add	r3, r2
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d3c4:	4b16      	ldr	r3, [pc, #88]	@ (800d420 <vPortValidateInterruptPriority+0x78>)
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	7afa      	ldrb	r2, [r7, #11]
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d20b      	bcs.n	800d3e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3d2:	f383 8811 	msr	BASEPRI, r3
 800d3d6:	f3bf 8f6f 	isb	sy
 800d3da:	f3bf 8f4f 	dsb	sy
 800d3de:	607b      	str	r3, [r7, #4]
}
 800d3e0:	bf00      	nop
 800d3e2:	bf00      	nop
 800d3e4:	e7fd      	b.n	800d3e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d3e6:	4b0f      	ldr	r3, [pc, #60]	@ (800d424 <vPortValidateInterruptPriority+0x7c>)
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d3ee:	4b0e      	ldr	r3, [pc, #56]	@ (800d428 <vPortValidateInterruptPriority+0x80>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	d90b      	bls.n	800d40e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3fa:	f383 8811 	msr	BASEPRI, r3
 800d3fe:	f3bf 8f6f 	isb	sy
 800d402:	f3bf 8f4f 	dsb	sy
 800d406:	603b      	str	r3, [r7, #0]
}
 800d408:	bf00      	nop
 800d40a:	bf00      	nop
 800d40c:	e7fd      	b.n	800d40a <vPortValidateInterruptPriority+0x62>
	}
 800d40e:	bf00      	nop
 800d410:	3714      	adds	r7, #20
 800d412:	46bd      	mov	sp, r7
 800d414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d418:	4770      	bx	lr
 800d41a:	bf00      	nop
 800d41c:	e000e3f0 	.word	0xe000e3f0
 800d420:	20001054 	.word	0x20001054
 800d424:	e000ed0c 	.word	0xe000ed0c
 800d428:	20001058 	.word	0x20001058

0800d42c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b08a      	sub	sp, #40	@ 0x28
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d434:	2300      	movs	r3, #0
 800d436:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d438:	f7fe fd74 	bl	800bf24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d43c:	4b5c      	ldr	r3, [pc, #368]	@ (800d5b0 <pvPortMalloc+0x184>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d101      	bne.n	800d448 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d444:	f000 f924 	bl	800d690 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d448:	4b5a      	ldr	r3, [pc, #360]	@ (800d5b4 <pvPortMalloc+0x188>)
 800d44a:	681a      	ldr	r2, [r3, #0]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	4013      	ands	r3, r2
 800d450:	2b00      	cmp	r3, #0
 800d452:	f040 8095 	bne.w	800d580 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d01e      	beq.n	800d49a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d45c:	2208      	movs	r2, #8
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	4413      	add	r3, r2
 800d462:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f003 0307 	and.w	r3, r3, #7
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d015      	beq.n	800d49a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	f023 0307 	bic.w	r3, r3, #7
 800d474:	3308      	adds	r3, #8
 800d476:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	f003 0307 	and.w	r3, r3, #7
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d00b      	beq.n	800d49a <pvPortMalloc+0x6e>
	__asm volatile
 800d482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d486:	f383 8811 	msr	BASEPRI, r3
 800d48a:	f3bf 8f6f 	isb	sy
 800d48e:	f3bf 8f4f 	dsb	sy
 800d492:	617b      	str	r3, [r7, #20]
}
 800d494:	bf00      	nop
 800d496:	bf00      	nop
 800d498:	e7fd      	b.n	800d496 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d06f      	beq.n	800d580 <pvPortMalloc+0x154>
 800d4a0:	4b45      	ldr	r3, [pc, #276]	@ (800d5b8 <pvPortMalloc+0x18c>)
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	687a      	ldr	r2, [r7, #4]
 800d4a6:	429a      	cmp	r2, r3
 800d4a8:	d86a      	bhi.n	800d580 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d4aa:	4b44      	ldr	r3, [pc, #272]	@ (800d5bc <pvPortMalloc+0x190>)
 800d4ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d4ae:	4b43      	ldr	r3, [pc, #268]	@ (800d5bc <pvPortMalloc+0x190>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d4b4:	e004      	b.n	800d4c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4c2:	685b      	ldr	r3, [r3, #4]
 800d4c4:	687a      	ldr	r2, [r7, #4]
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	d903      	bls.n	800d4d2 <pvPortMalloc+0xa6>
 800d4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d1f1      	bne.n	800d4b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d4d2:	4b37      	ldr	r3, [pc, #220]	@ (800d5b0 <pvPortMalloc+0x184>)
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4d8:	429a      	cmp	r2, r3
 800d4da:	d051      	beq.n	800d580 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d4dc:	6a3b      	ldr	r3, [r7, #32]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	2208      	movs	r2, #8
 800d4e2:	4413      	add	r3, r2
 800d4e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4e8:	681a      	ldr	r2, [r3, #0]
 800d4ea:	6a3b      	ldr	r3, [r7, #32]
 800d4ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f0:	685a      	ldr	r2, [r3, #4]
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	1ad2      	subs	r2, r2, r3
 800d4f6:	2308      	movs	r3, #8
 800d4f8:	005b      	lsls	r3, r3, #1
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d920      	bls.n	800d540 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d4fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	4413      	add	r3, r2
 800d504:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d506:	69bb      	ldr	r3, [r7, #24]
 800d508:	f003 0307 	and.w	r3, r3, #7
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d00b      	beq.n	800d528 <pvPortMalloc+0xfc>
	__asm volatile
 800d510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d514:	f383 8811 	msr	BASEPRI, r3
 800d518:	f3bf 8f6f 	isb	sy
 800d51c:	f3bf 8f4f 	dsb	sy
 800d520:	613b      	str	r3, [r7, #16]
}
 800d522:	bf00      	nop
 800d524:	bf00      	nop
 800d526:	e7fd      	b.n	800d524 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d52a:	685a      	ldr	r2, [r3, #4]
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	1ad2      	subs	r2, r2, r3
 800d530:	69bb      	ldr	r3, [r7, #24]
 800d532:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d536:	687a      	ldr	r2, [r7, #4]
 800d538:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d53a:	69b8      	ldr	r0, [r7, #24]
 800d53c:	f000 f90a 	bl	800d754 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d540:	4b1d      	ldr	r3, [pc, #116]	@ (800d5b8 <pvPortMalloc+0x18c>)
 800d542:	681a      	ldr	r2, [r3, #0]
 800d544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d546:	685b      	ldr	r3, [r3, #4]
 800d548:	1ad3      	subs	r3, r2, r3
 800d54a:	4a1b      	ldr	r2, [pc, #108]	@ (800d5b8 <pvPortMalloc+0x18c>)
 800d54c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d54e:	4b1a      	ldr	r3, [pc, #104]	@ (800d5b8 <pvPortMalloc+0x18c>)
 800d550:	681a      	ldr	r2, [r3, #0]
 800d552:	4b1b      	ldr	r3, [pc, #108]	@ (800d5c0 <pvPortMalloc+0x194>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	429a      	cmp	r2, r3
 800d558:	d203      	bcs.n	800d562 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d55a:	4b17      	ldr	r3, [pc, #92]	@ (800d5b8 <pvPortMalloc+0x18c>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	4a18      	ldr	r2, [pc, #96]	@ (800d5c0 <pvPortMalloc+0x194>)
 800d560:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d564:	685a      	ldr	r2, [r3, #4]
 800d566:	4b13      	ldr	r3, [pc, #76]	@ (800d5b4 <pvPortMalloc+0x188>)
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	431a      	orrs	r2, r3
 800d56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d56e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d572:	2200      	movs	r2, #0
 800d574:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d576:	4b13      	ldr	r3, [pc, #76]	@ (800d5c4 <pvPortMalloc+0x198>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	3301      	adds	r3, #1
 800d57c:	4a11      	ldr	r2, [pc, #68]	@ (800d5c4 <pvPortMalloc+0x198>)
 800d57e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d580:	f7fe fcde 	bl	800bf40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d584:	69fb      	ldr	r3, [r7, #28]
 800d586:	f003 0307 	and.w	r3, r3, #7
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d00b      	beq.n	800d5a6 <pvPortMalloc+0x17a>
	__asm volatile
 800d58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d592:	f383 8811 	msr	BASEPRI, r3
 800d596:	f3bf 8f6f 	isb	sy
 800d59a:	f3bf 8f4f 	dsb	sy
 800d59e:	60fb      	str	r3, [r7, #12]
}
 800d5a0:	bf00      	nop
 800d5a2:	bf00      	nop
 800d5a4:	e7fd      	b.n	800d5a2 <pvPortMalloc+0x176>
	return pvReturn;
 800d5a6:	69fb      	ldr	r3, [r7, #28]
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3728      	adds	r7, #40	@ 0x28
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}
 800d5b0:	20004c64 	.word	0x20004c64
 800d5b4:	20004c78 	.word	0x20004c78
 800d5b8:	20004c68 	.word	0x20004c68
 800d5bc:	20004c5c 	.word	0x20004c5c
 800d5c0:	20004c6c 	.word	0x20004c6c
 800d5c4:	20004c70 	.word	0x20004c70

0800d5c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b086      	sub	sp, #24
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d04f      	beq.n	800d67a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d5da:	2308      	movs	r3, #8
 800d5dc:	425b      	negs	r3, r3
 800d5de:	697a      	ldr	r2, [r7, #20]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d5e4:	697b      	ldr	r3, [r7, #20]
 800d5e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	685a      	ldr	r2, [r3, #4]
 800d5ec:	4b25      	ldr	r3, [pc, #148]	@ (800d684 <vPortFree+0xbc>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4013      	ands	r3, r2
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d10b      	bne.n	800d60e <vPortFree+0x46>
	__asm volatile
 800d5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5fa:	f383 8811 	msr	BASEPRI, r3
 800d5fe:	f3bf 8f6f 	isb	sy
 800d602:	f3bf 8f4f 	dsb	sy
 800d606:	60fb      	str	r3, [r7, #12]
}
 800d608:	bf00      	nop
 800d60a:	bf00      	nop
 800d60c:	e7fd      	b.n	800d60a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	2b00      	cmp	r3, #0
 800d614:	d00b      	beq.n	800d62e <vPortFree+0x66>
	__asm volatile
 800d616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d61a:	f383 8811 	msr	BASEPRI, r3
 800d61e:	f3bf 8f6f 	isb	sy
 800d622:	f3bf 8f4f 	dsb	sy
 800d626:	60bb      	str	r3, [r7, #8]
}
 800d628:	bf00      	nop
 800d62a:	bf00      	nop
 800d62c:	e7fd      	b.n	800d62a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	685a      	ldr	r2, [r3, #4]
 800d632:	4b14      	ldr	r3, [pc, #80]	@ (800d684 <vPortFree+0xbc>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	4013      	ands	r3, r2
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d01e      	beq.n	800d67a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d11a      	bne.n	800d67a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d644:	693b      	ldr	r3, [r7, #16]
 800d646:	685a      	ldr	r2, [r3, #4]
 800d648:	4b0e      	ldr	r3, [pc, #56]	@ (800d684 <vPortFree+0xbc>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	43db      	mvns	r3, r3
 800d64e:	401a      	ands	r2, r3
 800d650:	693b      	ldr	r3, [r7, #16]
 800d652:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d654:	f7fe fc66 	bl	800bf24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d658:	693b      	ldr	r3, [r7, #16]
 800d65a:	685a      	ldr	r2, [r3, #4]
 800d65c:	4b0a      	ldr	r3, [pc, #40]	@ (800d688 <vPortFree+0xc0>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	4413      	add	r3, r2
 800d662:	4a09      	ldr	r2, [pc, #36]	@ (800d688 <vPortFree+0xc0>)
 800d664:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d666:	6938      	ldr	r0, [r7, #16]
 800d668:	f000 f874 	bl	800d754 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d66c:	4b07      	ldr	r3, [pc, #28]	@ (800d68c <vPortFree+0xc4>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	3301      	adds	r3, #1
 800d672:	4a06      	ldr	r2, [pc, #24]	@ (800d68c <vPortFree+0xc4>)
 800d674:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d676:	f7fe fc63 	bl	800bf40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d67a:	bf00      	nop
 800d67c:	3718      	adds	r7, #24
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}
 800d682:	bf00      	nop
 800d684:	20004c78 	.word	0x20004c78
 800d688:	20004c68 	.word	0x20004c68
 800d68c:	20004c74 	.word	0x20004c74

0800d690 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d690:	b480      	push	{r7}
 800d692:	b085      	sub	sp, #20
 800d694:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d696:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d69a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d69c:	4b27      	ldr	r3, [pc, #156]	@ (800d73c <prvHeapInit+0xac>)
 800d69e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	f003 0307 	and.w	r3, r3, #7
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d00c      	beq.n	800d6c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	3307      	adds	r3, #7
 800d6ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	f023 0307 	bic.w	r3, r3, #7
 800d6b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d6b8:	68ba      	ldr	r2, [r7, #8]
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	1ad3      	subs	r3, r2, r3
 800d6be:	4a1f      	ldr	r2, [pc, #124]	@ (800d73c <prvHeapInit+0xac>)
 800d6c0:	4413      	add	r3, r2
 800d6c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d6c8:	4a1d      	ldr	r2, [pc, #116]	@ (800d740 <prvHeapInit+0xb0>)
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d6ce:	4b1c      	ldr	r3, [pc, #112]	@ (800d740 <prvHeapInit+0xb0>)
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	68ba      	ldr	r2, [r7, #8]
 800d6d8:	4413      	add	r3, r2
 800d6da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d6dc:	2208      	movs	r2, #8
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	1a9b      	subs	r3, r3, r2
 800d6e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	f023 0307 	bic.w	r3, r3, #7
 800d6ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	4a15      	ldr	r2, [pc, #84]	@ (800d744 <prvHeapInit+0xb4>)
 800d6f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d6f2:	4b14      	ldr	r3, [pc, #80]	@ (800d744 <prvHeapInit+0xb4>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d6fa:	4b12      	ldr	r3, [pc, #72]	@ (800d744 <prvHeapInit+0xb4>)
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	2200      	movs	r2, #0
 800d700:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	68fa      	ldr	r2, [r7, #12]
 800d70a:	1ad2      	subs	r2, r2, r3
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d710:	4b0c      	ldr	r3, [pc, #48]	@ (800d744 <prvHeapInit+0xb4>)
 800d712:	681a      	ldr	r2, [r3, #0]
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	685b      	ldr	r3, [r3, #4]
 800d71c:	4a0a      	ldr	r2, [pc, #40]	@ (800d748 <prvHeapInit+0xb8>)
 800d71e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	685b      	ldr	r3, [r3, #4]
 800d724:	4a09      	ldr	r2, [pc, #36]	@ (800d74c <prvHeapInit+0xbc>)
 800d726:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d728:	4b09      	ldr	r3, [pc, #36]	@ (800d750 <prvHeapInit+0xc0>)
 800d72a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d72e:	601a      	str	r2, [r3, #0]
}
 800d730:	bf00      	nop
 800d732:	3714      	adds	r7, #20
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr
 800d73c:	2000105c 	.word	0x2000105c
 800d740:	20004c5c 	.word	0x20004c5c
 800d744:	20004c64 	.word	0x20004c64
 800d748:	20004c6c 	.word	0x20004c6c
 800d74c:	20004c68 	.word	0x20004c68
 800d750:	20004c78 	.word	0x20004c78

0800d754 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d754:	b480      	push	{r7}
 800d756:	b085      	sub	sp, #20
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d75c:	4b28      	ldr	r3, [pc, #160]	@ (800d800 <prvInsertBlockIntoFreeList+0xac>)
 800d75e:	60fb      	str	r3, [r7, #12]
 800d760:	e002      	b.n	800d768 <prvInsertBlockIntoFreeList+0x14>
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	60fb      	str	r3, [r7, #12]
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	687a      	ldr	r2, [r7, #4]
 800d76e:	429a      	cmp	r2, r3
 800d770:	d8f7      	bhi.n	800d762 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	685b      	ldr	r3, [r3, #4]
 800d77a:	68ba      	ldr	r2, [r7, #8]
 800d77c:	4413      	add	r3, r2
 800d77e:	687a      	ldr	r2, [r7, #4]
 800d780:	429a      	cmp	r2, r3
 800d782:	d108      	bne.n	800d796 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	685a      	ldr	r2, [r3, #4]
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	441a      	add	r2, r3
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	685b      	ldr	r3, [r3, #4]
 800d79e:	68ba      	ldr	r2, [r7, #8]
 800d7a0:	441a      	add	r2, r3
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d118      	bne.n	800d7dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	681a      	ldr	r2, [r3, #0]
 800d7ae:	4b15      	ldr	r3, [pc, #84]	@ (800d804 <prvInsertBlockIntoFreeList+0xb0>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	429a      	cmp	r2, r3
 800d7b4:	d00d      	beq.n	800d7d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	685a      	ldr	r2, [r3, #4]
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	685b      	ldr	r3, [r3, #4]
 800d7c0:	441a      	add	r2, r3
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	681a      	ldr	r2, [r3, #0]
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	601a      	str	r2, [r3, #0]
 800d7d0:	e008      	b.n	800d7e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d7d2:	4b0c      	ldr	r3, [pc, #48]	@ (800d804 <prvInsertBlockIntoFreeList+0xb0>)
 800d7d4:	681a      	ldr	r2, [r3, #0]
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	601a      	str	r2, [r3, #0]
 800d7da:	e003      	b.n	800d7e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	681a      	ldr	r2, [r3, #0]
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d002      	beq.n	800d7f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	687a      	ldr	r2, [r7, #4]
 800d7f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d7f2:	bf00      	nop
 800d7f4:	3714      	adds	r7, #20
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7fc:	4770      	bx	lr
 800d7fe:	bf00      	nop
 800d800:	20004c5c 	.word	0x20004c5c
 800d804:	20004c64 	.word	0x20004c64

0800d808 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d80c:	2201      	movs	r2, #1
 800d80e:	490e      	ldr	r1, [pc, #56]	@ (800d848 <MX_USB_HOST_Init+0x40>)
 800d810:	480e      	ldr	r0, [pc, #56]	@ (800d84c <MX_USB_HOST_Init+0x44>)
 800d812:	f7fb f9a5 	bl	8008b60 <USBH_Init>
 800d816:	4603      	mov	r3, r0
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d001      	beq.n	800d820 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d81c:	f7f3 fe8c 	bl	8001538 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d820:	490b      	ldr	r1, [pc, #44]	@ (800d850 <MX_USB_HOST_Init+0x48>)
 800d822:	480a      	ldr	r0, [pc, #40]	@ (800d84c <MX_USB_HOST_Init+0x44>)
 800d824:	f7fb fa69 	bl	8008cfa <USBH_RegisterClass>
 800d828:	4603      	mov	r3, r0
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d001      	beq.n	800d832 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d82e:	f7f3 fe83 	bl	8001538 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d832:	4806      	ldr	r0, [pc, #24]	@ (800d84c <MX_USB_HOST_Init+0x44>)
 800d834:	f7fb faed 	bl	8008e12 <USBH_Start>
 800d838:	4603      	mov	r3, r0
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d001      	beq.n	800d842 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d83e:	f7f3 fe7b 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d842:	bf00      	nop
 800d844:	bd80      	pop	{r7, pc}
 800d846:	bf00      	nop
 800d848:	0800d855 	.word	0x0800d855
 800d84c:	20004c7c 	.word	0x20004c7c
 800d850:	2000001c 	.word	0x2000001c

0800d854 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d854:	b480      	push	{r7}
 800d856:	b083      	sub	sp, #12
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
 800d85c:	460b      	mov	r3, r1
 800d85e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d860:	78fb      	ldrb	r3, [r7, #3]
 800d862:	3b01      	subs	r3, #1
 800d864:	2b04      	cmp	r3, #4
 800d866:	d819      	bhi.n	800d89c <USBH_UserProcess+0x48>
 800d868:	a201      	add	r2, pc, #4	@ (adr r2, 800d870 <USBH_UserProcess+0x1c>)
 800d86a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d86e:	bf00      	nop
 800d870:	0800d89d 	.word	0x0800d89d
 800d874:	0800d88d 	.word	0x0800d88d
 800d878:	0800d89d 	.word	0x0800d89d
 800d87c:	0800d895 	.word	0x0800d895
 800d880:	0800d885 	.word	0x0800d885
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d884:	4b09      	ldr	r3, [pc, #36]	@ (800d8ac <USBH_UserProcess+0x58>)
 800d886:	2203      	movs	r2, #3
 800d888:	701a      	strb	r2, [r3, #0]
  break;
 800d88a:	e008      	b.n	800d89e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d88c:	4b07      	ldr	r3, [pc, #28]	@ (800d8ac <USBH_UserProcess+0x58>)
 800d88e:	2202      	movs	r2, #2
 800d890:	701a      	strb	r2, [r3, #0]
  break;
 800d892:	e004      	b.n	800d89e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d894:	4b05      	ldr	r3, [pc, #20]	@ (800d8ac <USBH_UserProcess+0x58>)
 800d896:	2201      	movs	r2, #1
 800d898:	701a      	strb	r2, [r3, #0]
  break;
 800d89a:	e000      	b.n	800d89e <USBH_UserProcess+0x4a>

  default:
  break;
 800d89c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d89e:	bf00      	nop
 800d8a0:	370c      	adds	r7, #12
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr
 800d8aa:	bf00      	nop
 800d8ac:	20005060 	.word	0x20005060

0800d8b0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b08a      	sub	sp, #40	@ 0x28
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d8b8:	f107 0314 	add.w	r3, r7, #20
 800d8bc:	2200      	movs	r2, #0
 800d8be:	601a      	str	r2, [r3, #0]
 800d8c0:	605a      	str	r2, [r3, #4]
 800d8c2:	609a      	str	r2, [r3, #8]
 800d8c4:	60da      	str	r2, [r3, #12]
 800d8c6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d8d0:	d147      	bne.n	800d962 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	613b      	str	r3, [r7, #16]
 800d8d6:	4b25      	ldr	r3, [pc, #148]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d8d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8da:	4a24      	ldr	r2, [pc, #144]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d8dc:	f043 0301 	orr.w	r3, r3, #1
 800d8e0:	6313      	str	r3, [r2, #48]	@ 0x30
 800d8e2:	4b22      	ldr	r3, [pc, #136]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d8e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8e6:	f003 0301 	and.w	r3, r3, #1
 800d8ea:	613b      	str	r3, [r7, #16]
 800d8ec:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d8ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d8f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d8fc:	f107 0314 	add.w	r3, r7, #20
 800d900:	4619      	mov	r1, r3
 800d902:	481b      	ldr	r0, [pc, #108]	@ (800d970 <HAL_HCD_MspInit+0xc0>)
 800d904:	f7f4 fa22 	bl	8001d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d908:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d90c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d90e:	2302      	movs	r3, #2
 800d910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d912:	2300      	movs	r3, #0
 800d914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d916:	2300      	movs	r3, #0
 800d918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d91a:	230a      	movs	r3, #10
 800d91c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d91e:	f107 0314 	add.w	r3, r7, #20
 800d922:	4619      	mov	r1, r3
 800d924:	4812      	ldr	r0, [pc, #72]	@ (800d970 <HAL_HCD_MspInit+0xc0>)
 800d926:	f7f4 fa11 	bl	8001d4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d92a:	4b10      	ldr	r3, [pc, #64]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d92c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d92e:	4a0f      	ldr	r2, [pc, #60]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d934:	6353      	str	r3, [r2, #52]	@ 0x34
 800d936:	2300      	movs	r3, #0
 800d938:	60fb      	str	r3, [r7, #12]
 800d93a:	4b0c      	ldr	r3, [pc, #48]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d93c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d93e:	4a0b      	ldr	r2, [pc, #44]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d940:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d944:	6453      	str	r3, [r2, #68]	@ 0x44
 800d946:	4b09      	ldr	r3, [pc, #36]	@ (800d96c <HAL_HCD_MspInit+0xbc>)
 800d948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d94a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d94e:	60fb      	str	r3, [r7, #12]
 800d950:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d952:	2200      	movs	r2, #0
 800d954:	2105      	movs	r1, #5
 800d956:	2043      	movs	r0, #67	@ 0x43
 800d958:	f7f4 f9ce 	bl	8001cf8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d95c:	2043      	movs	r0, #67	@ 0x43
 800d95e:	f7f4 f9e7 	bl	8001d30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d962:	bf00      	nop
 800d964:	3728      	adds	r7, #40	@ 0x28
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}
 800d96a:	bf00      	nop
 800d96c:	40023800 	.word	0x40023800
 800d970:	40020000 	.word	0x40020000

0800d974 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b082      	sub	sp, #8
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d982:	4618      	mov	r0, r3
 800d984:	f7fb fe7d 	bl	8009682 <USBH_LL_IncTimer>
}
 800d988:	bf00      	nop
 800d98a:	3708      	adds	r7, #8
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b082      	sub	sp, #8
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7fb febd 	bl	800971e <USBH_LL_Connect>
}
 800d9a4:	bf00      	nop
 800d9a6:	3708      	adds	r7, #8
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b082      	sub	sp, #8
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f7fb feca 	bl	8009754 <USBH_LL_Disconnect>
}
 800d9c0:	bf00      	nop
 800d9c2:	3708      	adds	r7, #8
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	bd80      	pop	{r7, pc}

0800d9c8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b082      	sub	sp, #8
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
 800d9d0:	460b      	mov	r3, r1
 800d9d2:	70fb      	strb	r3, [r7, #3]
 800d9d4:	4613      	mov	r3, r2
 800d9d6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7fb ff1d 	bl	800981e <USBH_LL_NotifyURBChange>
#endif
}
 800d9e4:	bf00      	nop
 800d9e6:	3708      	adds	r7, #8
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}

0800d9ec <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b082      	sub	sp, #8
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7fb fe6b 	bl	80096d6 <USBH_LL_PortEnabled>
}
 800da00:	bf00      	nop
 800da02:	3708      	adds	r7, #8
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}

0800da08 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	b082      	sub	sp, #8
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800da16:	4618      	mov	r0, r3
 800da18:	f7fb fe6f 	bl	80096fa <USBH_LL_PortDisabled>
}
 800da1c:	bf00      	nop
 800da1e:	3708      	adds	r7, #8
 800da20:	46bd      	mov	sp, r7
 800da22:	bd80      	pop	{r7, pc}

0800da24 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b082      	sub	sp, #8
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800da32:	2b01      	cmp	r3, #1
 800da34:	d12a      	bne.n	800da8c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800da36:	4a18      	ldr	r2, [pc, #96]	@ (800da98 <USBH_LL_Init+0x74>)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	4a15      	ldr	r2, [pc, #84]	@ (800da98 <USBH_LL_Init+0x74>)
 800da42:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800da46:	4b14      	ldr	r3, [pc, #80]	@ (800da98 <USBH_LL_Init+0x74>)
 800da48:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800da4c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800da4e:	4b12      	ldr	r3, [pc, #72]	@ (800da98 <USBH_LL_Init+0x74>)
 800da50:	2208      	movs	r2, #8
 800da52:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800da54:	4b10      	ldr	r3, [pc, #64]	@ (800da98 <USBH_LL_Init+0x74>)
 800da56:	2201      	movs	r2, #1
 800da58:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800da5a:	4b0f      	ldr	r3, [pc, #60]	@ (800da98 <USBH_LL_Init+0x74>)
 800da5c:	2200      	movs	r2, #0
 800da5e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800da60:	4b0d      	ldr	r3, [pc, #52]	@ (800da98 <USBH_LL_Init+0x74>)
 800da62:	2202      	movs	r2, #2
 800da64:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800da66:	4b0c      	ldr	r3, [pc, #48]	@ (800da98 <USBH_LL_Init+0x74>)
 800da68:	2200      	movs	r2, #0
 800da6a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800da6c:	480a      	ldr	r0, [pc, #40]	@ (800da98 <USBH_LL_Init+0x74>)
 800da6e:	f7f4 fb22 	bl	80020b6 <HAL_HCD_Init>
 800da72:	4603      	mov	r3, r0
 800da74:	2b00      	cmp	r3, #0
 800da76:	d001      	beq.n	800da7c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800da78:	f7f3 fd5e 	bl	8001538 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800da7c:	4806      	ldr	r0, [pc, #24]	@ (800da98 <USBH_LL_Init+0x74>)
 800da7e:	f7f4 ff5f 	bl	8002940 <HAL_HCD_GetCurrentFrame>
 800da82:	4603      	mov	r3, r0
 800da84:	4619      	mov	r1, r3
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f7fb fdec 	bl	8009664 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800da8c:	2300      	movs	r3, #0
}
 800da8e:	4618      	mov	r0, r3
 800da90:	3708      	adds	r7, #8
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	20005064 	.word	0x20005064

0800da9c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b084      	sub	sp, #16
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800daa4:	2300      	movs	r3, #0
 800daa6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800daa8:	2300      	movs	r3, #0
 800daaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800dab2:	4618      	mov	r0, r3
 800dab4:	f7f4 fecc 	bl	8002850 <HAL_HCD_Start>
 800dab8:	4603      	mov	r3, r0
 800daba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800dabc:	7bfb      	ldrb	r3, [r7, #15]
 800dabe:	4618      	mov	r0, r3
 800dac0:	f000 f94c 	bl	800dd5c <USBH_Get_USB_Status>
 800dac4:	4603      	mov	r3, r0
 800dac6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dac8:	7bbb      	ldrb	r3, [r7, #14]
}
 800daca:	4618      	mov	r0, r3
 800dacc:	3710      	adds	r7, #16
 800dace:	46bd      	mov	sp, r7
 800dad0:	bd80      	pop	{r7, pc}

0800dad2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800dad2:	b580      	push	{r7, lr}
 800dad4:	b084      	sub	sp, #16
 800dad6:	af00      	add	r7, sp, #0
 800dad8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dada:	2300      	movs	r3, #0
 800dadc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dade:	2300      	movs	r3, #0
 800dae0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800dae8:	4618      	mov	r0, r3
 800daea:	f7f4 fed4 	bl	8002896 <HAL_HCD_Stop>
 800daee:	4603      	mov	r3, r0
 800daf0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800daf2:	7bfb      	ldrb	r3, [r7, #15]
 800daf4:	4618      	mov	r0, r3
 800daf6:	f000 f931 	bl	800dd5c <USBH_Get_USB_Status>
 800dafa:	4603      	mov	r3, r0
 800dafc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dafe:	7bbb      	ldrb	r3, [r7, #14]
}
 800db00:	4618      	mov	r0, r3
 800db02:	3710      	adds	r7, #16
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}

0800db08 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b084      	sub	sp, #16
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800db10:	2301      	movs	r3, #1
 800db12:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7f4 ff1e 	bl	800295c <HAL_HCD_GetCurrentSpeed>
 800db20:	4603      	mov	r3, r0
 800db22:	2b02      	cmp	r3, #2
 800db24:	d00c      	beq.n	800db40 <USBH_LL_GetSpeed+0x38>
 800db26:	2b02      	cmp	r3, #2
 800db28:	d80d      	bhi.n	800db46 <USBH_LL_GetSpeed+0x3e>
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d002      	beq.n	800db34 <USBH_LL_GetSpeed+0x2c>
 800db2e:	2b01      	cmp	r3, #1
 800db30:	d003      	beq.n	800db3a <USBH_LL_GetSpeed+0x32>
 800db32:	e008      	b.n	800db46 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800db34:	2300      	movs	r3, #0
 800db36:	73fb      	strb	r3, [r7, #15]
    break;
 800db38:	e008      	b.n	800db4c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800db3a:	2301      	movs	r3, #1
 800db3c:	73fb      	strb	r3, [r7, #15]
    break;
 800db3e:	e005      	b.n	800db4c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800db40:	2302      	movs	r3, #2
 800db42:	73fb      	strb	r3, [r7, #15]
    break;
 800db44:	e002      	b.n	800db4c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800db46:	2301      	movs	r3, #1
 800db48:	73fb      	strb	r3, [r7, #15]
    break;
 800db4a:	bf00      	nop
  }
  return  speed;
 800db4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3710      	adds	r7, #16
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}

0800db56 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800db56:	b580      	push	{r7, lr}
 800db58:	b084      	sub	sp, #16
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db5e:	2300      	movs	r3, #0
 800db60:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800db62:	2300      	movs	r3, #0
 800db64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800db6c:	4618      	mov	r0, r3
 800db6e:	f7f4 feaf 	bl	80028d0 <HAL_HCD_ResetPort>
 800db72:	4603      	mov	r3, r0
 800db74:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800db76:	7bfb      	ldrb	r3, [r7, #15]
 800db78:	4618      	mov	r0, r3
 800db7a:	f000 f8ef 	bl	800dd5c <USBH_Get_USB_Status>
 800db7e:	4603      	mov	r3, r0
 800db80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db82:	7bbb      	ldrb	r3, [r7, #14]
}
 800db84:	4618      	mov	r0, r3
 800db86:	3710      	adds	r7, #16
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}

0800db8c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
 800db94:	460b      	mov	r3, r1
 800db96:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800db9e:	78fa      	ldrb	r2, [r7, #3]
 800dba0:	4611      	mov	r1, r2
 800dba2:	4618      	mov	r0, r3
 800dba4:	f7f4 feb7 	bl	8002916 <HAL_HCD_HC_GetXferCount>
 800dba8:	4603      	mov	r3, r0
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3708      	adds	r7, #8
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}

0800dbb2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800dbb2:	b590      	push	{r4, r7, lr}
 800dbb4:	b089      	sub	sp, #36	@ 0x24
 800dbb6:	af04      	add	r7, sp, #16
 800dbb8:	6078      	str	r0, [r7, #4]
 800dbba:	4608      	mov	r0, r1
 800dbbc:	4611      	mov	r1, r2
 800dbbe:	461a      	mov	r2, r3
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	70fb      	strb	r3, [r7, #3]
 800dbc4:	460b      	mov	r3, r1
 800dbc6:	70bb      	strb	r3, [r7, #2]
 800dbc8:	4613      	mov	r3, r2
 800dbca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbcc:	2300      	movs	r3, #0
 800dbce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800dbda:	787c      	ldrb	r4, [r7, #1]
 800dbdc:	78ba      	ldrb	r2, [r7, #2]
 800dbde:	78f9      	ldrb	r1, [r7, #3]
 800dbe0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dbe2:	9302      	str	r3, [sp, #8]
 800dbe4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dbe8:	9301      	str	r3, [sp, #4]
 800dbea:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dbee:	9300      	str	r3, [sp, #0]
 800dbf0:	4623      	mov	r3, r4
 800dbf2:	f7f4 fac7 	bl	8002184 <HAL_HCD_HC_Init>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800dbfa:	7bfb      	ldrb	r3, [r7, #15]
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	f000 f8ad 	bl	800dd5c <USBH_Get_USB_Status>
 800dc02:	4603      	mov	r3, r0
 800dc04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc06:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3714      	adds	r7, #20
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd90      	pop	{r4, r7, pc}

0800dc10 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dc10:	b480      	push	{r7}
 800dc12:	b083      	sub	sp, #12
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
 800dc18:	460b      	mov	r3, r1
 800dc1a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800dc1c:	2300      	movs	r3, #0
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	370c      	adds	r7, #12
 800dc22:	46bd      	mov	sp, r7
 800dc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc28:	4770      	bx	lr

0800dc2a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800dc2a:	b590      	push	{r4, r7, lr}
 800dc2c:	b089      	sub	sp, #36	@ 0x24
 800dc2e:	af04      	add	r7, sp, #16
 800dc30:	6078      	str	r0, [r7, #4]
 800dc32:	4608      	mov	r0, r1
 800dc34:	4611      	mov	r1, r2
 800dc36:	461a      	mov	r2, r3
 800dc38:	4603      	mov	r3, r0
 800dc3a:	70fb      	strb	r3, [r7, #3]
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	70bb      	strb	r3, [r7, #2]
 800dc40:	4613      	mov	r3, r2
 800dc42:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc44:	2300      	movs	r3, #0
 800dc46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800dc52:	787c      	ldrb	r4, [r7, #1]
 800dc54:	78ba      	ldrb	r2, [r7, #2]
 800dc56:	78f9      	ldrb	r1, [r7, #3]
 800dc58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800dc5c:	9303      	str	r3, [sp, #12]
 800dc5e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dc60:	9302      	str	r3, [sp, #8]
 800dc62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc64:	9301      	str	r3, [sp, #4]
 800dc66:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dc6a:	9300      	str	r3, [sp, #0]
 800dc6c:	4623      	mov	r3, r4
 800dc6e:	f7f4 fb41 	bl	80022f4 <HAL_HCD_HC_SubmitRequest>
 800dc72:	4603      	mov	r3, r0
 800dc74:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800dc76:	7bfb      	ldrb	r3, [r7, #15]
 800dc78:	4618      	mov	r0, r3
 800dc7a:	f000 f86f 	bl	800dd5c <USBH_Get_USB_Status>
 800dc7e:	4603      	mov	r3, r0
 800dc80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc82:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc84:	4618      	mov	r0, r3
 800dc86:	3714      	adds	r7, #20
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	bd90      	pop	{r4, r7, pc}

0800dc8c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b082      	sub	sp, #8
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
 800dc94:	460b      	mov	r3, r1
 800dc96:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800dc9e:	78fa      	ldrb	r2, [r7, #3]
 800dca0:	4611      	mov	r1, r2
 800dca2:	4618      	mov	r0, r3
 800dca4:	f7f4 fe22 	bl	80028ec <HAL_HCD_HC_GetURBState>
 800dca8:	4603      	mov	r3, r0
}
 800dcaa:	4618      	mov	r0, r3
 800dcac:	3708      	adds	r7, #8
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}

0800dcb2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800dcb2:	b580      	push	{r7, lr}
 800dcb4:	b082      	sub	sp, #8
 800dcb6:	af00      	add	r7, sp, #0
 800dcb8:	6078      	str	r0, [r7, #4]
 800dcba:	460b      	mov	r3, r1
 800dcbc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800dcc4:	2b01      	cmp	r3, #1
 800dcc6:	d103      	bne.n	800dcd0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800dcc8:	78fb      	ldrb	r3, [r7, #3]
 800dcca:	4618      	mov	r0, r3
 800dccc:	f000 f872 	bl	800ddb4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800dcd0:	20c8      	movs	r0, #200	@ 0xc8
 800dcd2:	f7f3 ff35 	bl	8001b40 <HAL_Delay>
  return USBH_OK;
 800dcd6:	2300      	movs	r3, #0
}
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3708      	adds	r7, #8
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}

0800dce0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b085      	sub	sp, #20
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
 800dce8:	460b      	mov	r3, r1
 800dcea:	70fb      	strb	r3, [r7, #3]
 800dcec:	4613      	mov	r3, r2
 800dcee:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800dcf6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800dcf8:	78fa      	ldrb	r2, [r7, #3]
 800dcfa:	68f9      	ldr	r1, [r7, #12]
 800dcfc:	4613      	mov	r3, r2
 800dcfe:	011b      	lsls	r3, r3, #4
 800dd00:	1a9b      	subs	r3, r3, r2
 800dd02:	009b      	lsls	r3, r3, #2
 800dd04:	440b      	add	r3, r1
 800dd06:	3317      	adds	r3, #23
 800dd08:	781b      	ldrb	r3, [r3, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d00a      	beq.n	800dd24 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800dd0e:	78fa      	ldrb	r2, [r7, #3]
 800dd10:	68f9      	ldr	r1, [r7, #12]
 800dd12:	4613      	mov	r3, r2
 800dd14:	011b      	lsls	r3, r3, #4
 800dd16:	1a9b      	subs	r3, r3, r2
 800dd18:	009b      	lsls	r3, r3, #2
 800dd1a:	440b      	add	r3, r1
 800dd1c:	333c      	adds	r3, #60	@ 0x3c
 800dd1e:	78ba      	ldrb	r2, [r7, #2]
 800dd20:	701a      	strb	r2, [r3, #0]
 800dd22:	e009      	b.n	800dd38 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800dd24:	78fa      	ldrb	r2, [r7, #3]
 800dd26:	68f9      	ldr	r1, [r7, #12]
 800dd28:	4613      	mov	r3, r2
 800dd2a:	011b      	lsls	r3, r3, #4
 800dd2c:	1a9b      	subs	r3, r3, r2
 800dd2e:	009b      	lsls	r3, r3, #2
 800dd30:	440b      	add	r3, r1
 800dd32:	333d      	adds	r3, #61	@ 0x3d
 800dd34:	78ba      	ldrb	r2, [r7, #2]
 800dd36:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800dd38:	2300      	movs	r3, #0
}
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	3714      	adds	r7, #20
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd44:	4770      	bx	lr

0800dd46 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800dd46:	b580      	push	{r7, lr}
 800dd48:	b082      	sub	sp, #8
 800dd4a:	af00      	add	r7, sp, #0
 800dd4c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	f7f3 fef6 	bl	8001b40 <HAL_Delay>
}
 800dd54:	bf00      	nop
 800dd56:	3708      	adds	r7, #8
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}

0800dd5c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dd5c:	b480      	push	{r7}
 800dd5e:	b085      	sub	sp, #20
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	4603      	mov	r3, r0
 800dd64:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dd66:	2300      	movs	r3, #0
 800dd68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dd6a:	79fb      	ldrb	r3, [r7, #7]
 800dd6c:	2b03      	cmp	r3, #3
 800dd6e:	d817      	bhi.n	800dda0 <USBH_Get_USB_Status+0x44>
 800dd70:	a201      	add	r2, pc, #4	@ (adr r2, 800dd78 <USBH_Get_USB_Status+0x1c>)
 800dd72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd76:	bf00      	nop
 800dd78:	0800dd89 	.word	0x0800dd89
 800dd7c:	0800dd8f 	.word	0x0800dd8f
 800dd80:	0800dd95 	.word	0x0800dd95
 800dd84:	0800dd9b 	.word	0x0800dd9b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd8c:	e00b      	b.n	800dda6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800dd8e:	2302      	movs	r3, #2
 800dd90:	73fb      	strb	r3, [r7, #15]
    break;
 800dd92:	e008      	b.n	800dda6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dd94:	2301      	movs	r3, #1
 800dd96:	73fb      	strb	r3, [r7, #15]
    break;
 800dd98:	e005      	b.n	800dda6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800dd9a:	2302      	movs	r3, #2
 800dd9c:	73fb      	strb	r3, [r7, #15]
    break;
 800dd9e:	e002      	b.n	800dda6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800dda0:	2302      	movs	r3, #2
 800dda2:	73fb      	strb	r3, [r7, #15]
    break;
 800dda4:	bf00      	nop
  }
  return usb_status;
 800dda6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3714      	adds	r7, #20
 800ddac:	46bd      	mov	sp, r7
 800ddae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb2:	4770      	bx	lr

0800ddb4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b084      	sub	sp, #16
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	4603      	mov	r3, r0
 800ddbc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ddbe:	79fb      	ldrb	r3, [r7, #7]
 800ddc0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ddc2:	79fb      	ldrb	r3, [r7, #7]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d102      	bne.n	800ddce <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800ddc8:	2300      	movs	r3, #0
 800ddca:	73fb      	strb	r3, [r7, #15]
 800ddcc:	e001      	b.n	800ddd2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800ddce:	2301      	movs	r3, #1
 800ddd0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ddd2:	7bfb      	ldrb	r3, [r7, #15]
 800ddd4:	461a      	mov	r2, r3
 800ddd6:	2101      	movs	r1, #1
 800ddd8:	4803      	ldr	r0, [pc, #12]	@ (800dde8 <MX_DriverVbusFS+0x34>)
 800ddda:	f7f4 f953 	bl	8002084 <HAL_GPIO_WritePin>
}
 800ddde:	bf00      	nop
 800dde0:	3710      	adds	r7, #16
 800dde2:	46bd      	mov	sp, r7
 800dde4:	bd80      	pop	{r7, pc}
 800dde6:	bf00      	nop
 800dde8:	40020800 	.word	0x40020800

0800ddec <malloc>:
 800ddec:	4b02      	ldr	r3, [pc, #8]	@ (800ddf8 <malloc+0xc>)
 800ddee:	4601      	mov	r1, r0
 800ddf0:	6818      	ldr	r0, [r3, #0]
 800ddf2:	f000 b82d 	b.w	800de50 <_malloc_r>
 800ddf6:	bf00      	nop
 800ddf8:	20000040 	.word	0x20000040

0800ddfc <free>:
 800ddfc:	4b02      	ldr	r3, [pc, #8]	@ (800de08 <free+0xc>)
 800ddfe:	4601      	mov	r1, r0
 800de00:	6818      	ldr	r0, [r3, #0]
 800de02:	f000 b961 	b.w	800e0c8 <_free_r>
 800de06:	bf00      	nop
 800de08:	20000040 	.word	0x20000040

0800de0c <sbrk_aligned>:
 800de0c:	b570      	push	{r4, r5, r6, lr}
 800de0e:	4e0f      	ldr	r6, [pc, #60]	@ (800de4c <sbrk_aligned+0x40>)
 800de10:	460c      	mov	r4, r1
 800de12:	6831      	ldr	r1, [r6, #0]
 800de14:	4605      	mov	r5, r0
 800de16:	b911      	cbnz	r1, 800de1e <sbrk_aligned+0x12>
 800de18:	f000 f90c 	bl	800e034 <_sbrk_r>
 800de1c:	6030      	str	r0, [r6, #0]
 800de1e:	4621      	mov	r1, r4
 800de20:	4628      	mov	r0, r5
 800de22:	f000 f907 	bl	800e034 <_sbrk_r>
 800de26:	1c43      	adds	r3, r0, #1
 800de28:	d103      	bne.n	800de32 <sbrk_aligned+0x26>
 800de2a:	f04f 34ff 	mov.w	r4, #4294967295
 800de2e:	4620      	mov	r0, r4
 800de30:	bd70      	pop	{r4, r5, r6, pc}
 800de32:	1cc4      	adds	r4, r0, #3
 800de34:	f024 0403 	bic.w	r4, r4, #3
 800de38:	42a0      	cmp	r0, r4
 800de3a:	d0f8      	beq.n	800de2e <sbrk_aligned+0x22>
 800de3c:	1a21      	subs	r1, r4, r0
 800de3e:	4628      	mov	r0, r5
 800de40:	f000 f8f8 	bl	800e034 <_sbrk_r>
 800de44:	3001      	adds	r0, #1
 800de46:	d1f2      	bne.n	800de2e <sbrk_aligned+0x22>
 800de48:	e7ef      	b.n	800de2a <sbrk_aligned+0x1e>
 800de4a:	bf00      	nop
 800de4c:	20005444 	.word	0x20005444

0800de50 <_malloc_r>:
 800de50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de54:	1ccd      	adds	r5, r1, #3
 800de56:	f025 0503 	bic.w	r5, r5, #3
 800de5a:	3508      	adds	r5, #8
 800de5c:	2d0c      	cmp	r5, #12
 800de5e:	bf38      	it	cc
 800de60:	250c      	movcc	r5, #12
 800de62:	2d00      	cmp	r5, #0
 800de64:	4606      	mov	r6, r0
 800de66:	db01      	blt.n	800de6c <_malloc_r+0x1c>
 800de68:	42a9      	cmp	r1, r5
 800de6a:	d904      	bls.n	800de76 <_malloc_r+0x26>
 800de6c:	230c      	movs	r3, #12
 800de6e:	6033      	str	r3, [r6, #0]
 800de70:	2000      	movs	r0, #0
 800de72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800df4c <_malloc_r+0xfc>
 800de7a:	f000 f869 	bl	800df50 <__malloc_lock>
 800de7e:	f8d8 3000 	ldr.w	r3, [r8]
 800de82:	461c      	mov	r4, r3
 800de84:	bb44      	cbnz	r4, 800ded8 <_malloc_r+0x88>
 800de86:	4629      	mov	r1, r5
 800de88:	4630      	mov	r0, r6
 800de8a:	f7ff ffbf 	bl	800de0c <sbrk_aligned>
 800de8e:	1c43      	adds	r3, r0, #1
 800de90:	4604      	mov	r4, r0
 800de92:	d158      	bne.n	800df46 <_malloc_r+0xf6>
 800de94:	f8d8 4000 	ldr.w	r4, [r8]
 800de98:	4627      	mov	r7, r4
 800de9a:	2f00      	cmp	r7, #0
 800de9c:	d143      	bne.n	800df26 <_malloc_r+0xd6>
 800de9e:	2c00      	cmp	r4, #0
 800dea0:	d04b      	beq.n	800df3a <_malloc_r+0xea>
 800dea2:	6823      	ldr	r3, [r4, #0]
 800dea4:	4639      	mov	r1, r7
 800dea6:	4630      	mov	r0, r6
 800dea8:	eb04 0903 	add.w	r9, r4, r3
 800deac:	f000 f8c2 	bl	800e034 <_sbrk_r>
 800deb0:	4581      	cmp	r9, r0
 800deb2:	d142      	bne.n	800df3a <_malloc_r+0xea>
 800deb4:	6821      	ldr	r1, [r4, #0]
 800deb6:	1a6d      	subs	r5, r5, r1
 800deb8:	4629      	mov	r1, r5
 800deba:	4630      	mov	r0, r6
 800debc:	f7ff ffa6 	bl	800de0c <sbrk_aligned>
 800dec0:	3001      	adds	r0, #1
 800dec2:	d03a      	beq.n	800df3a <_malloc_r+0xea>
 800dec4:	6823      	ldr	r3, [r4, #0]
 800dec6:	442b      	add	r3, r5
 800dec8:	6023      	str	r3, [r4, #0]
 800deca:	f8d8 3000 	ldr.w	r3, [r8]
 800dece:	685a      	ldr	r2, [r3, #4]
 800ded0:	bb62      	cbnz	r2, 800df2c <_malloc_r+0xdc>
 800ded2:	f8c8 7000 	str.w	r7, [r8]
 800ded6:	e00f      	b.n	800def8 <_malloc_r+0xa8>
 800ded8:	6822      	ldr	r2, [r4, #0]
 800deda:	1b52      	subs	r2, r2, r5
 800dedc:	d420      	bmi.n	800df20 <_malloc_r+0xd0>
 800dede:	2a0b      	cmp	r2, #11
 800dee0:	d917      	bls.n	800df12 <_malloc_r+0xc2>
 800dee2:	1961      	adds	r1, r4, r5
 800dee4:	42a3      	cmp	r3, r4
 800dee6:	6025      	str	r5, [r4, #0]
 800dee8:	bf18      	it	ne
 800deea:	6059      	strne	r1, [r3, #4]
 800deec:	6863      	ldr	r3, [r4, #4]
 800deee:	bf08      	it	eq
 800def0:	f8c8 1000 	streq.w	r1, [r8]
 800def4:	5162      	str	r2, [r4, r5]
 800def6:	604b      	str	r3, [r1, #4]
 800def8:	4630      	mov	r0, r6
 800defa:	f000 f82f 	bl	800df5c <__malloc_unlock>
 800defe:	f104 000b 	add.w	r0, r4, #11
 800df02:	1d23      	adds	r3, r4, #4
 800df04:	f020 0007 	bic.w	r0, r0, #7
 800df08:	1ac2      	subs	r2, r0, r3
 800df0a:	bf1c      	itt	ne
 800df0c:	1a1b      	subne	r3, r3, r0
 800df0e:	50a3      	strne	r3, [r4, r2]
 800df10:	e7af      	b.n	800de72 <_malloc_r+0x22>
 800df12:	6862      	ldr	r2, [r4, #4]
 800df14:	42a3      	cmp	r3, r4
 800df16:	bf0c      	ite	eq
 800df18:	f8c8 2000 	streq.w	r2, [r8]
 800df1c:	605a      	strne	r2, [r3, #4]
 800df1e:	e7eb      	b.n	800def8 <_malloc_r+0xa8>
 800df20:	4623      	mov	r3, r4
 800df22:	6864      	ldr	r4, [r4, #4]
 800df24:	e7ae      	b.n	800de84 <_malloc_r+0x34>
 800df26:	463c      	mov	r4, r7
 800df28:	687f      	ldr	r7, [r7, #4]
 800df2a:	e7b6      	b.n	800de9a <_malloc_r+0x4a>
 800df2c:	461a      	mov	r2, r3
 800df2e:	685b      	ldr	r3, [r3, #4]
 800df30:	42a3      	cmp	r3, r4
 800df32:	d1fb      	bne.n	800df2c <_malloc_r+0xdc>
 800df34:	2300      	movs	r3, #0
 800df36:	6053      	str	r3, [r2, #4]
 800df38:	e7de      	b.n	800def8 <_malloc_r+0xa8>
 800df3a:	230c      	movs	r3, #12
 800df3c:	6033      	str	r3, [r6, #0]
 800df3e:	4630      	mov	r0, r6
 800df40:	f000 f80c 	bl	800df5c <__malloc_unlock>
 800df44:	e794      	b.n	800de70 <_malloc_r+0x20>
 800df46:	6005      	str	r5, [r0, #0]
 800df48:	e7d6      	b.n	800def8 <_malloc_r+0xa8>
 800df4a:	bf00      	nop
 800df4c:	20005448 	.word	0x20005448

0800df50 <__malloc_lock>:
 800df50:	4801      	ldr	r0, [pc, #4]	@ (800df58 <__malloc_lock+0x8>)
 800df52:	f000 b8a9 	b.w	800e0a8 <__retarget_lock_acquire_recursive>
 800df56:	bf00      	nop
 800df58:	20005588 	.word	0x20005588

0800df5c <__malloc_unlock>:
 800df5c:	4801      	ldr	r0, [pc, #4]	@ (800df64 <__malloc_unlock+0x8>)
 800df5e:	f000 b8a4 	b.w	800e0aa <__retarget_lock_release_recursive>
 800df62:	bf00      	nop
 800df64:	20005588 	.word	0x20005588

0800df68 <memset>:
 800df68:	4402      	add	r2, r0
 800df6a:	4603      	mov	r3, r0
 800df6c:	4293      	cmp	r3, r2
 800df6e:	d100      	bne.n	800df72 <memset+0xa>
 800df70:	4770      	bx	lr
 800df72:	f803 1b01 	strb.w	r1, [r3], #1
 800df76:	e7f9      	b.n	800df6c <memset+0x4>

0800df78 <_reclaim_reent>:
 800df78:	4b2d      	ldr	r3, [pc, #180]	@ (800e030 <_reclaim_reent+0xb8>)
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	4283      	cmp	r3, r0
 800df7e:	b570      	push	{r4, r5, r6, lr}
 800df80:	4604      	mov	r4, r0
 800df82:	d053      	beq.n	800e02c <_reclaim_reent+0xb4>
 800df84:	69c3      	ldr	r3, [r0, #28]
 800df86:	b31b      	cbz	r3, 800dfd0 <_reclaim_reent+0x58>
 800df88:	68db      	ldr	r3, [r3, #12]
 800df8a:	b163      	cbz	r3, 800dfa6 <_reclaim_reent+0x2e>
 800df8c:	2500      	movs	r5, #0
 800df8e:	69e3      	ldr	r3, [r4, #28]
 800df90:	68db      	ldr	r3, [r3, #12]
 800df92:	5959      	ldr	r1, [r3, r5]
 800df94:	b9b1      	cbnz	r1, 800dfc4 <_reclaim_reent+0x4c>
 800df96:	3504      	adds	r5, #4
 800df98:	2d80      	cmp	r5, #128	@ 0x80
 800df9a:	d1f8      	bne.n	800df8e <_reclaim_reent+0x16>
 800df9c:	69e3      	ldr	r3, [r4, #28]
 800df9e:	4620      	mov	r0, r4
 800dfa0:	68d9      	ldr	r1, [r3, #12]
 800dfa2:	f000 f891 	bl	800e0c8 <_free_r>
 800dfa6:	69e3      	ldr	r3, [r4, #28]
 800dfa8:	6819      	ldr	r1, [r3, #0]
 800dfaa:	b111      	cbz	r1, 800dfb2 <_reclaim_reent+0x3a>
 800dfac:	4620      	mov	r0, r4
 800dfae:	f000 f88b 	bl	800e0c8 <_free_r>
 800dfb2:	69e3      	ldr	r3, [r4, #28]
 800dfb4:	689d      	ldr	r5, [r3, #8]
 800dfb6:	b15d      	cbz	r5, 800dfd0 <_reclaim_reent+0x58>
 800dfb8:	4629      	mov	r1, r5
 800dfba:	4620      	mov	r0, r4
 800dfbc:	682d      	ldr	r5, [r5, #0]
 800dfbe:	f000 f883 	bl	800e0c8 <_free_r>
 800dfc2:	e7f8      	b.n	800dfb6 <_reclaim_reent+0x3e>
 800dfc4:	680e      	ldr	r6, [r1, #0]
 800dfc6:	4620      	mov	r0, r4
 800dfc8:	f000 f87e 	bl	800e0c8 <_free_r>
 800dfcc:	4631      	mov	r1, r6
 800dfce:	e7e1      	b.n	800df94 <_reclaim_reent+0x1c>
 800dfd0:	6961      	ldr	r1, [r4, #20]
 800dfd2:	b111      	cbz	r1, 800dfda <_reclaim_reent+0x62>
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f000 f877 	bl	800e0c8 <_free_r>
 800dfda:	69e1      	ldr	r1, [r4, #28]
 800dfdc:	b111      	cbz	r1, 800dfe4 <_reclaim_reent+0x6c>
 800dfde:	4620      	mov	r0, r4
 800dfe0:	f000 f872 	bl	800e0c8 <_free_r>
 800dfe4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dfe6:	b111      	cbz	r1, 800dfee <_reclaim_reent+0x76>
 800dfe8:	4620      	mov	r0, r4
 800dfea:	f000 f86d 	bl	800e0c8 <_free_r>
 800dfee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dff0:	b111      	cbz	r1, 800dff8 <_reclaim_reent+0x80>
 800dff2:	4620      	mov	r0, r4
 800dff4:	f000 f868 	bl	800e0c8 <_free_r>
 800dff8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dffa:	b111      	cbz	r1, 800e002 <_reclaim_reent+0x8a>
 800dffc:	4620      	mov	r0, r4
 800dffe:	f000 f863 	bl	800e0c8 <_free_r>
 800e002:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e004:	b111      	cbz	r1, 800e00c <_reclaim_reent+0x94>
 800e006:	4620      	mov	r0, r4
 800e008:	f000 f85e 	bl	800e0c8 <_free_r>
 800e00c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e00e:	b111      	cbz	r1, 800e016 <_reclaim_reent+0x9e>
 800e010:	4620      	mov	r0, r4
 800e012:	f000 f859 	bl	800e0c8 <_free_r>
 800e016:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e018:	b111      	cbz	r1, 800e020 <_reclaim_reent+0xa8>
 800e01a:	4620      	mov	r0, r4
 800e01c:	f000 f854 	bl	800e0c8 <_free_r>
 800e020:	6a23      	ldr	r3, [r4, #32]
 800e022:	b11b      	cbz	r3, 800e02c <_reclaim_reent+0xb4>
 800e024:	4620      	mov	r0, r4
 800e026:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e02a:	4718      	bx	r3
 800e02c:	bd70      	pop	{r4, r5, r6, pc}
 800e02e:	bf00      	nop
 800e030:	20000040 	.word	0x20000040

0800e034 <_sbrk_r>:
 800e034:	b538      	push	{r3, r4, r5, lr}
 800e036:	4d06      	ldr	r5, [pc, #24]	@ (800e050 <_sbrk_r+0x1c>)
 800e038:	2300      	movs	r3, #0
 800e03a:	4604      	mov	r4, r0
 800e03c:	4608      	mov	r0, r1
 800e03e:	602b      	str	r3, [r5, #0]
 800e040:	f7f3 fcca 	bl	80019d8 <_sbrk>
 800e044:	1c43      	adds	r3, r0, #1
 800e046:	d102      	bne.n	800e04e <_sbrk_r+0x1a>
 800e048:	682b      	ldr	r3, [r5, #0]
 800e04a:	b103      	cbz	r3, 800e04e <_sbrk_r+0x1a>
 800e04c:	6023      	str	r3, [r4, #0]
 800e04e:	bd38      	pop	{r3, r4, r5, pc}
 800e050:	20005584 	.word	0x20005584

0800e054 <__errno>:
 800e054:	4b01      	ldr	r3, [pc, #4]	@ (800e05c <__errno+0x8>)
 800e056:	6818      	ldr	r0, [r3, #0]
 800e058:	4770      	bx	lr
 800e05a:	bf00      	nop
 800e05c:	20000040 	.word	0x20000040

0800e060 <__libc_init_array>:
 800e060:	b570      	push	{r4, r5, r6, lr}
 800e062:	4d0d      	ldr	r5, [pc, #52]	@ (800e098 <__libc_init_array+0x38>)
 800e064:	4c0d      	ldr	r4, [pc, #52]	@ (800e09c <__libc_init_array+0x3c>)
 800e066:	1b64      	subs	r4, r4, r5
 800e068:	10a4      	asrs	r4, r4, #2
 800e06a:	2600      	movs	r6, #0
 800e06c:	42a6      	cmp	r6, r4
 800e06e:	d109      	bne.n	800e084 <__libc_init_array+0x24>
 800e070:	4d0b      	ldr	r5, [pc, #44]	@ (800e0a0 <__libc_init_array+0x40>)
 800e072:	4c0c      	ldr	r4, [pc, #48]	@ (800e0a4 <__libc_init_array+0x44>)
 800e074:	f000 f872 	bl	800e15c <_init>
 800e078:	1b64      	subs	r4, r4, r5
 800e07a:	10a4      	asrs	r4, r4, #2
 800e07c:	2600      	movs	r6, #0
 800e07e:	42a6      	cmp	r6, r4
 800e080:	d105      	bne.n	800e08e <__libc_init_array+0x2e>
 800e082:	bd70      	pop	{r4, r5, r6, pc}
 800e084:	f855 3b04 	ldr.w	r3, [r5], #4
 800e088:	4798      	blx	r3
 800e08a:	3601      	adds	r6, #1
 800e08c:	e7ee      	b.n	800e06c <__libc_init_array+0xc>
 800e08e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e092:	4798      	blx	r3
 800e094:	3601      	adds	r6, #1
 800e096:	e7f2      	b.n	800e07e <__libc_init_array+0x1e>
 800e098:	0800e200 	.word	0x0800e200
 800e09c:	0800e200 	.word	0x0800e200
 800e0a0:	0800e200 	.word	0x0800e200
 800e0a4:	0800e204 	.word	0x0800e204

0800e0a8 <__retarget_lock_acquire_recursive>:
 800e0a8:	4770      	bx	lr

0800e0aa <__retarget_lock_release_recursive>:
 800e0aa:	4770      	bx	lr

0800e0ac <memcpy>:
 800e0ac:	440a      	add	r2, r1
 800e0ae:	4291      	cmp	r1, r2
 800e0b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800e0b4:	d100      	bne.n	800e0b8 <memcpy+0xc>
 800e0b6:	4770      	bx	lr
 800e0b8:	b510      	push	{r4, lr}
 800e0ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0c2:	4291      	cmp	r1, r2
 800e0c4:	d1f9      	bne.n	800e0ba <memcpy+0xe>
 800e0c6:	bd10      	pop	{r4, pc}

0800e0c8 <_free_r>:
 800e0c8:	b538      	push	{r3, r4, r5, lr}
 800e0ca:	4605      	mov	r5, r0
 800e0cc:	2900      	cmp	r1, #0
 800e0ce:	d041      	beq.n	800e154 <_free_r+0x8c>
 800e0d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0d4:	1f0c      	subs	r4, r1, #4
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	bfb8      	it	lt
 800e0da:	18e4      	addlt	r4, r4, r3
 800e0dc:	f7ff ff38 	bl	800df50 <__malloc_lock>
 800e0e0:	4a1d      	ldr	r2, [pc, #116]	@ (800e158 <_free_r+0x90>)
 800e0e2:	6813      	ldr	r3, [r2, #0]
 800e0e4:	b933      	cbnz	r3, 800e0f4 <_free_r+0x2c>
 800e0e6:	6063      	str	r3, [r4, #4]
 800e0e8:	6014      	str	r4, [r2, #0]
 800e0ea:	4628      	mov	r0, r5
 800e0ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0f0:	f7ff bf34 	b.w	800df5c <__malloc_unlock>
 800e0f4:	42a3      	cmp	r3, r4
 800e0f6:	d908      	bls.n	800e10a <_free_r+0x42>
 800e0f8:	6820      	ldr	r0, [r4, #0]
 800e0fa:	1821      	adds	r1, r4, r0
 800e0fc:	428b      	cmp	r3, r1
 800e0fe:	bf01      	itttt	eq
 800e100:	6819      	ldreq	r1, [r3, #0]
 800e102:	685b      	ldreq	r3, [r3, #4]
 800e104:	1809      	addeq	r1, r1, r0
 800e106:	6021      	streq	r1, [r4, #0]
 800e108:	e7ed      	b.n	800e0e6 <_free_r+0x1e>
 800e10a:	461a      	mov	r2, r3
 800e10c:	685b      	ldr	r3, [r3, #4]
 800e10e:	b10b      	cbz	r3, 800e114 <_free_r+0x4c>
 800e110:	42a3      	cmp	r3, r4
 800e112:	d9fa      	bls.n	800e10a <_free_r+0x42>
 800e114:	6811      	ldr	r1, [r2, #0]
 800e116:	1850      	adds	r0, r2, r1
 800e118:	42a0      	cmp	r0, r4
 800e11a:	d10b      	bne.n	800e134 <_free_r+0x6c>
 800e11c:	6820      	ldr	r0, [r4, #0]
 800e11e:	4401      	add	r1, r0
 800e120:	1850      	adds	r0, r2, r1
 800e122:	4283      	cmp	r3, r0
 800e124:	6011      	str	r1, [r2, #0]
 800e126:	d1e0      	bne.n	800e0ea <_free_r+0x22>
 800e128:	6818      	ldr	r0, [r3, #0]
 800e12a:	685b      	ldr	r3, [r3, #4]
 800e12c:	6053      	str	r3, [r2, #4]
 800e12e:	4408      	add	r0, r1
 800e130:	6010      	str	r0, [r2, #0]
 800e132:	e7da      	b.n	800e0ea <_free_r+0x22>
 800e134:	d902      	bls.n	800e13c <_free_r+0x74>
 800e136:	230c      	movs	r3, #12
 800e138:	602b      	str	r3, [r5, #0]
 800e13a:	e7d6      	b.n	800e0ea <_free_r+0x22>
 800e13c:	6820      	ldr	r0, [r4, #0]
 800e13e:	1821      	adds	r1, r4, r0
 800e140:	428b      	cmp	r3, r1
 800e142:	bf04      	itt	eq
 800e144:	6819      	ldreq	r1, [r3, #0]
 800e146:	685b      	ldreq	r3, [r3, #4]
 800e148:	6063      	str	r3, [r4, #4]
 800e14a:	bf04      	itt	eq
 800e14c:	1809      	addeq	r1, r1, r0
 800e14e:	6021      	streq	r1, [r4, #0]
 800e150:	6054      	str	r4, [r2, #4]
 800e152:	e7ca      	b.n	800e0ea <_free_r+0x22>
 800e154:	bd38      	pop	{r3, r4, r5, pc}
 800e156:	bf00      	nop
 800e158:	20005448 	.word	0x20005448

0800e15c <_init>:
 800e15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e15e:	bf00      	nop
 800e160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e162:	bc08      	pop	{r3}
 800e164:	469e      	mov	lr, r3
 800e166:	4770      	bx	lr

0800e168 <_fini>:
 800e168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e16a:	bf00      	nop
 800e16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e16e:	bc08      	pop	{r3}
 800e170:	469e      	mov	lr, r3
 800e172:	4770      	bx	lr
