#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d6cd136c40 .scope module, "PC" "PC" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "inp";
    .port_info 2 /OUTPUT 16 "outp";
o000001d6cd186ac8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6cd136dd0_0 .net "clock", 0 0, o000001d6cd186ac8;  0 drivers
o000001d6cd186af8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d6cd136e70_0 .net "inp", 15 0, o000001d6cd186af8;  0 drivers
v000001d6cd136f10_0 .var "outp", 15 0;
E_000001d6cd184c60 .event anyedge, v000001d6cd136e70_0;
    .scope S_000001d6cd136c40;
T_0 ;
    %wait E_000001d6cd184c60;
    %load/vec4 v000001d6cd136e70_0;
    %store/vec4 v000001d6cd136f10_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./PC.v";
