// Seed: 967524937
module module_0 (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  uwire id_7
);
  assign id_4 = -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input uwire id_2,
    output wire id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    input uwire id_12,
    input supply0 id_13,
    input wand id_14,
    output wor id_15
);
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_5,
      id_15,
      id_1,
      id_11,
      id_12
  );
  assign id_4 = -1 * -1'b0 - 1;
endmodule
