Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 13 01:30:27 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controller_control_sets_placed.rpt
| Design       : vga_controller
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           19 |
| Yes          | No                    | No                     |              62 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------+--------------------+------------------+----------------+--------------+
|      Clock Signal      |      Enable Signal      |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------+--------------------+------------------+----------------+--------------+
|  CLK_100_IBUF_BUFG     |                         |                    |                1 |              1 |         1.00 |
|  clk_modifier/clk_out1 |                         | vga_red[3]_i_1_n_0 |                3 |             12 |         4.00 |
|  clk_modifier/clk_out1 |                         |                    |                7 |             15 |         2.14 |
|  clk_modifier/clk_out1 |                         | hPos[30]_i_1_n_0   |                8 |             30 |         3.75 |
|  LEDB_OBUF_BUFG        | debl/B2/Q_reg_0         |                    |                8 |             31 |         3.88 |
|  LEDB_OBUF_BUFG        | ebu/B2/yPos_reg_10_sn_1 |                    |                8 |             31 |         3.88 |
|  clk_modifier/clk_out1 | vPos                    | vPos0              |                8 |             31 |         3.88 |
|  CLK_100_IBUF_BUFG     |                         | clk_butons/clear   |                8 |             32 |         4.00 |
+------------------------+-------------------------+--------------------+------------------+----------------+--------------+


