INFO: [VRFC 10-163] Analyzing VHDL file "C:/study/vlsi/try1/lab1/lab1.srcs/sim_1/new/sequence_detector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sequence_detector_tb'
