// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ludcmp_ludcmp,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.330000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2649,HLS_SYN_LUT=2496,HLS_VERSION=2022_2_2}" *)

module ludcmp (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        b_address0,
        b_ce0,
        b_q0,
        x_address0,
        x_ce0,
        x_we0,
        x_d0,
        x_q0,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0
);

parameter    ap_ST_fsm_state1 = 68'd1;
parameter    ap_ST_fsm_state2 = 68'd2;
parameter    ap_ST_fsm_state3 = 68'd4;
parameter    ap_ST_fsm_state4 = 68'd8;
parameter    ap_ST_fsm_state5 = 68'd16;
parameter    ap_ST_fsm_state6 = 68'd32;
parameter    ap_ST_fsm_state7 = 68'd64;
parameter    ap_ST_fsm_state8 = 68'd128;
parameter    ap_ST_fsm_state9 = 68'd256;
parameter    ap_ST_fsm_state10 = 68'd512;
parameter    ap_ST_fsm_state11 = 68'd1024;
parameter    ap_ST_fsm_state12 = 68'd2048;
parameter    ap_ST_fsm_state13 = 68'd4096;
parameter    ap_ST_fsm_state14 = 68'd8192;
parameter    ap_ST_fsm_state15 = 68'd16384;
parameter    ap_ST_fsm_state16 = 68'd32768;
parameter    ap_ST_fsm_state17 = 68'd65536;
parameter    ap_ST_fsm_state18 = 68'd131072;
parameter    ap_ST_fsm_state19 = 68'd262144;
parameter    ap_ST_fsm_state20 = 68'd524288;
parameter    ap_ST_fsm_state21 = 68'd1048576;
parameter    ap_ST_fsm_state22 = 68'd2097152;
parameter    ap_ST_fsm_state23 = 68'd4194304;
parameter    ap_ST_fsm_state24 = 68'd8388608;
parameter    ap_ST_fsm_state25 = 68'd16777216;
parameter    ap_ST_fsm_state26 = 68'd33554432;
parameter    ap_ST_fsm_state27 = 68'd67108864;
parameter    ap_ST_fsm_state28 = 68'd134217728;
parameter    ap_ST_fsm_state29 = 68'd268435456;
parameter    ap_ST_fsm_state30 = 68'd536870912;
parameter    ap_ST_fsm_state31 = 68'd1073741824;
parameter    ap_ST_fsm_state32 = 68'd2147483648;
parameter    ap_ST_fsm_state33 = 68'd4294967296;
parameter    ap_ST_fsm_state34 = 68'd8589934592;
parameter    ap_ST_fsm_state35 = 68'd17179869184;
parameter    ap_ST_fsm_state36 = 68'd34359738368;
parameter    ap_ST_fsm_state37 = 68'd68719476736;
parameter    ap_ST_fsm_state38 = 68'd137438953472;
parameter    ap_ST_fsm_state39 = 68'd274877906944;
parameter    ap_ST_fsm_state40 = 68'd549755813888;
parameter    ap_ST_fsm_state41 = 68'd1099511627776;
parameter    ap_ST_fsm_state42 = 68'd2199023255552;
parameter    ap_ST_fsm_state43 = 68'd4398046511104;
parameter    ap_ST_fsm_state44 = 68'd8796093022208;
parameter    ap_ST_fsm_state45 = 68'd17592186044416;
parameter    ap_ST_fsm_state46 = 68'd35184372088832;
parameter    ap_ST_fsm_state47 = 68'd70368744177664;
parameter    ap_ST_fsm_state48 = 68'd140737488355328;
parameter    ap_ST_fsm_state49 = 68'd281474976710656;
parameter    ap_ST_fsm_state50 = 68'd562949953421312;
parameter    ap_ST_fsm_state51 = 68'd1125899906842624;
parameter    ap_ST_fsm_state52 = 68'd2251799813685248;
parameter    ap_ST_fsm_state53 = 68'd4503599627370496;
parameter    ap_ST_fsm_state54 = 68'd9007199254740992;
parameter    ap_ST_fsm_state55 = 68'd18014398509481984;
parameter    ap_ST_fsm_state56 = 68'd36028797018963968;
parameter    ap_ST_fsm_state57 = 68'd72057594037927936;
parameter    ap_ST_fsm_state58 = 68'd144115188075855872;
parameter    ap_ST_fsm_state59 = 68'd288230376151711744;
parameter    ap_ST_fsm_state60 = 68'd576460752303423488;
parameter    ap_ST_fsm_state61 = 68'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 68'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 68'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 68'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 68'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 68'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 68'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 68'd147573952589676412928;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_address0;
output   A_ce0;
output   A_we0;
output  [63:0] A_d0;
input  [63:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [63:0] A_q1;
output  [5:0] b_address0;
output   b_ce0;
input  [63:0] b_q0;
output  [5:0] x_address0;
output   x_ce0;
output   x_we0;
output  [63:0] x_d0;
input  [63:0] x_q0;
output  [5:0] y_address0;
output   y_ce0;
output   y_we0;
output  [63:0] y_d0;
input  [63:0] y_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] A_address0;
reg A_ce0;
reg A_we0;
reg[63:0] A_d0;
reg[10:0] A_address1;
reg A_ce1;
reg b_ce0;
reg[5:0] x_address0;
reg x_ce0;
reg x_we0;
reg[5:0] y_address0;
reg y_ce0;
reg y_we0;

(* fsm_encoding = "none" *) reg   [67:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] reg_292;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state45;
wire   [63:0] grp_fu_288_p2;
reg   [63:0] reg_296;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state67;
reg   [5:0] j_4_reg_655;
wire    ap_CS_fsm_state2;
wire   [5:0] add_ln12_fu_314_p2;
reg   [5:0] add_ln12_reg_663;
wire   [10:0] add_ln14_fu_340_p2;
reg   [10:0] add_ln14_reg_668;
wire   [0:0] icmp_ln12_fu_308_p2;
wire   [10:0] zext_ln8_fu_346_p1;
reg   [10:0] zext_ln8_reg_676;
wire   [63:0] zext_ln13_fu_355_p1;
reg   [63:0] zext_ln13_reg_688;
wire    ap_CS_fsm_state3;
wire   [11:0] add_ln13_1_fu_359_p2;
reg   [11:0] add_ln13_1_reg_693;
wire   [5:0] add_ln13_fu_370_p2;
reg   [5:0] add_ln13_reg_701;
reg   [10:0] A_addr_reg_706;
wire   [0:0] icmp_ln13_fu_365_p2;
wire   [63:0] w_6_fu_390_p1;
reg   [63:0] w_6_reg_711;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire   [63:0] bitcast_ln18_fu_399_p1;
wire    ap_CS_fsm_state9;
reg   [10:0] A_addr_2_reg_732;
wire    ap_CS_fsm_state32;
wire   [0:0] icmp_ln20_fu_409_p2;
wire   [10:0] add_ln20_fu_425_p2;
reg   [10:0] add_ln20_reg_737;
wire   [63:0] w_8_fu_435_p1;
reg   [63:0] w_8_reg_742;
wire    ap_CS_fsm_state34;
reg   [5:0] i_4_reg_747;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln29_fu_463_p1;
reg   [63:0] zext_ln29_reg_757;
wire   [0:0] icmp_ln29_fu_451_p2;
wire   [10:0] add_ln32_fu_501_p2;
reg   [10:0] add_ln32_reg_781;
wire    ap_CS_fsm_state38;
wire   [63:0] w_fu_508_p1;
reg   [63:0] w_reg_786;
reg   [6:0] i_5_reg_791;
wire    ap_CS_fsm_state41;
wire   [5:0] trunc_ln36_fu_524_p1;
reg   [5:0] trunc_ln36_reg_797;
wire   [63:0] zext_ln36_fu_536_p1;
reg   [63:0] zext_ln36_reg_805;
wire   [0:0] tmp_6_fu_528_p3;
reg   [5:0] indvars_iv_load_reg_815;
wire    ap_CS_fsm_state42;
wire   [10:0] add_ln39_fu_577_p2;
reg   [10:0] add_ln39_reg_820;
wire   [10:0] add_ln40_fu_584_p2;
reg   [10:0] add_ln40_reg_825;
wire   [63:0] w_7_fu_590_p1;
reg   [63:0] w_7_reg_830;
wire    ap_CS_fsm_state44;
wire   [63:0] bitcast_ln40_fu_614_p1;
wire    ap_CS_fsm_state46;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_done;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_idle;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_ready;
wire   [10:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_address0;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_ce0;
wire   [10:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_address1;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_ce1;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_w_6_out;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_w_6_out_ap_vld;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_din1;
wire   [1:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_opcode;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_ce;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_din1;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_ce;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_done;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_idle;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_ready;
wire   [10:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_address0;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_ce0;
wire   [10:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_address1;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_ce1;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_w_10_out;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_w_10_out_ap_vld;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_din1;
wire   [1:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_opcode;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_ce;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_din1;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_ce;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_done;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_idle;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_ready;
wire   [10:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_A_address0;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_A_ce0;
wire   [5:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_y_address0;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_y_ce0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_w_3_out;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_w_3_out_ap_vld;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_din1;
wire   [1:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_opcode;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_ce;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_din1;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_ce;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_done;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_idle;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_ready;
wire   [10:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_A_address0;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_A_ce0;
wire   [5:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_x_address0;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_x_ce0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_w_8_out;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_w_8_out_ap_vld;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_din1;
wire   [1:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_opcode;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_ce;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_din0;
wire   [63:0] grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_din1;
wire    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_ce;
reg   [5:0] j_reg_206;
wire    ap_CS_fsm_state31;
reg   [11:0] phi_mul_reg_218;
reg   [10:0] j_2_reg_229;
wire    ap_CS_fsm_state36;
reg    grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start_reg;
wire    ap_CS_fsm_state35;
reg    grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start_reg;
wire    ap_CS_fsm_state39;
reg    grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start_reg;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln14_2_fu_385_p1;
wire   [63:0] zext_ln21_fu_420_p1;
wire    ap_CS_fsm_state40;
wire   [63:0] zext_ln40_fu_606_p1;
wire    ap_CS_fsm_state68;
reg   [5:0] i_fu_90;
reg   [5:0] i_1_fu_110;
wire   [5:0] add_ln29_fu_457_p2;
reg   [5:0] indvars_iv_fu_114;
wire   [5:0] add_ln36_1_fu_595_p2;
reg   [6:0] i_2_fu_118;
wire   [6:0] add_ln36_fu_541_p2;
wire   [63:0] bitcast_ln18_1_fu_404_p1;
wire   [63:0] bitcast_ln25_fu_443_p1;
reg   [63:0] grp_fu_288_p0;
reg   [63:0] grp_fu_288_p1;
wire   [8:0] tmp_1_fu_328_p3;
wire   [10:0] tmp_fu_320_p3;
wire   [10:0] zext_ln14_fu_336_p1;
wire   [10:0] zext_ln14_1_fu_376_p1;
wire   [10:0] add_ln14_1_fu_380_p2;
wire   [10:0] add_ln21_fu_415_p2;
wire   [8:0] tmp_3_fu_490_p3;
wire   [10:0] tmp_2_fu_483_p3;
wire   [10:0] zext_ln32_fu_497_p1;
wire   [9:0] tmp_5_fu_566_p3;
wire   [10:0] tmp_4_fu_559_p3;
wire   [10:0] zext_ln39_1_fu_573_p1;
wire   [10:0] zext_ln39_fu_556_p1;
wire   [63:0] grp_fu_848_p2;
reg   [63:0] grp_fu_848_p0;
reg   [63:0] grp_fu_848_p1;
reg    grp_fu_848_ce;
wire   [63:0] grp_fu_852_p2;
reg   [63:0] grp_fu_852_p0;
reg   [63:0] grp_fu_852_p1;
reg    grp_fu_852_ce;
reg   [67:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 68'd1;
#0 grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start_reg = 1'b0;
#0 grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start_reg = 1'b0;
#0 grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start_reg = 1'b0;
#0 grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start_reg = 1'b0;
end

ludcmp_ludcmp_Pipeline_VITIS_LOOP_15_3 grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start),
    .ap_done(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_done),
    .ap_idle(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_idle),
    .ap_ready(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_ready),
    .w_1(w_6_reg_711),
    .j(j_reg_206),
    .add_ln14(add_ln14_reg_668),
    .A_address0(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_address0),
    .A_ce0(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_address1),
    .A_ce1(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_ce1),
    .A_q1(A_q1),
    .zext_ln13(j_reg_206),
    .w_6_out(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_w_6_out),
    .w_6_out_ap_vld(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_w_6_out_ap_vld),
    .grp_fu_848_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_din0),
    .grp_fu_848_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_din1),
    .grp_fu_848_p_opcode(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_opcode),
    .grp_fu_848_p_dout0(grp_fu_848_p2),
    .grp_fu_848_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_ce),
    .grp_fu_852_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_din0),
    .grp_fu_852_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_din1),
    .grp_fu_852_p_dout0(grp_fu_852_p2),
    .grp_fu_852_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_ce)
);

ludcmp_ludcmp_Pipeline_VITIS_LOOP_22_5 grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start),
    .ap_done(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_done),
    .ap_idle(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_idle),
    .ap_ready(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_ready),
    .w_5(w_8_reg_742),
    .j_5(j_4_reg_655),
    .add_ln14(add_ln14_reg_668),
    .A_address0(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_address0),
    .A_ce0(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_address1),
    .A_ce1(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_ce1),
    .A_q1(A_q1),
    .zext_ln20(j_2_reg_229),
    .w_10_out(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_w_10_out),
    .w_10_out_ap_vld(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_w_10_out_ap_vld),
    .grp_fu_848_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_din0),
    .grp_fu_848_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_din1),
    .grp_fu_848_p_opcode(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_opcode),
    .grp_fu_848_p_dout0(grp_fu_848_p2),
    .grp_fu_848_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_ce),
    .grp_fu_852_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_din0),
    .grp_fu_852_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_din1),
    .grp_fu_852_p_dout0(grp_fu_852_p2),
    .grp_fu_852_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_ce)
);

ludcmp_ludcmp_Pipeline_VITIS_LOOP_31_7 grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start),
    .ap_done(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_done),
    .ap_idle(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_idle),
    .ap_ready(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_ready),
    .w(w_reg_786),
    .i_1(i_4_reg_747),
    .add_ln32(add_ln32_reg_781),
    .A_address0(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_A_address0),
    .A_ce0(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_A_ce0),
    .A_q0(A_q0),
    .y_address0(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_y_address0),
    .y_ce0(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_y_ce0),
    .y_q0(y_q0),
    .w_3_out(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_w_3_out),
    .w_3_out_ap_vld(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_w_3_out_ap_vld),
    .grp_fu_848_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_din0),
    .grp_fu_848_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_din1),
    .grp_fu_848_p_opcode(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_opcode),
    .grp_fu_848_p_dout0(grp_fu_848_p2),
    .grp_fu_848_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_ce),
    .grp_fu_852_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_din0),
    .grp_fu_852_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_din1),
    .grp_fu_852_p_dout0(grp_fu_852_p2),
    .grp_fu_852_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_ce)
);

ludcmp_ludcmp_Pipeline_VITIS_LOOP_38_9 grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start),
    .ap_done(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_done),
    .ap_idle(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_idle),
    .ap_ready(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_ready),
    .zext_ln36(indvars_iv_load_reg_815),
    .w_2(w_7_reg_830),
    .add_ln39(add_ln39_reg_820),
    .A_address0(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_A_address0),
    .A_ce0(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_A_ce0),
    .A_q0(A_q0),
    .x_address0(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_x_address0),
    .x_ce0(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_x_ce0),
    .x_q0(x_q0),
    .w_8_out(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_w_8_out),
    .w_8_out_ap_vld(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_w_8_out_ap_vld),
    .grp_fu_848_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_din0),
    .grp_fu_848_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_din1),
    .grp_fu_848_p_opcode(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_opcode),
    .grp_fu_848_p_dout0(grp_fu_848_p2),
    .grp_fu_848_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_ce),
    .grp_fu_852_p_din0(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_din0),
    .grp_fu_852_p_din1(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_din1),
    .grp_fu_852_p_dout0(grp_fu_852_p2),
    .grp_fu_852_p_ce(grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_ce)
);

ludcmp_ddiv_64ns_64ns_64_22_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_22_no_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_288_p0),
    .din1(grp_fu_288_p1),
    .ce(1'b1),
    .dout(grp_fu_288_p2)
);

ludcmp_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_848_p0),
    .din1(grp_fu_848_p1),
    .ce(grp_fu_848_ce),
    .dout(grp_fu_848_p2)
);

ludcmp_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_852_p0),
    .din1(grp_fu_852_p1),
    .ce(grp_fu_852_ce),
    .dout(grp_fu_852_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start_reg <= 1'b1;
        end else if ((grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_ready == 1'b1)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start_reg <= 1'b1;
        end else if ((grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_ready == 1'b1)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_ready == 1'b1)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_ready == 1'b1)) begin
            grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln12_fu_308_p2 == 1'd1))) begin
        i_1_fu_110 <= 6'd0;
    end else if (((icmp_ln29_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        i_1_fu_110 <= add_ln29_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        i_2_fu_118 <= 7'd39;
    end else if (((tmp_6_fu_528_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        i_2_fu_118 <= add_ln36_fu_541_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_90 <= 6'd0;
    end else if (((icmp_ln20_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        i_fu_90 <= add_ln12_reg_663;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        indvars_iv_fu_114 <= 6'd40;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        indvars_iv_fu_114 <= add_ln36_1_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln13_fu_365_p2 == 1'd1))) begin
        j_2_reg_229 <= zext_ln8_reg_676;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        j_2_reg_229 <= add_ln20_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln12_fu_308_p2 == 1'd0))) begin
        j_reg_206 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        j_reg_206 <= add_ln13_reg_701;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln12_fu_308_p2 == 1'd0))) begin
        phi_mul_reg_218 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        phi_mul_reg_218 <= add_ln13_1_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        A_addr_2_reg_732 <= zext_ln21_fu_420_p1;
        add_ln20_reg_737 <= add_ln20_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln13_fu_365_p2 == 1'd0))) begin
        A_addr_reg_706 <= zext_ln14_2_fu_385_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln12_reg_663 <= add_ln12_fu_314_p2;
        j_4_reg_655 <= i_fu_90;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln13_1_reg_693 <= add_ln13_1_fu_359_p2;
        add_ln13_reg_701 <= add_ln13_fu_370_p2;
        zext_ln13_reg_688[11 : 0] <= zext_ln13_fu_355_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln12_fu_308_p2 == 1'd0))) begin
        add_ln14_reg_668[10 : 3] <= add_ln14_fu_340_p2[10 : 3];
        zext_ln8_reg_676[5 : 0] <= zext_ln8_fu_346_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln32_reg_781[10 : 3] <= add_ln32_fu_501_p2[10 : 3];
        w_reg_786 <= w_fu_508_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln39_reg_820[10 : 3] <= add_ln39_fu_577_p2[10 : 3];
        add_ln40_reg_825 <= add_ln40_fu_584_p2;
        indvars_iv_load_reg_815 <= indvars_iv_fu_114;
        w_7_reg_830 <= w_7_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        i_4_reg_747 <= i_1_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_5_reg_791 <= i_2_fu_118;
        trunc_ln36_reg_797 <= trunc_ln36_fu_524_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_292 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state30))) begin
        reg_296 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        w_6_reg_711 <= w_6_fu_390_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        w_8_reg_742 <= w_8_fu_435_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        zext_ln29_reg_757[5 : 0] <= zext_ln29_fu_463_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_528_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        zext_ln36_reg_805[6 : 0] <= zext_ln36_fu_536_p1[6 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        A_address0 = zext_ln40_fu_606_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        A_address0 = A_addr_2_reg_732;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        A_address0 = zext_ln21_fu_420_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        A_address0 = A_addr_reg_706;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = zext_ln13_reg_688;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = zext_ln14_2_fu_385_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        A_address0 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        A_address0 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        A_address0 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        A_address1 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address1 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_address1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        A_ce0 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        A_ce0 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        A_ce0 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce0 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        A_ce1 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_A_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce1 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        A_d0 = bitcast_ln25_fu_443_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        A_d0 = bitcast_ln18_1_fu_404_p1;
    end else begin
        A_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state31))) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((tmp_6_fu_528_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_6_fu_528_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_288_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_w_8_out;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_288_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_w_6_out;
    end else begin
        grp_fu_288_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_288_p1 = bitcast_ln40_fu_614_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_288_p1 = bitcast_ln18_fu_399_p1;
    end else begin
        grp_fu_288_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_848_ce = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_848_ce = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_848_ce = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_848_ce = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_ce;
    end else begin
        grp_fu_848_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_848_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_848_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_848_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_848_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_din0;
    end else begin
        grp_fu_848_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_848_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_848_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_848_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_848_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_848_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_848_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_848_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_848_p_din1;
    end else begin
        grp_fu_848_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_852_ce = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_852_ce = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_852_ce = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_852_ce = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_ce;
    end else begin
        grp_fu_852_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_852_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_852_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_852_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_852_p0 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_din0;
    end else begin
        grp_fu_852_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_852_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_grp_fu_852_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_852_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_grp_fu_852_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_852_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_grp_fu_852_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_852_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_grp_fu_852_p_din1;
    end else begin
        grp_fu_852_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        x_address0 = zext_ln36_reg_805;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        x_address0 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_x_address0;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        x_ce0 = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_x_ce0;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        x_we0 = 1'b1;
    end else begin
        x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        y_address0 = zext_ln36_fu_536_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        y_address0 = zext_ln29_reg_757;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        y_address0 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_y_address0;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state41))) begin
        y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        y_ce0 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_y_ce0;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        y_we0 = 1'b1;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln12_fu_308_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln13_fu_365_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln20_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln29_fu_451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_6_fu_528_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln12_fu_314_p2 = (i_fu_90 + 6'd1);

assign add_ln13_1_fu_359_p2 = (phi_mul_reg_218 + 12'd41);

assign add_ln13_fu_370_p2 = (j_reg_206 + 6'd1);

assign add_ln14_1_fu_380_p2 = (add_ln14_reg_668 + zext_ln14_1_fu_376_p1);

assign add_ln14_fu_340_p2 = (tmp_fu_320_p3 + zext_ln14_fu_336_p1);

assign add_ln20_fu_425_p2 = (j_2_reg_229 + 11'd1);

assign add_ln21_fu_415_p2 = (add_ln14_reg_668 + j_2_reg_229);

assign add_ln29_fu_457_p2 = (i_1_fu_110 + 6'd1);

assign add_ln32_fu_501_p2 = (tmp_2_fu_483_p3 + zext_ln32_fu_497_p1);

assign add_ln36_1_fu_595_p2 = ($signed(indvars_iv_fu_114) + $signed(6'd63));

assign add_ln36_fu_541_p2 = ($signed(i_2_fu_118) + $signed(7'd127));

assign add_ln39_fu_577_p2 = (tmp_4_fu_559_p3 + zext_ln39_1_fu_573_p1);

assign add_ln40_fu_584_p2 = (add_ln39_fu_577_p2 + zext_ln39_fu_556_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_address0 = zext_ln29_fu_463_p1;

assign bitcast_ln18_1_fu_404_p1 = reg_296;

assign bitcast_ln18_fu_399_p1 = reg_292;

assign bitcast_ln25_fu_443_p1 = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_w_10_out;

assign bitcast_ln40_fu_614_p1 = reg_292;

assign grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start = grp_ludcmp_Pipeline_VITIS_LOOP_15_3_fu_239_ap_start_reg;

assign grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start = grp_ludcmp_Pipeline_VITIS_LOOP_22_5_fu_252_ap_start_reg;

assign grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_ap_start_reg;

assign grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start = grp_ludcmp_Pipeline_VITIS_LOOP_38_9_fu_276_ap_start_reg;

assign icmp_ln12_fu_308_p2 = ((i_fu_90 == 6'd40) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_365_p2 = ((j_reg_206 == i_fu_90) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_409_p2 = ((j_2_reg_229 == 11'd40) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_451_p2 = ((i_1_fu_110 == 6'd40) ? 1'b1 : 1'b0);

assign tmp_1_fu_328_p3 = {{i_fu_90}, {3'd0}};

assign tmp_2_fu_483_p3 = {{i_4_reg_747}, {5'd0}};

assign tmp_3_fu_490_p3 = {{i_4_reg_747}, {3'd0}};

assign tmp_4_fu_559_p3 = {{trunc_ln36_reg_797}, {5'd0}};

assign tmp_5_fu_566_p3 = {{i_5_reg_791}, {3'd0}};

assign tmp_6_fu_528_p3 = i_2_fu_118[32'd6];

assign tmp_fu_320_p3 = {{i_fu_90}, {5'd0}};

assign trunc_ln36_fu_524_p1 = i_2_fu_118[5:0];

assign w_6_fu_390_p1 = reg_292;

assign w_7_fu_590_p1 = y_q0;

assign w_8_fu_435_p1 = reg_292;

assign w_fu_508_p1 = b_q0;

assign x_d0 = reg_296;

assign y_d0 = grp_ludcmp_Pipeline_VITIS_LOOP_31_7_fu_264_w_3_out;

assign zext_ln13_fu_355_p1 = phi_mul_reg_218;

assign zext_ln14_1_fu_376_p1 = j_reg_206;

assign zext_ln14_2_fu_385_p1 = add_ln14_1_fu_380_p2;

assign zext_ln14_fu_336_p1 = tmp_1_fu_328_p3;

assign zext_ln21_fu_420_p1 = add_ln21_fu_415_p2;

assign zext_ln29_fu_463_p1 = i_1_fu_110;

assign zext_ln32_fu_497_p1 = tmp_3_fu_490_p3;

assign zext_ln36_fu_536_p1 = i_2_fu_118;

assign zext_ln39_1_fu_573_p1 = tmp_5_fu_566_p3;

assign zext_ln39_fu_556_p1 = i_5_reg_791;

assign zext_ln40_fu_606_p1 = add_ln40_reg_825;

assign zext_ln8_fu_346_p1 = i_fu_90;

always @ (posedge ap_clk) begin
    add_ln14_reg_668[2:0] <= 3'b000;
    zext_ln8_reg_676[10:6] <= 5'b00000;
    zext_ln13_reg_688[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln29_reg_757[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    add_ln32_reg_781[2:0] <= 3'b000;
    zext_ln36_reg_805[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    add_ln39_reg_820[2:0] <= 3'b000;
end

endmodule //ludcmp
