var g_data = {"14":{"st":"inst","pa":0,"n":"/top/inf","l":"SystemVerilog","sn":1,"du":{"n":"work.FIFO_int","s":4,"b":1},"bc":[{"n":"top","s":13,"b":1},{"n":"inf","s":14,"z":1}],"loc":{"cp":83.33,"data":{"t":[48,40,1]}}},"15":{"st":"inst","pa":0,"n":"/top/duv","l":"Verilog","sn":1,"du":{"n":"work.Asynch_FIFO","s":5,"b":1},"bc":[{"n":"top","s":13,"b":1},{"n":"duv","s":15,"z":1}],"loc":{"cp":24.39,"data":{"t":[164,40,1]}}},"21":{"st":"inst","pa":0,"n":"/top/t1","l":"SystemVerilog","sn":1,"du":{"n":"work.test","s":12,"b":1},"bc":[{"n":"top","s":13,"b":1},{"n":"t1","s":21,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1]}}},"13":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":1,"du":{"n":"work.top","s":1,"b":1},"bc":[{"n":"top","s":13,"z":1}],"children":[{"n":"t1","id":21,"zf":1,"tc":100.00,"s":100.00},{"n":"duv","id":15,"zf":1,"tc":24.39,"t":24.39},{"n":"inf","id":14,"zf":1,"tc":83.33,"t":83.33}],"rec":{"cp":68.86,"data":{"s":[13,13],"t":[212,80]}},"loc":{"cp":100.00,"data":{"s":[10,10,1]}}},"24":{"st":"inst","pa":0,"n":"/test_sv_unit","l":"SystemVerilog","sn":9,"du":{"n":"work.test_sv_unit","s":11,"b":1},"bc":[{"n":"test_sv_unit","s":24,"z":1}],"loc":{"cp":48.55,"data":{"s":[69,66,1],"b":[8,4,1],"fc":[1,0,1]}}},"5":{"st":"du","pa":0,"n":"work.Asynch_FIFO","l":"Verilog","sn":4,"one_inst":15,"loc":{"cp":24.39,"data":{"t":[164,40,1]}}},"4":{"st":"du","pa":0,"n":"work.FIFO_int","l":"SystemVerilog","sn":3,"loc":{"cp":83.33,"data":{"t":[48,40,1]}}},"12":{"st":"du","pa":0,"n":"work.test","l":"SystemVerilog","sn":15,"one_inst":21,"loc":{"cp":100.00,"data":{"s":[3,3,1]}}},"11":{"st":"du","pa":0,"n":"work.test_sv_unit","l":"SystemVerilog","sn":9,"one_inst":24,"loc":{"cp":48.55,"data":{"s":[69,66,1],"b":[8,4,1],"fc":[1,0,1]}}},"1":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":1,"one_inst":13,"loc":{"cp":100.00,"data":{"s":[10,10,1]}}}};
processSummaryData(g_data);