// ADS I Class Project
// Assignment 02: Arithmetic Logic Unit and UVM Testbench
//
// Chair of Electronic Design Automation, RPTU University Kaiserslautern-Landau
// File created on 09/21/2025 by Tharindu Samarakoon (gug75kex@rptu.de)


// paths as seen from build folder

../generated-src/ALU.v
../src/test/uvm/alu_tb_config_pkg.sv

../src/test/uvm/alu_if.sv

../src/test/uvm/alu_seq_item.sv
../src/test/uvm/alu_sequence.sv

../src/test/uvm/alu_driver.sv
../src/test/uvm/alu_monitor.sv
../src/test/uvm/alu_agent.sv
../src/test/uvm/alu_scoreboard.sv
../src/test/uvm/alu_env.sv

../src/test/uvm/alu_test.sv
../src/test/uvm/alu_tb.sv
