{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567470014963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567470014963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 21:20:14 2019 " "Processing started: Mon Sep 02 21:20:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567470014963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567470014963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567470014963 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567470015304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/problema1.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/problema1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_irq_mapper " "Found entity 1: Problema1_irq_mapper" {  } { { "Problema1/synthesis/submodules/Problema1_irq_mapper.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015385 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_rsp_xbar_mux " "Found entity 1: Problema1_rsp_xbar_mux" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_rsp_xbar_demux " "Found entity 1: Problema1_rsp_xbar_demux" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_demux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_cmd_xbar_mux " "Found entity 1: Problema1_cmd_xbar_mux" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_cmd_xbar_demux " "Found entity 1: Problema1_cmd_xbar_demux" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_demux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Problema1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Problema1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1_id_router.sv(48) " "Verilog HDL Declaration information at Problema1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567470015408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1_id_router.sv(49) " "Verilog HDL Declaration information at Problema1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567470015409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_id_router_default_decode " "Found entity 1: Problema1_id_router_default_decode" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015409 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_id_router " "Found entity 2: Problema1_id_router" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1_addr_router.sv(48) " "Verilog HDL Declaration information at Problema1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567470015412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1_addr_router.sv(49) " "Verilog HDL Declaration information at Problema1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567470015412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_addr_router_default_decode " "Found entity 1: Problema1_addr_router_default_decode" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015412 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_addr_router " "Found entity 2: Problema1_addr_router" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Problema1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Problema1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Problema1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect " "Found entity 1: Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Problema1/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/object.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/object.v" { { "Info" "ISGN_ENTITY_NAME" "1 object " "Found entity 1: object" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file problema1/synthesis/submodules/problema1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_jtag_uart_0_sim_scfifo_w " "Found entity 1: Problema1_jtag_uart_0_sim_scfifo_w" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_jtag_uart_0_scfifo_w " "Found entity 2: Problema1_jtag_uart_0_scfifo_w" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1_jtag_uart_0_sim_scfifo_r " "Found entity 3: Problema1_jtag_uart_0_sim_scfifo_r" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1_jtag_uart_0_scfifo_r " "Found entity 4: Problema1_jtag_uart_0_scfifo_r" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1_jtag_uart_0 " "Found entity 5: Problema1_jtag_uart_0" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/lcd_controll.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/lcd_controll.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controll " "Found entity 1: LCD_Controll" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_onchip_memory2_0 " "Found entity 1: Problema1_onchip_memory2_0" {  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_botoes.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_botoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_Botoes " "Found entity 1: Problema1_Botoes" {  } { { "Problema1/synthesis/submodules/Problema1_Botoes.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_Botoes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_register_bank_a_module " "Found entity 1: Problema1_nios2_qsys_0_register_bank_a_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_nios2_qsys_0_register_bank_b_module " "Found entity 2: Problema1_nios2_qsys_0_register_bank_b_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1_nios2_qsys_0_nios2_oci_debug " "Found entity 3: Problema1_nios2_qsys_0_nios2_oci_debug" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: Problema1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1_nios2_qsys_0_nios2_ocimem " "Found entity 5: Problema1_nios2_qsys_0_nios2_ocimem" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "6 Problema1_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: Problema1_nios2_qsys_0_nios2_avalon_reg" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "7 Problema1_nios2_qsys_0_nios2_oci_break " "Found entity 7: Problema1_nios2_qsys_0_nios2_oci_break" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "8 Problema1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: Problema1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "9 Problema1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: Problema1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "10 Problema1_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: Problema1_nios2_qsys_0_nios2_oci_itrace" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "11 Problema1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: Problema1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "12 Problema1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: Problema1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "13 Problema1_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: Problema1_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "14 Problema1_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: Problema1_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "15 Problema1_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: Problema1_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "16 Problema1_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: Problema1_nios2_qsys_0_nios2_oci_fifo" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "17 Problema1_nios2_qsys_0_nios2_oci_pib " "Found entity 17: Problema1_nios2_qsys_0_nios2_oci_pib" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "18 Problema1_nios2_qsys_0_nios2_oci_im " "Found entity 18: Problema1_nios2_qsys_0_nios2_oci_im" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "19 Problema1_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: Problema1_nios2_qsys_0_nios2_performance_monitors" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "20 Problema1_nios2_qsys_0_nios2_oci " "Found entity 20: Problema1_nios2_qsys_0_nios2_oci" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""} { "Info" "ISGN_ENTITY_NAME" "21 Problema1_nios2_qsys_0 " "Found entity 21: Problema1_nios2_qsys_0" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_oci_test_bench " "Found entity 1: Problema1_nios2_qsys_0_oci_test_bench" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_test_bench " "Found entity 1: Problema1_nios2_qsys_0_test_bench" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_ative vga640x480.v(38) " "Verilog HDL Implicit Net warning at vga640x480.v(38): created implicit net for \"out_ative\"" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1567470015513 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567470015521 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567470015521 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567470015522 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567470015525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema1 " "Elaborating entity \"Problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567470015634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0 Problema1_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"Problema1_nios2_qsys_0\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_test_bench Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_test_bench:the_Problema1_nios2_qsys_0_test_bench " "Elaborating entity \"Problema1_nios2_qsys_0_test_bench\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_test_bench:the_Problema1_nios2_qsys_0_test_bench\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_test_bench" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_register_bank_a_module Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a " "Elaborating entity \"Problema1_nios2_qsys_0_register_bank_a_module\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_register_bank_a" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 4342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470015899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"Problema1_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015900 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470015900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55h1 " "Found entity 1: altsyncram_55h1" {  } { { "db/altsyncram_55h1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_55h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470015961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470015961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55h1 Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_55h1:auto_generated " "Elaborating entity \"altsyncram_55h1\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_55h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470015962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_register_bank_b_module Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b " "Elaborating entity \"Problema1_nios2_qsys_0_register_bank_b_module\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_register_bank_b" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"Problema1_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016011 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470016011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65h1 " "Found entity 1: altsyncram_65h1" {  } { { "db/altsyncram_65h1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_65h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_65h1 Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_65h1:auto_generated " "Elaborating entity \"altsyncram_65h1\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_65h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_debug Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470016150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016150 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470016150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_ocimem Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_ocimem\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_ociram_sp_ram_module Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"Problema1_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"Problema1_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016167 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470016167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i81 " "Found entity 1: altsyncram_9i81" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_9i81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i81 Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated " "Elaborating entity \"altsyncram_9i81\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_avalon_reg Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_avalon_reg:the_Problema1_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_avalon_reg:the_Problema1_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_break Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_break:the_Problema1_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_break\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_break:the_Problema1_nios2_qsys_0_nios2_oci_break\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_xbrk Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_xbrk:the_Problema1_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_xbrk:the_Problema1_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_dbrk Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dbrk:the_Problema1_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dbrk:the_Problema1_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_itrace Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_itrace:the_Problema1_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_itrace:the_Problema1_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_dtrace Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_td_mode Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace\|Problema1_nios2_qsys_0_nios2_oci_td_mode:Problema1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace\|Problema1_nios2_qsys_0_nios2_oci_td_mode:Problema1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_fifo Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_compute_tm_count Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_compute_tm_count:Problema1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_compute_tm_count:Problema1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_fifowp_inc Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifowp_inc:Problema1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifowp_inc:Problema1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_fifocount_inc Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifocount_inc:Problema1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifocount_inc:Problema1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_oci_test_bench Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_oci_test_bench:the_Problema1_nios2_qsys_0_oci_test_bench " "Elaborating entity \"Problema1_nios2_qsys_0_oci_test_bench\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_oci_test_bench:the_Problema1_nios2_qsys_0_oci_test_bench\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_oci_test_bench" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_pib Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_pib:the_Problema1_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_pib:the_Problema1_nios2_qsys_0_nios2_oci_pib\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_im Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_im:the_Problema1_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_im\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_im:the_Problema1_nios2_qsys_0_nios2_oci_im\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_jtag_debug_module_wrapper Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"Problema1_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_jtag_debug_module_tck Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_tck:the_Problema1_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"Problema1_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_tck:the_Problema1_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Problema1_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_jtag_debug_module_sysclk Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_sysclk:the_Problema1_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"Problema1_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_sysclk:the_Problema1_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Problema1_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "Problema1_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016367 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470016367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_Botoes Problema1_Botoes:botoes " "Elaborating entity \"Problema1_Botoes\" for hierarchy \"Problema1_Botoes:botoes\"" {  } { { "Problema1/synthesis/Problema1.v" "botoes" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_onchip_memory2_0 Problema1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Problema1_onchip_memory2_0\" for hierarchy \"Problema1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Problema1/synthesis/Problema1.v" "onchip_memory2_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Problema1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016384 ""}  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470016384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37d1 " "Found entity 1: altsyncram_37d1" {  } { { "db/altsyncram_37d1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_37d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_37d1 Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_37d1:auto_generated " "Elaborating entity \"altsyncram_37d1\" for hierarchy \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_37d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controll LCD_Controll:lcd_controller_0 " "Elaborating entity \"LCD_Controll\" for hierarchy \"LCD_Controll:lcd_controller_0\"" {  } { { "Problema1/synthesis/Problema1.v" "lcd_controller_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_jtag_uart_0 Problema1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Problema1_jtag_uart_0\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\"" {  } { { "Problema1/synthesis/Problema1.v" "jtag_uart_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_jtag_uart_0_scfifo_w Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w " "Elaborating entity \"Problema1_jtag_uart_0_scfifo_w\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "the_Problema1_jtag_uart_0_scfifo_w" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "wfifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470016548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016549 ""}  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470016549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567470016864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567470016864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_jtag_uart_0_scfifo_r Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_r:the_Problema1_jtag_uart_0_scfifo_r " "Elaborating entity \"Problema1_jtag_uart_0_scfifo_r\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_r:the_Problema1_jtag_uart_0_scfifo_r\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "the_Problema1_jtag_uart_0_scfifo_r" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "Problema1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470016977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016977 ""}  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567470016977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:vga_0 " "Elaborating entity \"top\" for hierarchy \"top:vga_0\"" {  } { { "Problema1/synthesis/Problema1.v" "vga_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470016983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(75) " "Verilog HDL assignment warning at top.v(75): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470016984 "|Problema1|top:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(76) " "Verilog HDL assignment warning at top.v(76): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470016985 "|Problema1|top:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(77) " "Verilog HDL assignment warning at top.v(77): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470016985 "|Problema1|top:vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 top:vga_0\|vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"top:vga_0\|vga640x480:display\"" {  } { { "Problema1/synthesis/submodules/top.v" "display" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_ative vga640x480.v(38) " "Verilog HDL or VHDL warning at vga640x480.v(38): object \"out_ative\" assigned a value but never read" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(31) " "Verilog HDL assignment warning at vga640x480.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(32) " "Verilog HDL assignment warning at vga640x480.v(32): truncated value with size 32 to match size of target (9)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(58) " "Verilog HDL assignment warning at vga640x480.v(58): truncated value with size 32 to match size of target (10)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(61) " "Verilog HDL assignment warning at vga640x480.v(61): truncated value with size 32 to match size of target (10)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_active vga640x480.v(8) " "Output port \"out_active\" at vga640x480.v(8) has no driver" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|vga640x480:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object top:vga_0\|object:left_bar_anim " "Elaborating entity \"object\" for hierarchy \"top:vga_0\|object:left_bar_anim\"" {  } { { "Problema1/synthesis/submodules/top.v" "left_bar_anim" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(22) " "Verilog HDL assignment warning at object.v(22): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(23) " "Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(24) " "Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(25) " "Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(27) " "Verilog HDL assignment warning at object.v(27): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(28) " "Verilog HDL assignment warning at object.v(28): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(29) " "Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(30) " "Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(34) " "Verilog HDL assignment warning at object.v(34): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(35) " "Verilog HDL assignment warning at object.v(35): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(36) " "Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(37) " "Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(41) " "Verilog HDL assignment warning at object.v(41): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(46) " "Verilog HDL assignment warning at object.v(46): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(54) " "Verilog HDL assignment warning at object.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(61) " "Verilog HDL assignment warning at object.v(61): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017050 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object top:vga_0\|object:right_bar_anim " "Elaborating entity \"object\" for hierarchy \"top:vga_0\|object:right_bar_anim\"" {  } { { "Problema1/synthesis/submodules/top.v" "right_bar_anim" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(22) " "Verilog HDL assignment warning at object.v(22): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(23) " "Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(24) " "Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(25) " "Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(27) " "Verilog HDL assignment warning at object.v(27): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(28) " "Verilog HDL assignment warning at object.v(28): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(29) " "Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(30) " "Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017075 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(34) " "Verilog HDL assignment warning at object.v(34): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017076 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(35) " "Verilog HDL assignment warning at object.v(35): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017076 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(36) " "Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017076 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(37) " "Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017076 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(41) " "Verilog HDL assignment warning at object.v(41): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017076 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(46) " "Verilog HDL assignment warning at object.v(46): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017076 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(54) " "Verilog HDL assignment warning at object.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017076 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(61) " "Verilog HDL assignment warning at object.v(61): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017077 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object top:vga_0\|object:ball_anim " "Elaborating entity \"object\" for hierarchy \"top:vga_0\|object:ball_anim\"" {  } { { "Problema1/synthesis/submodules/top.v" "ball_anim" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(22) " "Verilog HDL assignment warning at object.v(22): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017110 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(23) " "Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017110 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(24) " "Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017110 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(25) " "Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017110 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(27) " "Verilog HDL assignment warning at object.v(27): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017110 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(28) " "Verilog HDL assignment warning at object.v(28): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(29) " "Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(30) " "Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(34) " "Verilog HDL assignment warning at object.v(34): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(35) " "Verilog HDL assignment warning at object.v(35): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(36) " "Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(37) " "Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(41) " "Verilog HDL assignment warning at object.v(41): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017111 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(46) " "Verilog HDL assignment warning at object.v(46): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017112 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(54) " "Verilog HDL assignment warning at object.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017112 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(61) " "Verilog HDL assignment warning at object.v(61): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017112 "|Problema1|top:vga_0|object:ball_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017170 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(50) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(50) has no driver" {  } { { "Problema1/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_master_translator.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1567470017172 "|Problema1|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect\" for hierarchy \"Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_custom_instruction_master_multi_xconnect" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017177 "|Problema1|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017177 "|Problema1|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567470017177 "|Problema1|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:botoes_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:botoes_s1_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "botoes_s1_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_addr_router Problema1_addr_router:addr_router " "Elaborating entity \"Problema1_addr_router\" for hierarchy \"Problema1_addr_router:addr_router\"" {  } { { "Problema1/synthesis/Problema1.v" "addr_router" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_addr_router_default_decode Problema1_addr_router:addr_router\|Problema1_addr_router_default_decode:the_default_decode " "Elaborating entity \"Problema1_addr_router_default_decode\" for hierarchy \"Problema1_addr_router:addr_router\|Problema1_addr_router_default_decode:the_default_decode\"" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "the_default_decode" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_id_router Problema1_id_router:id_router " "Elaborating entity \"Problema1_id_router\" for hierarchy \"Problema1_id_router:id_router\"" {  } { { "Problema1/synthesis/Problema1.v" "id_router" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_id_router_default_decode Problema1_id_router:id_router\|Problema1_id_router_default_decode:the_default_decode " "Elaborating entity \"Problema1_id_router_default_decode\" for hierarchy \"Problema1_id_router:id_router\|Problema1_id_router_default_decode:the_default_decode\"" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "the_default_decode" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Problema1/synthesis/Problema1.v" "rst_controller" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Problema1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_cmd_xbar_demux Problema1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Problema1_cmd_xbar_demux\" for hierarchy \"Problema1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Problema1/synthesis/Problema1.v" "cmd_xbar_demux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_cmd_xbar_mux Problema1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Problema1_cmd_xbar_mux\" for hierarchy \"Problema1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Problema1/synthesis/Problema1.v" "cmd_xbar_mux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" "arb" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_rsp_xbar_demux Problema1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Problema1_rsp_xbar_demux\" for hierarchy \"Problema1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Problema1/synthesis/Problema1.v" "rsp_xbar_demux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_rsp_xbar_mux Problema1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Problema1_rsp_xbar_mux\" for hierarchy \"Problema1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Problema1/synthesis/Problema1.v" "rsp_xbar_mux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" "arb" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_irq_mapper Problema1_irq_mapper:irq_mapper " "Elaborating entity \"Problema1_irq_mapper\" for hierarchy \"Problema1_irq_mapper:irq_mapper\"" {  } { { "Problema1/synthesis/Problema1.v" "irq_mapper" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567470017310 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567470024908 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3791 -1 0 } } { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3200 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Problema1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 348 -1 0 } } { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 599 -1 0 } } { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 393 -1 0 } } { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Problema1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567470025109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567470025109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_controller_rw GND " "Pin \"lcd_controller_rw\" is stuck at GND" {  } { { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567470025994 "|Problema1|lcd_controller_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567470025994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470026353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567470027821 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567470028175 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567470028175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567470028239 "|Problema1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567470028239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470028372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg " "Generated suppressed messages file C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567470028988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567470030090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567470030090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2310 " "Implemented 2310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567470031516 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567470031516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2130 " "Implemented 2130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567470031516 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1567470031516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567470031516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567470031579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 21:20:31 2019 " "Processing ended: Mon Sep 02 21:20:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567470031579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567470031579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567470031579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567470031579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567470033027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567470033028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 21:20:32 2019 " "Processing started: Mon Sep 02 21:20:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567470033028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567470033028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problema1 -c problema1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567470033028 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1567470033176 ""}
{ "Info" "0" "" "Project  = problema1" {  } {  } 0 0 "Project  = problema1" 0 0 "Fitter" 0 0 1567470033194 ""}
{ "Info" "0" "" "Revision = problema1" {  } {  } 0 0 "Revision = problema1" 0 0 "Fitter" 0 0 1567470033194 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1567470033440 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema1 EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"problema1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567470033494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567470033556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567470033556 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567470035192 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1567470035290 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567470036102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567470036102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 7310 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567470036262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 7312 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567470036262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 7314 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567470036262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 7316 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567470036262 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 7318 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567470036262 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1567470036262 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1567470036265 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1567470036282 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 31 " "No exact pin location assignment(s) for 14 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_HS " "Pin vga_HS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_HS } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_VS " "Pin vga_VS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_VS } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_R\[0\] " "Pin vga_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_R[0] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_R\[1\] " "Pin vga_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_R[1] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_R\[2\] " "Pin vga_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_R[2] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_R\[3\] " "Pin vga_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_R[3] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_G\[0\] " "Pin vga_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_G[0] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_G\[1\] " "Pin vga_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_G[1] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_G\[2\] " "Pin vga_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_G[2] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_G\[3\] " "Pin vga_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_G[3] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_B\[0\] " "Pin vga_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_B[0] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_B\[1\] " "Pin vga_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_B[1] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_B\[2\] " "Pin vga_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_B[2] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_B\[3\] " "Pin vga_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vga_B[3] } } } { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567470037320 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567470037320 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567470038339 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1567470038339 ""}
{ "Info" "ISTA_SDC_FOUND" "Problema1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Problema1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567470038361 ""}
{ "Info" "ISTA_SDC_FOUND" "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.sdc " "Reading SDC File: 'Problema1/synthesis/submodules/Problema1_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567470038374 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567470038396 "|Problema1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470038448 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470038448 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470038448 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1567470038448 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567470038448 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567470038448 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567470038448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567470038606 ""}  } { { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 7295 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567470038606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567470038606 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 2800 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567470038606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|LCD_en " "Destination node LCD_Controll:lcd_controller_0\|LCD_en" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|LCD_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|done " "Destination node LCD_Controll:lcd_controller_0\|done" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|result\[0\] " "Destination node LCD_Controll:lcd_controller_0\|result\[0\]" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|state.Busy " "Destination node LCD_Controll:lcd_controller_0\|state.Busy" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|state.Busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|LCD_rs~0 " "Destination node LCD_Controll:lcd_controller_0\|LCD_rs~0" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|LCD_rs~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 3291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|LCD_dados\[7\]~0 " "Destination node LCD_Controll:lcd_controller_0\|LCD_dados\[7\]~0" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|LCD_dados[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 3296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|LCD_dados~1 " "Destination node LCD_Controll:lcd_controller_0\|LCD_dados~1" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|LCD_dados~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 3309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|LCD_dados~2 " "Destination node LCD_Controll:lcd_controller_0\|LCD_dados~2" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|LCD_dados~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 3310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|LCD_dados~3 " "Destination node LCD_Controll:lcd_controller_0\|LCD_dados~3" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|LCD_dados~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 3311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Controll:lcd_controller_0\|LCD_dados~4 " "Destination node LCD_Controll:lcd_controller_0\|LCD_dados~4" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Controll:lcd_controller_0|LCD_dados~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 3312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567470038607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1567470038607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1567470038607 ""}  } { { "Problema1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567470038607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567470038608 ""}  } { { "Problema1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 0 { 0 ""} 0 4623 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567470038608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567470039400 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567470039405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567470039405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567470039410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567470039415 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1567470039419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1567470039420 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567470039423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567470039469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1567470039475 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567470039475 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567470039490 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567470039490 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567470039490 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 3 42 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 33 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 42 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567470039491 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567470039491 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567470039491 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledcoluna_export\[0\] " "Node \"ledcoluna_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledcoluna_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledcoluna_export\[1\] " "Node \"ledcoluna_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledcoluna_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledcoluna_export\[2\] " "Node \"ledcoluna_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledcoluna_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledcoluna_export\[3\] " "Node \"ledcoluna_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledcoluna_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledcoluna_export\[4\] " "Node \"ledcoluna_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledcoluna_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledlinha_export\[0\] " "Node \"ledlinha_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledlinha_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledlinha_export\[1\] " "Node \"ledlinha_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledlinha_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledlinha_export\[2\] " "Node \"ledlinha_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledlinha_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledlinha_export\[3\] " "Node \"ledlinha_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledlinha_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledlinha_export\[4\] " "Node \"ledlinha_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledlinha_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_RXD " "Node \"uart_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_TXD " "Node \"uart_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1567470039779 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1567470039779 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567470039780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567470042439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567470043364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567470043432 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567470044171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567470044171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567470044978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567470046718 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567470046718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567470047111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567470047114 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567470047114 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567470047114 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567470047205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567470047269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567470047976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567470048032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567470048703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567470049388 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1567470050139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.fit.smsg " "Generated suppressed messages file C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567470050697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567470052343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 21:20:52 2019 " "Processing ended: Mon Sep 02 21:20:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567470052343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567470052343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567470052343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567470052343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567470054507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567470054508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 21:20:54 2019 " "Processing started: Mon Sep 02 21:20:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567470054508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567470054508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problema1 -c problema1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567470054508 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567470057028 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567470057076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567470058059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 21:20:58 2019 " "Processing ended: Mon Sep 02 21:20:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567470058059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567470058059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567470058059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567470058059 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567470058857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567470060369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567470060370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 21:20:59 2019 " "Processing started: Mon Sep 02 21:20:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567470060370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567470060370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta problema1 -c problema1 " "Command: quartus_sta problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567470060370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1567470061532 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567470061784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567470061835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567470061835 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1567470062309 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1567470062309 ""}
{ "Info" "ISTA_SDC_FOUND" "Problema1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Problema1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567470062324 ""}
{ "Info" "ISTA_SDC_FOUND" "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.sdc " "Reading SDC File: 'Problema1/synthesis/submodules/Problema1_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567470062335 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567470062351 "|Problema1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470062548 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470062548 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470062548 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1567470062548 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1567470062548 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1567470062635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.933 " "Worst-case setup slack is 46.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.933         0.000 altera_reserved_tck  " "   46.933         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470062669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 altera_reserved_tck  " "    0.409         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470062678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.905 " "Worst-case recovery slack is 47.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.905         0.000 altera_reserved_tck  " "   47.905         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470062686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.257 " "Worst-case removal slack is 1.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.257         0.000 altera_reserved_tck  " "    1.257         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470062692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624         0.000 altera_reserved_tck  " "   49.624         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470062698 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.104 ns " "Worst Case Available Settling Time: 197.104 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470062923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1567470062931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1567470062969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1567470064022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567470064339 "|Problema1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470064342 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470064342 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470064342 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1567470064342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.279 " "Worst-case setup slack is 47.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.279         0.000 altera_reserved_tck  " "   47.279         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 altera_reserved_tck  " "    0.360         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.194 " "Worst-case recovery slack is 48.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.194         0.000 altera_reserved_tck  " "   48.194         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.158 " "Worst-case removal slack is 1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.158         0.000 altera_reserved_tck  " "    1.158         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.567 " "Worst-case minimum pulse width slack is 49.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567         0.000 altera_reserved_tck  " "   49.567         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064452 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.392 ns " "Worst Case Available Settling Time: 197.392 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064527 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1567470064537 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567470064801 "|Problema1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470064804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470064804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1567470064804 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1567470064804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.721 " "Worst-case setup slack is 48.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.721         0.000 altera_reserved_tck  " "   48.721         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "    0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.135 " "Worst-case recovery slack is 49.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.135         0.000 altera_reserved_tck  " "   49.135         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470064999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470064999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584         0.000 altera_reserved_tck  " "    0.584         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470065008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.477 " "Worst-case minimum pulse width slack is 49.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477         0.000 altera_reserved_tck  " "   49.477         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567470065015 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.625 ns " "Worst Case Available Settling Time: 198.625 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1567470065100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567470065794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567470065795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567470066094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 21:21:06 2019 " "Processing ended: Mon Sep 02 21:21:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567470066094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567470066094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567470066094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567470066094 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus II Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567470066855 ""}
