<sld_project_info>
  <project>
    <hash md5_digest_80b="cc360f0fbdda4c5bc3c0"/>
  </project>
  <file_info>
    <file device="5CSEMA4U23C6" path="soc_system.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="10" ir_width="10" node_addr_width="3" node_count="7"/>
  <node_info>
    <node hpath="soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="110" node_id="132" sld_node_info="0xC206E00" version="1">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="132"/>
        <parameter name="sld_version" type="dec" value="1"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="203451904"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|tdo"/>
        <port name="usr_ir_out[0]" source="soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[2]"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="1" mfg_id="110" node_id="132" sld_node_info="0xC206E01" version="1">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="132"/>
        <parameter name="sld_version" type="dec" value="1"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="203451904"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|tdo"/>
        <port name="usr_ir_out[0]" source="soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[2]"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" instance_id="0" mfg_id="110" node_id="128" sld_node_info="0xC006E00" version="1">
      <parameters>
        <parameter name="INSTANCE_ID" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="ubin" value="00001100000000000110111000000000"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="YES"/>
        <parameter name="LOG2_TXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="LOG2_RXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="RESERVED" type="dec" value="0"/>
        <parameter name="DATA_WIDTH" type="dec" value="8"/>
        <parameter name="SCAN_LENGTH" type="dec" value="11"/>
      </parameters>
      <inputs>
        <port name="clk" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|clk"/>
        <port name="rst_n" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|rst_n"/>
        <port name="r_val" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|r_val"/>
        <port name="r_dat[0]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[0]"/>
        <port name="r_dat[1]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[1]"/>
        <port name="r_dat[2]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[2]"/>
        <port name="r_dat[3]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[3]"/>
        <port name="r_dat[4]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[4]"/>
        <port name="r_dat[5]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[5]"/>
        <port name="r_dat[6]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[6]"/>
        <port name="r_dat[7]" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[7]"/>
        <port name="t_dav" source="soc_system:u0|soc_system_jtag_uart:jtag_uart|t_dav"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_rti" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_rti"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr" source="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr"/>
      </inputs>
      <outputs>
        <port name="r_ena"/>
        <port name="r_ena"/>
        <port name="t_ena"/>
        <port name="t_ena"/>
        <port name="t_dat[0]"/>
        <port name="t_dat[1]"/>
        <port name="t_dat[2]"/>
        <port name="t_dat[3]"/>
        <port name="t_dat[4]"/>
        <port name="t_dat[5]"/>
        <port name="t_dat[6]"/>
        <port name="t_dat[7]"/>
        <port name="t_pause"/>
        <port name="t_pause"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdo"/>
        <port name="jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_out_0_"/>
      </outputs>
    </node>
    <node hpath="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x10186E00" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="32"/>
        <parameter name="numwords" type="unknown" value="42500"/>
        <parameter name="widthad" type="unknown" value="16"/>
        <parameter name="shift_count_bits" type="unknown" value="6"/>
        <parameter name="cvalue" type="unknown" value="00000000000000000000000000000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1868771840"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[7]"/>
        <port name="data_read[8]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[8]"/>
        <port name="data_read[9]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[9]"/>
        <port name="data_read[10]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[10]"/>
        <port name="data_read[11]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[11]"/>
        <port name="data_read[12]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[12]"/>
        <port name="data_read[13]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[13]"/>
        <port name="data_read[14]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[14]"/>
        <port name="data_read[15]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[15]"/>
        <port name="data_read[16]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[16]"/>
        <port name="data_read[17]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[17]"/>
        <port name="data_read[18]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[18]"/>
        <port name="data_read[19]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[19]"/>
        <port name="data_read[20]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[20]"/>
        <port name="data_read[21]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[21]"/>
        <port name="data_read[22]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[22]"/>
        <port name="data_read[23]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[23]"/>
        <port name="data_read[24]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[24]"/>
        <port name="data_read[25]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[25]"/>
        <port name="data_read[26]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[26]"/>
        <port name="data_read[27]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[27]"/>
        <port name="data_read[28]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[28]"/>
        <port name="data_read[29]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[29]"/>
        <port name="data_read[30]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[30]"/>
        <port name="data_read[31]" source="soc_system:u0|soc_system_onchip:onchip|altsyncram:the_altsyncram|altsyncram_9uq1:auto_generated|altsyncram_hhl2:altsyncram1|q_b[31]"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="address[13]"/>
        <port name="address[14]"/>
        <port name="address[15]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="data_write[14]"/>
        <port name="data_write[15]"/>
        <port name="data_write[16]"/>
        <port name="data_write[17]"/>
        <port name="data_write[18]"/>
        <port name="data_write[19]"/>
        <port name="data_write[20]"/>
        <port name="data_write[21]"/>
        <port name="data_write[22]"/>
        <port name="data_write[23]"/>
        <port name="data_write[24]"/>
        <port name="data_write[25]"/>
        <port name="data_write[26]"/>
        <port name="data_write[27]"/>
        <port name="data_write[28]"/>
        <port name="data_write[29]"/>
        <port name="data_write[30]"/>
        <port name="data_write[31]"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.u0_onchip_the_altsyncram_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x10186E01" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="64"/>
        <parameter name="numwords" type="unknown" value="512"/>
        <parameter name="widthad" type="unknown" value="9"/>
        <parameter name="shift_count_bits" type="unknown" value="7"/>
        <parameter name="cvalue" type="unknown" value="0000000000000000000000000000000000000000000000000000000000000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1868771584"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[7]"/>
        <port name="data_read[8]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[8]"/>
        <port name="data_read[9]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[9]"/>
        <port name="data_read[10]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[10]"/>
        <port name="data_read[11]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[11]"/>
        <port name="data_read[12]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[12]"/>
        <port name="data_read[13]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[13]"/>
        <port name="data_read[14]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[14]"/>
        <port name="data_read[15]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[15]"/>
        <port name="data_read[16]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[16]"/>
        <port name="data_read[17]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[17]"/>
        <port name="data_read[18]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[18]"/>
        <port name="data_read[19]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[19]"/>
        <port name="data_read[20]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[20]"/>
        <port name="data_read[21]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[21]"/>
        <port name="data_read[22]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[22]"/>
        <port name="data_read[23]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[23]"/>
        <port name="data_read[24]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[24]"/>
        <port name="data_read[25]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[25]"/>
        <port name="data_read[26]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[26]"/>
        <port name="data_read[27]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[27]"/>
        <port name="data_read[28]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[28]"/>
        <port name="data_read[29]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[29]"/>
        <port name="data_read[30]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[30]"/>
        <port name="data_read[31]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[31]"/>
        <port name="data_read[32]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[32]"/>
        <port name="data_read[33]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[33]"/>
        <port name="data_read[34]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[34]"/>
        <port name="data_read[35]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[35]"/>
        <port name="data_read[36]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[36]"/>
        <port name="data_read[37]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[37]"/>
        <port name="data_read[38]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[38]"/>
        <port name="data_read[39]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[39]"/>
        <port name="data_read[40]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[40]"/>
        <port name="data_read[41]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[41]"/>
        <port name="data_read[42]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[42]"/>
        <port name="data_read[43]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[43]"/>
        <port name="data_read[44]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[44]"/>
        <port name="data_read[45]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[45]"/>
        <port name="data_read[46]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[46]"/>
        <port name="data_read[47]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[47]"/>
        <port name="data_read[48]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[48]"/>
        <port name="data_read[49]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[49]"/>
        <port name="data_read[50]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[50]"/>
        <port name="data_read[51]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[51]"/>
        <port name="data_read[52]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[52]"/>
        <port name="data_read[53]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[53]"/>
        <port name="data_read[54]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[54]"/>
        <port name="data_read[55]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[55]"/>
        <port name="data_read[56]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[56]"/>
        <port name="data_read[57]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[57]"/>
        <port name="data_read[58]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[58]"/>
        <port name="data_read[59]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[59]"/>
        <port name="data_read[60]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[60]"/>
        <port name="data_read[61]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[61]"/>
        <port name="data_read[62]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[62]"/>
        <port name="data_read[63]" source="soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mkr1:auto_generated|altsyncram_j3m2:altsyncram1|q_b[63]"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="data_write[14]"/>
        <port name="data_write[15]"/>
        <port name="data_write[16]"/>
        <port name="data_write[17]"/>
        <port name="data_write[18]"/>
        <port name="data_write[19]"/>
        <port name="data_write[20]"/>
        <port name="data_write[21]"/>
        <port name="data_write[22]"/>
        <port name="data_write[23]"/>
        <port name="data_write[24]"/>
        <port name="data_write[25]"/>
        <port name="data_write[26]"/>
        <port name="data_write[27]"/>
        <port name="data_write[28]"/>
        <port name="data_write[29]"/>
        <port name="data_write[30]"/>
        <port name="data_write[31]"/>
        <port name="data_write[32]"/>
        <port name="data_write[33]"/>
        <port name="data_write[34]"/>
        <port name="data_write[35]"/>
        <port name="data_write[36]"/>
        <port name="data_write[37]"/>
        <port name="data_write[38]"/>
        <port name="data_write[39]"/>
        <port name="data_write[40]"/>
        <port name="data_write[41]"/>
        <port name="data_write[42]"/>
        <port name="data_write[43]"/>
        <port name="data_write[44]"/>
        <port name="data_write[45]"/>
        <port name="data_write[46]"/>
        <port name="data_write[47]"/>
        <port name="data_write[48]"/>
        <port name="data_write[49]"/>
        <port name="data_write[50]"/>
        <port name="data_write[51]"/>
        <port name="data_write[52]"/>
        <port name="data_write[53]"/>
        <port name="data_write[54]"/>
        <port name="data_write[55]"/>
        <port name="data_write[56]"/>
        <port name="data_write[57]"/>
        <port name="data_write[58]"/>
        <port name="data_write[59]"/>
        <port name="data_write[60]"/>
        <port name="data_write[61]"/>
        <port name="data_write[62]"/>
        <port name="data_write[63]"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.u0_onchip_memory2_0_the_altsyncram_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" instance_id="0" mfg_id="110" node_id="9" sld_node_info="0x486E00" version="0">
      <parameters>
        <parameter name="lpm_type" type="string" value="altsource_probe"/>
        <parameter name="lpm_hint" type="string" value="UNUSED"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4746752"/>
        <parameter name="sld_ir_width" type="dec" value="4"/>
        <parameter name="instance_id" type="string" value="RST"/>
        <parameter name="probe_width" type="dec" value="0"/>
        <parameter name="source_width" type="dec" value="3"/>
        <parameter name="source_initial_value" type="string" value=" 0"/>
        <parameter name="enable_metastability" type="string" value="YES"/>
      </parameters>
      <inputs>
        <port name="probe[0]" source="hps_reset:hps_reset_inst|probe"/>
        <port name="source_clk" source="hps_reset:hps_reset_inst|source_clk"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck" source="jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_tdi" source="jtag.bp.hps_reset_inst_altsource_probe_component_tdi"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_usr1" source="jtag.bp.hps_reset_inst_altsource_probe_component_usr1"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr" source="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr" source="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr" source="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr" source="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir" source="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir" source="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr" source="jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_clr" source="jtag.bp.hps_reset_inst_altsource_probe_component_clr"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ena" source="jtag.bp.hps_reset_inst_altsource_probe_component_ena"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_" source="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_" source="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_" source="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_" source="jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_"/>
      </inputs>
      <outputs>
        <port name="source[0]"/>
        <port name="source[1]"/>
        <port name="source[2]"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_"/>
        <port name="jtag.bp.hps_reset_inst_altsource_probe_component_tdo"/>
      </outputs>
    </node>
    <node hpath="sld_signaltap:auto_signaltap_0" instance_id="0" mfg_id="110" node_id="0" sld_node_info="0x30006E00" version="6">
      <parameters>
        <parameter name="lpm_type" type="string" value="sld_signaltap"/>
        <parameter name="sld_node_info" type="unknown" value="805334528"/>
        <parameter name="SLD_SECTION_ID" type="string" value="hdl_signaltap_0"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="6"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="0"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="sld_data_bits" type="unknown" value="78"/>
        <parameter name="sld_trigger_bits" type="unknown" value="78"/>
        <parameter name="SLD_NODE_CRC_BITS" type="dec" value="32"/>
        <parameter name="SLD_NODE_CRC_HIWORD" type="dec" value="41394"/>
        <parameter name="SLD_NODE_CRC_LOWORD" type="dec" value="50132"/>
        <parameter name="sld_incremental_routing" type="unknown" value="1"/>
        <parameter name="sld_sample_depth" type="unknown" value="4096"/>
        <parameter name="sld_segment_size" type="unknown" value="4096"/>
        <parameter name="sld_ram_block_type" type="unknown" value="AUTO"/>
        <parameter name="sld_state_bits" type="unknown" value="11"/>
        <parameter name="sld_buffer_full_stop" type="unknown" value="1"/>
        <parameter name="SLD_MEM_ADDRESS_BITS" type="dec" value="7"/>
        <parameter name="SLD_DATA_BIT_CNTR_BITS" type="dec" value="4"/>
        <parameter name="sld_trigger_level" type="unknown" value="1"/>
        <parameter name="sld_trigger_in_enabled" type="unknown" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_IN_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_OUT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ID" type="dec" value="0"/>
        <parameter name="sld_advanced_trigger_entity" type="unknown" value="basic,1,"/>
        <parameter name="sld_trigger_level_pipeline" type="unknown" value="1"/>
        <parameter name="sld_trigger_pipeline" type="unknown" value="0"/>
        <parameter name="sld_ram_pipeline" type="unknown" value="4"/>
        <parameter name="sld_counter_pipeline" type="unknown" value="0"/>
        <parameter name="sld_enable_advanced_trigger" type="unknown" value="0"/>
        <parameter name="SLD_ADVANCED_TRIGGER_1" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_2" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_3" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_4" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_5" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_6" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_7" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_8" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_9" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_10" type="string" value="NONE"/>
        <parameter name="sld_inversion_mask_length" type="unknown" value="260"/>
        <parameter name="sld_inversion_mask" type="unknown" value="00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <parameter name="sld_power_up_trigger" type="unknown" value="0"/>
        <parameter name="SLD_STATE_FLOW_MGR_ENTITY" type="string" value="state_flow_mgr_entity.vhd"/>
        <parameter name="sld_state_flow_use_generated" type="unknown" value="0"/>
        <parameter name="sld_current_resource_width" type="unknown" value="1"/>
        <parameter name="sld_attribute_mem_mode" type="unknown" value="OFF"/>
        <parameter name="sld_storage_qualifier_bits" type="unknown" value="78"/>
        <parameter name="SLD_STORAGE_QUALIFIER_GAP_RECORD" type="dec" value="0"/>
        <parameter name="SLD_STORAGE_QUALIFIER_MODE" type="string" value="OFF"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION" type="dec" value="0"/>
        <parameter name="sld_storage_qualifier_inversion_mask_length" type="unknown" value="0"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY" type="string" value="basic"/>
        <parameter name="SLD_STORAGE_QUALIFIER_PIPELINE" type="dec" value="0"/>
        <parameter name="SLD_CREATE_MONITOR_INTERFACE" type="dec" value="0"/>
        <parameter name="SLD_USE_JTAG_SIGNAL_ADAPTER" type="dec" value="1"/>
      </parameters>
      <inputs/>
      <outputs/>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="soc_system:u0" name="u0">
      <assignment_values>
        <assignment_value text="QSYS_NAME soc_system HAS_SOPCINFO 1 GENERATION_ID 1531740584"/>
      </assignment_values>
      <parameters/>
    </sld_info>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
