// Seed: 775204760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout supply1 id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout tri id_4;
  inout tri1 id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1 !=? 1;
  assign id_4 = id_8 - -1'b0;
  struct {
    id_10 id_11;
    logic [1 : -1] id_12;
  } id_13;
  ;
  assign id_13.id_12 = id_6;
  assign id_8 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout reg id_3;
  output reg id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_2 <= 1;
    id_3 <= (-1);
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
