set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {wrapper.svo wrapper_v.sdo}}
	{{"Fast Model"} {wrapper_fast.svo wrapper_v_fast.sdo}}
}
