
`include "CodeFromLab2/Parameters.v"   
module cache #(
    parameter  LINE_ADDR_LEN = 3, // lineéå‘­æ¹´é”Ÿï¿??é—?å®å®³é”›å±½å–…ç?¹æ°«ç°¡å§£å¿é‡œlineéé”‹æ¹?2^3æ¶“çord
    parameter  SET_ADDR_LEN  = 3, // ç¼å‹«æ¹´é”Ÿï¿??é—?å®å®³é”›å±½å–…ç?¹æ°«ç°¡é”Ÿï¿??éè¾¨æ¹?2^3=8é”Ÿï¿½?
    parameter  TAG_ADDR_LEN  = 6, // tagé—?å®å®³
    parameter  WAY_CNT       = 8, // ç¼å‹­æµ‰æ©ç‚²å®³é”›å±½å–…ç?¹æ°«ç°¡å§£å¿•ç²æ¶“î…Ÿæ¹æ¾¶æ°¬çš¯ç’ºç—©ineé”›å²ƒç¹–é–²å±¾æ§¸é©å­˜å¸´é„çŠ²çš é¨åªacheé”›å±½æ´œå§ã‚ˆî‡šé™å‚›æšŸå¨Œï¼„æ•¤é”Ÿï¿½?
    parameter  STRATEGY      = `LRU  // 0ç›ã„§ãšFIFOç»›æ «æšé”›ï¿?1ç›ã„§ãšLRUç»›æ «æš?
)(
    input  clk, rst,
    output miss,               // ç€µç¬´PUé™æˆåš­é¨åˆ´issæ·‡â?³å½¿
    input  [31:0] addr,        // ç’‡è¯²å•“ç’‡é”‹çœ°é¦æ¿æ½?
    input  rd_req,             // ç’‡æ˜î‡¬å§¹å‚™ä¿Šé”Ÿï¿½?
    output reg [31:0] rd_data, // ç’‡è¯²åš­é¨å‹¬æšŸé¹î‡†ç´é”Ÿï¿??å¨†Â¤î‡°é”Ÿï¿½?æ¶“çord
    input  wr_req,             // éæ¬’î‡¬å§¹å‚™ä¿Šé”Ÿï¿½?
    input  [31:0] wr_data      // ç‘•ä½¸å•“éãƒ§æ®‘éç‰ˆåµé”›å±¼ç«´å¨†â?³å•“é”Ÿï¿½?æ¶“çord
);

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // ç’ï¼„ç•»æ¶“è¯²ç“¨é¦æ¿æ½ƒé—€å®å®³ MEM_ADDR_LENé”›å±¼å¯Œç?›æ¨ºã‡é”Ÿï¿??=2^MEM_ADDR_LENæ¶“çŒ¯ine
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // ç’ï¼„ç•»éˆîƒå¨‡é¢ã„§æ®‘é¦æ¿æ½ƒé¨å‹¯æš±é”Ÿï¿??

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // ç’ï¼„ç•? line é”Ÿï¿½? word é¨å‹¬æšŸé–²å¿¥ç´é”Ÿï¿½? 2^LINE_ADDR_LEN æ¶“çord é”Ÿï¿½? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // ç’ï¼„ç•»é”Ÿï¿??éè¾¨æ¹æ¾¶æ°¬çš¯ç¼å‹¶ç´é”Ÿï¿?? 2^SET_ADDR_LEN æ¶“î†ç²?

reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEæ¶“çŒ¯ineé”›å±¾ç˜¡æ¶“çŒ¯ineéˆå¡‹INE_SIZEæ¶“çord
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZEæ¶“çŒ…AG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZEæ¶“ç€alid(éˆå¤‹æ™¥é”Ÿï¿??)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZEæ¶“çŒŸirty(é‘´å¿ç¶?)

wire [              2-1:0]   word_addr;                   // çå—šç·­éãƒ¥æ¹´é”Ÿï¿½?addré·å——åé´æ„¯ç¹–5æ¶“îˆå„´é”Ÿï¿??
wire [  LINE_ADDR_LEN-1:0]   line_addr;
wire [   SET_ADDR_LEN-1:0]    set_addr;
wire [   TAG_ADDR_LEN-1:0]    tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache é˜è®¹æ‹??é”ŸèŠ¥æº?é¨å‹­å§¸é¬ä½¸ç•¾é”Ÿï¿½?
                                                           // IDLEæµ ï½ˆã€ƒçè¾©åé”›å­²WAP_OUTæµ ï½ˆã€ƒå§ï½…æ¹ªé¹ãˆ åš­é”›å­²WAP_INæµ ï½ˆã€ƒå§ï½…æ¹ªé¹ãˆ å†é”›å­²WAP_IN_OKæµ ï½ˆã€ƒé¹ãˆ å†éšåº¤ç¹˜ç›å±¼ç«´é›ã„¦æ¹¡é¨å‹«å•“éî™©acheé¿å¶„ç¶”é”Ÿï¿??

reg  [   SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;
reg  [   TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;
wire [   MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg  [   MEM_ADDR_LEN-1:0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];

wire mem_gnt;      // æ¶“è¯²ç“¨éå¶…ç°²ç’‡è¯²å•“é¨å‹¬å½™éµå¬©ä¿Šé”Ÿï¿??

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // é·å——å? 32bit ADDR

reg cache_hit = 1'b0;

reg [WAY_CNT:0] hit_way;
reg [WAY_CNT:0] out_way;
reg [WAY_CNT:0] lru_r[SET_SIZE][WAY_CNT];
reg [WAY_CNT:0] fifo_r[SET_SIZE];
reg swap_strategy;

always @ (*) begin              // é’ã‚†æŸ? æˆæ’³å†é¨åˆŸddress é„îˆšæƒé”Ÿï¿?? cache æ¶“î…æ‡¡é”Ÿï¿??
    cache_hit = 1'b0;
    for(integer i = 0; i < WAY_CNT; i++) begin
        if(valid[set_addr][i] && cache_tags[set_addr][i] == tag_addr) begin   // æ¿¡å‚›ç? cache lineéˆå¤‹æ™¥é”›å±½è‹Ÿæ¶“æ”–agæ¶“åº¤ç·­éãƒ¥æ¹´é”Ÿï¿½?æ¶“î… æ®‘tagé©å“¥ç“‘é”›å±½å¯é›æˆ’è…?
            cache_hit = 1'b1;
            hit_way = i;
            break;
        end
    end
end

always @ (*) begin
    if(~cache_hit && (wr_req | rd_req)) begin
        if(swap_strategy == `LRU) begin
            for(integer i = 0; i < WAY_CNT; i++) begin
                if(lru_r[set_addr][i] == 0) begin
                    out_way = i;
                    break;
                end
            end
        end
        else if(swap_strategy == `FIFO) begin
            out_way = fifo_r[set_addr];
        end
    end
end

always @ (posedge clk or posedge rst) begin     // ?? cache ???
    if(rst) begin
        cache_stat <= IDLE;
        swap_strategy <= STRATEGY;
        for(integer i = 0; i < SET_SIZE; i++) begin
            fifo_r[i] <= 0;
            for(integer j = 0; j < WAY_CNT; j++) begin
                dirty[i][j] = 1'b0;
                valid[i][j] = 1'b0;
                lru_r[i][j] = j;
            end
        end
        for(integer k = 0; k < LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end else begin
        case(cache_stat)
        IDLE:       begin
                        if(cache_hit) begin
                            if(rd_req) begin    // æ¿¡å‚›ç‰cacheé›æˆ’è…‘é”›å±½è‹Ÿæ¶“æ—€æ§¸ç’‡æ˜î‡¬å§¹å‚¦ç´?
                                rd_data <= cache_mem[set_addr][hit_way][line_addr];   //é’æ¬‘æ´¿éºãƒ¤ç² cacheæ¶“î…å½‡é‘é¸¿î›¦ç’‡è¤æ®‘éç‰ˆåµ
                            end else if(wr_req) begin // æ¿¡å‚›ç‰cacheé›æˆ’è…‘é”›å±½è‹Ÿæ¶“æ—€æ§¸éæ¬’î‡¬å§¹å‚¦ç´?
                                cache_mem[set_addr][hit_way][line_addr] <= wr_data;   // é’æ¬‘æ´¿éºãƒ¥æ‚œcacheæ¶“î…å•“éãƒ¦æšŸé”Ÿï¿½?
                                dirty[set_addr][hit_way] <= 1'b1;                     // éæ¬æšŸé¹î†¾æ®‘éšå±¾æ¤‚ç¼ƒî†¿å‰°é”Ÿï¿½?
                            end 
                            for(integer i = 0; i < WAY_CNT; i++) begin
                                if(lru_r[set_addr][i] > lru_r[set_addr][hit_way]) begin
                                    lru_r[set_addr][i] <= lru_r[set_addr][i] - 1;
                                end
                            end
                            lru_r[set_addr][hit_way] <= WAY_CNT - 1;       //é‡å­˜æŸŠLRUæ·‡â„ƒä¼?
                        end else begin
                            if(wr_req | rd_req) begin   // æ¿¡å‚›ç? cache éˆî„æ‡¡æ¶“î…¨ç´éªæœµç¬–éˆå¤î‡°éæ¬’î‡¬å§¹å‚¦ç´é’æ¬“æ¸¶ç‘•ä½½ç¹˜ç›å±¾å´²é”Ÿï¿??
                                if(valid[set_addr][out_way] & dirty[set_addr][out_way]) begin    // æ¿¡å‚›ç? ç‘•ä½¹å´²éãƒ§æ®‘cache line éˆî„æ½µéˆå¤‹æ™¥é”›å±¼ç¬–é‘´å¿¥ç´é’æ¬“æ¸¶ç‘•ä½¸å›çå——ç• é¹ãˆ åš­
                                    cache_stat  <= SWAP_OUT;
                                    mem_wr_addr <= {cache_tags[set_addr][out_way], set_addr};
                                    mem_wr_line <= cache_mem[set_addr][out_way];
                                end else begin                                   // é™å¶„ç®£é”›å±¼ç¬‰é”Ÿï¿½?ç‘•ä½¹å´²é‘çŒ´ç´é©å­˜å¸´é¹ãˆ å†
                                    cache_stat  <= SWAP_IN;
                                end
                                {mem_rd_tag_addr, mem_rd_set_addr} <= {tag_addr, set_addr};
                            end
                        end
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // æ¿¡å‚›ç‰æ¶“è¯²ç“¨é»â„ƒå¢œæ·‡â€³å½¿éˆå¤‹æ™¥é”›å²ƒî‡©é„åº¢å´²é‘çƒ˜åšé”ç‡‚ç´ç’ºå†²åŸŒæ¶“å¬©ç«´é˜è®¹æ‹·??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // æ¿¡å‚›ç‰æ¶“è¯²ç“¨é»â„ƒå¢œæ·‡â€³å½¿éˆå¤‹æ™¥é”›å²ƒî‡©é„åº¢å´²éãƒ¦åšé”ç‡‚ç´ç’ºå†²åŸŒæ¶“å¬©ç«´é˜è®¹æ‹·??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK: begin           // æ¶“å©ç«´æ¶“î„æ‡†éˆç†¸å´²éãƒ¦åšé”ç‡‚ç´æ©æ¬æ‡†éˆç†·çš¢æ¶“è¯²ç“¨ç’‡è¯²åš­é¨åˆ²ineéæ¬å†cacheé”›å±½è‹Ÿé‡å­˜æŸŠtagé”›å²€ç–†æ¥‚æ¦²alidé”›å²€ç–†æµ£å·‡irty
                        for(integer i=0; i<LINE_SIZE; i++)  cache_mem[mem_rd_set_addr][out_way][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][out_way] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][out_way] <= 1'b1;
                        dirty     [mem_rd_set_addr][out_way] <= 1'b0;
                        for(integer i = 0; i < WAY_CNT; i++) begin
                            if(lru_r[set_addr][i] > lru_r[set_addr][out_way]) begin
                                lru_r[set_addr][i] <= lru_r[set_addr][i] - 1;
                            end
                        end
                        lru_r[set_addr][out_way] <= WAY_CNT - 1;    //é‡å­˜æŸŠLRUæ·‡â„ƒä¼?
                        if(fifo_r[set_addr] == WAY_CNT - 1)
                            fifo_r[set_addr] <= 0;
                        else
                            fifo_r[set_addr] <= fifo_r[set_addr] + 1;                   //é‡å­˜æŸŠFIFOæ·‡â„ƒä¼?
                        cache_stat <= IDLE;        // é¥ç‚²åŸŒçè¾©åé˜è®¹æ‹???
                    end
        endcase
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // é”Ÿï¿½? éˆå¤î‡°éæ¬’î‡¬å§¹å‚›æ¤‚é”›å±½î›§é‹æ¸ƒacheæ¶“å¶…î˜©æµœåº¡æ°¨é”Ÿï¿½?(IDLE)é˜è®¹æ‹??é”Ÿæ–¤ç´é´æ µæ‹·?é”ŸèŠ¥æ¹­é›æˆ’è…‘é”›å±½å¯miss=1

main_mem #(     // æ¶“è¯²ç“¨é”›å±¾ç˜¡å¨†Â¤î‡°éæ¬äº’line æ¶“å“„å´Ÿé”Ÿï¿??
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);

endmodule





