
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version S-2021.06 for linux64 - Jun 17, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home/ecegridfs/a/mg086/.synopsys_dc_gui/preferences.tcl
############################################
#
# Auto-generated project tcl file:
#  * sets up variable
#  * runs customized script
#
############################################
sh date
Thu Dec  5 12:55:44 EST 2024
set TOP_MODULE ahb_lite_usb
ahb_lite_usb
set DC_SCRIPT synth.tcl
synth.tcl
set READ_SOURCES mg086_ece337_ahb_lite_usb_1.0.0-read-sources
mg086_ece337_ahb_lite_usb_1.0.0-read-sources
set SCRIPT_DIR src/mg086_ece337_synfiles_0
src/mg086_ece337_synfiles_0
set REPORT_DIR reports
reports
sh mkdir -p ${REPORT_DIR}
set target_library /home/ecegrid/a/ece337/summer24-refactor/tech/ami05/osu05_stdcells.db
/home/ecegrid/a/ece337/summer24-refactor/tech/ami05/osu05_stdcells.db
############################################
#
# Run custom script
#
############################################
source ${SCRIPT_DIR}/${DC_SCRIPT}
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_Buffer_Counter_1.0.0/source/USB_Buffer_Counter.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_TX_Counter_1.0.0/source/USB_TX_Counter.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_TX_Packet_Loader_1.0.0/source/USB_TX_Packet_Loader.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_TX_States_1.0.0/source/USB_TX_States.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_usb_rx_counter_1.0.0/source/usb_rx_counter.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_Buffer_1.0.0/source/USB_Buffer.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_TX_Output_Clock_1.0.0/source/USB_TX_Output_Clock.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_TX_Packet_Compiler_1.0.0/source/USB_TX_Packet_Compiler.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_USB_TX_1.0.0/source/USB_TX.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ./src/mg086_ece337_ahb_lite_usb_1.0.0/source/ahb_lite_usb.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Loading db file '/package/eda/synopsys/syn-S-2021.06/syn/S-2021.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-S-2021.06/syn/S-2021.06/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Presto compilation completed successfully. (ahb_lite_usb)
Elaborated 1 design.
Current design is now 'ahb_lite_usb'.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Information: Building the design 'ahb_usb_sat'. (HDL-193)

Statistics for case statements in always block at line 180 in file
	'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           194            |     no/auto      |
|           209            |     no/auto      |
|           226            |     no/auto      |
===============================================

Statistics for case statements in always block at line 308 in file
	'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           322            |    auto/auto     |
===============================================
$display output: ?

Statistics for case statements in always block at line 373 in file
	'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           383            |     no/auto      |
===============================================

Statistics for case statements in always block at line 453 in file
	'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           460            |     no/auto      |
|           471            |     no/auto      |
|           481            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ahb_usb_sat line 49 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   hsize_sync_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   htrans_sync_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    hsel_sync_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   hwrite_sync_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   haddr_sync_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_usb_sat line 115 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pack_en_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    pack_en1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_usb_sat line 153 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     hresp1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_usb_sat line 282 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tx_store_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_usb_sat line 291 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| flush_buffer_control_reg_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_buffer_store_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  tx_packet_control_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
	in routine ahb_usb_sat line 358 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_usb_sat line 441 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_buffer_reg_reg | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_buffer_reg_reg | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|     rx_cnt_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_usb_sat line 499 in file
		'./src/mg086_ece337_ahb_usb_sat_1.0.0/source/ahb_usb_sat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     hrdata_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| ahb_usb_sat/321  |   4    |    1    |      2       |
======================================================
Presto compilation completed successfully. (ahb_usb_sat)
Information: Building the design 'usb_rx'. (HDL-193)

Statistics for case statements in always block at line 361 in file
	'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           375            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine usb_rx line 28 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dm_in_2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dp_in_1_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     dp_in_2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     dm_in_1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 52 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dp_sync_old_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 141 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| both_dpdm_high_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     eop_new_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     eop_old_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 180 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  prev_dp_sync_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 209 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rdata_reg      | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 236 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 270 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  temp_data_reg_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 282 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| token_data_reg_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 295 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_packet_reg_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine usb_rx line 348 in file
		'./src/mg086_ece337_usb_rx_1.0.0/source/usb_rx.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| store_rx_packet_data_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      fsm_state_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pid_value_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (usb_rx)
Information: Building the design 'USB_TX'. (HDL-193)
Presto compilation completed successfully. (USB_TX)
Information: Building the design 'USB_Buffer'. (HDL-193)

Statistics for case statements in always block at line 36 in file
	'./src/mg086_ece337_USB_Buffer_1.0.0/source/USB_Buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine USB_Buffer line 23 in file
		'./src/mg086_ece337_USB_Buffer_1.0.0/source/USB_Buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RX_Data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      c_DB_reg       | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
| TX_Packet_Data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (USB_Buffer)
Information: Building the design 'usb_rx_counter'. (HDL-193)

Inferred memory devices in process
	in routine usb_rx_counter line 19 in file
		'./src/mg086_ece337_usb_rx_counter_1.0.0/source/usb_rx_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      stage_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (usb_rx_counter)
Information: Building the design 'USB_TX_States'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'./src/mg086_ece337_USB_TX_States_1.0.0/source/USB_TX_States.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |     no/auto      |
===============================================

Statistics for case statements in always block at line 125 in file
	'./src/mg086_ece337_USB_TX_States_1.0.0/source/USB_TX_States.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           129            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine USB_TX_States line 30 in file
		'./src/mg086_ece337_USB_TX_States_1.0.0/source/USB_TX_States.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| TX_Transfer_Active_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     c_state_TX_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|        pID_reg         | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      TX_Error_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (USB_TX_States)
Information: Building the design 'USB_TX_Packet_Compiler'. (HDL-193)

Statistics for case statements in always block at line 59 in file
	'./src/mg086_ece337_USB_TX_Packet_Compiler_1.0.0/source/USB_TX_Packet_Compiler.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    auto/auto     |
|           181            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine USB_TX_Packet_Compiler line 25 in file
		'./src/mg086_ece337_USB_TX_Packet_Compiler_1.0.0/source/USB_TX_Packet_Compiler.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|       prev_Buffer_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        packet_TX_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        packet_TX_reg        | Flip-flop |  536  |  Y  | N  | Y  | N  | N  | N  | N  |
|  TX_Packet_Data_Buffer_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       copy_signal_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| packet_load_complete_TX_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (USB_TX_Packet_Compiler)
Information: Building the design 'USB_TX_Output_Clock'. (HDL-193)
Presto compilation completed successfully. (USB_TX_Output_Clock)
Information: Building the design 'USB_TX_Packet_Loader'. (HDL-193)

Inferred memory devices in process
	in routine USB_TX_Packet_Loader line 36 in file
		'./src/mg086_ece337_USB_TX_Packet_Loader_1.0.0/source/USB_TX_Packet_Loader.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DM_OUT_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    reg_copy_reg     | Flip-flop |  544  |  Y  | N  | Y  | N  | N  | N  | N  |
|   complete_TX_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| complete_EOP_A_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| complete_EOP_B_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     DP_OUT_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine USB_TX_Packet_Loader line 67 in file
		'./src/mg086_ece337_USB_TX_Packet_Loader_1.0.0/source/USB_TX_Packet_Loader.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    n_bit_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  byte_cnt_inc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   n_reg_copy_reg    | Flip-flop |  544  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (USB_TX_Packet_Loader)
Information: Building the design 'USB_Buffer_Counter'. (HDL-193)

Inferred memory devices in process
	in routine USB_Buffer_Counter line 16 in file
		'./src/mg086_ece337_USB_Buffer_Counter_1.0.0/source/USB_Buffer_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (USB_Buffer_Counter)
Information: Building the design 'USB_TX_Counter' instantiated from design 'USB_TX_Packet_Compiler' with
	the parameters "SIZE=10,INC_SIZE=8". (HDL-193)

Inferred memory devices in process
	in routine USB_TX_Counter_SIZE10_INC_SIZE8 line 16 in file
		'./src/mg086_ece337_USB_TX_Counter_1.0.0/source/USB_TX_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (USB_TX_Counter_SIZE10_INC_SIZE8)
Information: Building the design 'USB_TX_Counter' instantiated from design 'USB_TX_Packet_Compiler' with
	the parameters "SIZE=8". (HDL-193)

Inferred memory devices in process
	in routine USB_TX_Counter_SIZE8 line 16 in file
		'./src/mg086_ece337_USB_TX_Counter_1.0.0/source/USB_TX_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (USB_TX_Counter_SIZE8)
Information: Building the design 'USB_TX_Counter' instantiated from design 'USB_TX_Output_Clock' with
	the parameters "SIZE=2". (HDL-193)

Inferred memory devices in process
	in routine USB_TX_Counter_SIZE2 line 16 in file
		'./src/mg086_ece337_USB_TX_Counter_1.0.0/source/USB_TX_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (USB_TX_Counter_SIZE2)
Information: Building the design 'USB_TX_Counter' instantiated from design 'USB_TX_Output_Clock' with
	the parameters "SIZE=4". (HDL-193)

Inferred memory devices in process
	in routine USB_TX_Counter_SIZE4 line 16 in file
		'./src/mg086_ece337_USB_TX_Counter_1.0.0/source/USB_TX_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (USB_TX_Counter_SIZE4)
Information: Uniquified 4 instances of design 'USB_TX_Counter_SIZE4'. (OPT-1056)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Loading db file '/home/ecegrid/a/ece337/summer24-refactor/tech/ami05/osu05_stdcells.db'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 158 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


  Loading target library 'osu05_stdcells'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'USB_Buffer_Counter'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Processing 'USB_Buffer'
  Processing 'USB_TX_Counter_SIZE4_0'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Processing 'USB_TX_Packet_Loader'
  Processing 'USB_TX_Counter_SIZE2'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Processing 'USB_TX_Output_Clock'
  Processing 'USB_TX_Counter_SIZE8'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Processing 'USB_TX_Counter_SIZE10_INC_SIZE8'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Processing 'USB_TX_Packet_Compiler'
Information: The register 'packet_TX_reg[543]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[542]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[541]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[540]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[539]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[538]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[537]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[536]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[531]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'packet_TX_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'USB_TX_States'
  Processing 'USB_TX'
  Processing 'usb_rx_counter'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Processing 'usb_rx'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Information: The register 'eop_old_reg' will be removed. (OPT-1207)
  Processing 'ahb_usb_sat'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Information: The register 'flush_buffer_control_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_buffer_control_reg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_packet_control_reg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'cnt_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'ahb_lite_usb'
Warning: Can't read link_library file 'your_library.db'. (UID-3)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'ahb_lite_usb' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'USB_Buffer_Counter_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'USB_Buffer_Counter_DW01_incdec_0'
  Processing 'USB_Buffer_Counter_DW01_cmp2_1_DW01_cmp2_7'
  Processing 'USB_TX_Counter_SIZE8_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'USB_TX_Counter_SIZE8_DW01_inc_0_DW01_inc_5'
  Processing 'USB_TX_Counter_SIZE8_DW01_cmp2_1_DW01_cmp2_9'
  Processing 'USB_TX_Counter_SIZE10_INC_SIZE8_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'USB_TX_Counter_SIZE10_INC_SIZE8_DW01_add_0'
  Processing 'USB_TX_Counter_SIZE10_INC_SIZE8_DW01_cmp2_1_DW01_cmp2_11'
  Processing 'usb_rx_DW01_inc_0_DW01_inc_6'
  Processing 'usb_rx_counter_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'usb_rx_counter_DW01_inc_0_DW01_inc_7'
  Processing 'usb_rx_counter_DW01_cmp2_1_DW01_cmp2_13'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'USB_TX_Counter_SIZE4_2'
  Mapping 'USB_TX_Counter_SIZE4_2'
  Structuring 'USB_TX_Counter_SIZE4_1'
  Mapping 'USB_TX_Counter_SIZE4_1'
  Structuring 'USB_TX_Counter_SIZE4_0'
  Mapping 'USB_TX_Counter_SIZE4_0'
  Structuring 'USB_TX_Counter_SIZE4_3'
  Mapping 'USB_TX_Counter_SIZE4_3'
  Structuring 'USB_TX_Counter_SIZE2'
  Mapping 'USB_TX_Counter_SIZE2'
  Structuring 'USB_TX_Counter_SIZE8'
  Mapping 'USB_TX_Counter_SIZE8'
  Structuring 'USB_TX_Counter_SIZE10_INC_SIZE8'
  Mapping 'USB_TX_Counter_SIZE10_INC_SIZE8'
  Structuring 'USB_Buffer_Counter'
  Mapping 'USB_Buffer_Counter'
  Structuring 'USB_TX_Packet_Loader'
  Mapping 'USB_TX_Packet_Loader'
  Structuring 'USB_TX_Output_Clock'
  Mapping 'USB_TX_Output_Clock'
  Structuring 'USB_TX_Packet_Compiler'
  Mapping 'USB_TX_Packet_Compiler'
  Structuring 'USB_TX_States'
  Mapping 'USB_TX_States'
  Structuring 'usb_rx_counter'
  Mapping 'usb_rx_counter'
  Structuring 'USB_Buffer'
  Mapping 'USB_Buffer'
  Structuring 'usb_rx'
  Mapping 'usb_rx'
  Structuring 'ahb_usb_sat'
  Mapping 'ahb_usb_sat'
Information: The register 'RX/DUT/count_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'TX/COMPILE/PACKET_COUNTER/count_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'TX/COMPILE/PACKET_COUNTER/count_out_reg[2]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22 6221547.0      0.00       0.0    2964.3                          
    0:00:22 6221547.0      0.00       0.0    2964.3                          
    0:00:22 6221547.0      0.00       0.0    2964.3                          
    0:00:22 6221547.0      0.00       0.0    2964.3                          
    0:00:23 6221547.0      0.00       0.0    2964.3                          
    0:00:23 6197499.0      0.00       0.0    2964.3                          
    0:00:23 6197499.0      0.00       0.0    2964.3                          
    0:00:23 6197499.0      0.00       0.0    2964.3                          
    0:00:23 6197499.0      0.00       0.0    2964.3                          
    0:00:23 6197499.0      0.00       0.0    2964.3                          
    0:00:23 6199299.0      0.00       0.0    2132.3                          
    0:00:23 6199947.0      0.00       0.0    1947.0                          
    0:00:23 6200523.0      0.00       0.0    1777.6                          
    0:00:23 6201099.0      0.00       0.0    1608.3                          
    0:00:23 6202179.0      0.00       0.0    1448.2                          
    0:00:24 6202971.0      0.00       0.0    1396.0                          
    0:00:24 6203619.0      0.00       0.0    1362.8                          
    0:00:24 6204267.0      0.00       0.0    1329.6                          
    0:00:24 6204915.0      0.00       0.0    1301.0                          
    0:00:24 6204915.0      0.00       0.0    1301.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24 6204915.0      0.00       0.0    1301.0                          
    0:00:24 6204915.0      0.00       0.0    1301.0                          
    0:00:24 6204915.0      0.00       0.0    1301.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24 6204915.0      0.00       0.0    1301.0                          
    0:00:24 6213627.0      0.00       0.0       0.3 TX/COMPILE/net159784     
    0:00:24 6213915.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24 6213915.0      0.00       0.0       0.0                          
    0:00:24 6213915.0      0.00       0.0       0.0                          
    0:00:25 6156459.0      0.00       0.0       0.0                          
    0:00:25 6154803.0      0.00       0.0       0.0                          
    0:00:25 6154659.0      0.00       0.0       0.0                          
    0:00:25 6154587.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
    0:00:25 6154443.0      0.00       0.0       0.0                          
Loading db file '/home/ecegrid/a/ece337/summer24-refactor/tech/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing verilog file '/home/ecegridfs/a/mg086/ece337/tmp/build/mg086_ece337_ahb_lite_usb_1.0.0/syn-design_compiler/ahb_lite_usb.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module USB_TX using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
 
****************************************
check_design summary:
Version:     S-2021.06
Date:        Thu Dec  5 12:56:13 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     28
    Unconnected ports (LINT-28)                                     9
    Constant outputs (LINT-52)                                     19

Cells                                                              74
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                         63
    Nets connected to multiple pins on same cell (LINT-33)         10
--------------------------------------------------------------------------------

Warning: In design 'USB_TX_Packet_Compiler', cell 'PACKET_COUNTER' does not drive any nets. (LINT-1)
Warning: In design 'ahb_usb_sat', port 'hburst[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_usb_sat', port 'hburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_usb_sat', port 'hburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', port 'buffer_occupancy[5]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', port 'buffer_occupancy[4]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', port 'buffer_occupancy[3]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', port 'buffer_occupancy[2]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', port 'buffer_occupancy[1]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', port 'buffer_occupancy[0]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', a pin on submodule 'DUT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'count_enable' is connected to logic 1. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[543]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[542]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[541]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[540]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[539]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[538]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[537]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[536]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[531]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[6]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[5]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[4]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[3]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[2]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[1]' is connected to logic 0. 
Warning: In design 'USB_TX', a pin on submodule 'LOAD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'packet_TX[0]' is connected to logic 0. 
Warning: In design 'USB_Buffer', a pin on submodule 'BUFF_OCCU' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'USB_Buffer', a pin on submodule 'BUFF_OCCU' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'USB_Buffer', a pin on submodule 'BUFF_OCCU' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'USB_Buffer', a pin on submodule 'BUFF_OCCU' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_Buffer', a pin on submodule 'BUFF_OCCU' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_Buffer', a pin on submodule 'BUFF_OCCU' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_Buffer', a pin on submodule 'BUFF_OCCU' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[9]' is connected to logic 1. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[8]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 1. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'PACKET_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Compiler', a pin on submodule 'DATA_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_SEL' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_SEL' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_SEL' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'USB_TX_Output_Clock', a pin on submodule 'OUTPCNT_C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'USB_TX_Packet_Loader', a pin on submodule 'BYTE_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'USB_TX_Packet_Loader', a pin on submodule 'BYTE_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Loader', a pin on submodule 'BYTE_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_TX_Packet_Loader', a pin on submodule 'BYTE_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_Buffer', the same net is connected to more than one pin on submodule 'BUFF_OCCU'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[6]', 'rollover_val[0]''.
Warning: In design 'USB_Buffer', the same net is connected to more than one pin on submodule 'BUFF_OCCU'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[5]', 'rollover_val[4]'', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[1]'.
Warning: In design 'USB_TX_Packet_Compiler', the same net is connected to more than one pin on submodule 'PACKET_COUNTER'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'rollover_val[8]'', 'rollover_val[7]', 'rollover_val[6]', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'USB_TX_Packet_Compiler', the same net is connected to more than one pin on submodule 'PACKET_COUNTER'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[9]', 'rollover_val[5]''.
Warning: In design 'USB_TX_Packet_Compiler', the same net is connected to more than one pin on submodule 'DATA_COUNTER'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'rollover_val[7]'', 'rollover_val[5]', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'USB_TX_Output_Clock', the same net is connected to more than one pin on submodule 'OUTPCNT_SEL'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[1]', 'rollover_val[0]''.
Warning: In design 'USB_TX_Output_Clock', the same net is connected to more than one pin on submodule 'OUTPCNT_A'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'USB_TX_Output_Clock', the same net is connected to more than one pin on submodule 'OUTPCNT_B'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'USB_TX_Output_Clock', the same net is connected to more than one pin on submodule 'OUTPCNT_C'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'USB_TX_Packet_Loader', the same net is connected to more than one pin on submodule 'BYTE_COUNTER'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'usb_rx_counter', output port 'count_out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[543]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[542]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[541]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[540]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[539]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[538]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[537]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[536]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[531]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Packet_Compiler', output port 'packet_TX[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Counter_SIZE10_INC_SIZE8', output port 'count_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'USB_TX_Counter_SIZE10_INC_SIZE8', output port 'count_out[1]' is connected directly to 'logic 0'. (LINT-52)

Memory usage for this session 302 Mbytes.
Memory usage for this session including child processes 302 Mbytes.
CPU usage for this session 28 seconds ( 0.01 hours ).
Elapsed time for this session 31 seconds ( 0.01 hours ).

Thank you...
