"verilog "
"(*x*)(*y,z*)module aaa ((*c*)(*d=e*)c,(*d*)d); "
"resistor #(100) r1(a,b); "
"resistor #((*r*)200,(*m*)2) r2(a,b); "
"r1 r3(a,b); "
"r2 r4(a,b); "
"r1 r5(a,b); "
"r2 r6(a,b); "
"endmodule; "
"module bbb ((*b*)e,f); "
"resistor #((*a*)(*b*)100) r1(a,b); "
"resistor #((*d*)(*e=f*)(*g,h*).$mfactor(2),.r(200)) r2(a,b); "
"resistor #(.$mfactor(2),(*d*).r(200)) r2a(a,b); "
"r1 r3(a,b); "
"r2 r4(a,b); "
"r1 r5(a,b); "
"r2 r6(a,b); "
"aaa a1(a,(*c*)(*d=e,f*)(*g*)b); "
"aaa a2((*a*)(*b*)(*c*).d(a),.c(b)); "
"aaa a3(a,(*u*)b); "
"aaa a4((*u*).d(a),.c(b)); "
"endmodule; "
"list "
(* x, y,z *) module aaa ((* c, d=e *) .c(c),(* d *) .d(d));
resistor #(.r(100)) r1 (.p(a),.n(b));
resistor #((* r *) .r(200),(* m *) .$mfactor(2)) r2 (.p(a),.n(b));
resistor #(.r(100)) r3 (.p(a),.n(b));
resistor #(.r(200),.$mfactor(2)) r4 (.p(a),.n(b));
resistor #(.r(100)) r5 (.p(a),.n(b));
resistor #(.r(200),.$mfactor(2)) r6 (.p(a),.n(b));
endmodule // aaa

module bbb ((* b *) .e(e),.f(f));
resistor #((* a, b *) .r(100)) r1 (.p(a),.n(b));
resistor #(.r(200),(* d, e=f, g,h *) .$mfactor(2)) r2 (.p(a),.n(b));
resistor #((* d *) .r(200),.$mfactor(2)) r2a (.p(a),.n(b));
resistor #(.r(100)) r3 (.p(a),.n(b));
resistor #(.r(200),.$mfactor(2)) r4 (.p(a),.n(b));
resistor #(.r(100)) r5 (.p(a),.n(b));
resistor #(.r(200),.$mfactor(2)) r6 (.p(a),.n(b));
aaa #() a1 (.c(a),(* c, d=e,f, g *) .d(b));
aaa #() a2 (.c(b),(* a, b, c *) .d(a));
aaa #() a3 (.c(a),(* u *) .d(b));
aaa #() a4 (.c(b),(* u *) .d(a));
endmodule // bbb

"end "
