<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="405" />
   <clocksource preferredWidth="405" />
   <frequency preferredWidth="385" />
  </columns>
 </clocktable>
 <window width="1700" height="1030" x="-9" y="-8" />
 <library expandedCategories="Library,Project,Project/Templates" />
 <generation synthesis="VHDL" />
</preferences>
