###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        61829   # Number of WRITE/WRITEP commands
num_reads_done                 =       640143   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       516117   # Number of read row buffer hits
num_read_cmds                  =       640146   # Number of READ/READP commands
num_writes_done                =        61834   # Number of read requests issued
num_write_row_hits             =        34175   # Number of write row buffer hits
num_act_cmds                   =       152248   # Number of ACT commands
num_pre_cmds                   =       152221   # Number of PRE commands
num_ondemand_pres              =       130229   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9309344   # Cyles of rank active rank.0
rank_active_cycles.1           =      8932987   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       690656   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1067013   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       657209   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7584   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2884   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4469   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1662   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          973   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1495   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2698   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2350   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          645   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20013   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           13   # Write cmd latency (cycles)
write_latency[40-59]           =           19   # Write cmd latency (cycles)
write_latency[60-79]           =           90   # Write cmd latency (cycles)
write_latency[80-99]           =          212   # Write cmd latency (cycles)
write_latency[100-119]         =          341   # Write cmd latency (cycles)
write_latency[120-139]         =          573   # Write cmd latency (cycles)
write_latency[140-159]         =          857   # Write cmd latency (cycles)
write_latency[160-179]         =         1213   # Write cmd latency (cycles)
write_latency[180-199]         =         1753   # Write cmd latency (cycles)
write_latency[200-]            =        56758   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       257162   # Read request latency (cycles)
read_latency[40-59]            =        84254   # Read request latency (cycles)
read_latency[60-79]            =        83700   # Read request latency (cycles)
read_latency[80-99]            =        37167   # Read request latency (cycles)
read_latency[100-119]          =        28617   # Read request latency (cycles)
read_latency[120-139]          =        22966   # Read request latency (cycles)
read_latency[140-159]          =        15505   # Read request latency (cycles)
read_latency[160-179]          =        12411   # Read request latency (cycles)
read_latency[180-199]          =         9772   # Read request latency (cycles)
read_latency[200-]             =        88589   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.0865e+08   # Write energy
read_energy                    =  2.58107e+09   # Read energy
act_energy                     =  4.16551e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.31515e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.12166e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80903e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57418e+09   # Active standby energy rank.1
average_read_latency           =      116.345   # Average read request latency (cycles)
average_interarrival           =      14.2452   # Average request interarrival latency (cycles)
total_energy                   =  1.62378e+10   # Total energy (pJ)
average_power                  =      1623.78   # Average power (mW)
average_bandwidth              =       5.9902   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        62029   # Number of WRITE/WRITEP commands
num_reads_done                 =       659065   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       501507   # Number of read row buffer hits
num_read_cmds                  =       659064   # Number of READ/READP commands
num_writes_done                =        62038   # Number of read requests issued
num_write_row_hits             =        36046   # Number of write row buffer hits
num_act_cmds                   =       184214   # Number of ACT commands
num_pre_cmds                   =       184184   # Number of PRE commands
num_ondemand_pres              =       162665   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9106592   # Cyles of rank active rank.0
rank_active_cycles.1           =      9058354   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       893408   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       941646   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       676593   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7360   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2879   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4534   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1592   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          936   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1511   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2694   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2334   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          679   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19993   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           21   # Write cmd latency (cycles)
write_latency[40-59]           =           17   # Write cmd latency (cycles)
write_latency[60-79]           =           90   # Write cmd latency (cycles)
write_latency[80-99]           =          170   # Write cmd latency (cycles)
write_latency[100-119]         =          282   # Write cmd latency (cycles)
write_latency[120-139]         =          486   # Write cmd latency (cycles)
write_latency[140-159]         =          691   # Write cmd latency (cycles)
write_latency[160-179]         =         1087   # Write cmd latency (cycles)
write_latency[180-199]         =         1545   # Write cmd latency (cycles)
write_latency[200-]            =        57640   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       244967   # Read request latency (cycles)
read_latency[40-59]            =        81022   # Read request latency (cycles)
read_latency[60-79]            =        96447   # Read request latency (cycles)
read_latency[80-99]            =        42084   # Read request latency (cycles)
read_latency[100-119]          =        32303   # Read request latency (cycles)
read_latency[120-139]          =        27135   # Read request latency (cycles)
read_latency[140-159]          =        17179   # Read request latency (cycles)
read_latency[160-179]          =        13629   # Read request latency (cycles)
read_latency[180-199]          =        10771   # Read request latency (cycles)
read_latency[200-]             =        93525   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.09649e+08   # Write energy
read_energy                    =  2.65735e+09   # Read energy
act_energy                     =   5.0401e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.28836e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.5199e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68251e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65241e+09   # Active standby energy rank.1
average_read_latency           =      120.015   # Average read request latency (cycles)
average_interarrival           =      13.8675   # Average request interarrival latency (cycles)
total_energy                   =  1.63914e+10   # Total energy (pJ)
average_power                  =      1639.14   # Average power (mW)
average_bandwidth              =      6.15341   # Average bandwidth
