 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : my_div
Version: R-2020.09-SP5
Date   : Thu Nov 18 00:10:01 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: quotient_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quotient[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  quotient_reg_3_/CLK (DFFX1_HVT)          0.00       0.00 r
  quotient_reg_3_/Q (DFFX1_HVT)            0.18       0.18 r
  quotient[3] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -1.00      -1.00
  data required time                                 -1.00
  -----------------------------------------------------------
  data required time                                 -1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: quotient_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quotient[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  quotient_reg_2_/CLK (DFFX1_HVT)          0.00       0.00 r
  quotient_reg_2_/Q (DFFX1_HVT)            0.18       0.18 r
  quotient[2] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -1.00      -1.00
  data required time                                 -1.00
  -----------------------------------------------------------
  data required time                                 -1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: quotient_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quotient[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  quotient_reg_1_/CLK (DFFX1_HVT)          0.00       0.00 r
  quotient_reg_1_/Q (DFFX1_HVT)            0.18       0.18 r
  quotient[1] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -1.00      -1.00
  data required time                                 -1.00
  -----------------------------------------------------------
  data required time                                 -1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: quotient_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: quotient[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  quotient_reg_0_/CLK (DFFX1_HVT)          0.00       0.00 r
  quotient_reg_0_/Q (DFFX1_HVT)            0.18       0.18 r
  quotient[0] (out)                        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -1.00      -1.00
  data required time                                 -1.00
  -----------------------------------------------------------
  data required time                                 -1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.18


1
