m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vLZ77_Decoder
Z1 !s100 FJ@M9oh=mDhgL:ebL1i6C0
Z2 IWY_f:NlFXAXk<6]5`mEkf1
Z3 V5QD6CM400S8AOVf@]WcGF2
Z4 dC:\Users\bob90\verilog\IC_design_Homework\HW3
Z5 w1650013102
Z6 8C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v
Z7 FC:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v|
Z10 o-work work -O0
Z11 n@l@z77_@decoder
Z12 !s108 1650333084.378000
Z13 !s107 C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Decoder.v|
!i10b 1
!s85 0
!s101 -O0
vLZ77_Encoder
Z14 IN>WAf;@M6jn66jgQNRYV90
Z15 V9g;Q15OX6SjYYP7HF^0lg2
R4
Z16 w1650095902
Z17 8C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Encoder.v
Z18 FC:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Encoder.v
L0 1
R8
r1
31
R10
Z19 n@l@z77_@encoder
Z20 !s100 oMBaLmKA:UIEImf4=Cje`0
Z21 !s108 1650333084.427000
Z22 !s107 C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Encoder.v|
Z23 !s90 -reportprogress|300|-work|work|C:/Users/bob90/verilog/IC_design_Homework/HW3/LZ77_Encoder.v|
!i10b 1
!s85 0
!s101 -O0
vtestfixture_decoder
Z24 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z25 IG9>lN0O7Tn]DR@UaQLLGN1
Z26 VNXBI4ki5l97R@nV:mVB461
Z27 !s105 tb_Decoder_sv_unit
S1
R4
Z28 w1650333055
Z29 8C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv
Z30 FC:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv
L0 10
R8
r1
31
Z31 !s90 -reportprogress|300|-work|work|-sv|C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv|
Z32 o-work work -sv -O0
!i10b 1
Z33 !s100 Fd@`cf4CG_oIhJCEIFFOT0
!s85 0
Z34 !s108 1650333084.481000
Z35 !s107 C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Decoder.sv|
!s101 -O0
vtestfixture_encoder
R24
!i10b 1
!s100 S>H_no4`Qk@3IdSelY0`K0
IjcYZKmTWmBo^JPUnJSYI@0
Z36 V=dz;:zCVO?^^hLmNTz5VD1
Z37 !s105 tb_Encoder_sv_unit
S1
R4
Z38 w1650096748
8C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv
FC:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv
L0 10
R8
r1
!s85 0
31
!s108 1650333084.536000
!s107 C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv|
!s90 -reportprogress|300|-work|work|-sv|C:/Users/bob90/verilog/IC_design_Homework/HW3/tb_Encoder.sv|
!s101 -O0
R32
