/*
 * Filename : ov2710_arch_reg_tbl.c
 *
 * History:
 *    2009/06/19 - [Qiao Wang] Create
 *
 * Copyright (C) 2004-2009, Ambarella, Inc.
 *
 * All rights reserved. No Part of this file may be reproduced, stored
 * in a retrieval system, or transmitted, in any form, or by any means,
 * electronic, mechanical, photocopying, recording, or otherwise,
 * without the prior consent of Ambarella, Inc.
 *
 * This file is produced by perl.
 */

static const struct ov2710_reg_table ov2710_1080p_share_regs[] = {
	//R2.2 Updated System Settings (v05)
	{0x3103, 0x93},
	{0x3008, 0x82},
	{0x3017, 0x7f},
	{0x3018, 0xfc},
	{0x3706, 0x61},
	{0x3712, 0x0c},
	{0x3630, 0x6d},
	{0x3801, 0xb4},
	{0x3621, 0x04},
	{0x3604, 0x60},
	{0x3603, 0xa7},
	{0x3631, 0x26},
	{0x3600, 0x04},
	{0x3620, 0x37},
	{0x3623, 0x00},
	{0x3702, 0x9e},
	{0x3703, 0x5c},
	{0x3704, 0x40},
	{0x370d, 0x0f},
	{0x3713, 0x9f},
	{0x3714, 0x4c},
	{0x3710, 0x9e},
	{0x3801, 0xc4},
	{0x3605, 0x05},
	{0x3606, 0x3f},
	{0x302d, 0x90},
	{0x370b, 0x40},
	{0x3716, 0x31},
	{0x3707, 0x52},
	{0x380d, 0x74},
	{0x5181, 0x20},
	{0x518f, 0x00},
	{0x4301, 0xff},
	{0x4303, 0x00},
	{0x3a00, 0x78},
	{0x300f, 0x88},
	{0x3011, 0x28},
	{0x3a1a, 0x06},
	{0x3a18, 0x00},
	{0x3a19, 0x7a},
	{0x3a13, 0x54},
	{0x382e, 0x0f},
	{0x381a, 0x1a},
	{0x401d, 0x02},
	{0x5688, 0x03},
	{0x5684, 0x07},
	{0x5685, 0xa0},
	{0x5686, 0x04},
	{0x5687, 0x43},
	{0x3a0f, 0x40},
	{0x3a10, 0x38},
	{0x3a1b, 0x48},
	{0x3a1e, 0x30},
	{0x3a11, 0x90},
	{0x3a1f, 0x10},

	{0x3010, 0x00},
	//1928x1088
	{0x3820, 0x00},
	{0x3821, 0x00},
	{0x381c, 0x00},
	{0x381d, 0x02},
	{0x381e, 0x04},
	{0x381f, 0x44},
	{0x3800, 0x01},
	{0x3801, 0xC4},
	{0x3804, 0x07},
	{0x3805, 0x88},
	{0x3802, 0x00},
	{0x3803, 0x0A},
	{0x3806, 0x04},
	{0x3807, 0x40},
	{0x3808, 0x07},
	{0x3809, 0x88},
	{0x380a, 0x04},
	{0x380b, 0x40},
	{0x380c, 0x09},
	{0x380d, 0x74},
	{0x380e, 0x04},
	{0x380f, 0x50},
	{0x3810, 0x08},
	{0x3811, 0x02},

	{0x370d, 0x0f},//Fix Black Shading issue from 0x7->0xF
	{0x3621, 0x04},
	{0x3622, 0x08},
	{0x3818, 0x80},
	{0x370d, 0x0f},//Fix Black Shading issue from 0x7->0xF

	//AVG windows
	{0x5688, 0x03},
	{0x5684, 0x07},
	{0x5685, 0x88},
	{0x5686, 0x04},
	{0x5687, 0x40},

	{0x3a08, 0x14},
	{0x3a09, 0xB3},
	{0x3a0a, 0x11},
	{0x3a0b, 0x40},
	{0x3a0e, 0x03},
	{0x3a0d, 0x04},

	{0x401c, 0x08},

	//off 3A
	{0x3503, 0x07},//off aec/agc
	{0x5001, 0x4e},//off awb
	{0x5000, 0x5f},//off lenc

	//mirror and flip here,for our new board */
	{ 0x3621, 0x14},
	{ 0x3803, 0x09},
	{ 0x3818, 0xE0},

	{ 0x4000, 0x05},//BLC control
	{ 0x4006, 0x00},//black level target [9:8]
	{ 0x4007, 0x00},//black level target [7:0]

	//{ 0x4704, 0x02},//VSYNC2 mode enable
};

#define OV2710_1080P_SHARE_REG_SZIE		ARRAY_SIZE(ov2710_1080p_share_regs)

static const struct ov2710_reg_table ov2710_720p_share_regs[] = {
	//R2.2 Updated System Settings (v05)
	{0x3103, 0x93},
	{0x3008, 0x82},
	{0x3017, 0x7f},
	{0x3018, 0xfc},
	{0x3706, 0x61},
	{0x3712, 0x0c},
	{0x3630, 0x6d},
	{0x3801, 0xb4},
	{0x3621, 0x04},
	{0x3604, 0x60},
	{0x3603, 0xa7},
	{0x3631, 0x26},
	{0x3600, 0x04},
	{0x3620, 0x37},
	{0x3623, 0x00},
	{0x3702, 0x9e},
	{0x3703, 0x5c},
	{0x3704, 0x40},
	{0x370d, 0x0f},
	{0x3713, 0x9f},
	{0x3714, 0x4c},
	{0x3710, 0x9e},
	{0x3801, 0xc4},
	{0x3605, 0x05},
	{0x3606, 0x3f},
	{0x302d, 0x90},
	{0x370b, 0x40},
	{0x3716, 0x31},
	{0x3707, 0x52},
	{0x380d, 0x74},
	{0x5181, 0x20},
	{0x518f, 0x00},
	{0x4301, 0xff},
	{0x4303, 0x00},
	{0x3a00, 0x78},
	{0x300f, 0x88},
	{0x3011, 0x28},
	{0x3a1a, 0x06},
	{0x3a18, 0x00},
	{0x3a19, 0x7a},
	{0x3a13, 0x54},
	{0x382e, 0x0f},
	{0x381a, 0x1a},
	{0x401d, 0x02},
	{0x381c, 0x10},
	{0x381d, 0xb8},
	{0x381e, 0x02},
	{0x381f, 0xdc},
	{0x3820, 0x0a},
	{0x3821, 0x29},
	{0x3804, 0x05},
	{0x3805, 0x00},
	{0x3806, 0x02},
	{0x3807, 0xd0},
	{0x3808, 0x05},
	{0x3809, 0x00},
	{0x380a, 0x02},
	{0x380b, 0xd0},
	{0x380e, 0x02},
	{0x380f, 0xe8},
	{0x380c, 0x07},
	{0x380d, 0x00},
	{0x5688, 0x03},
	{0x5684, 0x05},
	{0x5685, 0x00},
	{0x5686, 0x02},
	{0x5687, 0xd0},
	{0x3a08, 0x1b},
	{0x3a09, 0xe6},
	{0x3a0a, 0x17},
	{0x3a0b, 0x40},
	{0x3a0e, 0x01},
	{0x3a0d, 0x02},
	{0x3a0f, 0x40},
	{0x3a10, 0x38},
	{0x3a1b, 0x48},
	{0x3a1e, 0x30},
	{0x3a11, 0x90},
	{0x3a1f, 0x10},

	{0x3010, 0x00},

	//1288x728
	{0x3820, 0x09},

	{0x3821, 0x29},
	{0x381c, 0x10},
	{0x381d, 0xBE},
	{0x381e, 0x02},
	{0x381f, 0xDC},
	{0x3800, 0x01},
	{0x3801, 0xC8},
	{0x3804, 0x05},
	{0x3805, 0x08},
	{0x3802, 0x00},
	{0x3803, 0x0A},
	{0x3806, 0x02},
	{0x3807, 0xD8},
	{0x3808, 0x05},
	{0x3809, 0x08},
	{0x380a, 0x02},
	{0x380b, 0xD8},
	{0x380c, 0x07},
	{0x380d, 0x00},
	{0x380e, 0x02},
	{0x380f, 0xE8},
	{0x3810, 0x08},
	{0x3811, 0x02},

	{0x3503, 0x07},//off aec/agc
	{0x5001, 0x4e},//off awb
	{0x5000, 0x5f},//off lenc

	//mirror and flip here,for our new board */
	{ 0x3621, 0x14},
	{ 0x3803, 0x09},
	{ 0x3818, 0xE0},

	{ 0x4000, 0x05},//BLC control
	{ 0x4006, 0x00},//black level target [9:8]
	{ 0x4007, 0x00},//black level target [7:0]

	//{ 0x4704, 0x02},//VSYNC2 mode enable
};

#define OV2710_720P_SHARE_REG_SZIE		ARRAY_SIZE(ov2710_720p_share_regs)

/*
 *  1.rember to update OV2710_VIDEO_PLL_REG_TABLE_SIZE if you add/remove the regs
 * 	2.see rct.h for pixclk/extclk value
 */
static const struct ov2710_pll_reg_table ov2710_pll_tbl[] = {
	[0] = {//for 720p
		.pixclk = 79994880,
		.extclk = 23998464,
		.regs = {
		}
	},
	[1] = {//for 1080p
		.pixclk = 80150400,
		.extclk = 24045120,
		.regs = {
		}
	},
	/* << add pll config here if necessary >> */
};

