

================================================================
== Vitis HLS Report for 'Rayleigh'
================================================================
* Date:           Wed May 25 16:34:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.803 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      769|      769|  46.140 us|  46.140 us|  769|  769|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_fu_40                                 |seedInitialization                                 |      629|      629|  37.740 us|  37.740 us|  629|  629|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54  |Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2  |       60|       60|   3.600 us|   3.600 us|   60|   60|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66  |Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |       34|       34|   2.040 us|   2.040 us|   34|   34|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74                  |Rayleigh_Pipeline_VITIS_LOOP_69_6                  |       39|       39|   2.340 us|   2.340 us|   39|   39|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|   103|     4803|   20001|    -|
|Memory               |        4|     -|      128|     130|    0|
|Multiplexer          |        -|     -|        -|     382|    -|
|Register             |        -|     -|      140|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        4|   103|     5071|   20513|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     3|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54  |Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2  |        0|  78|  3721|  17315|    0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66  |Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |        0|   0|   157|    302|    0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74                  |Rayleigh_Pipeline_VITIS_LOOP_69_6                  |        0|  22|   727|   1981|    0|
    |grp_seedInitialization_fu_40                                 |seedInitialization                                 |        0|   3|   198|    403|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                        |                                                   |        0| 103|  4803|  20001|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                 Memory                 |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Hr_U                                    |Rayleigh_Hr_RAM_AUTO_1R1W                                   |        0|  64|  65|    0|    16|   64|     1|         1024|
    |Hi_U                                    |Rayleigh_Hr_RAM_AUTO_1R1W                                   |        0|  64|  65|    0|    16|   64|     1|         1024|
    |rngMT19937ICN_1_U                       |Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W                      |        1|   0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_3_U                       |Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W                      |        1|   0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_U   |Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W  |        1|   0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_U  |Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W  |        1|   0|   0|    0|   512|   32|     1|        16384|
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                   |                                                            |        4| 128| 130|    0|  2080|  256|     6|        67584|
    +----------------------------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |H_rvd_address0                                 |  14|          3|    6|         18|
    |H_rvd_address1                                 |  14|          3|    6|         18|
    |H_rvd_ce0                                      |  14|          3|    1|          3|
    |H_rvd_ce1                                      |  14|          3|    1|          3|
    |H_rvd_we0                                      |   9|          2|    1|          2|
    |H_rvd_we1                                      |   9|          2|    1|          2|
    |Hi_address0                                    |  14|          3|    4|         12|
    |Hi_ce0                                         |  14|          3|    1|          3|
    |Hi_we0                                         |   9|          2|    1|          2|
    |Hr_address0                                    |  14|          3|    4|         12|
    |Hr_ce0                                         |  14|          3|    1|          3|
    |Hr_we0                                         |   9|          2|    1|          2|
    |ap_NS_fsm                                      |  49|          9|    1|          9|
    |grp_fu_118_ce                                  |   9|          2|    1|          2|
    |grp_fu_122_ce                                  |   9|          2|    1|          2|
    |grp_fu_126_ce                                  |   9|          2|    1|          2|
    |grp_fu_130_ce                                  |   9|          2|    1|          2|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce1       |   9|          2|    1|          2|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address1   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1        |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_d0         |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_we0        |  14|          3|    1|          3|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 382|         81|  130|        387|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   8|   0|    8|          0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74_ap_start_reg                  |   1|   0|    1|          0|
    |grp_seedInitialization_fu_40_ap_start_reg                                 |   1|   0|    1|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98                                 |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103                                |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108                                |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113                                |  32|   0|   32|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 140|   0|  140|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_965_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_969_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_973_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_din0   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_din1   |  out|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_dout0  |   in|   64|  ap_ctrl_hs|      Rayleigh|  return value|
|grp_fu_977_p_ce     |  out|    1|  ap_ctrl_hs|      Rayleigh|  return value|
|H_rvd_address0      |  out|    6|   ap_memory|         H_rvd|         array|
|H_rvd_ce0           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_we0           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_d0            |  out|   64|   ap_memory|         H_rvd|         array|
|H_rvd_q0            |   in|   64|   ap_memory|         H_rvd|         array|
|H_rvd_address1      |  out|    6|   ap_memory|         H_rvd|         array|
|H_rvd_ce1           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_we1           |  out|    1|   ap_memory|         H_rvd|         array|
|H_rvd_d1            |  out|   64|   ap_memory|         H_rvd|         array|
|H_rvd_q1            |   in|   64|   ap_memory|         H_rvd|         array|
|H_mul_x_address0    |  out|    3|   ap_memory|       H_mul_x|         array|
|H_mul_x_ce0         |  out|    1|   ap_memory|       H_mul_x|         array|
|H_mul_x_we0         |  out|    1|   ap_memory|       H_mul_x|         array|
|H_mul_x_d0          |  out|   64|   ap_memory|       H_mul_x|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 9 [1/1] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V = alloca i64 1" [Rayleigh.cpp:20]   --->   Operation 9 'alloca' 'rngMT19937ICN_uniformRNG_mt_odd_0_V' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 10 [1/1] (1.19ns)   --->   "%rngMT19937ICN_1 = alloca i64 1"   --->   Operation 10 'alloca' 'rngMT19937ICN_1' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 11 [1/1] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V = alloca i64 1" [Rayleigh.cpp:20]   --->   Operation 11 'alloca' 'rngMT19937ICN_uniformRNG_mt_even_0_V' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 12 [1/1] (1.19ns)   --->   "%rngMT19937ICN_3 = alloca i64 1"   --->   Operation 12 'alloca' 'rngMT19937ICN_3' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%Hr = alloca i64 1" [Rayleigh.cpp:25]   --->   Operation 13 'alloca' 'Hr' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%Hi = alloca i64 1" [Rayleigh.cpp:26]   --->   Operation 14 'alloca' 'Hi' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 15 [2/2] (1.98ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 37" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 16 [1/2] (1.19ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 37" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 17 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 18 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 19 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V = extractvalue i128 %call_ret" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 20 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_m_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 21 [2/2] (0.38ns)   --->   "%call_ln1143 = call void @Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i64 %Hr, i64 %Hi, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 21 'call' 'call_ln1143' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln1143 = call void @Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i64 %Hr, i64 %Hi, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1143]   --->   Operation 22 'call' 'call_ln1143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i64 %Hr, i64 %Hi, i64 %H_rvd"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i64 %Hr, i64 %Hi, i64 %H_rvd"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_69_6, i64 %H_rvd, i64 %H_mul_x"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_69_6, i64 %H_rvd, i64 %H_mul_x"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [Rayleigh.cpp:80]   --->   Operation 27 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ H_rvd]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ H_mul_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rngMT19937ICN_uniformRNG_mt_odd_0_V  (alloca      ) [ 001110000]
rngMT19937ICN_1                      (alloca      ) [ 001000000]
rngMT19937ICN_uniformRNG_mt_even_0_V (alloca      ) [ 001110000]
rngMT19937ICN_3                      (alloca      ) [ 001000000]
Hr                                   (alloca      ) [ 001111100]
Hi                                   (alloca      ) [ 001111100]
call_ret                             (call        ) [ 000000000]
rngMT19937ICN_uniformRNG_x_k_p_0_V   (extractvalue) [ 000110000]
rngMT19937ICN_uniformRNG_x_k_p_1_V   (extractvalue) [ 000110000]
rngMT19937ICN_uniformRNG_x_k_p_2_V   (extractvalue) [ 000110000]
rngMT19937ICN_uniformRNG_x_k_p_m_V   (extractvalue) [ 000110000]
call_ln1143                          (call        ) [ 000000000]
call_ln0                             (call        ) [ 000000000]
call_ln0                             (call        ) [ 000000000]
ret_ln80                             (ret         ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="H_rvd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_rvd"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_mul_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_mul_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedInitialization"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rayleigh_Pipeline_VITIS_LOOP_69_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_alloca_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="rngMT19937ICN_1_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_1/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="rngMT19937ICN_uniformRNG_mt_even_0_V_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="rngMT19937ICN_3_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_3/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="Hr_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Hr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="Hi_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Hi/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_seedInitialization_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="0" index="3" bw="32" slack="0"/>
<pin id="45" dir="0" index="4" bw="32" slack="0"/>
<pin id="46" dir="0" index="5" bw="6" slack="0"/>
<pin id="47" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="1"/>
<pin id="57" dir="0" index="2" bw="32" slack="1"/>
<pin id="58" dir="0" index="3" bw="32" slack="1"/>
<pin id="59" dir="0" index="4" bw="32" slack="1"/>
<pin id="60" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="62" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1143/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="70" dir="0" index="3" bw="64" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_0_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_0_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_1_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_1_V/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_2_V/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_m_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_m_V/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_0_V "/>
</bind>
</comp>

<comp id="103" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_1_V "/>
</bind>
</comp>

<comp id="108" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_2_V "/>
</bind>
</comp>

<comp id="113" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_m_V "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="standard_value/20 standard_value_1/21 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/25 div7/26 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="129" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="z_6/6 z_7/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dlog(521) " fcode="dlog"/>
<opset="t1/3 t1_1/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="16" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="20" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="51"><net_src comp="24" pin="1"/><net_sink comp="40" pin=3"/></net>

<net id="52"><net_src comp="28" pin="1"/><net_sink comp="40" pin=4"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="40" pin=5"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="40" pin="6"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="40" pin="6"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="40" pin="6"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="40" pin="6"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="82" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="106"><net_src comp="86" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="111"><net_src comp="90" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="116"><net_src comp="94" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="54" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: H_rvd | {5 6 }
	Port: H_mul_x | {7 8 }
 - Input state : 
	Port: Rayleigh : H_rvd | {7 8 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		rngMT19937ICN_uniformRNG_x_k_p_0_V : 1
		rngMT19937ICN_uniformRNG_x_k_p_1_V : 1
		rngMT19937ICN_uniformRNG_x_k_p_2_V : 1
		rngMT19937ICN_uniformRNG_x_k_p_m_V : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                 grp_seedInitialization_fu_40                |    3    | 1.19386 |   118   |   175   |
|   call   | grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54 |    97   | 14.8374 |   3210  |  18159  |
|          | grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_66 |    0    |  2.322  |   161   |   185   |
|          |         grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74         |    22   | 3.62171 |   640   |   1793  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   dlog   |                          grp_fu_130                         |    19   |    0    |   192   |   2065  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |           rngMT19937ICN_uniformRNG_x_k_p_0_V_fu_82          |    0    |    0    |    0    |    0    |
|extractvalue|           rngMT19937ICN_uniformRNG_x_k_p_1_V_fu_86          |    0    |    0    |    0    |    0    |
|          |           rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_90          |    0    |    0    |    0    |    0    |
|          |           rngMT19937ICN_uniformRNG_x_k_p_m_V_fu_94          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                          grp_fu_118                         |    0    |    0    |    0    |    0    |
|          |                          grp_fu_122                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                          grp_fu_126                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |   141   |  21.975 |   4321  |  22377  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------+--------+--------+--------+--------+
|                                    |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------+--------+--------+--------+--------+
|                 Hi                 |    0   |   64   |   65   |    0   |
|                 Hr                 |    0   |   64   |   65   |    0   |
|           rngMT19937ICN_1          |    1   |    0   |    0   |    0   |
|           rngMT19937ICN_3          |    1   |    0   |    0   |    0   |
|rngMT19937ICN_uniformRNG_mt_even_0_V|    1   |    0   |    0   |    0   |
| rngMT19937ICN_uniformRNG_mt_odd_0_V|    1   |    0   |    0   |    0   |
+------------------------------------+--------+--------+--------+--------+
|                Total               |    4   |   128  |   130  |    0   |
+------------------------------------+--------+--------+--------+--------+

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
| rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98|   32   |
|rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103|   32   |
|rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108|   32   |
|rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113|   32   |
+------------------------------------------+--------+
|                   Total                  |   128  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   141  |   21   |  4321  |  22377 |    -   |
|   Memory  |    4   |    -   |    -   |   128  |   130  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   128  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   141  |   21   |  4577  |  22507 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
