

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k5_l_j15'
================================================================
* Date:           Sat Sep  2 22:24:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2359309|  2359309|  23.593 ms|  23.593 ms|  2359309|  2359309|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- l_S_k_0_k5_l_j15  |  2359307|  2359307|        13|          1|          1|  2359296|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j15 = alloca i32 1"   --->   Operation 16 'alloca' 'j15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k5 = alloca i32 1"   --->   Operation 17 'alloca' 'k5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten51 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v231, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten51"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %k5"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j15"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43.i85"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.54>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten51_load = load i22 %indvar_flatten51" [kernel.cpp:402]   --->   Operation 25 'load' 'indvar_flatten51_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.44ns)   --->   "%icmp_ln402 = icmp_eq  i22 %indvar_flatten51_load, i22 2359296" [kernel.cpp:402]   --->   Operation 26 'icmp' 'icmp_ln402' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.25ns)   --->   "%add_ln402_2 = add i22 %indvar_flatten51_load, i22 1" [kernel.cpp:402]   --->   Operation 27 'add' 'add_ln402_2' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln402 = br i1 %icmp_ln402, void %for.inc46.i88, void %for.inc59.i94.preheader.exitStub" [kernel.cpp:402]   --->   Operation 28 'br' 'br_ln402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j15_load = load i10 %j15" [kernel.cpp:403]   --->   Operation 29 'load' 'j15_load' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%k5_load = load i12 %k5" [kernel.cpp:402]   --->   Operation 30 'load' 'k5_load' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.54ns)   --->   "%add_ln402 = add i12 %k5_load, i12 1" [kernel.cpp:402]   --->   Operation 31 'add' 'add_ln402' <Predicate = (!icmp_ln402)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.77ns)   --->   "%icmp_ln403 = icmp_eq  i10 %j15_load, i10 768" [kernel.cpp:403]   --->   Operation 32 'icmp' 'icmp_ln403' <Predicate = (!icmp_ln402)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.68ns)   --->   "%select_ln402 = select i1 %icmp_ln403, i10 0, i10 %j15_load" [kernel.cpp:402]   --->   Operation 33 'select' 'select_ln402' <Predicate = (!icmp_ln402)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln402_1 = select i1 %icmp_ln403, i12 %add_ln402, i12 %k5_load" [kernel.cpp:402]   --->   Operation 34 'select' 'select_ln402_1' <Predicate = (!icmp_ln402)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i12 %select_ln402_1" [kernel.cpp:402]   --->   Operation 35 'zext' 'zext_ln402' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln402, i12 0" [kernel.cpp:406]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln402, i10 0" [kernel.cpp:406]   --->   Operation 37 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i20 %tmp_37" [kernel.cpp:406]   --->   Operation 38 'zext' 'zext_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln406 = sub i22 %tmp_s, i22 %zext_ln406" [kernel.cpp:406]   --->   Operation 39 'sub' 'sub_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln406 = add i22 %sub_ln406, i22 %zext_ln402" [kernel.cpp:406]   --->   Operation 40 'add' 'add_ln406' <Predicate = (!icmp_ln402)> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln403 = add i10 %select_ln402, i10 1" [kernel.cpp:403]   --->   Operation 41 'add' 'add_ln403' <Predicate = (!icmp_ln402)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln403 = store i22 %add_ln402_2, i22 %indvar_flatten51" [kernel.cpp:403]   --->   Operation 42 'store' 'store_ln403' <Predicate = (!icmp_ln402)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln403 = store i12 %select_ln402_1, i12 %k5" [kernel.cpp:403]   --->   Operation 43 'store' 'store_ln403' <Predicate = (!icmp_ln402)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln403 = store i10 %add_ln403, i10 %j15" [kernel.cpp:403]   --->   Operation 44 'store' 'store_ln403' <Predicate = (!icmp_ln402)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.33>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i12 %select_ln402_1" [kernel.cpp:402]   --->   Operation 45 'zext' 'zext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln402_1 = add i16 %tmp, i16 %zext_ln402_1" [kernel.cpp:402]   --->   Operation 46 'add' 'add_ln402_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln402_1_cast = zext i16 %add_ln402_1" [kernel.cpp:402]   --->   Operation 47 'zext' 'add_ln402_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%v246_addr = getelementptr i32 %v246, i64 0, i64 %add_ln402_1_cast" [kernel.cpp:402]   --->   Operation 48 'getelementptr' 'v246_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%v246_load = load i16 %v246_addr" [kernel.cpp:402]   --->   Operation 49 'load' 'v246_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln406_1 = zext i22 %add_ln406" [kernel.cpp:406]   --->   Operation 50 'zext' 'zext_ln406_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%v231_addr = getelementptr i32 %v231, i64 0, i64 %zext_ln406_1" [kernel.cpp:406]   --->   Operation 51 'getelementptr' 'v231_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%v231_load = load i22 %v231_addr" [kernel.cpp:406]   --->   Operation 52 'load' 'v231_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2359296> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%v246_load = load i16 %v246_addr" [kernel.cpp:402]   --->   Operation 53 'load' 'v246_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%v231_load = load i22 %v231_addr" [kernel.cpp:406]   --->   Operation 54 'load' 'v231_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2359296> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%v210 = bitcast i32 %v231_load" [kernel.cpp:406]   --->   Operation 55 'bitcast' 'v210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [4/4] (5.70ns)   --->   "%v211 = fmul i32 %v246_load, i32 %v210" [kernel.cpp:407]   --->   Operation 56 'fmul' 'v211' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 57 [3/4] (5.70ns)   --->   "%v211 = fmul i32 %v246_load, i32 %v210" [kernel.cpp:407]   --->   Operation 57 'fmul' 'v211' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln403 = zext i10 %select_ln402" [kernel.cpp:403]   --->   Operation 58 'zext' 'zext_ln403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [2/4] (5.70ns)   --->   "%v211 = fmul i32 %v246_load, i32 %v210" [kernel.cpp:407]   --->   Operation 59 'fmul' 'v211' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%v205_addr = getelementptr i32 %v205, i64 0, i64 %zext_ln403" [kernel.cpp:408]   --->   Operation 60 'getelementptr' 'v205_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%v212 = load i10 %v205_addr" [kernel.cpp:408]   --->   Operation 61 'load' 'v212' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 62 [1/4] (5.70ns)   --->   "%v211 = fmul i32 %v246_load, i32 %v210" [kernel.cpp:407]   --->   Operation 62 'fmul' 'v211' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/2] (3.25ns)   --->   "%v212 = load i10 %v205_addr" [kernel.cpp:408]   --->   Operation 63 'load' 'v212' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 64 [5/5] (7.25ns)   --->   "%v213 = fadd i32 %v212, i32 %v211" [kernel.cpp:409]   --->   Operation 64 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 65 [4/5] (7.25ns)   --->   "%v213 = fadd i32 %v212, i32 %v211" [kernel.cpp:409]   --->   Operation 65 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 66 [3/5] (7.25ns)   --->   "%v213 = fadd i32 %v212, i32 %v211" [kernel.cpp:409]   --->   Operation 66 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 67 [2/5] (7.25ns)   --->   "%v213 = fadd i32 %v212, i32 %v211" [kernel.cpp:409]   --->   Operation 67 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 68 [1/5] (7.25ns)   --->   "%v213 = fadd i32 %v212, i32 %v211" [kernel.cpp:409]   --->   Operation 68 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln402)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k5_l_j15_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%empty_383 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 70 'speclooptripcount' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln404 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:404]   --->   Operation 71 'specpipeline' 'specpipeline_ln404' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln403 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [kernel.cpp:403]   --->   Operation 72 'specloopname' 'specloopname_ln403' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln410 = store i32 %v213, i10 %v205_addr" [kernel.cpp:410]   --->   Operation 73 'store' 'store_ln410' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln403 = br void %for.inc43.i85" [kernel.cpp:403]   --->   Operation 74 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v246]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v231]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v205]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j15                   (alloca           ) [ 011000000000000]
k5                    (alloca           ) [ 011000000000000]
indvar_flatten51      (alloca           ) [ 011000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
tmp                   (read             ) [ 011100000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
indvar_flatten51_load (load             ) [ 000000000000000]
icmp_ln402            (icmp             ) [ 011111111111110]
add_ln402_2           (add              ) [ 000000000000000]
br_ln402              (br               ) [ 000000000000000]
j15_load              (load             ) [ 000000000000000]
k5_load               (load             ) [ 000000000000000]
add_ln402             (add              ) [ 000000000000000]
icmp_ln403            (icmp             ) [ 000000000000000]
select_ln402          (select           ) [ 010111110000000]
select_ln402_1        (select           ) [ 010100000000000]
zext_ln402            (zext             ) [ 000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000]
tmp_37                (bitconcatenate   ) [ 000000000000000]
zext_ln406            (zext             ) [ 000000000000000]
sub_ln406             (sub              ) [ 000000000000000]
add_ln406             (add              ) [ 010100000000000]
add_ln403             (add              ) [ 000000000000000]
store_ln403           (store            ) [ 000000000000000]
store_ln403           (store            ) [ 000000000000000]
store_ln403           (store            ) [ 000000000000000]
zext_ln402_1          (zext             ) [ 000000000000000]
add_ln402_1           (add              ) [ 000000000000000]
add_ln402_1_cast      (zext             ) [ 000000000000000]
v246_addr             (getelementptr    ) [ 010010000000000]
zext_ln406_1          (zext             ) [ 000000000000000]
v231_addr             (getelementptr    ) [ 010010000000000]
v246_load             (load             ) [ 010001111000000]
v231_load             (load             ) [ 010001000000000]
v210                  (bitcast          ) [ 010000111000000]
zext_ln403            (zext             ) [ 000000000000000]
v205_addr             (getelementptr    ) [ 010000001111111]
v211                  (fmul             ) [ 010000000111110]
v212                  (load             ) [ 010000000111110]
v213                  (fadd             ) [ 010000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000]
empty_383             (speclooptripcount) [ 000000000000000]
specpipeline_ln404    (specpipeline     ) [ 000000000000000]
specloopname_ln403    (specloopname     ) [ 000000000000000]
store_ln410           (store            ) [ 000000000000000]
br_ln403              (br               ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v246">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v246"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v231">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v231"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v205">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v205"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k5_l_j15_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j15_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j15/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="k5_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k5/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten51_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten51/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="v246_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="0"/>
<pin id="78" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v246_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v246_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="v231_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="22" slack="0"/>
<pin id="91" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v231_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="22" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v231_load/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v205_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v205_addr/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="7"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="115" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v212/7 store_ln410/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v213/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v211/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="22" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten51_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="22" slack="1"/>
<pin id="142" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten51_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln402_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="22" slack="0"/>
<pin id="145" dir="0" index="1" bw="22" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln402/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln402_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="22" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402_2/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j15_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="1"/>
<pin id="157" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j15_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k5_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="1"/>
<pin id="160" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k5_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln402_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln403_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln403/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln402_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln402/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln402_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="12" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln402_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln402_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="22" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_37_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="20" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln406_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="20" slack="0"/>
<pin id="211" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sub_ln406_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="22" slack="0"/>
<pin id="215" dir="0" index="1" bw="20" slack="0"/>
<pin id="216" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln406/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln406_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="0"/>
<pin id="221" dir="0" index="1" bw="12" slack="0"/>
<pin id="222" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln403_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln403/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln403_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="22" slack="0"/>
<pin id="233" dir="0" index="1" bw="22" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln403/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln403_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln403/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln403_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln403/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln402_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln402_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="2"/>
<pin id="251" dir="0" index="1" bw="12" slack="0"/>
<pin id="252" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln402_1_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln402_1_cast/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln406_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="22" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="v210_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v210/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln403_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="5"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln403/7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="j15_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j15 "/>
</bind>
</comp>

<comp id="278" class="1005" name="k5_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k5 "/>
</bind>
</comp>

<comp id="285" class="1005" name="indvar_flatten51_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="22" slack="0"/>
<pin id="287" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten51 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="2"/>
<pin id="294" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln402_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="11"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln402 "/>
</bind>
</comp>

<comp id="301" class="1005" name="select_ln402_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="5"/>
<pin id="303" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="select_ln402 "/>
</bind>
</comp>

<comp id="306" class="1005" name="select_ln402_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="1"/>
<pin id="308" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln402_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln406_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="22" slack="1"/>
<pin id="313" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln406 "/>
</bind>
</comp>

<comp id="316" class="1005" name="v246_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v246_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="v231_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="22" slack="1"/>
<pin id="323" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="v231_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="v246_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v246_load "/>
</bind>
</comp>

<comp id="331" class="1005" name="v231_load_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v231_load "/>
</bind>
</comp>

<comp id="336" class="1005" name="v210_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v210 "/>
</bind>
</comp>

<comp id="341" class="1005" name="v205_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v205_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="v211_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v211 "/>
</bind>
</comp>

<comp id="352" class="1005" name="v212_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v212 "/>
</bind>
</comp>

<comp id="357" class="1005" name="v213_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v213 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="100" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="155" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="155" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="167" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="161" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="158" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="173" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="173" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="193" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="189" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="173" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="149" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="181" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="225" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="274"><net_src comp="56" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="281"><net_src comp="60" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="288"><net_src comp="64" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="295"><net_src comp="68" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="300"><net_src comp="143" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="173" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="309"><net_src comp="181" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="314"><net_src comp="219" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="319"><net_src comp="74" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="324"><net_src comp="87" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="329"><net_src comp="81" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="334"><net_src comp="94" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="339"><net_src comp="263" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="344"><net_src comp="100" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="350"><net_src comp="121" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="355"><net_src comp="107" pin="7"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="360"><net_src comp="117" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="107" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v205 | {14 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_k_0_k5_l_j15 : empty | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k5_l_j15 : v246 | {3 4 }
	Port: Bert_layer_Pipeline_l_S_k_0_k5_l_j15 : v231 | {3 4 }
	Port: Bert_layer_Pipeline_l_S_k_0_k5_l_j15 : v205 | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln402 : 1
		add_ln402_2 : 1
		br_ln402 : 2
		add_ln402 : 1
		icmp_ln403 : 1
		select_ln402 : 2
		select_ln402_1 : 2
		zext_ln402 : 3
		tmp_s : 3
		tmp_37 : 3
		zext_ln406 : 4
		sub_ln406 : 5
		add_ln406 : 6
		add_ln403 : 3
		store_ln403 : 2
		store_ln403 : 3
		store_ln403 : 4
	State 3
		add_ln402_1 : 1
		add_ln402_1_cast : 2
		v246_addr : 3
		v246_load : 4
		v231_addr : 1
		v231_load : 2
	State 4
	State 5
		v211 : 1
	State 6
	State 7
		v205_addr : 1
		v212 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_117       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_121       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln402_2_fu_149   |    0    |    0    |    29   |
|          |     add_ln402_fu_161    |    0    |    0    |    12   |
|    add   |     add_ln406_fu_219    |    0    |    0    |    22   |
|          |     add_ln403_fu_225    |    0    |    0    |    13   |
|          |    add_ln402_1_fu_249   |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln402_fu_143    |    0    |    0    |    14   |
|          |    icmp_ln403_fu_167    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln402_fu_173   |    0    |    0    |    10   |
|          |  select_ln402_1_fu_181  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln406_fu_213    |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_68     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln402_fu_189    |    0    |    0    |    0    |
|          |    zext_ln406_fu_209    |    0    |    0    |    0    |
|   zext   |   zext_ln402_1_fu_246   |    0    |    0    |    0    |
|          | add_ln402_1_cast_fu_254 |    0    |    0    |    0    |
|          |   zext_ln406_1_fu_259   |    0    |    0    |    0    |
|          |    zext_ln403_fu_267    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_193      |    0    |    0    |    0    |
|          |      tmp_37_fu_201      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   879   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln406_reg_311   |   22   |
|   icmp_ln402_reg_297   |    1   |
|indvar_flatten51_reg_285|   22   |
|       j15_reg_271      |   10   |
|       k5_reg_278       |   12   |
| select_ln402_1_reg_306 |   12   |
|  select_ln402_reg_301  |   10   |
|       tmp_reg_292      |   16   |
|    v205_addr_reg_341   |   10   |
|      v210_reg_336      |   32   |
|      v211_reg_347      |   32   |
|      v212_reg_352      |   32   |
|      v213_reg_357      |   32   |
|    v231_addr_reg_321   |   22   |
|    v231_load_reg_331   |   32   |
|    v246_addr_reg_316   |   16   |
|    v246_load_reg_326   |   32   |
+------------------------+--------+
|          Total         |   345  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_121    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   879  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   345  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   693  |   915  |
+-----------+--------+--------+--------+--------+
