Protel Design System Design Rule Check
PCB File : C:\Users\patri\Desktop\OneDrive - Massachusetts Institute of Technology\altium\altium_designs\ProjectAttendance\MCU_PCB\MCU_PCB.PcbDoc
Date     : 7/9/2019
Time     : 12:59:12 AM

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=18mil) (Preferred=12mil) (InNet('3.3V') or InNet('5V') or InNet('VBAT') or InNet('VBAT_RAW') or InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=10mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=12mil) (Preferred=12mil) (InNet('RF_OUT') or InNet('NetC5_2') or InNet('NetC6_2') or InNet('NetANT1_1'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-1(3005.394mil,861.417mil) on Top Layer And Pad AC1-2(3037.362mil,858.937mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-1(3005.394mil,861.417mil) on Top Layer And Pad AC1-28(3005.394mil,881.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-10(3128.425mil,940.158mil) on Top Layer And Pad AC1-11(3128.425mil,959.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-10(3128.425mil,940.158mil) on Top Layer And Pad AC1-9(3128.425mil,920.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-11(3128.425mil,959.842mil) on Top Layer And Pad AC1-12(3128.425mil,979.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-12(3128.425mil,979.528mil) on Top Layer And Pad AC1-13(3128.425mil,999.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-13(3128.425mil,999.213mil) on Top Layer And Pad AC1-14(3128.425mil,1018.898mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.354mil < 10mil) Between Pad AC1-14(3128.425mil,1018.898mil) on Top Layer And Pad AC1-15(3128.425mil,1039.094mil) on Top Layer [Top Solder] Mask Sliver [2.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-14(3128.425mil,1018.898mil) on Top Layer And Pad AC1-16(3096.417mil,1041.063mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-15(3128.425mil,1039.094mil) on Top Layer And Pad AC1-16(3096.417mil,1041.063mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-16(3096.417mil,1041.063mil) on Top Layer And Pad AC1-17(3076.732mil,1041.063mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-17(3076.732mil,1041.063mil) on Top Layer And Pad AC1-18(3057.047mil,1041.063mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-18(3057.047mil,1041.063mil) on Top Layer And Pad AC1-19(3037.362mil,1041.063mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-19(3037.362mil,1041.063mil) on Top Layer And Pad AC1-20(3005.394mil,1041.063mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-19(3037.362mil,1041.063mil) on Top Layer And Pad AC1-21(3005.394mil,1018.898mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-2(3037.362mil,858.937mil) on Top Layer And Pad AC1-28(3005.394mil,881.102mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-2(3037.362mil,858.937mil) on Top Layer And Pad AC1-3(3057.047mil,858.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.323mil < 10mil) Between Pad AC1-20(3005.394mil,1041.063mil) on Top Layer And Pad AC1-21(3005.394mil,1018.898mil) on Top Layer [Top Solder] Mask Sliver [4.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-21(3005.394mil,1018.898mil) on Top Layer And Pad AC1-22(3005.394mil,999.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-22(3005.394mil,999.213mil) on Top Layer And Pad AC1-23(3005.394mil,979.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-23(3005.394mil,979.528mil) on Top Layer And Pad AC1-24(3005.394mil,959.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-24(3005.394mil,959.842mil) on Top Layer And Pad AC1-25(3005.394mil,940.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-25(3005.394mil,940.158mil) on Top Layer And Pad AC1-26(3005.394mil,920.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-26(3005.394mil,920.472mil) on Top Layer And Pad AC1-27(3005.394mil,900.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-27(3005.394mil,900.787mil) on Top Layer And Pad AC1-28(3005.394mil,881.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-3(3057.047mil,858.937mil) on Top Layer And Pad AC1-4(3076.732mil,858.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-4(3076.732mil,858.937mil) on Top Layer And Pad AC1-5(3096.417mil,858.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-5(3096.417mil,858.937mil) on Top Layer And Pad AC1-6(3128.425mil,858.937mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-5(3096.417mil,858.937mil) on Top Layer And Pad AC1-7(3128.425mil,881.102mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.323mil < 10mil) Between Pad AC1-6(3128.425mil,858.937mil) on Top Layer And Pad AC1-7(3128.425mil,881.102mil) on Top Layer [Top Solder] Mask Sliver [4.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-7(3128.425mil,881.102mil) on Top Layer And Pad AC1-8(3128.425mil,900.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-8(3128.425mil,900.787mil) on Top Layer And Pad AC1-9(3128.425mil,920.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.599mil < 10mil) Between Pad C1-1(4497mil,965mil) on Top Layer And Pad R3-2(4500mil,925.748mil) on Top Layer [Top Solder] Mask Sliver [9.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.599mil < 10mil) Between Pad C1-2(4543mil,965mil) on Top Layer And Pad R3-1(4546mil,925.748mil) on Top Layer [Top Solder] Mask Sliver [9.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.969mil < 10mil) Between Pad C13-1(5045mil,868mil) on Top Layer And Pad C4-1(5080mil,886.89mil) on Top Layer [Top Solder] Mask Sliver [3.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.347mil < 10mil) Between Pad C19-1(2660mil,1193mil) on Top Layer And Pad C20-1(2660mil,1232mil) on Top Layer [Top Solder] Mask Sliver [9.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.347mil < 10mil) Between Pad C2-2(4490mil,737mil) on Top Layer And Pad C3-2(4490mil,703mil) on Top Layer [Top Solder] Mask Sliver [4.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C32-1(3013.11mil,805mil) on Top Layer And Pad C32-2(2976.89mil,805mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C33-1(3056.89mil,805mil) on Top Layer And Pad C33-2(3093.11mil,805mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C34-1(3195mil,911.89mil) on Top Layer And Pad C34-2(3195mil,948.11mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C35-1(2803.11mil,875mil) on Top Layer And Pad C35-2(2766.89mil,875mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C36-1(2803.11mil,975mil) on Top Layer And Pad C36-2(2766.89mil,975mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C4-1(5080mil,886.89mil) on Top Layer And Pad C4-2(5080mil,923.11mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C5-1(5130mil,886.89mil) on Top Layer And Pad C5-2(5130mil,923.11mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C6-1(5315mil,886.89mil) on Top Layer And Pad C6-2(5315mil,923.11mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C7-1(5365mil,886.89mil) on Top Layer And Pad C7-2(5365mil,923.11mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.102mil < 10mil) Between Pad C8-1(4870mil,1157mil) on Top Layer And Pad L3-2(4825.433mil,1180mil) on Top Layer [Top Solder] Mask Sliver [3.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.102mil < 10mil) Between Pad C8-2(4870mil,1203mil) on Top Layer And Pad L3-2(4825.433mil,1180mil) on Top Layer [Top Solder] Mask Sliver [3.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-1(1804.677mil,1232.574mil) on Top Layer And Pad FPC_MCU-3(1807.781mil,1209.156mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad FPC_MCU-1(1804.677mil,1232.574mil) on Top Layer And Pad FPC_MCU-MP1(1813.741mil,1261.575mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-10(1930.852mil,1142.068mil) on Top Layer And Pad FPC_MCU-12(1933.956mil,1118.651mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-10(1930.852mil,1142.068mil) on Top Layer And Pad FPC_MCU-8(1927.748mil,1165.485mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-11(1820.196mil,1115.487mil) on Top Layer And Pad FPC_MCU-13(1823.3mil,1092.07mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-11(1820.196mil,1115.487mil) on Top Layer And Pad FPC_MCU-9(1817.092mil,1138.905mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-12(1933.956mil,1118.651mil) on Top Layer And Pad FPC_MCU-14(1937.059mil,1095.234mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-13(1823.3mil,1092.07mil) on Top Layer And Pad FPC_MCU-15(1826.403mil,1068.653mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-14(1937.059mil,1095.234mil) on Top Layer And Pad FPC_MCU-16(1940.163mil,1071.816mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-15(1826.403mil,1068.653mil) on Top Layer And Pad FPC_MCU-17(1829.507mil,1045.236mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-16(1940.163mil,1071.816mil) on Top Layer And Pad FPC_MCU-18(1943.267mil,1048.399mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-17(1829.507mil,1045.236mil) on Top Layer And Pad FPC_MCU-19(1832.611mil,1021.818mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-18(1943.267mil,1048.399mil) on Top Layer And Pad FPC_MCU-20(1946.37mil,1024.982mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-19(1832.611mil,1021.818mil) on Top Layer And Pad FPC_MCU-21(1835.715mil,998.401mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-2(1918.437mil,1235.737mil) on Top Layer And Pad FPC_MCU-4(1921.541mil,1212.32mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-20(1946.37mil,1024.982mil) on Top Layer And Pad FPC_MCU-22(1949.474mil,1001.564mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-21(1835.715mil,998.401mil) on Top Layer And Pad FPC_MCU-23(1838.818mil,974.984mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad FPC_MCU-23(1838.818mil,974.984mil) on Top Layer And Pad FPC_MCU-MP2(1855.124mil,949.345mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-3(1807.781mil,1209.156mil) on Top Layer And Pad FPC_MCU-5(1810.885mil,1185.739mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-4(1921.541mil,1212.32mil) on Top Layer And Pad FPC_MCU-6(1924.644mil,1188.902mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-5(1810.885mil,1185.739mil) on Top Layer And Pad FPC_MCU-7(1813.988mil,1162.322mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-6(1924.644mil,1188.902mil) on Top Layer And Pad FPC_MCU-8(1927.748mil,1165.485mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad FPC_MCU-7(1813.988mil,1162.322mil) on Top Layer And Pad FPC_MCU-9(1817.092mil,1138.905mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-1(4397.402mil,1014.213mil) on Top Layer And Pad IC1-2(4360mil,1014.213mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-2(4360mil,1014.213mil) on Top Layer And Pad IC1-3(4322.598mil,1014.213mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-4(4322.598mil,915.787mil) on Top Layer And Pad IC1-5(4360mil,915.787mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-5(4360mil,915.787mil) on Top Layer And Pad IC1-6(4397.402mil,915.787mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC3-1(2837.598mil,1175.787mil) on Top Layer And Pad IC3-2(2875mil,1175.787mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC3-2(2875mil,1175.787mil) on Top Layer And Pad IC3-3(2912.402mil,1175.787mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC5-1(4390.768mil,1200.472mil) on Top Layer And Pad IC5-14(4364.685mil,1194.075mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-1(4390.768mil,1200.472mil) on Top Layer And Pad IC5-2(4390.768mil,1220.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-10(4299.232mil,1220.158mil) on Top Layer And Pad IC5-11(4299.232mil,1200.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad IC5-10(4299.232mil,1220.158mil) on Top Layer And Pad IC5-12(4325.315mil,1194.075mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-10(4299.232mil,1220.158mil) on Top Layer And Pad IC5-9(4299.232mil,1239.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC5-11(4299.232mil,1200.472mil) on Top Layer And Pad IC5-12(4325.315mil,1194.075mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-12(4325.315mil,1194.075mil) on Top Layer And Pad IC5-13(4345mil,1194.075mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-13(4345mil,1194.075mil) on Top Layer And Pad IC5-14(4364.685mil,1194.075mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad IC5-14(4364.685mil,1194.075mil) on Top Layer And Pad IC5-2(4390.768mil,1220.158mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-2(4390.768mil,1220.158mil) on Top Layer And Pad IC5-3(4390.768mil,1239.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-3(4390.768mil,1239.842mil) on Top Layer And Pad IC5-4(4390.768mil,1259.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad IC5-3(4390.768mil,1239.842mil) on Top Layer And Pad IC5-5(4364.685mil,1265.925mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC5-4(4390.768mil,1259.528mil) on Top Layer And Pad IC5-5(4364.685mil,1265.925mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-5(4364.685mil,1265.925mil) on Top Layer And Pad IC5-6(4345mil,1265.925mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-6(4345mil,1265.925mil) on Top Layer And Pad IC5-7(4325.315mil,1265.925mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC5-7(4325.315mil,1265.925mil) on Top Layer And Pad IC5-8(4299.232mil,1259.528mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad IC5-7(4325.315mil,1265.925mil) on Top Layer And Pad IC5-9(4299.232mil,1239.842mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC5-8(4299.232mil,1259.528mil) on Top Layer And Pad IC5-9(4299.232mil,1239.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-1(3845.752mil,812.455mil) on Top Layer And Pad J1-2(3871.288mil,810.781mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J1-2(3871.288mil,810.781mil) on Top Layer And Pad J1-3(3896.824mil,809.107mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J1-3(3896.824mil,809.107mil) on Top Layer And Pad J1-4(3922.359mil,807.434mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-4(3922.359mil,807.434mil) on Top Layer And Pad J1-5(3947.895mil,805.76mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad L1-1(5083.346mil,970mil) on Top Layer And Pad L1-2(5126.654mil,970mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad L2-1(5318.346mil,970mil) on Top Layer And Pad L2-2(5361.654mil,970mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-1(5199.409mil,996.968mil) on Top Layer And Pad LPF1-2(5225mil,996.968mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-2(5225mil,996.968mil) on Top Layer And Pad LPF1-3(5250.591mil,996.968mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-5(5250.591mil,943.032mil) on Top Layer And Pad LPF1-6(5225mil,943.032mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-6(5225mil,943.032mil) on Top Layer And Pad LPF1-7(5199.409mil,943.032mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad Q1-1(4565.591mil,1167.402mil) on Top Layer And Pad Q2-1(4574.37mil,1217.598mil) on Top Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.347mil < 10mil) Between Pad R14-1(2710mil,1193mil) on Top Layer And Pad R15-2(2710mil,1232mil) on Top Layer [Top Solder] Mask Sliver [9.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.347mil < 10mil) Between Pad R22-1(3122mil,1095mil) on Top Layer And Pad R4-2(3083mil,1095mil) on Top Layer [Top Solder] Mask Sliver [9.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y2-1(4989.685mil,1133.425mil) on Top Layer And Pad Y2-4(4950.315mil,1133.425mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y2-2(4989.685mil,1186.575mil) on Top Layer And Pad Y2-3(4950.315mil,1186.575mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :110

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (2042.087mil,1050mil) on Top Overlay And Pad D2-1(2094.252mil,1050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.876mil < 10mil) Between Arc (2980.276mil,861.417mil) on Top Overlay And Pad AC1-1(3005.394mil,861.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Arc (2980.276mil,861.417mil) on Top Overlay And Pad AC1-1(3005.394mil,861.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (3848.198mil,849.776mil) on Top Overlay And Pad J1-1(3845.752mil,812.455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (3848.198mil,849.776mil) on Top Overlay And Pad J1-1(3845.752mil,812.455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4574.37mil,1180.197mil) on Top Overlay And Pad Q1-1(4565.591mil,1167.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.307mil < 10mil) Between Arc (4601.024mil,1167.402mil) on Top Overlay And Pad R11-1(4630mil,1178mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (5015.276mil,1132.441mil) on Top Overlay And Pad Y2-1(4989.685mil,1133.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (5015.276mil,1132.441mil) on Top Overlay And Pad Y2-1(4989.685mil,1133.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.03mil < 10mil) Between Arc (5173.819mil,1006.417mil) on Top Overlay And Pad LPF1-1(5199.409mil,996.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-1(3005.394mil,861.417mil) on Top Layer And Track (2992.087mil,847.638mil)(3023.583mil,847.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad AC1-15(3128.425mil,1039.094mil) on Top Layer And Track (3110.197mil,1052.362mil)(3141.693mil,1052.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-16(3096.417mil,1041.063mil) on Top Layer And Track (3110.197mil,1052.362mil)(3141.693mil,1052.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-19(3037.362mil,1041.063mil) on Top Layer And Track (2992.087mil,1052.362mil)(3023.583mil,1052.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-2(3037.362mil,858.937mil) on Top Layer And Track (2992.087mil,847.638mil)(3023.583mil,847.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad AC1-20(3005.394mil,1041.063mil) on Top Layer And Track (2992.087mil,1052.362mil)(3023.583mil,1052.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-5(3096.417mil,858.937mil) on Top Layer And Track (3110.197mil,847.638mil)(3141.693mil,847.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad AC1-6(3128.425mil,858.937mil) on Top Layer And Track (3110.197mil,847.638mil)(3141.693mil,847.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.183mil < 10mil) Between Pad C10-1(4970mil,677mil) on Top Layer And Text "SB7" (4925mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C10-1(4970mil,677mil) on Top Layer And Track (4960mil,699.994mil)(4980mil,699.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.076mil < 10mil) Between Pad C10-2(4970mil,723mil) on Top Layer And Text "FB1" (4880mil,740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.076mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C10-2(4970mil,723mil) on Top Layer And Track (4960mil,699.994mil)(4980mil,699.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(4497mil,965mil) on Top Layer And Track (4487.567mil,949.37mil)(4558.433mil,949.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C1-1(4497mil,965mil) on Top Layer And Track (4519.994mil,955mil)(4519.994mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C11-1(4685mil,1132mil) on Top Layer And Track (4675mil,1154.994mil)(4695mil,1154.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad C11-2(4685mil,1178mil) on Top Layer And Text "L3" (4675mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C11-2(4685mil,1178mil) on Top Layer And Track (4675mil,1154.994mil)(4695mil,1154.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(4543mil,965mil) on Top Layer And Track (4487.567mil,949.37mil)(4558.433mil,949.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C1-2(4543mil,965mil) on Top Layer And Track (4519.994mil,955mil)(4519.994mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C12-1(4795mil,718mil) on Top Layer And Track (4785mil,695.006mil)(4805mil,695.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C12-2(4795mil,672mil) on Top Layer And Track (4785mil,695.006mil)(4805mil,695.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C13-1(5045mil,868mil) on Top Layer And Track (5035mil,845.006mil)(5055mil,845.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.938mil < 10mil) Between Pad C13-2(5045mil,822mil) on Top Layer And Text "C13" (5015mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C13-2(5045mil,822mil) on Top Layer And Track (5035mil,845.006mil)(5055mil,845.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C14-1(5060mil,1078mil) on Top Layer And Track (5050mil,1055.006mil)(5070mil,1055.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C14-2(5060mil,1032mil) on Top Layer And Track (5050mil,1055.006mil)(5070mil,1055.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C15-1(5015mil,1078mil) on Top Layer And Text "C15" (4995mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C15-1(5015mil,1078mil) on Top Layer And Track (5005mil,1055.006mil)(5025mil,1055.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C15-2(5015mil,1032mil) on Top Layer And Text "C15" (4995mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C15-2(5015mil,1032mil) on Top Layer And Track (5005mil,1055.006mil)(5025mil,1055.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C16-1(2980mil,1273mil) on Top Layer And Track (2970mil,1250.006mil)(2990mil,1250.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.228mil < 10mil) Between Pad C16-2(2980mil,1227mil) on Top Layer And Text "C16" (2995mil,1130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C16-2(2980mil,1227mil) on Top Layer And Track (2970mil,1250.006mil)(2990mil,1250.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C17-1(3025mil,1273mil) on Top Layer And Text "POGO_PIN1" (3045.827mil,1268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C17-1(3025mil,1273mil) on Top Layer And Track (3015mil,1250.006mil)(3035mil,1250.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.198mil < 10mil) Between Pad C17-2(3025mil,1227mil) on Top Layer And Text "C17" (3040mil,1130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C17-2(3025mil,1227mil) on Top Layer And Track (3015mil,1250.006mil)(3035mil,1250.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.183mil < 10mil) Between Pad C18-1(2918mil,1120mil) on Top Layer And Text "C18" (2855mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C18-1(2918mil,1120mil) on Top Layer And Track (2895.006mil,1110mil)(2895.006mil,1130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.183mil < 10mil) Between Pad C18-2(2872mil,1120mil) on Top Layer And Text "C18" (2855mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C18-2(2872mil,1120mil) on Top Layer And Track (2895.006mil,1110mil)(2895.006mil,1130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C19-1(2660mil,1193mil) on Top Layer And Track (2650mil,1170.006mil)(2670mil,1170.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.183mil < 10mil) Between Pad C19-2(2660mil,1147mil) on Top Layer And Text "C19" (2645mil,1100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C19-2(2660mil,1147mil) on Top Layer And Track (2650mil,1170.006mil)(2670mil,1170.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C20-1(2660mil,1232mil) on Top Layer And Track (2650mil,1254.994mil)(2670mil,1254.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad C20-2(2660mil,1278mil) on Top Layer And Text "C20" (2635mil,1300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C20-2(2660mil,1278mil) on Top Layer And Track (2650mil,1254.994mil)(2670mil,1254.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C2-1(4490mil,783mil) on Top Layer And Text "C2" (4470mil,725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C2-1(4490mil,783mil) on Top Layer And Track (4480mil,760.006mil)(4500mil,760.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.173mil < 10mil) Between Pad C21-1(2660mil,1083mil) on Top Layer And Text "C19" (2645mil,1100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C21-1(2660mil,1083mil) on Top Layer And Track (2650mil,1060.006mil)(2670mil,1060.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C21-2(2660mil,1037mil) on Top Layer And Track (2650mil,1060.006mil)(2670mil,1060.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C2-2(4490mil,737mil) on Top Layer And Text "C2" (4470mil,725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C2-2(4490mil,737mil) on Top Layer And Track (4480mil,760.006mil)(4500mil,760.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C22-1(4275mil,1148mil) on Top Layer And Track (4265mil,1125.006mil)(4285mil,1125.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C22-2(4275mil,1102mil) on Top Layer And Track (4265mil,1125.006mil)(4285mil,1125.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C23-1(4315mil,1148mil) on Top Layer And Track (4305mil,1125.006mil)(4325mil,1125.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C23-2(4315mil,1102mil) on Top Layer And Track (4305mil,1125.006mil)(4325mil,1125.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C24-1(3737mil,1170mil) on Top Layer And Track (3759.994mil,1160mil)(3759.994mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C24-2(3783mil,1170mil) on Top Layer And Track (3759.994mil,1160mil)(3759.994mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C25-1(3880mil,955mil) on Top Layer And Track (3857.006mil,945mil)(3857.006mil,965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C25-2(3834mil,955mil) on Top Layer And Track (3857.006mil,945mil)(3857.006mil,965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C26-1(3834mil,995mil) on Top Layer And Track (3856.994mil,985mil)(3856.994mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C26-2(3880mil,995mil) on Top Layer And Track (3856.994mil,985mil)(3856.994mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C27-1(3475mil,1115.606mil) on Top Layer And Track (3465mil,1092.613mil)(3485mil,1092.613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad C27-1(3475mil,1115.606mil) on Top Layer And Track (3496.378mil,1054.567mil)(3496.378mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C27-2(3475mil,1069.606mil) on Top Layer And Track (3465mil,1092.613mil)(3485mil,1092.613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad C27-2(3475mil,1069.606mil) on Top Layer And Track (3496.378mil,1054.567mil)(3496.378mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.599mil < 10mil) Between Pad C28-1(3430mil,1115.606mil) on Top Layer And Track (3408.622mil,1054.567mil)(3408.622mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.599mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C28-1(3430mil,1115.606mil) on Top Layer And Track (3420mil,1092.613mil)(3440mil,1092.613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad C28-2(3430mil,1069.606mil) on Top Layer And Track (3408.622mil,1054.567mil)(3408.622mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C28-2(3430mil,1069.606mil) on Top Layer And Track (3420mil,1092.613mil)(3440mil,1092.613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C29-1(3330mil,1072mil) on Top Layer And Track (3320mil,1094.994mil)(3340mil,1094.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C29-2(3330mil,1118mil) on Top Layer And Track (3320mil,1094.994mil)(3340mil,1094.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C30-1(3558mil,850mil) on Top Layer And Track (3535.006mil,840mil)(3535.006mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C30-2(3512mil,850mil) on Top Layer And Track (3535.006mil,840mil)(3535.006mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C3-1(4490mil,657mil) on Top Layer And Text "C3" (4470mil,655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C3-1(4490mil,657mil) on Top Layer And Track (4480mil,679.994mil)(4500mil,679.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C31-1(3555mil,938mil) on Top Layer And Track (3545mil,915.006mil)(3565mil,915.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C31-2(3555mil,892mil) on Top Layer And Track (3545mil,915.006mil)(3565mil,915.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C3-2(4490mil,703mil) on Top Layer And Text "C3" (4470mil,655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C3-2(4490mil,703mil) on Top Layer And Track (4480mil,679.994mil)(4500mil,679.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad C35-1(2803.11mil,875mil) on Top Layer And Text "C35" (2740mil,900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad C35-2(2766.89mil,875mil) on Top Layer And Text "C35" (2740mil,900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad C36-1(2803.11mil,975mil) on Top Layer And Text "C36" (2740mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad C36-2(2766.89mil,975mil) on Top Layer And Text "C36" (2740mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad C4-1(5080mil,886.89mil) on Top Layer And Text "C4" (5100mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.095mil < 10mil) Between Pad C5-1(5130mil,886.89mil) on Top Layer And Text "C5" (5145mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.406mil < 10mil) Between Pad C6-1(5315mil,886.89mil) on Top Layer And Text "C6" (5270mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.088mil < 10mil) Between Pad C7-1(5365mil,886.89mil) on Top Layer And Text "C7" (5365mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C8-1(4870mil,1157mil) on Top Layer And Track (4860mil,1179.994mil)(4880mil,1179.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C8-2(4870mil,1203mil) on Top Layer And Track (4860mil,1179.994mil)(4880mil,1179.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C9-1(4683mil,745mil) on Top Layer And Track (4660.006mil,735mil)(4660.006mil,755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C9-2(4637mil,745mil) on Top Layer And Track (4660.006mil,735mil)(4660.006mil,755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.579mil < 10mil) Between Pad D1-1(2327.76mil,1281.26mil) on Multi-Layer And Track (2370.28mil,1190.709mil)(2370.28mil,1281.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.579mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.791mil < 10mil) Between Pad D1-2(2227.76mil,1281.26mil) on Multi-Layer And Track (2185.24mil,1190.709mil)(2185.24mil,1391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.791mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.577mil < 10mil) Between Pad D2-2(2375.748mil,1050mil) on Top Layer And Text "R17" (2355mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad FB1-1(4843.504mil,710mil) on Top Layer And Track (4875mil,698.189mil)(4875mil,721.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.315mil < 10mil) Between Pad FB1-2(4906.496mil,710mil) on Top Layer And Text "FB1" (4880mil,740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad FB1-2(4906.496mil,710mil) on Top Layer And Track (4875mil,698.189mil)(4875mil,721.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-1(4397.402mil,1014.213mil) on Top Layer And Track (4302.441mil,976.811mil)(4417.559mil,976.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC1-1(4397.402mil,1014.213mil) on Top Layer And Track (4422.992mil,990.591mil)(4422.992mil,1037.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-2(4360mil,1014.213mil) on Top Layer And Track (4302.441mil,976.811mil)(4417.559mil,976.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-3(4322.598mil,1014.213mil) on Top Layer And Track (4302.441mil,976.811mil)(4417.559mil,976.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-4(4322.598mil,915.787mil) on Top Layer And Track (4302.441mil,953.189mil)(4417.559mil,953.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-5(4360mil,915.787mil) on Top Layer And Track (4302.441mil,953.189mil)(4417.559mil,953.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC1-6(4397.402mil,915.787mil) on Top Layer And Track (4302.441mil,953.189mil)(4417.559mil,953.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.453mil < 10mil) Between Pad IC2-10(4873.898mil,794.173mil) on Top Layer And Text "FB1" (4880mil,740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.451mil < 10mil) Between Pad IC2-11(4893.583mil,794.173mil) on Top Layer And Text "FB1" (4880mil,740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.451mil < 10mil) Between Pad IC2-12(4913.268mil,794.173mil) on Top Layer And Text "FB1" (4880mil,740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad IC2-22(4940.827mil,998.898mil) on Top Layer And Text "C15" (4995mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.451mil < 10mil) Between Pad IC2-23(4940.827mil,1018.583mil) on Top Layer And Text "C15" (4995mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.495mil < 10mil) Between Pad IC2-24(4940.827mil,1038.268mil) on Top Layer And Text "C15" (4995mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad IC3-1(2837.598mil,1175.787mil) on Top Layer And Track (2815.945mil,1153.15mil)(2815.945mil,1198.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-1(2837.598mil,1175.787mil) on Top Layer And Track (2816.929mil,1212.205mil)(2933.071mil,1212.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-2(2875mil,1175.787mil) on Top Layer And Track (2816.929mil,1212.205mil)(2933.071mil,1212.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-3(2912.402mil,1175.787mil) on Top Layer And Track (2816.929mil,1212.205mil)(2933.071mil,1212.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-4(2912.402mil,1274.213mil) on Top Layer And Track (2816.929mil,1237.795mil)(2933.071mil,1237.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-5(2837.598mil,1274.213mil) on Top Layer And Track (2816.929mil,1237.795mil)(2933.071mil,1237.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-1(2605mil,1276.772mil) on Top Layer And Track (2433.543mil,1232.992mil)(2626.457mil,1232.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC4-1(2605mil,1276.772mil) on Top Layer And Track (2631.575mil,1246.772mil)(2631.575mil,1306.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-2(2555mil,1276.772mil) on Top Layer And Track (2433.543mil,1232.992mil)(2626.457mil,1232.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-3(2505mil,1276.772mil) on Top Layer And Track (2433.543mil,1232.992mil)(2626.457mil,1232.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-4(2455mil,1276.772mil) on Top Layer And Track (2433.543mil,1232.992mil)(2626.457mil,1232.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-5(2455mil,1063.228mil) on Top Layer And Track (2433.543mil,1107.008mil)(2626.457mil,1107.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad IC4-5(2455mil,1063.228mil) on Top Layer And Track (2444.567mil,1018.622mil)(2515.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-6(2505mil,1063.228mil) on Top Layer And Track (2433.543mil,1107.008mil)(2626.457mil,1107.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.777mil < 10mil) Between Pad IC4-6(2505mil,1063.228mil) on Top Layer And Track (2444.567mil,1018.622mil)(2515.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.777mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-7(2555mil,1063.228mil) on Top Layer And Track (2433.543mil,1107.008mil)(2626.457mil,1107.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad IC4-7(2555mil,1063.228mil) on Top Layer And Track (2534.567mil,1018.622mil)(2605.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-8(2605mil,1063.228mil) on Top Layer And Track (2433.543mil,1107.008mil)(2626.457mil,1107.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad IC4-8(2605mil,1063.228mil) on Top Layer And Track (2534.567mil,1018.622mil)(2605.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.834mil < 10mil) Between Pad IC5-5(4364.685mil,1265.925mil) on Top Layer And Text "IC5" (4315mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.724mil < 10mil) Between Pad IC5-6(4345mil,1265.925mil) on Top Layer And Text "IC5" (4315mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.724mil < 10mil) Between Pad IC5-7(4325.315mil,1265.925mil) on Top Layer And Text "IC5" (4315mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-1(3776.772mil,1100.669mil) on Top Layer And Track (3601.575mil,1057.835mil)(3798.425mil,1057.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC6-1(3776.772mil,1100.669mil) on Top Layer And Track (3799.409mil,1071.614mil)(3799.409mil,1129.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.449mil < 10mil) Between Pad IC6-10(3674.409mil,869.331mil) on Top Layer And Text "J1" (3675mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-10(3674.409mil,869.331mil) on Top Layer And Track (3601.575mil,912.165mil)(3798.425mil,912.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.305mil < 10mil) Between Pad IC6-11(3700mil,869.331mil) on Top Layer And Text "J1" (3675mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-11(3700mil,869.331mil) on Top Layer And Track (3601.575mil,912.165mil)(3798.425mil,912.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad IC6-12(3725.591mil,869.331mil) on Top Layer And Text "J1" (3675mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.316mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-12(3725.591mil,869.331mil) on Top Layer And Track (3601.575mil,912.165mil)(3798.425mil,912.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-13(3751.181mil,869.331mil) on Top Layer And Track (3601.575mil,912.165mil)(3798.425mil,912.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-14(3776.772mil,869.331mil) on Top Layer And Track (3601.575mil,912.165mil)(3798.425mil,912.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-2(3751.181mil,1100.669mil) on Top Layer And Track (3601.575mil,1057.835mil)(3798.425mil,1057.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-3(3725.591mil,1100.669mil) on Top Layer And Track (3601.575mil,1057.835mil)(3798.425mil,1057.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-4(3700mil,1100.669mil) on Top Layer And Track (3601.575mil,1057.835mil)(3798.425mil,1057.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-5(3674.409mil,1100.669mil) on Top Layer And Track (3601.575mil,1057.835mil)(3798.425mil,1057.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-6(3648.819mil,1100.669mil) on Top Layer And Track (3601.575mil,1057.835mil)(3798.425mil,1057.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-7(3623.228mil,1100.669mil) on Top Layer And Track (3601.575mil,1057.835mil)(3798.425mil,1057.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-8(3623.228mil,869.331mil) on Top Layer And Track (3601.575mil,912.165mil)(3798.425mil,912.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC6-9(3648.819mil,869.331mil) on Top Layer And Track (3601.575mil,912.165mil)(3798.425mil,912.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.893mil < 10mil) Between Pad J1-MP2(4070.2mil,685.298mil) on Top Layer And Text "SB3" (4110mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad L1-1(5083.346mil,970mil) on Top Layer And Track (5105mil,964.095mil)(5105mil,975.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.137mil < 10mil) Between Pad L1-2(5126.654mil,970mil) on Top Layer And Track (5105mil,964.095mil)(5105mil,975.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad L2-1(5318.346mil,970mil) on Top Layer And Track (5340mil,964.095mil)(5340mil,975.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.137mil < 10mil) Between Pad L2-2(5361.654mil,970mil) on Top Layer And Track (5340mil,964.095mil)(5340mil,975.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.945mil < 10mil) Between Pad L3-1(4754.567mil,1180mil) on Top Layer And Text "L3" (4675mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L3-1(4754.567mil,1180mil) on Top Layer And Track (4790mil,1159.331mil)(4790mil,1200.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L3-2(4825.433mil,1180mil) on Top Layer And Track (4790mil,1159.331mil)(4790mil,1200.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.929mil < 10mil) Between Pad L3-2(4825.433mil,1180mil) on Top Layer And Track (4860mil,1179.994mil)(4880mil,1179.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad LPF1-1(5199.409mil,996.968mil) on Top Layer And Text "LPF1" (5170mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-1(5199.409mil,996.968mil) on Top Layer And Track (5185mil,945mil)(5185mil,994.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-1(5199.409mil,996.968mil) on Top Layer And Track (5185mil,995mil)(5263.74mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad LPF1-2(5225mil,996.968mil) on Top Layer And Text "LPF1" (5170mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-2(5225mil,996.968mil) on Top Layer And Track (5185mil,995mil)(5263.74mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.321mil < 10mil) Between Pad LPF1-3(5250.591mil,996.968mil) on Top Layer And Text "LPF1" (5170mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-3(5250.591mil,996.968mil) on Top Layer And Track (5185mil,995mil)(5263.74mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-3(5250.591mil,996.968mil) on Top Layer And Track (5265mil,945.787mil)(5265mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-4(5264.37mil,970mil) on Top Layer And Track (5265mil,945.787mil)(5265mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-5(5250.591mil,943.032mil) on Top Layer And Track (5185mil,945mil)(5263.74mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-5(5250.591mil,943.032mil) on Top Layer And Track (5265mil,945.787mil)(5265mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-6(5225mil,943.032mil) on Top Layer And Track (5185mil,945mil)(5263.74mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-7(5199.409mil,943.032mil) on Top Layer And Track (5185mil,945mil)(5185mil,994.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-7(5199.409mil,943.032mil) on Top Layer And Track (5185mil,945mil)(5263.74mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-8(5185.63mil,970mil) on Top Layer And Track (5185mil,945mil)(5185mil,994.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.263mil < 10mil) Between Pad POGO_PIN1-1(3172.008mil,1207.362mil) on Top Layer And Text "POGO_PIN1" (3045.827mil,1268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.925mil < 10mil) Between Pad POGO_PIN3-1(3644.449mil,1207.362mil) on Top Layer And Text "POGO_PIN3" (3490mil,1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.643mil < 10mil) Between Pad Q1-2(4514.409mil,1167.402mil) on Top Layer And Text "Q1" (4450mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.643mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad Q1-2(4514.409mil,1167.402mil) on Top Layer And Track (4509.409mil,1197.52mil)(4509.409mil,1223.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad Q1-2(4514.409mil,1167.402mil) on Top Layer And Track (4509.409mil,1197.52mil)(4541.496mil,1197.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Pad Q2-2(4574.37mil,1292.401mil) on Top Layer And Track (4606.378mil,1244.567mil)(4606.378mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-1(3142mil,805mil) on Top Layer And Track (3129.567mil,781.378mil)(3200.433mil,781.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-1(3142mil,805mil) on Top Layer And Track (3129.567mil,828.622mil)(3200.433mil,828.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(3188mil,805mil) on Top Layer And Track (3129.567mil,781.378mil)(3200.433mil,781.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(3188mil,805mil) on Top Layer And Track (3129.567mil,828.622mil)(3200.433mil,828.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-1(4546mil,840mil) on Top Layer And Track (4487.567mil,816.378mil)(4558.433mil,816.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R1-1(4546mil,840mil) on Top Layer And Track (4487.567mil,859.252mil)(4558.433mil,859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-1(4546mil,840mil) on Top Layer And Track (4487.567mil,863.622mil)(4558.433mil,863.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-1(4630mil,1178mil) on Top Layer And Track (4606.378mil,1119.567mil)(4606.378mil,1190.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-1(4630mil,1178mil) on Top Layer And Track (4653.622mil,1119.567mil)(4653.622mil,1190.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.249mil < 10mil) Between Pad R11-2(4630mil,1132mil) on Top Layer And Text "R11" (4640mil,1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-2(4630mil,1132mil) on Top Layer And Track (4606.378mil,1119.567mil)(4606.378mil,1190.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-2(4630mil,1132mil) on Top Layer And Track (4653.622mil,1119.567mil)(4653.622mil,1190.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-2(4500mil,840mil) on Top Layer And Track (4487.567mil,816.378mil)(4558.433mil,816.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R1-2(4500mil,840mil) on Top Layer And Track (4487.567mil,859.252mil)(4558.433mil,859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-2(4500mil,840mil) on Top Layer And Track (4487.567mil,863.622mil)(4558.433mil,863.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-1(4680mil,1257mil) on Top Layer And Track (4656.378mil,1244.567mil)(4656.378mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-1(4680mil,1257mil) on Top Layer And Track (4703.622mil,1244.567mil)(4703.622mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad R12-2(4680mil,1303mil) on Top Layer And Text "R12" (4665mil,1325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-2(4680mil,1303mil) on Top Layer And Track (4656.378mil,1244.567mil)(4656.378mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-2(4680mil,1303mil) on Top Layer And Track (4703.622mil,1244.567mil)(4703.622mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R13-1(4630mil,1257mil) on Top Layer And Track (4606.378mil,1244.567mil)(4606.378mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R13-1(4630mil,1257mil) on Top Layer And Track (4653.622mil,1244.567mil)(4653.622mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad R13-2(4630mil,1303mil) on Top Layer And Text "R13" (4570mil,1325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R13-2(4630mil,1303mil) on Top Layer And Track (4606.378mil,1244.567mil)(4606.378mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R13-2(4630mil,1303mil) on Top Layer And Track (4653.622mil,1244.567mil)(4653.622mil,1315.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R14-1(2710mil,1193mil) on Top Layer And Track (2686.378mil,1134.567mil)(2686.378mil,1205.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R14-1(2710mil,1193mil) on Top Layer And Track (2733.622mil,1134.567mil)(2733.622mil,1205.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.183mil < 10mil) Between Pad R14-2(2710mil,1147mil) on Top Layer And Text "C19" (2645mil,1100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R14-2(2710mil,1147mil) on Top Layer And Track (2686.378mil,1134.567mil)(2686.378mil,1205.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R14-2(2710mil,1147mil) on Top Layer And Track (2733.622mil,1134.567mil)(2733.622mil,1205.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad R15-1(2710mil,1278mil) on Top Layer And Text "C20" (2635mil,1300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R15-1(2710mil,1278mil) on Top Layer And Track (2686.378mil,1219.567mil)(2686.378mil,1290.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R15-1(2710mil,1278mil) on Top Layer And Track (2733.622mil,1219.567mil)(2733.622mil,1290.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R15-2(2710mil,1232mil) on Top Layer And Track (2686.378mil,1219.567mil)(2686.378mil,1290.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R15-2(2710mil,1232mil) on Top Layer And Track (2733.622mil,1219.567mil)(2733.622mil,1290.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R16-1(2547mil,995mil) on Top Layer And Track (2534.567mil,1018.622mil)(2605.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R16-1(2547mil,995mil) on Top Layer And Track (2534.567mil,971.378mil)(2605.433mil,971.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R16-2(2593mil,995mil) on Top Layer And Track (2534.567mil,1018.622mil)(2605.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R16-2(2593mil,995mil) on Top Layer And Track (2534.567mil,971.378mil)(2605.433mil,971.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R17-1(2457mil,995mil) on Top Layer And Track (2444.567mil,1018.622mil)(2515.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R17-1(2457mil,995mil) on Top Layer And Track (2444.567mil,971.378mil)(2515.433mil,971.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R17-2(2503mil,995mil) on Top Layer And Track (2444.567mil,1018.622mil)(2515.433mil,1018.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R17-2(2503mil,995mil) on Top Layer And Track (2444.567mil,971.378mil)(2515.433mil,971.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R18-1(2070mil,873mil) on Top Layer And Track (2046.378mil,814.567mil)(2046.378mil,885.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R18-1(2070mil,873mil) on Top Layer And Track (2093.622mil,814.567mil)(2093.622mil,885.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R18-2(2070mil,827mil) on Top Layer And Track (2046.378mil,814.567mil)(2046.378mil,885.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R18-2(2070mil,827mil) on Top Layer And Track (2093.622mil,814.567mil)(2093.622mil,885.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R19-1(3385mil,1113mil) on Top Layer And Track (3361.378mil,1054.567mil)(3361.378mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R19-1(3385mil,1113mil) on Top Layer And Track (3408.622mil,1054.567mil)(3408.622mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R19-2(3385mil,1067mil) on Top Layer And Track (3361.378mil,1054.567mil)(3361.378mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R19-2(3385mil,1067mil) on Top Layer And Track (3408.622mil,1054.567mil)(3408.622mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R20-1(3520mil,1067mil) on Top Layer And Track (3496.378mil,1054.567mil)(3496.378mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R20-1(3520mil,1067mil) on Top Layer And Track (3543.622mil,1054.567mil)(3543.622mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R20-2(3520mil,1113mil) on Top Layer And Track (3496.378mil,1054.567mil)(3496.378mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R20-2(3520mil,1113mil) on Top Layer And Track (3543.622mil,1054.567mil)(3543.622mil,1125.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-1(4546mil,882.874mil) on Top Layer And Track (4487.567mil,859.252mil)(4558.433mil,859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R2-1(4546mil,882.874mil) on Top Layer And Track (4487.567mil,863.622mil)(4558.433mil,863.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R2-1(4546mil,882.874mil) on Top Layer And Track (4487.567mil,902.126mil)(4558.433mil,902.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-1(4546mil,882.874mil) on Top Layer And Track (4487.567mil,906.496mil)(4558.433mil,906.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad R21-1(3555mil,1028mil) on Top Layer And Text "R21" (3531.378mil,969.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R21-1(3555mil,1028mil) on Top Layer And Track (3531.378mil,969.567mil)(3531.378mil,1040.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R21-1(3555mil,1028mil) on Top Layer And Track (3578.622mil,969.567mil)(3578.622mil,1040.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad R21-2(3555mil,982mil) on Top Layer And Text "R21" (3531.378mil,969.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R21-2(3555mil,982mil) on Top Layer And Track (3531.378mil,969.567mil)(3531.378mil,1040.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R21-2(3555mil,982mil) on Top Layer And Track (3578.622mil,969.567mil)(3578.622mil,1040.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-2(4500mil,882.874mil) on Top Layer And Track (4487.567mil,859.252mil)(4558.433mil,859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R2-2(4500mil,882.874mil) on Top Layer And Track (4487.567mil,863.622mil)(4558.433mil,863.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R2-2(4500mil,882.874mil) on Top Layer And Track (4487.567mil,902.126mil)(4558.433mil,902.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-2(4500mil,882.874mil) on Top Layer And Track (4487.567mil,906.496mil)(4558.433mil,906.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R22-1(3122mil,1095mil) on Top Layer And Track (3109.567mil,1071.378mil)(3180.433mil,1071.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R22-1(3122mil,1095mil) on Top Layer And Track (3109.567mil,1118.622mil)(3180.433mil,1118.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R22-2(3168mil,1095mil) on Top Layer And Track (3109.567mil,1071.378mil)(3180.433mil,1071.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R22-2(3168mil,1095mil) on Top Layer And Track (3109.567mil,1118.622mil)(3180.433mil,1118.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-1(4546mil,925.748mil) on Top Layer And Track (4487.567mil,902.126mil)(4558.433mil,902.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R3-1(4546mil,925.748mil) on Top Layer And Track (4487.567mil,906.496mil)(4558.433mil,906.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-1(4546mil,925.748mil) on Top Layer And Track (4487.567mil,949.37mil)(4558.433mil,949.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-2(4500mil,925.748mil) on Top Layer And Track (4487.567mil,902.126mil)(4558.433mil,902.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.425mil < 10mil) Between Pad R3-2(4500mil,925.748mil) on Top Layer And Track (4487.567mil,906.496mil)(4558.433mil,906.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R3-2(4500mil,925.748mil) on Top Layer And Track (4487.567mil,949.37mil)(4558.433mil,949.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.194mil < 10mil) Between Pad R4-1(3037mil,1095mil) on Top Layer And Text "AC1" (2950mil,1065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-1(3037mil,1095mil) on Top Layer And Track (3024.567mil,1071.378mil)(3095.433mil,1071.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-1(3037mil,1095mil) on Top Layer And Track (3024.567mil,1118.622mil)(3095.433mil,1118.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-2(3083mil,1095mil) on Top Layer And Track (3024.567mil,1071.378mil)(3095.433mil,1071.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-2(3083mil,1095mil) on Top Layer And Track (3024.567mil,1118.622mil)(3095.433mil,1118.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-1(4370mil,1148mil) on Top Layer And Track (4346.378mil,1089.567mil)(4346.378mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad R5-1(4370mil,1148mil) on Top Layer And Track (4391.378mil,1089.567mil)(4391.378mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-1(4370mil,1148mil) on Top Layer And Track (4393.622mil,1089.567mil)(4393.622mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-2(4370mil,1102mil) on Top Layer And Track (4346.378mil,1089.567mil)(4346.378mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad R5-2(4370mil,1102mil) on Top Layer And Track (4391.378mil,1089.567mil)(4391.378mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-2(4370mil,1102mil) on Top Layer And Track (4393.622mil,1089.567mil)(4393.622mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-1(4415mil,1148mil) on Top Layer And Track (4391.378mil,1089.567mil)(4391.378mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad R6-1(4415mil,1148mil) on Top Layer And Track (4393.622mil,1089.567mil)(4393.622mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-1(4415mil,1148mil) on Top Layer And Track (4438.622mil,1089.567mil)(4438.622mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-2(4415mil,1102mil) on Top Layer And Track (4391.378mil,1089.567mil)(4391.378mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad R6-2(4415mil,1102mil) on Top Layer And Track (4393.622mil,1089.567mil)(4393.622mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-2(4415mil,1102mil) on Top Layer And Track (4438.622mil,1089.567mil)(4438.622mil,1160.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(4745mil,672mil) on Top Layer And Track (4721.378mil,659.567mil)(4721.378mil,730.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(4745mil,672mil) on Top Layer And Track (4768.622mil,659.567mil)(4768.622mil,730.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(4745mil,718mil) on Top Layer And Track (4721.378mil,659.567mil)(4721.378mil,730.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(4745mil,718mil) on Top Layer And Track (4768.622mil,659.567mil)(4768.622mil,730.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad SB2-2(4212.5mil,745mil) on Top Layer And Text "SB2" (4110mil,730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.54mil < 10mil) Between Pad SB3-2(4212.5mil,670mil) on Top Layer And Text "SB3" (4110mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.538mil < 10mil) Between Pad SB7-1(4832.5mil,640mil) on Top Layer And Text "C12" (4735mil,615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.343mil < 10mil) Between Pad Y1-1(4560mil,769.213mil) on Top Layer And Text "Y1" (4605mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-1(4560mil,769.213mil) on Top Layer And Track (4530.472mil,700.315mil)(4530.472mil,739.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Y1-1(4560mil,769.213mil) on Top Layer And Track (4589.528mil,700.315mil)(4589.528mil,739.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-2(4560mil,670.787mil) on Top Layer And Track (4530.472mil,700.315mil)(4530.472mil,739.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-2(4560mil,670.787mil) on Top Layer And Track (4589.528mil,700.315mil)(4589.528mil,739.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
Rule Violations :301

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.984mil < 10mil) Between Arc (3407.874mil,954.055mil) on Bottom Overlay And Text "MCU BOARD
SHENZHEN 2019 -- v1.1
PATRICK CHWALEK, DAVID RAMSAY" (3295mil,695mil) on Bottom Overlay Silk Text to Silk Clearance [9.984mil]
   Violation between Silk To Silk Clearance Constraint: (0.74mil < 10mil) Between Arc (5173.819mil,1006.417mil) on Top Overlay And Text "LPF1" (5170mil,1020mil) on Top Overlay Silk Text to Silk Clearance [0.74mil]
   Violation between Silk To Silk Clearance Constraint: (7.669mil < 10mil) Between Text "AC1" (2950mil,1065mil) on Top Overlay And Track (2992.087mil,1052.362mil)(3023.583mil,1052.362mil) on Top Overlay Silk Text to Silk Clearance [7.669mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "AC1" (2950mil,1065mil) on Top Overlay And Track (3024.567mil,1071.378mil)(3095.433mil,1071.378mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C1" (4575mil,950mil) on Top Overlay And Text "R3" (4575mil,905mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.497mil < 10mil) Between Text "C1" (4575mil,950mil) on Top Overlay And Track (4487.567mil,949.37mil)(4558.433mil,949.37mil) on Top Overlay Silk Text to Silk Clearance [9.497mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C10" (5025mil,670mil) on Top Overlay And Text "SB7" (4925mil,625mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.819mil < 10mil) Between Text "C10" (5025mil,670mil) on Top Overlay And Track (4960mil,699.994mil)(4980mil,699.994mil) on Top Overlay Silk Text to Silk Clearance [7.819mil]
   Violation between Silk To Silk Clearance Constraint: (6.641mil < 10mil) Between Text "C12" (4735mil,615mil) on Top Overlay And Track (4768.622mil,659.567mil)(4768.622mil,730.433mil) on Top Overlay Silk Text to Silk Clearance [6.641mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C13" (5015mil,770mil) on Top Overlay And Text "C4" (5100mil,815mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.826mil < 10mil) Between Text "C14" (5115mil,1015mil) on Top Overlay And Track (5050mil,1055.006mil)(5070mil,1055.006mil) on Top Overlay Silk Text to Silk Clearance [7.826mil]
   Violation between Silk To Silk Clearance Constraint: (3.189mil < 10mil) Between Text "C15" (4995mil,1010mil) on Top Overlay And Track (5005mil,1055.006mil)(5025mil,1055.006mil) on Top Overlay Silk Text to Silk Clearance [3.189mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C16" (2995mil,1130mil) on Top Overlay And Text "C17" (3040mil,1130mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (4mil < 10mil) Between Text "C17" (3040mil,1130mil) on Top Overlay And Text "R4" (3050mil,1130mil) on Top Overlay Silk Text to Silk Clearance [4mil]
   Violation between Silk To Silk Clearance Constraint: (3.378mil < 10mil) Between Text "C17" (3040mil,1130mil) on Top Overlay And Track (3024.567mil,1118.622mil)(3095.433mil,1118.622mil) on Top Overlay Silk Text to Silk Clearance [3.378mil]
   Violation between Silk To Silk Clearance Constraint: (3.197mil < 10mil) Between Text "C18" (2855mil,1070mil) on Top Overlay And Track (2895.006mil,1110mil)(2895.006mil,1130mil) on Top Overlay Silk Text to Silk Clearance [3.197mil]
   Violation between Silk To Silk Clearance Constraint: (4.023mil < 10mil) Between Text "C19" (2645mil,1100mil) on Top Overlay And Text "C21" (2715mil,1020mil) on Top Overlay Silk Text to Silk Clearance [4.023mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (2645mil,1100mil) on Top Overlay And Track (2686.378mil,1134.567mil)(2686.378mil,1205.433mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.67mil < 10mil) Between Text "C19" (2645mil,1100mil) on Top Overlay And Track (2733.622mil,1134.567mil)(2733.622mil,1205.433mil) on Top Overlay Silk Text to Silk Clearance [8.67mil]
   Violation between Silk To Silk Clearance Constraint: (2mil < 10mil) Between Text "C2" (4470mil,725mil) on Top Overlay And Track (4480mil,760.006mil)(4500mil,760.006mil) on Top Overlay Silk Text to Silk Clearance [2mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2635mil,1300mil) on Top Overlay And Track (2631.575mil,1246.772mil)(2631.575mil,1306.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.668mil < 10mil) Between Text "C20" (2635mil,1300mil) on Top Overlay And Track (2686.378mil,1219.567mil)(2686.378mil,1290.433mil) on Top Overlay Silk Text to Silk Clearance [1.668mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C21" (2715mil,1020mil) on Top Overlay And Text "R16" (2620mil,975mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.01mil < 10mil) Between Text "C21" (2715mil,1020mil) on Top Overlay And Track (2650mil,1060.006mil)(2670mil,1060.006mil) on Top Overlay Silk Text to Silk Clearance [7.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C22" (4160mil,1015mil) on Top Overlay And Text "C23" (4205mil,1015mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C23" (4205mil,1015mil) on Top Overlay And Text "R5" (4250mil,1020mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C25" (3905mil,940mil) on Top Overlay And Text "C26" (3905mil,985mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C27" (3415mil,785mil) on Top Overlay And Text "C28" (3370mil,785mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C27" (3415mil,785mil) on Top Overlay And Text "R20" (3460mil,785mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C28" (3370mil,785mil) on Top Overlay And Text "R19" (3325mil,790mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C29" (3280mil,785mil) on Top Overlay And Text "R19" (3325mil,790mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (6.139mil < 10mil) Between Text "C3" (4470mil,655mil) on Top Overlay And Track (4480mil,679.994mil)(4500mil,679.994mil) on Top Overlay Silk Text to Silk Clearance [6.139mil]
   Violation between Silk To Silk Clearance Constraint: (7.01mil < 10mil) Between Text "C30" (3495mil,795mil) on Top Overlay And Track (3535.006mil,840mil)(3535.006mil,860mil) on Top Overlay Silk Text to Silk Clearance [7.01mil]
   Violation between Silk To Silk Clearance Constraint: (7mil < 10mil) Between Text "C31" (3530mil,880mil) on Top Overlay And Track (3545mil,915.006mil)(3565mil,915.006mil) on Top Overlay Silk Text to Silk Clearance [7mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "C4" (5100mil,815mil) on Top Overlay And Text "C5" (5145mil,815mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.827mil < 10mil) Between Text "C9" (4610mil,690mil) on Top Overlay And Track (4660.006mil,735mil)(4660.006mil,755mil) on Top Overlay Silk Text to Silk Clearance [7.827mil]
   Violation between Silk To Silk Clearance Constraint: (1.631mil < 10mil) Between Text "IC4" (2350mil,1130mil) on Top Overlay And Track (2433.543mil,1107.008mil)(2433.543mil,1232.992mil) on Top Overlay Silk Text to Silk Clearance [1.631mil]
   Violation between Silk To Silk Clearance Constraint: (7.906mil < 10mil) Between Text "L3" (4675mil,1200mil) on Top Overlay And Track (4703.622mil,1244.567mil)(4703.622mil,1315.433mil) on Top Overlay Silk Text to Silk Clearance [7.906mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "POGO_PIN2" (3280mil,1315mil) on Top Overlay And Text "POGO_PIN3" (3490mil,1270mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (6.865mil < 10mil) Between Text "Q1" (4450mil,1165mil) on Top Overlay And Track (4438.622mil,1089.567mil)(4438.622mil,1160.433mil) on Top Overlay Silk Text to Silk Clearance [6.864mil]
   Violation between Silk To Silk Clearance Constraint: (7.489mil < 10mil) Between Text "Q2" (4445mil,1290mil) on Top Overlay And Track (4509.409mil,1286.496mil)(4509.409mil,1312.48mil) on Top Overlay Silk Text to Silk Clearance [7.489mil]
   Violation between Silk To Silk Clearance Constraint: (7.489mil < 10mil) Between Text "Q2" (4445mil,1290mil) on Top Overlay And Track (4509.409mil,1312.48mil)(4541.496mil,1312.48mil) on Top Overlay Silk Text to Silk Clearance [7.489mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "R1" (4575mil,815mil) on Top Overlay And Text "R2" (4575mil,860mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "R1" (4575mil,815mil) on Top Overlay And Text "Y1" (4605mil,770mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (8.567mil < 10mil) Between Text "R1" (4575mil,815mil) on Top Overlay And Track (4487.567mil,816.378mil)(4558.433mil,816.378mil) on Top Overlay Silk Text to Silk Clearance [8.567mil]
   Violation between Silk To Silk Clearance Constraint: (3.388mil < 10mil) Between Text "R10" (3145mil,740mil) on Top Overlay And Track (3129.567mil,781.378mil)(3200.433mil,781.378mil) on Top Overlay Silk Text to Silk Clearance [3.388mil]
   Violation between Silk To Silk Clearance Constraint: (2.251mil < 10mil) Between Text "R11" (4640mil,1050mil) on Top Overlay And Track (4606.378mil,1119.567mil)(4606.378mil,1190.433mil) on Top Overlay Silk Text to Silk Clearance [2.251mil]
   Violation between Silk To Silk Clearance Constraint: (6.374mil < 10mil) Between Text "R11" (4640mil,1050mil) on Top Overlay And Track (4653.622mil,1119.567mil)(4653.622mil,1190.433mil) on Top Overlay Silk Text to Silk Clearance [6.374mil]
   Violation between Silk To Silk Clearance Constraint: (6.865mil < 10mil) Between Text "R12" (4665mil,1325mil) on Top Overlay And Track (4653.622mil,1244.567mil)(4653.622mil,1315.433mil) on Top Overlay Silk Text to Silk Clearance [6.865mil]
   Violation between Silk To Silk Clearance Constraint: (4.879mil < 10mil) Between Text "R12" (4665mil,1325mil) on Top Overlay And Track (4656.378mil,1244.567mil)(4656.378mil,1315.433mil) on Top Overlay Silk Text to Silk Clearance [4.879mil]
   Violation between Silk To Silk Clearance Constraint: (1.567mil < 10mil) Between Text "R12" (4665mil,1325mil) on Top Overlay And Track (4703.622mil,1244.567mil)(4703.622mil,1315.433mil) on Top Overlay Silk Text to Silk Clearance [1.567mil]
   Violation between Silk To Silk Clearance Constraint: (1.567mil < 10mil) Between Text "R13" (4570mil,1325mil) on Top Overlay And Track (4606.378mil,1244.567mil)(4606.378mil,1315.433mil) on Top Overlay Silk Text to Silk Clearance [1.567mil]
   Violation between Silk To Silk Clearance Constraint: (8.413mil < 10mil) Between Text "R13" (4570mil,1325mil) on Top Overlay And Track (4653.622mil,1244.567mil)(4653.622mil,1315.433mil) on Top Overlay Silk Text to Silk Clearance [8.413mil]
   Violation between Silk To Silk Clearance Constraint: (9.024mil < 10mil) Between Text "R14" (2785mil,1130mil) on Top Overlay And Text "R15" (2785mil,1220mil) on Top Overlay Silk Text to Silk Clearance [9.024mil]
   Violation between Silk To Silk Clearance Constraint: (7.01mil < 10mil) Between Text "R16" (2620mil,975mil) on Top Overlay And Track (2534.567mil,971.378mil)(2605.433mil,971.378mil) on Top Overlay Silk Text to Silk Clearance [7.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "R2" (4575mil,860mil) on Top Overlay And Text "R3" (4575mil,905mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (8.584mil < 10mil) Between Text "R2" (4575mil,860mil) on Top Overlay And Track (4487.567mil,859.252mil)(4558.433mil,859.252mil) on Top Overlay Silk Text to Silk Clearance [8.584mil]
   Violation between Silk To Silk Clearance Constraint: (8.567mil < 10mil) Between Text "R2" (4575mil,860mil) on Top Overlay And Track (4487.567mil,863.622mil)(4558.433mil,863.622mil) on Top Overlay Silk Text to Silk Clearance [8.567mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (3531.378mil,969.567mil) on Top Overlay And Track (3531.378mil,969.567mil)(3531.378mil,1040.433mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.577mil < 10mil) Between Text "R22" (3225mil,1060mil) on Top Overlay And Track (3109.567mil,1071.378mil)(3180.433mil,1071.378mil) on Top Overlay Silk Text to Silk Clearance [6.577mil]
   Violation between Silk To Silk Clearance Constraint: (7.902mil < 10mil) Between Text "R22" (3225mil,1060mil) on Top Overlay And Track (3109.567mil,1118.622mil)(3180.433mil,1118.622mil) on Top Overlay Silk Text to Silk Clearance [7.902mil]
   Violation between Silk To Silk Clearance Constraint: (8.814mil < 10mil) Between Text "R3" (4575mil,905mil) on Top Overlay And Track (4487.567mil,902.126mil)(4558.433mil,902.126mil) on Top Overlay Silk Text to Silk Clearance [8.814mil]
   Violation between Silk To Silk Clearance Constraint: (8.567mil < 10mil) Between Text "R3" (4575mil,905mil) on Top Overlay And Track (4487.567mil,906.496mil)(4558.433mil,906.496mil) on Top Overlay Silk Text to Silk Clearance [8.567mil]
   Violation between Silk To Silk Clearance Constraint: (3.378mil < 10mil) Between Text "R4" (3050mil,1130mil) on Top Overlay And Track (3024.567mil,1118.622mil)(3095.433mil,1118.622mil) on Top Overlay Silk Text to Silk Clearance [3.378mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "R5" (4250mil,1020mil) on Top Overlay And Text "R6" (4295mil,1020mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (3.378mil < 10mil) Between Text "R7" (4710mil,670mil) on Top Overlay And Track (4721.378mil,659.567mil)(4721.378mil,730.433mil) on Top Overlay Silk Text to Silk Clearance [3.378mil]
Rule Violations :66

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 477
Waived Violations : 0
Time Elapsed        : 00:00:02