<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 39</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:8px;font-family:Times;color:#0860a8;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#000000;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page39-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a039.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:782px;white-space:nowrap" class="ft00">Vol. 1&#160;2-9</p>
<p style="position:absolute;top:47px;left:611px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:45px;left:644px;white-space:nowrap" class="ft02">®</p>
<p style="position:absolute;top:47px;left:655px;white-space:nowrap" class="ft01">&#160;64&#160;AND IA-32 ARCHITECTURES</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft08">The Rapid Execution Engine<br/>—&#160;Arithmetic&#160;Logic Units (ALUs) run at&#160;twice the&#160;processor&#160;frequency&#160;<br/>—&#160;Basic integer&#160;operations&#160;can dispatch in&#160;1/2 processor clock&#160;tick</p>
<p style="position:absolute;top:170px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:171px;left:95px;white-space:nowrap" class="ft07">Hyper-Pipelined&#160;Technology<br/>—&#160;Deep&#160;pipeline to&#160;enable industry-leading clock rates for&#160;desktop&#160;PCs&#160;and&#160;servers<br/>—&#160;Frequency headroom&#160;and scalability to&#160;continue&#160;leadership into&#160;the&#160;future</p>
<p style="position:absolute;top:241px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:241px;left:95px;white-space:nowrap" class="ft08">Advanced&#160;Dynamic&#160;Execution<br/>—&#160;Deep,&#160;out-of-order, speculative&#160;execution engine</p>
<p style="position:absolute;top:291px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:289px;left:146px;white-space:nowrap" class="ft04">Up&#160;to&#160;126&#160;instructions&#160;in flight</p>
<p style="position:absolute;top:315px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:313px;left:146px;white-space:nowrap" class="ft04">Up&#160;to&#160;48&#160;loads and&#160;24&#160;stores&#160;in pipeline</p>
<p style="position:absolute;top:311px;left:412px;white-space:nowrap" class="ft06">1</p>
<p style="position:absolute;top:337px;left:95px;white-space:nowrap" class="ft04">—&#160;Enhanced branch&#160;prediction capability</p>
<p style="position:absolute;top:363px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:361px;left:146px;white-space:nowrap" class="ft04">Reduces&#160;the&#160;misprediction penalty associated&#160;with deeper&#160;pipelines&#160;</p>
<p style="position:absolute;top:387px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:385px;left:146px;white-space:nowrap" class="ft04">Advanced branch prediction algorithm</p>
<p style="position:absolute;top:411px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:409px;left:146px;white-space:nowrap" class="ft04">4K-entry&#160;branch&#160;target array</p>
<p style="position:absolute;top:431px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:432px;left:95px;white-space:nowrap" class="ft08">New cache&#160;subsystem<br/>—&#160;First level&#160;caches</p>
<p style="position:absolute;top:481px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:480px;left:146px;white-space:nowrap" class="ft04">Advanced Execution Trace&#160;Cache&#160;stores&#160;decoded&#160;instructions</p>
<p style="position:absolute;top:505px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:504px;left:146px;white-space:nowrap" class="ft04">Execution Trace&#160;Cache removes decoder&#160;latency from&#160;main execution&#160;loops</p>
<p style="position:absolute;top:529px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:528px;left:146px;white-space:nowrap" class="ft04">Execution Trace&#160;Cache integrates&#160;path of&#160;program execution&#160;flow into&#160;a single&#160;line</p>
<p style="position:absolute;top:553px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:552px;left:146px;white-space:nowrap" class="ft04">Low latency&#160;data cache</p>
<p style="position:absolute;top:576px;left:94px;white-space:nowrap" class="ft04">—&#160;Second level&#160;cache</p>
<p style="position:absolute;top:601px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:600px;left:146px;white-space:nowrap" class="ft04">Full-speed,&#160;unified 8-way&#160;Level&#160;2 on-die Advance Transfer&#160;Cache</p>
<p style="position:absolute;top:625px;left:120px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:624px;left:146px;white-space:nowrap" class="ft04">Bandwidth&#160;and&#160;performance&#160;increases with processor frequency</p>
<p style="position:absolute;top:646px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:646px;left:95px;white-space:nowrap" class="ft08">High-performance,&#160;quad-pumped&#160;bus interface&#160;to the&#160;Intel NetBurst&#160;microarchitecture system&#160;bus<br/>—&#160;Supports&#160;quad-pumped, scalable bus clock&#160;to achieve up to 4X&#160;effective&#160;speed<br/>—&#160;Capable&#160;of&#160;delivering&#160;up to&#160;8.5&#160;GBytes of bandwidth per second</p>
<p style="position:absolute;top:716px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:717px;left:95px;white-space:nowrap" class="ft04">Superscalar issue&#160;to enable parallelism</p>
<p style="position:absolute;top:739px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:739px;left:95px;white-space:nowrap" class="ft04">Expanded hardware&#160;registers with renaming&#160;to avoid register name&#160;space&#160;limitations</p>
<p style="position:absolute;top:761px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:762px;left:95px;white-space:nowrap" class="ft04">64-byte&#160;cache&#160;line size&#160;(transfers&#160;data&#160;up&#160;to&#160;two lines per sector)</p>
<p style="position:absolute;top:786px;left:69px;white-space:nowrap" class="ft09"><a href="o_7281d5ea06a5b67a-40.html">Figure 2-2 is&#160;</a>an overview&#160;of&#160;the Intel&#160;NetBurst microarchitecture. This microarchitecture&#160;pipeline is&#160;made&#160;up of&#160;<br/>three&#160;sections: (1) the&#160;front&#160;end pipeline,&#160;(2) the&#160;out-of-order&#160;execution core,&#160;and&#160;(3)&#160;the retirement unit.&#160;</p>
<p style="position:absolute;top:1038px;left:69px;white-space:nowrap" class="ft04">1.&#160;Intel 64&#160;and&#160;IA-32 processors based on&#160;the&#160;Intel NetBurst&#160;microarchitecture at&#160;90 nm&#160;process can handle more&#160;than 24 stores in&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft04">flight.</p>
</div>
</body>
</html>
