// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dataflow_in_loop_out_HH_
#define _dataflow_in_loop_out_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "inner_proc.h"

namespace ap_rtl {

struct dataflow_in_loop_out : public sc_module {
    // Port declarations 24
    sc_out< sc_lv<8> > img_0_data_stream_0_V_din;
    sc_in< sc_logic > img_0_data_stream_0_V_full_n;
    sc_out< sc_logic > img_0_data_stream_0_V_write;
    sc_out< sc_lv<8> > img_0_data_stream_1_V_din;
    sc_in< sc_logic > img_0_data_stream_1_V_full_n;
    sc_out< sc_logic > img_0_data_stream_1_V_write;
    sc_out< sc_lv<8> > img_0_data_stream_2_V_din;
    sc_in< sc_logic > img_0_data_stream_2_V_full_n;
    sc_out< sc_logic > img_0_data_stream_2_V_write;
    sc_in< sc_lv<18> > im_V;
    sc_in< sc_lv<3> > v_assign;
    sc_in< sc_lv<18> > re_V;
    sc_in< sc_lv<18> > zoom_factor_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > im_V_ap_vld;
    sc_in< sc_logic > v_assign_ap_vld;
    sc_in< sc_logic > re_V_ap_vld;
    sc_in< sc_logic > zoom_factor_V_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;


    // Module declarations
    dataflow_in_loop_out(sc_module_name name);
    SC_HAS_PROCESS(dataflow_in_loop_out);

    ~dataflow_in_loop_out();

    sc_trace_file* mVcdFile;

    inner_proc* inner_proc_U0;
    sc_signal< sc_logic > inner_proc_U0_ap_start;
    sc_signal< sc_logic > inner_proc_U0_ap_done;
    sc_signal< sc_logic > inner_proc_U0_ap_continue;
    sc_signal< sc_logic > inner_proc_U0_ap_idle;
    sc_signal< sc_logic > inner_proc_U0_ap_ready;
    sc_signal< sc_lv<8> > inner_proc_U0_img_0_data_stream_0_V_din;
    sc_signal< sc_logic > inner_proc_U0_img_0_data_stream_0_V_write;
    sc_signal< sc_lv<8> > inner_proc_U0_img_0_data_stream_1_V_din;
    sc_signal< sc_logic > inner_proc_U0_img_0_data_stream_1_V_write;
    sc_signal< sc_lv<8> > inner_proc_U0_img_0_data_stream_2_V_din;
    sc_signal< sc_logic > inner_proc_U0_img_0_data_stream_2_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > inner_proc_U0_start_full_n;
    sc_signal< sc_logic > inner_proc_U0_start_write;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_img_0_data_stream_0_V_din();
    void thread_img_0_data_stream_0_V_write();
    void thread_img_0_data_stream_1_V_din();
    void thread_img_0_data_stream_1_V_write();
    void thread_img_0_data_stream_2_V_din();
    void thread_img_0_data_stream_2_V_write();
    void thread_inner_proc_U0_ap_continue();
    void thread_inner_proc_U0_ap_start();
    void thread_inner_proc_U0_start_full_n();
    void thread_inner_proc_U0_start_write();
};

}

using namespace ap_rtl;

#endif
