AArch64 MP+dmb+addr

{
  0: X0 = x  ; 1: X0 = x     ;
  0: X1 = y  ; 1: X1 = y     ;
}

P0           | P1            ;
MOV W2, #1   | LDR W2, [X1]   ;
STR W2, [X0] | EOR W4, W2, W2 ;
DMB ST       | ORR X0, X0, X4 ;
STR W2, [X1] | LDR W3, [X0]   ;

exists (1: X2 = 1 /\ 1: X3 = 0)

