
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.53

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.47 source latency rd_ptr[4]$_DFFE_PN0P_/CLK ^
  -0.48 target latency mem[4][5]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: almost_empty_reg$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net25 (net)
                  0.10    0.00    1.10 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     2    0.10    0.27    0.26    1.35 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net3 (net)
                  0.27    0.00    1.35 ^ almost_empty_reg$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  1.35   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.09    0.07    0.18    0.47 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.47 ^ almost_empty_reg$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.47   clock reconvergence pessimism
                          0.05    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: wr_data[7] (input port clocked by core_clock)
Endpoint: mem[6][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v wr_data[7] (in)
                                         wr_data[7] (net)
                  0.00    0.00    0.20 v input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.25    0.15    0.18    0.38 v input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net11 (net)
                  0.15    0.00    0.38 v _507_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.60 v _507_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _109_ (net)
                  0.07    0.00    0.60 v mem[6][7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.10    0.07    0.18    0.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.48 ^ mem[6][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.08    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net25 (net)
                  0.10    0.00    1.10 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     2    0.10    0.27    0.26    1.35 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net3 (net)
                  0.27    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    20    0.27    0.28    0.25    1.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.28    0.00    1.61 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.61   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.09    0.07    0.18   10.47 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.47 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.47   clock reconvergence pessimism
                          0.08   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.07    0.18    0.48 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.47    0.94 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_addr[1] (net)
                  0.13    0.00    0.94 ^ _349_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    1.20 ^ _349_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _158_ (net)
                  0.30    0.00    1.20 ^ _350_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    1.44 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _159_ (net)
                  0.19    0.00    1.44 ^ _351_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.12    1.56 v _351_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _317_ (net)
                  0.15    0.00    1.56 v _671_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.29    1.85 v _671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _322_ (net)
                  0.16    0.00    1.85 v _341_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.15    0.31    2.15 v _341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _153_ (net)
                  0.15    0.00    2.15 v _345_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.11    0.28    0.21    2.36 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _156_ (net)
                  0.28    0.00    2.36 ^ _346_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     1    0.07    0.21    0.18    2.54 v _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         net16 (net)
                  0.21    0.00    2.54 v output15/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.73    3.27 v output15/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    3.27 v full (out)
                                  3.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net25 (net)
                  0.10    0.00    1.10 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     2    0.10    0.27    0.26    1.35 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net3 (net)
                  0.27    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    20    0.27    0.28    0.25    1.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.28    0.00    1.61 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.61   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.09    0.07    0.18   10.47 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.47 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.47   clock reconvergence pessimism
                          0.08   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.10    0.07    0.18    0.48 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.47    0.94 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_addr[1] (net)
                  0.13    0.00    0.94 ^ _349_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    1.20 ^ _349_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _158_ (net)
                  0.30    0.00    1.20 ^ _350_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    1.44 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _159_ (net)
                  0.19    0.00    1.44 ^ _351_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.12    1.56 v _351_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _317_ (net)
                  0.15    0.00    1.56 v _671_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.29    1.85 v _671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _322_ (net)
                  0.16    0.00    1.85 v _341_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.15    0.31    2.15 v _341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _153_ (net)
                  0.15    0.00    2.15 v _345_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.11    0.28    0.21    2.36 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _156_ (net)
                  0.28    0.00    2.36 ^ _346_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     1    0.07    0.21    0.18    2.54 v _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         net16 (net)
                  0.21    0.00    2.54 v output15/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.73    3.27 v output15/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    3.27 v full (out)
                                  3.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.421902894973755

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8650

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2805324196815491

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9611

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.47    0.94 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.20 ^ _349_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    1.44 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.12    1.56 v _351_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.43    1.99 ^ _671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.30    2.29 ^ _341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.15    2.44 v _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.34    2.78 v _415_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.20    2.98 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.20    3.18 v _444_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.28    3.46 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    3.46 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.46   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.47 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.47 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.47   clock reconvergence pessimism
  -0.13   10.35   library setup time
          10.35   data required time
---------------------------------------------------------
          10.35   data required time
          -3.46   data arrival time
---------------------------------------------------------
           6.89   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[5][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[5][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[5][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.83 ^ mem[5][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.99 ^ _492_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.99 ^ mem[5][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[5][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.48   clock reconvergence pessimism
   0.02    0.50   library hold time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4737

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4743

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.2704

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.5296

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
199.657534

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.69e-02   4.45e-03   8.80e-08   3.13e-02  29.3%
Combinational          3.20e-02   1.56e-02   1.01e-07   4.77e-02  44.5%
Clock                  2.05e-02   7.51e-03   3.72e-07   2.80e-02  26.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.94e-02   2.76e-02   5.62e-07   1.07e-01 100.0%
                          74.2%      25.8%       0.0%
