Analysis & Synthesis report for async_fifo_dw_simplex_top
Mon Jul 20 17:13:34 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |async_fifo_dw_simplex_top
 14. Parameter Settings for User Entity Instance: adr_gen:fifo_a_wr_adr
 15. Parameter Settings for User Entity Instance: adr_gen:fifo_a_rd_adr
 16. Parameter Settings for User Entity Instance: adr_gen:fifo_b_wr_adr
 17. Parameter Settings for User Entity Instance: adr_gen:fifo_b_rd_adr
 18. Parameter Settings for User Entity Instance: vfifo_dual_port_ram_dc_dw:dpram
 19. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1
 20. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component
 21. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component
 22. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component
 23. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2
 24. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component
 25. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component
 26. Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component
 27. Parameter Settings for Inferred Entity Instance: vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 20 17:13:34 2015        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; async_fifo_dw_simplex_top                    ;
; Top-level Entity Name              ; async_fifo_dw_simplex_top                    ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 69                                           ;
;     Total combinational functions  ; 65                                           ;
;     Dedicated logic registers      ; 36                                           ;
; Total registers                    ; 36                                           ;
; Total pins                         ; 44                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 256                                          ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+--------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                       ; Setting                   ; Default Value             ;
+--------------------------------------------------------------+---------------------------+---------------------------+
; Top-level entity name                                        ; async_fifo_dw_simplex_top ; async_fifo_dw_simplex_top ;
; Family name                                                  ; Cyclone III               ; Stratix II                ;
; Power-Up Don't Care                                          ; Off                       ; On                        ;
; Use Generated Physical Constraints File                      ; Off                       ;                           ;
; Use smart compilation                                        ; Off                       ; Off                       ;
; Restructure Multiplexers                                     ; Auto                      ; Auto                      ;
; Create Debugging Nodes for IP Cores                          ; Off                       ; Off                       ;
; Preserve fewer node names                                    ; On                        ; On                        ;
; Disable OpenCore Plus hardware evaluation                    ; Off                       ; Off                       ;
; Verilog Version                                              ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                 ; VHDL93                    ; VHDL93                    ;
; State Machine Processing                                     ; Auto                      ; Auto                      ;
; Safe State Machine                                           ; Off                       ; Off                       ;
; Extract Verilog State Machines                               ; On                        ; On                        ;
; Extract VHDL State Machines                                  ; On                        ; On                        ;
; Ignore Verilog initial constructs                            ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                   ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops               ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                        ; On                        ;
; Parallel Synthesis                                           ; Off                       ; Off                       ;
; DSP Block Balancing                                          ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                           ; On                        ; On                        ;
; Remove Redundant Logic Cells                                 ; Off                       ; Off                       ;
; Remove Duplicate Registers                                   ; On                        ; On                        ;
; Ignore CARRY Buffers                                         ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                       ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                        ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                    ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                         ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                          ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                               ; Off                       ; Off                       ;
; Optimization Technique                                       ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                           ; 70                        ; 70                        ;
; Auto Carry Chains                                            ; On                        ; On                        ;
; Auto Open-Drain Pins                                         ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                       ; Off                       ;
; Auto ROM Replacement                                         ; On                        ; On                        ;
; Auto RAM Replacement                                         ; On                        ; On                        ;
; Auto DSP Block Replacement                                   ; On                        ; On                        ;
; Auto Shift Register Replacement                              ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                ; On                        ; On                        ;
; Strict RAM Replacement                                       ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                            ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                       ; Off                       ; Off                       ;
; Auto RAM Block Balancing                                     ; On                        ; On                        ;
; Auto RAM to Logic Cell Conversion                            ; Off                       ; Off                       ;
; Auto Resource Sharing                                        ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                           ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                           ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing          ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives            ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                      ; Off                       ; Off                       ;
; Show Parameter Settings Tables in Synthesis Report           ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                           ; Off                       ; Off                       ;
; Synchronization Register Chain Length                        ; 2                         ; 2                         ;
; PowerPlay Power Optimization                                 ; Normal compilation        ; Normal compilation        ;
; HDL message level                                            ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages              ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                       ; 100                       ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                       ; 100                       ;
; Clock MUX Protection                                         ; On                        ; On                        ;
; Auto Gated Clock Conversion                                  ; Off                       ; Off                       ;
; Block Design Naming                                          ; Auto                      ; Auto                      ;
; SDC constraint protection                                    ; Off                       ; Off                       ;
; Synthesis Effort                                             ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                        ; On                        ;
; Analysis & Synthesis Message Level                           ; Medium                    ; Medium                    ;
+--------------------------------------------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                              ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; ../rtl/versatile_fifo/async_fifo_dw_simplex_top.v          ; yes             ; User Verilog HDL File        ; D:/griffin/edevel00388_grifc_slite/tsbs/common_rtl_library/tsb/ip/rtl/versatile_fifo/async_fifo_dw_simplex_top.v          ;
; ../rtl/versatile_fifo/dff_sr.v                             ; yes             ; User Verilog HDL File        ; D:/griffin/edevel00388_grifc_slite/tsbs/common_rtl_library/tsb/ip/rtl/versatile_fifo/dff_sr.v                             ;
; ../rtl/versatile_fifo/versatile_fifo_async_cmp.v           ; yes             ; User Verilog HDL File        ; D:/griffin/edevel00388_grifc_slite/tsbs/common_rtl_library/tsb/ip/rtl/versatile_fifo/versatile_fifo_async_cmp.v           ;
; ../rtl/versatile_fifo/versatile_fifo_dual_port_ram.v       ; yes             ; User Verilog HDL File        ; D:/griffin/edevel00388_grifc_slite/tsbs/common_rtl_library/tsb/ip/rtl/versatile_fifo/versatile_fifo_dual_port_ram.v       ;
; ../rtl/versatile_fifo/versatile_fifo_dual_port_ram_dc_dw.v ; yes             ; User Verilog HDL File        ; D:/griffin/edevel00388_grifc_slite/tsbs/common_rtl_library/tsb/ip/rtl/versatile_fifo/versatile_fifo_dual_port_ram_dc_dw.v ;
; lpm_ff.tdf                                                 ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf                                                                ;
; lpm_constant.inc                                           ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;
; aglobal90.inc                                              ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                                             ;
; altsyncram.tdf                                             ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;
; lpm_mux.inc                                                ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;
; lpm_decode.inc                                             ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;
; altrom.inc                                                 ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                                                ;
; altram.inc                                                 ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                                                ;
; altdpram.inc                                               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                                              ;
; altqpram.inc                                               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                                              ;
; db/altsyncram_9012.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/griffin/edevel00388_grifc_slite/tsbs/common_rtl_library/tsb/ip/sim/db/altsyncram_9012.tdf                              ;
+------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 69          ;
;                                             ;             ;
; Total combinational functions               ; 65          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 20          ;
;     -- 3 input functions                    ; 26          ;
;     -- <=2 input functions                  ; 19          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 65          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 36          ;
;     -- Dedicated logic registers            ; 36          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 44          ;
; Total memory bits                           ; 256         ;
; Maximum fan-out node                        ; a_clk~input ;
; Maximum fan-out                             ; 26          ;
; Total fan-out                               ; 505         ;
; Average fan-out                             ; 2.56        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |async_fifo_dw_simplex_top                ; 65 (9)            ; 36 (0)       ; 256         ; 0            ; 0       ; 0         ; 44   ; 0            ; |async_fifo_dw_simplex_top                                                                                     ; work         ;
;    |adr_gen:fifo_a_rd_adr|                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_rd_adr                                                               ; work         ;
;    |adr_gen:fifo_a_wr_adr|                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|adr_gen:fifo_a_wr_adr                                                               ; work         ;
;    |adr_gen:fifo_b_rd_adr|                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_rd_adr                                                               ; work         ;
;    |adr_gen:fifo_b_wr_adr|                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|adr_gen:fifo_b_wr_adr                                                               ; work         ;
;    |versatile_fifo_async_cmp:cmp1|        ; 14 (7)            ; 4 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1                                                       ; work         ;
;       |dff_sr:dff_sr_dir|                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir                                     ; work         ;
;          |lpm_ff:lpm_ff_component|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component             ; work         ;
;       |dff_sr:dff_sr_empty0|              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0                                  ; work         ;
;          |lpm_ff:lpm_ff_component|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component          ; work         ;
;       |dff_sr:dff_sr_empty1|              ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1                                  ; work         ;
;          |lpm_ff:lpm_ff_component|        ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component          ; work         ;
;    |versatile_fifo_async_cmp:cmp2|        ; 14 (7)            ; 4 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2                                                       ; work         ;
;       |dff_sr:dff_sr_dir|                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir                                     ; work         ;
;          |lpm_ff:lpm_ff_component|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component             ; work         ;
;       |dff_sr:dff_sr_empty0|              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0                                  ; work         ;
;          |lpm_ff:lpm_ff_component|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component          ; work         ;
;       |dff_sr:dff_sr_empty1|              ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1                                  ; work         ;
;          |lpm_ff:lpm_ff_component|        ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component          ; work         ;
;    |vfifo_dual_port_ram_dc_dw:dpram|      ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram                                                     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0                                ; work         ;
;          |altsyncram_9012:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_fifo_dw_simplex_top|vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+-------------------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                             ; Reason for Removal                      ;
+-------------------------------------------------------------------------------------------+-----------------------------------------+
; adr_gen:fifo_b_rd_adr|q[4]                                                                ; Merged with adr_gen:fifo_b_rd_adr|qi[4] ;
; adr_gen:fifo_b_wr_adr|q[4]                                                                ; Merged with adr_gen:fifo_b_wr_adr|qi[4] ;
; adr_gen:fifo_a_rd_adr|q[4]                                                                ; Merged with adr_gen:fifo_a_rd_adr|qi[4] ;
; adr_gen:fifo_a_wr_adr|q[4]                                                                ; Merged with adr_gen:fifo_a_wr_adr|qi[4] ;
; versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]~_emulated ; Stuck at GND due to stuck port clock    ;
; versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]~_emulated ; Stuck at GND due to stuck port clock    ;
; Total Number of Removed Registers = 6                                                     ;                                         ;
+-------------------------------------------------------------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; versatile_fifo_async_cmp:cmp2|fifo_empty  ; 1       ;
; versatile_fifo_async_cmp:cmp1|fifo_empty  ; 1       ;
; versatile_fifo_async_cmp:cmp2|fifo_empty2 ; 1       ;
; versatile_fifo_async_cmp:cmp1|fifo_empty2 ; 1       ;
; Total number of inverted registers = 4    ;         ;
+-------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                          ;
+----------------------------------------+---------------------------------------+------+
; Register Name                          ; Megafunction                          ; Type ;
+----------------------------------------+---------------------------------------+------+
; vfifo_dual_port_ram_dc_dw:dpram|q_a[0] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_a[1] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_a[2] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_a[3] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_a[4] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_a[5] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_a[6] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_a[7] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[0] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[1] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[2] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[3] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[4] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[5] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[6] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
; vfifo_dual_port_ram_dc_dw:dpram|q_b[7] ; vfifo_dual_port_ram_dc_dw:dpram|ram~0 ; RAM  ;
+----------------------------------------+---------------------------------------+------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0|altsyncram_9012:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |async_fifo_dw_simplex_top ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                   ;
; addr_width     ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adr_gen:fifo_a_wr_adr ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; length         ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adr_gen:fifo_a_rd_adr ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; length         ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adr_gen:fifo_b_wr_adr ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; length         ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adr_gen:fifo_b_rd_adr ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; length         ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vfifo_dual_port_ram_dc_dw:dpram ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                      ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; ADDR_WIDTH     ; 4     ; Signed Integer                                    ;
; N              ; 3     ; Signed Integer                                    ;
; Q1             ; 00    ; Unsigned Binary                                   ;
; Q2             ; 01    ; Unsigned Binary                                   ;
; Q3             ; 11    ; Unsigned Binary                                   ;
; Q4             ; 10    ; Unsigned Binary                                   ;
; going_empty    ; 0     ; Unsigned Binary                                   ;
; going_full     ; 1     ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1           ; Signed Integer                                                                ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                       ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1           ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1           ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; ADDR_WIDTH     ; 4     ; Signed Integer                                    ;
; N              ; 3     ; Signed Integer                                    ;
; Q1             ; 00    ; Unsigned Binary                                   ;
; Q2             ; 01    ; Unsigned Binary                                   ;
; Q3             ; 11    ; Unsigned Binary                                   ;
; Q4             ; 10    ; Unsigned Binary                                   ;
; going_empty    ; 0     ; Unsigned Binary                                   ;
; going_full     ; 1     ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1           ; Signed Integer                                                                ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                       ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1           ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1           ; Signed Integer                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                          ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                          ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------+------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                           ;
+------------------------------------+-----------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                        ;
; WIDTH_A                            ; 8               ; Untyped                                        ;
; WIDTHAD_A                          ; 5               ; Untyped                                        ;
; NUMWORDS_A                         ; 32              ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                        ;
; WIDTH_B                            ; 8               ; Untyped                                        ;
; WIDTHAD_B                          ; 5               ; Untyped                                        ;
; NUMWORDS_B                         ; 32              ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                        ;
; BYTE_SIZE                          ; 8               ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                        ;
; INIT_FILE                          ; UNUSED          ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone III     ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_9012 ; Untyped                                        ;
+------------------------------------+-----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; clock ; Input ; Info     ; Stuck at VCC                                     ;
; data  ; Input ; Info     ; Stuck at VCC                                     ;
+-------+-------+----------+--------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 20 17:13:33 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off async_fifo_dw_simplex_top -c async_fifo_dw_simplex_top
Info: Found 2 design units, including 2 entities, in source file ../rtl/versatile_fifo/async_fifo_dw_simplex_top.v
    Info: Found entity 1: adr_gen
    Info: Found entity 2: async_fifo_dw_simplex_top
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/async_fifo_mq.v
    Info: Found entity 1: async_fifo_mq
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/async_fifo_mq_md.v
    Info: Found entity 1: async_fifo_mq_md
Info: Found 0 design units, including 0 entities, in source file ../rtl/versatile_fifo/copyright.v
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/dff_sr.v
    Info: Found entity 1: dff_sr
Info: Found 0 design units, including 0 entities, in source file ../rtl/versatile_fifo/gray_counter_defines.v
Warning (10274): Verilog HDL macro warning at sd_counter_defines.v(3): overriding existing definition for macro "CNT_MODULE_NAME", which was defined in "../rtl/versatile_fifo/gray_counter_defines.v", line 3
Warning (10274): Verilog HDL macro warning at sd_counter_defines.v(16): overriding existing definition for macro "CNT_LENGTH", which was defined in "../rtl/versatile_fifo/gray_counter_defines.v", line 14
Info: Found 0 design units, including 0 entities, in source file ../rtl/versatile_fifo/sd_counter_defines.v
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/sd_fifo.v
    Info: Found entity 1: sd_fifo
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/versatile_fifo_async_cmp.v
    Info: Found entity 1: versatile_fifo_async_cmp
Critical Warning (10191): Verilog HDL Compiler Directive warning at versatile_fifo_dual_port_ram.v(6): text macro "TYPE" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at versatile_fifo_dual_port_ram.v(58): text macro "SYN" is undefined
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/versatile_fifo_dual_port_ram.v
    Info: Found entity 1: vfifo_dual_port_ram_
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/versatile_fifo_dual_port_ram_dc_dw.v
    Info: Found entity 1: vfifo_dual_port_ram_dc_dw
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/versatile_fifo_dual_port_ram_dc_sw.v
    Info: Found entity 1: vfifo_dual_port_ram_dc_sw
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/versatile_fifo_dual_port_ram_sc_dw.v
    Info: Found entity 1: vfifo_dual_port_ram_sc_dw
Info: Found 1 design units, including 1 entities, in source file ../rtl/versatile_fifo/versatile_fifo_dual_port_ram_sc_sw.v
    Info: Found entity 1: vfifo_dual_port_ram_sc_sw
Info: Elaborating entity "async_fifo_dw_simplex_top" for the top level hierarchy
Info: Elaborating entity "adr_gen" for hierarchy "adr_gen:fifo_a_wr_adr"
Info: Elaborating entity "vfifo_dual_port_ram_dc_dw" for hierarchy "vfifo_dual_port_ram_dc_dw:dpram"
Info: Elaborating entity "versatile_fifo_async_cmp" for hierarchy "versatile_fifo_async_cmp:cmp1"
Info: Elaborating entity "dff_sr" for hierarchy "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir"
Info: Elaborating entity "lpm_ff" for hierarchy "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "1"
Warning: Inferred dual-clock RAM node "vfifo_dual_port_ram_dc_dw:dpram|ram~0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "vfifo_dual_port_ram_dc_dw:dpram|ram~0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_REG_B set to CLOCK1
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info: Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
Info: Elaborated megafunction instantiation "vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "vfifo_dual_port_ram_dc_dw:dpram|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_REG_B" = "CLOCK1"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_B" = "OLD_DATA"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9012.tdf
    Info: Found entity 1: altsyncram_9012
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]" is converted into an equivalent circuit using register "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]~_emulated" and latch "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]~latch"
    Warning (13310): Register "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]" is converted into an equivalent circuit using register "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]~_emulated" and latch "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]~latch"
    Warning (13310): Register "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0]" is converted into an equivalent circuit using register "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0]~_emulated" and latch "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]~latch"
    Warning (13310): Register "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]" is converted into an equivalent circuit using register "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]~_emulated" and latch "versatile_fifo_async_cmp:cmp1|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]~latch"
    Warning (13310): Register "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]" is converted into an equivalent circuit using register "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]~_emulated" and latch "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_dir|lpm_ff:lpm_ff_component|dffs[0]~latch"
    Warning (13310): Register "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0]" is converted into an equivalent circuit using register "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty0|lpm_ff:lpm_ff_component|dffs[0]~_emulated" and latch "versatile_fifo_async_cmp:cmp2|dff_sr:dff_sr_empty1|lpm_ff:lpm_ff_component|dffs[0]~latch"
Info: Implemented 123 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 20 output pins
    Info: Implemented 71 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Mon Jul 20 17:13:34 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


