#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26d12d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26d1460 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x26c83a0 .functor NOT 1, L_0x26fd9b0, C4<0>, C4<0>, C4<0>;
L_0x26c8c60 .functor XOR 2, L_0x26fd640, L_0x26fd6e0, C4<00>, C4<00>;
L_0x26fd8a0 .functor XOR 2, L_0x26c8c60, L_0x26fd7d0, C4<00>, C4<00>;
v0x26fb430_0 .net *"_ivl_10", 1 0, L_0x26fd7d0;  1 drivers
v0x26fb530_0 .net *"_ivl_12", 1 0, L_0x26fd8a0;  1 drivers
v0x26fb610_0 .net *"_ivl_2", 1 0, L_0x26fd5a0;  1 drivers
v0x26fb6d0_0 .net *"_ivl_4", 1 0, L_0x26fd640;  1 drivers
v0x26fb7b0_0 .net *"_ivl_6", 1 0, L_0x26fd6e0;  1 drivers
v0x26fb8e0_0 .net *"_ivl_8", 1 0, L_0x26c8c60;  1 drivers
v0x26fb9c0_0 .var "clk", 0 0;
v0x26fba60_0 .net "in", 2 0, v0x26fa1c0_0;  1 drivers
v0x26fbb00_0 .net "out_dut", 1 0, L_0x26fd060;  1 drivers
v0x26fbc50_0 .net "out_ref", 1 0, L_0x26fc9f0;  1 drivers
v0x26fbd20_0 .var/2u "stats1", 159 0;
v0x26fbde0_0 .var/2u "strobe", 0 0;
v0x26fbea0_0 .net "tb_match", 0 0, L_0x26fd9b0;  1 drivers
v0x26fbf60_0 .net "tb_mismatch", 0 0, L_0x26c83a0;  1 drivers
v0x26fc020_0 .net "wavedrom_enable", 0 0, v0x26fa280_0;  1 drivers
v0x26fc0f0_0 .net "wavedrom_title", 511 0, v0x26fa320_0;  1 drivers
L_0x26fd5a0 .concat [ 2 0 0 0], L_0x26fc9f0;
L_0x26fd640 .concat [ 2 0 0 0], L_0x26fc9f0;
L_0x26fd6e0 .concat [ 2 0 0 0], L_0x26fd060;
L_0x26fd7d0 .concat [ 2 0 0 0], L_0x26fc9f0;
L_0x26fd9b0 .cmp/eeq 2, L_0x26fd5a0, L_0x26fd8a0;
S_0x26d15f0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x26d1460;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x26c8610_0 .net *"_ivl_1", 0 0, L_0x26fc220;  1 drivers
L_0x7f34415cd060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26c86b0_0 .net *"_ivl_11", 0 0, L_0x7f34415cd060;  1 drivers
v0x26be0b0_0 .net *"_ivl_12", 1 0, L_0x26fc690;  1 drivers
v0x26f90f0_0 .net *"_ivl_15", 0 0, L_0x26fc7d0;  1 drivers
v0x26f91d0_0 .net *"_ivl_16", 1 0, L_0x26fc8b0;  1 drivers
L_0x7f34415cd0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26f9300_0 .net *"_ivl_19", 0 0, L_0x7f34415cd0a8;  1 drivers
v0x26f93e0_0 .net *"_ivl_2", 1 0, L_0x26fc380;  1 drivers
L_0x7f34415cd018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26f94c0_0 .net *"_ivl_5", 0 0, L_0x7f34415cd018;  1 drivers
v0x26f95a0_0 .net *"_ivl_7", 0 0, L_0x26fc450;  1 drivers
v0x26f9680_0 .net *"_ivl_8", 1 0, L_0x26fc4f0;  1 drivers
v0x26f9760_0 .net "in", 2 0, v0x26fa1c0_0;  alias, 1 drivers
v0x26f9840_0 .net "out", 1 0, L_0x26fc9f0;  alias, 1 drivers
L_0x26fc220 .part v0x26fa1c0_0, 0, 1;
L_0x26fc380 .concat [ 1 1 0 0], L_0x26fc220, L_0x7f34415cd018;
L_0x26fc450 .part v0x26fa1c0_0, 1, 1;
L_0x26fc4f0 .concat [ 1 1 0 0], L_0x26fc450, L_0x7f34415cd060;
L_0x26fc690 .arith/sum 2, L_0x26fc380, L_0x26fc4f0;
L_0x26fc7d0 .part v0x26fa1c0_0, 2, 1;
L_0x26fc8b0 .concat [ 1 1 0 0], L_0x26fc7d0, L_0x7f34415cd0a8;
L_0x26fc9f0 .arith/sum 2, L_0x26fc690, L_0x26fc8b0;
S_0x26f9980 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x26d1460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x26fa100_0 .net "clk", 0 0, v0x26fb9c0_0;  1 drivers
v0x26fa1c0_0 .var "in", 2 0;
v0x26fa280_0 .var "wavedrom_enable", 0 0;
v0x26fa320_0 .var "wavedrom_title", 511 0;
E_0x26cd710/0 .event negedge, v0x26fa100_0;
E_0x26cd710/1 .event posedge, v0x26fa100_0;
E_0x26cd710 .event/or E_0x26cd710/0, E_0x26cd710/1;
E_0x26cd380 .event negedge, v0x26fa100_0;
E_0x26cd750 .event posedge, v0x26fa100_0;
S_0x26f9c00 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x26f9980;
 .timescale -12 -12;
v0x26f9e00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26f9f00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x26f9980;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26fa460 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x26d1460;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
L_0x26bdfe0 .functor XOR 1, L_0x26fd1e0, L_0x26fd280, C4<0>, C4<0>;
L_0x26d1d90 .functor XOR 1, L_0x26bdfe0, L_0x26fd410, C4<0>, C4<0>;
v0x26fa690_0 .net *"_ivl_10", 0 0, L_0x26fcf20;  1 drivers
v0x26fa790_0 .net *"_ivl_16", 0 0, L_0x26fd1e0;  1 drivers
v0x26fa870_0 .net *"_ivl_18", 0 0, L_0x26fd280;  1 drivers
v0x26fa930_0 .net *"_ivl_19", 0 0, L_0x26bdfe0;  1 drivers
v0x26faa10_0 .net *"_ivl_22", 0 0, L_0x26fd410;  1 drivers
v0x26fab40_0 .net *"_ivl_23", 0 0, L_0x26d1d90;  1 drivers
v0x26fac20_0 .net *"_ivl_3", 0 0, L_0x26fcbd0;  1 drivers
v0x26fad00_0 .net *"_ivl_5", 0 0, L_0x26fcc70;  1 drivers
v0x26fade0_0 .net *"_ivl_6", 0 0, L_0x26fcd10;  1 drivers
v0x26faf50_0 .net *"_ivl_9", 0 0, L_0x26fce50;  1 drivers
v0x26fb030_0 .net "in", 2 0, v0x26fa1c0_0;  alias, 1 drivers
v0x26fb0f0_0 .net "out", 1 0, L_0x26fd060;  alias, 1 drivers
L_0x26fcbd0 .part v0x26fa1c0_0, 2, 1;
L_0x26fcc70 .part v0x26fa1c0_0, 1, 1;
L_0x26fcd10 .arith/sum 1, L_0x26fcbd0, L_0x26fcc70;
L_0x26fce50 .part v0x26fa1c0_0, 0, 1;
L_0x26fcf20 .arith/sum 1, L_0x26fcd10, L_0x26fce50;
L_0x26fd060 .concat8 [ 1 1 0 0], L_0x26d1d90, L_0x26fcf20;
L_0x26fd1e0 .part v0x26fa1c0_0, 2, 1;
L_0x26fd280 .part v0x26fa1c0_0, 1, 1;
L_0x26fd410 .part v0x26fa1c0_0, 0, 1;
S_0x26fb230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x26d1460;
 .timescale -12 -12;
E_0x26b89f0 .event anyedge, v0x26fbde0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26fbde0_0;
    %nor/r;
    %assign/vec4 v0x26fbde0_0, 0;
    %wait E_0x26b89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26f9980;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x26fa1c0_0, 0;
    %wait E_0x26cd380;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26cd750;
    %load/vec4 v0x26fa1c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x26fa1c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x26cd380;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26f9f00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26cd710;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x26fa1c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26d1460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbde0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26d1460;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26fb9c0_0;
    %inv;
    %store/vec4 v0x26fb9c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26d1460;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26fa100_0, v0x26fbf60_0, v0x26fba60_0, v0x26fbc50_0, v0x26fbb00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26d1460;
T_7 ;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26d1460;
T_8 ;
    %wait E_0x26cd710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26fbd20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fbd20_0, 4, 32;
    %load/vec4 v0x26fbea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fbd20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26fbd20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fbd20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26fbc50_0;
    %load/vec4 v0x26fbc50_0;
    %load/vec4 v0x26fbb00_0;
    %xor;
    %load/vec4 v0x26fbc50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fbd20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26fbd20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26fbd20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/popcount3/iter0/response17/top_module.sv";
