\hypertarget{structRCC__Type}{}\doxysection{RCC\+\_\+\+Type Struct Reference}
\label{structRCC__Type}\index{RCC\_Type@{RCC\_Type}}


{\ttfamily \#include $<$stm32f410rb.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a79294251588bee89d7c5404a49d5b4ac}{CR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a74a4f1bd7bfa711955dd5e14283a7a0f}{PLLCFGR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a8424fbf9730dbad68f8b44d2b59f5361}{CFGR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a2e06bfa71c9039f46d8bd672ae8fa108}{CIR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_ab4e77adb8d35e5f4a7c9f8d921ca26ed}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_abc98cddb71575cea3233f93e1decfba1}{RESERVED1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a703460a9346a3ae189650852052d0fc0}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a8e400d6b14b7564ddc3bfa559f4f84da}{APB2\+RSTR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a2e44909fc0c9d0e33e7a3e89fc764cee}{RESERVED2}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a51b6760f6731e80ec77ec7f2ba6b300b}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_ae057fc82d0c1b7f4116660cb12a712e1}{RESERVED3}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a4ebfbec666e5fe565a559a59f8da7fae}{APB1\+ENR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_addce15bda7760628c4ce315c5cc1d3b1}{APB2\+ENR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a76a3638955698715052af0c6b9104c81}{RESERVED4}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_aceb7cc7ac7cf2959c9d6aee0d0ef6094}{AHB1\+LPENR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a99ccbd0f76b919c7baacda6216c60ced}{RESERVED5}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a912caa5cea7d1adf00498fc768d37b5e}{APB1\+LPENR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a9fe97e5ac3051da7a4bfc365cbe1e803}{APB2\+LPENR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_af6caca96607ee890c15410af8dce13af}{RESERVED6}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_ad23f3a8b785b56b8ed3b267fef55eb90}{BDCR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a040570e270b99da0eac95b3cf508f10e}{CSR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_ad7ead29e15fd94a64d795dc3f1ca18ec}{RESERVED7}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_af9a4ee28e663f53b895e6c54ca2f1e74}{SSCGR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a42813f8cf18f6b659188dd0be53f6471}{RESERVED8}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a8a8441e23dab77d949e089ed2edc573a}{DCKCFGR}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_a04c734778a394a2099f6ff9b9bac1f1b}{RESERVED9}}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__Type_aa48d2ddd5f9ee0e60f111c4e5419ab66}{DCKCFGR2}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structRCC__Type_a51b6760f6731e80ec77ec7f2ba6b300b}\label{structRCC__Type_a51b6760f6731e80ec77ec7f2ba6b300b}} 
\index{RCC\_Type@{RCC\_Type}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+AHB1\+ENR}

0x30 (R/W) AHB1 peripheral clock enable \mbox{\Hypertarget{structRCC__Type_aceb7cc7ac7cf2959c9d6aee0d0ef6094}\label{structRCC__Type_aceb7cc7ac7cf2959c9d6aee0d0ef6094}} 
\index{RCC\_Type@{RCC\_Type}!AHB1LPENR@{AHB1LPENR}}
\index{AHB1LPENR@{AHB1LPENR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{AHB1LPENR}{AHB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+AHB1\+LPENR}

0x50 (R/W) AHB1 peripheral clock enable in low power mode \mbox{\Hypertarget{structRCC__Type_ab4e77adb8d35e5f4a7c9f8d921ca26ed}\label{structRCC__Type_ab4e77adb8d35e5f4a7c9f8d921ca26ed}} 
\index{RCC\_Type@{RCC\_Type}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+AHB1\+RSTR}

0x10 (R/W) AHB1 peripheral reset \mbox{\Hypertarget{structRCC__Type_a4ebfbec666e5fe565a559a59f8da7fae}\label{structRCC__Type_a4ebfbec666e5fe565a559a59f8da7fae}} 
\index{RCC\_Type@{RCC\_Type}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+APB1\+ENR}

0x40 (R/W) APB1 peripheral clock enable \mbox{\Hypertarget{structRCC__Type_a912caa5cea7d1adf00498fc768d37b5e}\label{structRCC__Type_a912caa5cea7d1adf00498fc768d37b5e}} 
\index{RCC\_Type@{RCC\_Type}!APB1LPENR@{APB1LPENR}}
\index{APB1LPENR@{APB1LPENR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{APB1LPENR}{APB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+APB1\+LPENR}

0x60 (R/W) APB1 peripheral clock enable in low power mode \mbox{\Hypertarget{structRCC__Type_a703460a9346a3ae189650852052d0fc0}\label{structRCC__Type_a703460a9346a3ae189650852052d0fc0}} 
\index{RCC\_Type@{RCC\_Type}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+APB1\+RSTR}

0x20 (R/W) APB1 peripheral reset \mbox{\Hypertarget{structRCC__Type_addce15bda7760628c4ce315c5cc1d3b1}\label{structRCC__Type_addce15bda7760628c4ce315c5cc1d3b1}} 
\index{RCC\_Type@{RCC\_Type}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+APB2\+ENR}

0x44 (R/W) APB2 peripheral clock enable \mbox{\Hypertarget{structRCC__Type_a9fe97e5ac3051da7a4bfc365cbe1e803}\label{structRCC__Type_a9fe97e5ac3051da7a4bfc365cbe1e803}} 
\index{RCC\_Type@{RCC\_Type}!APB2LPENR@{APB2LPENR}}
\index{APB2LPENR@{APB2LPENR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{APB2LPENR}{APB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+APB2\+LPENR}

0x64 (R/W) APB2 peripheral clock enable in low power mode \mbox{\Hypertarget{structRCC__Type_a8e400d6b14b7564ddc3bfa559f4f84da}\label{structRCC__Type_a8e400d6b14b7564ddc3bfa559f4f84da}} 
\index{RCC\_Type@{RCC\_Type}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+APB2\+RSTR}

0x24 (R/W) APB2 peripheral reset \mbox{\Hypertarget{structRCC__Type_ad23f3a8b785b56b8ed3b267fef55eb90}\label{structRCC__Type_ad23f3a8b785b56b8ed3b267fef55eb90}} 
\index{RCC\_Type@{RCC\_Type}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+BDCR}

0x70 (R/W) Backup domain control \mbox{\Hypertarget{structRCC__Type_a8424fbf9730dbad68f8b44d2b59f5361}\label{structRCC__Type_a8424fbf9730dbad68f8b44d2b59f5361}} 
\index{RCC\_Type@{RCC\_Type}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+CFGR}

0x08 (R/W) Clock configuration \mbox{\Hypertarget{structRCC__Type_a2e06bfa71c9039f46d8bd672ae8fa108}\label{structRCC__Type_a2e06bfa71c9039f46d8bd672ae8fa108}} 
\index{RCC\_Type@{RCC\_Type}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+CIR}

0x0C (R/W) Clock interrupt \mbox{\Hypertarget{structRCC__Type_a79294251588bee89d7c5404a49d5b4ac}\label{structRCC__Type_a79294251588bee89d7c5404a49d5b4ac}} 
\index{RCC\_Type@{RCC\_Type}!CR@{CR}}
\index{CR@{CR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+CR}

0x00 (R/W) Clock control \mbox{\Hypertarget{structRCC__Type_a040570e270b99da0eac95b3cf508f10e}\label{structRCC__Type_a040570e270b99da0eac95b3cf508f10e}} 
\index{RCC\_Type@{RCC\_Type}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+CSR}

0x74 (R/W) Clock control \& status \mbox{\Hypertarget{structRCC__Type_a8a8441e23dab77d949e089ed2edc573a}\label{structRCC__Type_a8a8441e23dab77d949e089ed2edc573a}} 
\index{RCC\_Type@{RCC\_Type}!DCKCFGR@{DCKCFGR}}
\index{DCKCFGR@{DCKCFGR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{DCKCFGR}{DCKCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+DCKCFGR}

0x8C (R/W) Dedicated Clocks Configuration \mbox{\Hypertarget{structRCC__Type_aa48d2ddd5f9ee0e60f111c4e5419ab66}\label{structRCC__Type_aa48d2ddd5f9ee0e60f111c4e5419ab66}} 
\index{RCC\_Type@{RCC\_Type}!DCKCFGR2@{DCKCFGR2}}
\index{DCKCFGR2@{DCKCFGR2}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{DCKCFGR2}{DCKCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+DCKCFGR2}

0x94 (R/W) Dedicated Clocks Configuration 2 \mbox{\Hypertarget{structRCC__Type_a74a4f1bd7bfa711955dd5e14283a7a0f}\label{structRCC__Type_a74a4f1bd7bfa711955dd5e14283a7a0f}} 
\index{RCC\_Type@{RCC\_Type}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+PLLCFGR}

0x04 (R/W) PLL configuration \mbox{\Hypertarget{structRCC__Type_abc98cddb71575cea3233f93e1decfba1}\label{structRCC__Type_abc98cddb71575cea3233f93e1decfba1}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED1\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_a2e44909fc0c9d0e33e7a3e89fc764cee}\label{structRCC__Type_a2e44909fc0c9d0e33e7a3e89fc764cee}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED2\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_ae057fc82d0c1b7f4116660cb12a712e1}\label{structRCC__Type_ae057fc82d0c1b7f4116660cb12a712e1}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED3\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_a76a3638955698715052af0c6b9104c81}\label{structRCC__Type_a76a3638955698715052af0c6b9104c81}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED4\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_a99ccbd0f76b919c7baacda6216c60ced}\label{structRCC__Type_a99ccbd0f76b919c7baacda6216c60ced}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED5\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_af6caca96607ee890c15410af8dce13af}\label{structRCC__Type_af6caca96607ee890c15410af8dce13af}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED6\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_ad7ead29e15fd94a64d795dc3f1ca18ec}\label{structRCC__Type_ad7ead29e15fd94a64d795dc3f1ca18ec}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED7\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_a42813f8cf18f6b659188dd0be53f6471}\label{structRCC__Type_a42813f8cf18f6b659188dd0be53f6471}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED8\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structRCC__Type_a04c734778a394a2099f6ff9b9bac1f1b}\label{structRCC__Type_a04c734778a394a2099f6ff9b9bac1f1b}} 
\index{RCC\_Type@{RCC\_Type}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+RESERVED9}

\mbox{\Hypertarget{structRCC__Type_af9a4ee28e663f53b895e6c54ca2f1e74}\label{structRCC__Type_af9a4ee28e663f53b895e6c54ca2f1e74}} 
\index{RCC\_Type@{RCC\_Type}!SSCGR@{SSCGR}}
\index{SSCGR@{SSCGR}!RCC\_Type@{RCC\_Type}}
\doxysubsubsection{\texorpdfstring{SSCGR}{SSCGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+::\+SSCGR}

0x80 (R/W) Spread spectrum clock generation 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/include/\mbox{\hyperlink{stm32f410rb_8h}{stm32f410rb.\+h}}\end{DoxyCompactItemize}
