server netscape commerce date tuesday nov gmt last modified thursday jun gmt content length content type text html concurrent vlsi architecture group william j dally associate professor computer science engineering much work concurrent vlsi architecture group experimental nature build working chips machines programs test new concepts gain insight applying vlsi technology information processing illustrated following examples projects address parallel computer architecture software interconnection networks special purpose processor design vlsi design m machine multicomputer test new concepts controlling multiple function units single chip efficient flexible communication primitives fine grain protection global memory systems project seeks methods exploiting instruction level parallelism within task among tasks node multiple nodes m machine consists k nodes connected high speed d mesh network node includes multi alu processor map chip external memory map chip contains arithmetic units memory management hardware network interface chip target performance megaflops atomic send instructions provide efficient communication transmitting message registers messages removed network dispatched programmable software handlers memory system architecture provides global virtual address space addresses may translated local remote physical locations synchronization provided via tags memory words address spaces individual threads separated protected using segments privileged access pointers software research seeks advance state art transforming sequential application efficient parallel version transformations labor intensive smooth painless compiler employ user directives automatic analyses provide users precisely control needed stage transformation combination allow users focus first algorithmic concerns leaving optimization compiler users may specify directives improve performance critical aspects program possibly using information available compiler reliable router high speed fault tolerant d mesh router vlsi chip use massively parallel processors plan use router parallel computers network switching hubs features include network fault tolerance via link level retry plesiochronous timing avoid need global clock adaptive routing fault congestion avoidance virtual channels performance heavy load support request reply protocols random deadline arbitration schemes livelock avoidance electrical interconnect routers uses simultaneous bidirectional signaling bandwidth per port mb sec chip clock rate mhz