<p> </p><p>AIU:</p><ul><li>RTL<ul><li>Working on memory region changes </li><li>Resiliency changes </li><li>configurable bypass FIFO (parameter specified ???)</li></ul></li><li>Verification<ul><li>Command type changes issue </li><li>Snoop DTW not being sent out by AIU</li></ul></li></ul><p>FSC:</p><ul><li>RTL<ul><li>AIU / NCB / DMI working on intigrating resiliancy changes </li></ul></li><li>Verification<ul><li>Brigning up DCE with resiliancy </li><li>Issue with FSC info parameters   </li></ul></li></ul><p>DCE:</p><ul><li>RTL<ul><li>Resiliency SFI module pending </li></ul></li><li>Verification <br/><ul><li>working on corse vector, passing with sample configuration </li><li>fixing stimulus issue</li><li>waiting for multiple memory region support for regression fixes</li><li>pending<ul><li>DTR error </li></ul></li></ul></li></ul><p>NCB:</p><ul><li>RTL<ul><li>working on Resiliency <ul><li>working on moving the memory hierarchy </li></ul></li><li>fixed issues with early STR write hit read hit</li><li>parameter clean up</li><li>pending<ul><li>Write hit case <ul><li>OTT to CCP data in port path</li></ul></li><li>memregion hack </li><li>OTT data entry and OTT CTRL entry decouple   </li><li>port collision issue on multi-port FIFO</li><li>Only coherent transactions going out on SFI should sleep (performance issue)</li></ul></li></ul></li><li>Verification<ul><li>without CCP all clean </li><li>With CCP <ul><li>No allocate <ul><li>failure after CCP checker integration </li></ul></li><li>stimulus generation to guarantee 100% misses (will look into this)</li><li>work on read write allocates and snoops  </li></ul></li><li>simple test for wired wrap cases. </li></ul></li></ul><p>DMI:</p><ul><li>RTL<ul><li>working on fixing issues with RTL generation </li><li>Travis has been sick not much progress</li></ul></li><li>Verification<ul><li>Hints are coded working on bring up </li><li>new configs with cache and without cache ready </li><li>cleaning up RTL compiles with new configs</li><li>50% pass rate with CCP (old configs)</li><li>90% pass rate without CCP (old configs)</li></ul></li></ul><p>CCP</p><ul><li>RTL<ul><li>Bug fixes </li><li>pending block width changes </li></ul></li><li>Verification<ul><li>Regression for config 1 is clean </li><li>Oskie was able to recreate the fill and evict bug </li></ul></li></ul><p> </p><p>System</p><ul><li>synthesis codgen RTL generation in progress, onion pealing due to new parameter changes  </li></ul>