{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631639036493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631639036494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 11:03:56 2021 " "Processing started: Tue Sep 14 11:03:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631639036494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639036494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639036494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631639038195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631639038195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_xor_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_xor_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_n_module " "Found entity 1: xor_n_module" {  } { { "compuerta_xor_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_xor_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_or_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_or_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_n_module " "Found entity 1: or_n_module" {  } { { "compuerta_or_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_or_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1 " "Found entity 1: sumador_1" {  } { { "sumador_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "sumador_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n_tb " "Found entity 1: sumador_n_tb" {  } { { "sumador_n_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1 " "Found entity 1: restador_1" {  } { { "restador_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "restador_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n_tb " "Found entity 1: restador_n_tb" {  } { { "restador_n_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_right_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_right_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_right_tb " "Found entity 1: shigt_right_tb" {  } { { "shigt_right_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_right_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_left.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_left_tb " "Found entity 1: shigt_left_tb" {  } { { "shigt_left_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_left_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(23) " "Verilog HDL Declaration information at ALU.sv(23): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631639050270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_tb.sv(5) " "Verilog HDL Declaration information at ALU_tb.sv(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631639050279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA " "Found entity 1: ALU_FPGA" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_and_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_and_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "compuerta_and_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_or_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_or_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "compuerta_or_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_or_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_xor_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_xor_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "compuerta_xor_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_xor_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_and_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuerta_and_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_n_module " "Found entity 1: and_n_module" {  } { { "compuerta_and_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_FPGA_tb.sv(5) " "Verilog HDL Declaration information at ALU_FPGA_tb.sv(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_FPGA_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631639050344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_fpga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_fpga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA_tb " "Found entity 1: ALU_FPGA_tb" {  } { { "ALU_FPGA_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registropos.sv 1 1 " "Found 1 design units, including 1 entities, in source file registropos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroPos " "Found entity 1: registroPos" {  } { { "registroPos.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/registroPos.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registroneg.sv 1 1 " "Found 1 design units, including 1 entities, in source file registroneg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroNeg " "Found entity 1: registroNeg" {  } { { "registroNeg.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/registroNeg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema2.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problema2 " "Found entity 1: problema2" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631639050369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639050369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r ALU_FPGA.sv(72) " "Verilog HDL Implicit Net warning at ALU_FPGA.sv(72): created implicit net for \"r\"" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema2 " "Elaborating entity \"problema2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631639050448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroPos registroPos:regPos " "Elaborating entity \"registroPos\" for hierarchy \"registroPos:regPos\"" {  } { { "problema2.sv" "regPos" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:myAlu " "Elaborating entity \"ALU\" for hierarchy \"ALU:myAlu\"" {  } { { "problema2.sv" "myAlu" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050471 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op ALU.sv(66) " "Verilog HDL Always Construct warning at ALU.sv(66): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050484 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resSuma ALU.sv(67) " "Verilog HDL Always Construct warning at ALU.sv(67): variable \"resSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050484 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N ALU.sv(70) " "Verilog HDL Always Construct warning at ALU.sv(70): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050484 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU.sv(71) " "Verilog HDL Always Construct warning at ALU.sv(71): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050484 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU.sv(74) " "Verilog HDL Always Construct warning at ALU.sv(74): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050485 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resRight ALU.sv(78) " "Verilog HDL Always Construct warning at ALU.sv(78): variable \"resRight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050485 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resLeft ALU.sv(80) " "Verilog HDL Always Construct warning at ALU.sv(80): variable \"resLeft\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050485 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resAnd ALU.sv(82) " "Verilog HDL Always Construct warning at ALU.sv(82): variable \"resAnd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050485 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resOr ALU.sv(84) " "Verilog HDL Always Construct warning at ALU.sv(84): variable \"resOr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050485 "|problema2|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resXor ALU.sv(86) " "Verilog HDL Always Construct warning at ALU.sv(86): variable \"resXor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631639050485 "|problema2|ALU:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n ALU:myAlu\|sumador_n:suma " "Elaborating entity \"sumador_n\" for hierarchy \"ALU:myAlu\|sumador_n:suma\"" {  } { { "ALU.sv" "suma" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1 ALU:myAlu\|sumador_n:suma\|sumador_1:a_for\[0\].sum " "Elaborating entity \"sumador_1\" for hierarchy \"ALU:myAlu\|sumador_n:suma\|sumador_1:a_for\[0\].sum\"" {  } { { "sumador_n.sv" "a_for\[0\].sum" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n ALU:myAlu\|restador_n:resta " "Elaborating entity \"restador_n\" for hierarchy \"ALU:myAlu\|restador_n:resta\"" {  } { { "ALU.sv" "resta" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1 ALU:myAlu\|restador_n:resta\|restador_1:a_for\[0\].res " "Elaborating entity \"restador_1\" for hierarchy \"ALU:myAlu\|restador_n:resta\|restador_1:a_for\[0\].res\"" {  } { { "restador_n.sv" "a_for\[0\].res" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:myAlu\|shift_right:derecha " "Elaborating entity \"shift_right\" for hierarchy \"ALU:myAlu\|shift_right:derecha\"" {  } { { "ALU.sv" "derecha" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:myAlu\|shift_left:izquierda " "Elaborating entity \"shift_left\" for hierarchy \"ALU:myAlu\|shift_left:izquierda\"" {  } { { "ALU.sv" "izquierda" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_n_module ALU:myAlu\|and_n_module:andModule " "Elaborating entity \"and_n_module\" for hierarchy \"ALU:myAlu\|and_n_module:andModule\"" {  } { { "ALU.sv" "andModule" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module ALU:myAlu\|and_n_module:andModule\|and_module:a_for\[0\].myAnd " "Elaborating entity \"and_module\" for hierarchy \"ALU:myAlu\|and_n_module:andModule\|and_module:a_for\[0\].myAnd\"" {  } { { "compuerta_and_n.sv" "a_for\[0\].myAnd" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_n_module ALU:myAlu\|or_n_module:orModule " "Elaborating entity \"or_n_module\" for hierarchy \"ALU:myAlu\|or_n_module:orModule\"" {  } { { "ALU.sv" "orModule" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module ALU:myAlu\|or_n_module:orModule\|or_module:a_for\[0\].myOr " "Elaborating entity \"or_module\" for hierarchy \"ALU:myAlu\|or_n_module:orModule\|or_module:a_for\[0\].myOr\"" {  } { { "compuerta_or_n.sv" "a_for\[0\].myOr" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_or_n.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_n_module ALU:myAlu\|xor_n_module:xorModule " "Elaborating entity \"xor_n_module\" for hierarchy \"ALU:myAlu\|xor_n_module:xorModule\"" {  } { { "ALU.sv" "xorModule" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module ALU:myAlu\|xor_n_module:xorModule\|xor_module:a_for\[0\].myOr " "Elaborating entity \"xor_module\" for hierarchy \"ALU:myAlu\|xor_n_module:xorModule\|xor_module:a_for\[0\].myOr\"" {  } { { "compuerta_xor_n.sv" "a_for\[0\].myOr" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_xor_n.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroNeg registroNeg:regNeg " "Elaborating entity \"registroNeg\" for hierarchy \"registroNeg:regNeg\"" {  } { { "problema2.sv" "regNeg" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639050955 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631639053455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631639056481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg " "Generated suppressed messages file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639064392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631639064860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631639064860 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "clk~input " "clock port is fed by virtual pin \"clk~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1631639065102 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "773 " "Design contains 773 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[0\] " "Pin \"salRegNeg\[0\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[1\] " "Pin \"salRegNeg\[1\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[2\] " "Pin \"salRegNeg\[2\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[3\] " "Pin \"salRegNeg\[3\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[4\] " "Pin \"salRegNeg\[4\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[5\] " "Pin \"salRegNeg\[5\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[6\] " "Pin \"salRegNeg\[6\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[7\] " "Pin \"salRegNeg\[7\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[8\] " "Pin \"salRegNeg\[8\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[9\] " "Pin \"salRegNeg\[9\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[10\] " "Pin \"salRegNeg\[10\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[11\] " "Pin \"salRegNeg\[11\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[12\] " "Pin \"salRegNeg\[12\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[13\] " "Pin \"salRegNeg\[13\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[14\] " "Pin \"salRegNeg\[14\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[15\] " "Pin \"salRegNeg\[15\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[16\] " "Pin \"salRegNeg\[16\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[17\] " "Pin \"salRegNeg\[17\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[18\] " "Pin \"salRegNeg\[18\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[19\] " "Pin \"salRegNeg\[19\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[20\] " "Pin \"salRegNeg\[20\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[21\] " "Pin \"salRegNeg\[21\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[22\] " "Pin \"salRegNeg\[22\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[23\] " "Pin \"salRegNeg\[23\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[24\] " "Pin \"salRegNeg\[24\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[25\] " "Pin \"salRegNeg\[25\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[26\] " "Pin \"salRegNeg\[26\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[27\] " "Pin \"salRegNeg\[27\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[28\] " "Pin \"salRegNeg\[28\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[29\] " "Pin \"salRegNeg\[29\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[30\] " "Pin \"salRegNeg\[30\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[31\] " "Pin \"salRegNeg\[31\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[32\] " "Pin \"salRegNeg\[32\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[33\] " "Pin \"salRegNeg\[33\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[34\] " "Pin \"salRegNeg\[34\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[35\] " "Pin \"salRegNeg\[35\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[36\] " "Pin \"salRegNeg\[36\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[37\] " "Pin \"salRegNeg\[37\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[38\] " "Pin \"salRegNeg\[38\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[39\] " "Pin \"salRegNeg\[39\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[40\] " "Pin \"salRegNeg\[40\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[41\] " "Pin \"salRegNeg\[41\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[42\] " "Pin \"salRegNeg\[42\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[43\] " "Pin \"salRegNeg\[43\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[44\] " "Pin \"salRegNeg\[44\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[45\] " "Pin \"salRegNeg\[45\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[46\] " "Pin \"salRegNeg\[46\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[47\] " "Pin \"salRegNeg\[47\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[48\] " "Pin \"salRegNeg\[48\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[49\] " "Pin \"salRegNeg\[49\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[50\] " "Pin \"salRegNeg\[50\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[51\] " "Pin \"salRegNeg\[51\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[52\] " "Pin \"salRegNeg\[52\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[53\] " "Pin \"salRegNeg\[53\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[54\] " "Pin \"salRegNeg\[54\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[55\] " "Pin \"salRegNeg\[55\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[56\] " "Pin \"salRegNeg\[56\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[57\] " "Pin \"salRegNeg\[57\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[58\] " "Pin \"salRegNeg\[58\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[59\] " "Pin \"salRegNeg\[59\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[60\] " "Pin \"salRegNeg\[60\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[61\] " "Pin \"salRegNeg\[61\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[62\] " "Pin \"salRegNeg\[62\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[63\] " "Pin \"salRegNeg\[63\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[64\] " "Pin \"salRegNeg\[64\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[65\] " "Pin \"salRegNeg\[65\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[66\] " "Pin \"salRegNeg\[66\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[67\] " "Pin \"salRegNeg\[67\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[68\] " "Pin \"salRegNeg\[68\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[69\] " "Pin \"salRegNeg\[69\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[70\] " "Pin \"salRegNeg\[70\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[71\] " "Pin \"salRegNeg\[71\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[72\] " "Pin \"salRegNeg\[72\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[73\] " "Pin \"salRegNeg\[73\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[74\] " "Pin \"salRegNeg\[74\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[75\] " "Pin \"salRegNeg\[75\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[76\] " "Pin \"salRegNeg\[76\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[77\] " "Pin \"salRegNeg\[77\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[78\] " "Pin \"salRegNeg\[78\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[79\] " "Pin \"salRegNeg\[79\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[80\] " "Pin \"salRegNeg\[80\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[81\] " "Pin \"salRegNeg\[81\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[82\] " "Pin \"salRegNeg\[82\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[83\] " "Pin \"salRegNeg\[83\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[84\] " "Pin \"salRegNeg\[84\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[85\] " "Pin \"salRegNeg\[85\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[86\] " "Pin \"salRegNeg\[86\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[87\] " "Pin \"salRegNeg\[87\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[88\] " "Pin \"salRegNeg\[88\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[89\] " "Pin \"salRegNeg\[89\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[90\] " "Pin \"salRegNeg\[90\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[91\] " "Pin \"salRegNeg\[91\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[92\] " "Pin \"salRegNeg\[92\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[93\] " "Pin \"salRegNeg\[93\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[94\] " "Pin \"salRegNeg\[94\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[95\] " "Pin \"salRegNeg\[95\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[96\] " "Pin \"salRegNeg\[96\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[97\] " "Pin \"salRegNeg\[97\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[98\] " "Pin \"salRegNeg\[98\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[99\] " "Pin \"salRegNeg\[99\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[100\] " "Pin \"salRegNeg\[100\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[101\] " "Pin \"salRegNeg\[101\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[102\] " "Pin \"salRegNeg\[102\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[103\] " "Pin \"salRegNeg\[103\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[104\] " "Pin \"salRegNeg\[104\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[105\] " "Pin \"salRegNeg\[105\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[106\] " "Pin \"salRegNeg\[106\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[107\] " "Pin \"salRegNeg\[107\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[108\] " "Pin \"salRegNeg\[108\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[109\] " "Pin \"salRegNeg\[109\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[110\] " "Pin \"salRegNeg\[110\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[111\] " "Pin \"salRegNeg\[111\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[112\] " "Pin \"salRegNeg\[112\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[113\] " "Pin \"salRegNeg\[113\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[114\] " "Pin \"salRegNeg\[114\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[115\] " "Pin \"salRegNeg\[115\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[116\] " "Pin \"salRegNeg\[116\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[117\] " "Pin \"salRegNeg\[117\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[118\] " "Pin \"salRegNeg\[118\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[119\] " "Pin \"salRegNeg\[119\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[120\] " "Pin \"salRegNeg\[120\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[121\] " "Pin \"salRegNeg\[121\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[122\] " "Pin \"salRegNeg\[122\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[123\] " "Pin \"salRegNeg\[123\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[124\] " "Pin \"salRegNeg\[124\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[125\] " "Pin \"salRegNeg\[125\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[126\] " "Pin \"salRegNeg\[126\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[127\] " "Pin \"salRegNeg\[127\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[128\] " "Pin \"salRegNeg\[128\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[129\] " "Pin \"salRegNeg\[129\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[130\] " "Pin \"salRegNeg\[130\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[131\] " "Pin \"salRegNeg\[131\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[132\] " "Pin \"salRegNeg\[132\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[133\] " "Pin \"salRegNeg\[133\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[134\] " "Pin \"salRegNeg\[134\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[135\] " "Pin \"salRegNeg\[135\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[136\] " "Pin \"salRegNeg\[136\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[137\] " "Pin \"salRegNeg\[137\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[138\] " "Pin \"salRegNeg\[138\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[139\] " "Pin \"salRegNeg\[139\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[140\] " "Pin \"salRegNeg\[140\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[141\] " "Pin \"salRegNeg\[141\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[142\] " "Pin \"salRegNeg\[142\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[143\] " "Pin \"salRegNeg\[143\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[144\] " "Pin \"salRegNeg\[144\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[145\] " "Pin \"salRegNeg\[145\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[146\] " "Pin \"salRegNeg\[146\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[147\] " "Pin \"salRegNeg\[147\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[148\] " "Pin \"salRegNeg\[148\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[149\] " "Pin \"salRegNeg\[149\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[150\] " "Pin \"salRegNeg\[150\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[151\] " "Pin \"salRegNeg\[151\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[152\] " "Pin \"salRegNeg\[152\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[153\] " "Pin \"salRegNeg\[153\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[154\] " "Pin \"salRegNeg\[154\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[155\] " "Pin \"salRegNeg\[155\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[156\] " "Pin \"salRegNeg\[156\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[157\] " "Pin \"salRegNeg\[157\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[158\] " "Pin \"salRegNeg\[158\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[159\] " "Pin \"salRegNeg\[159\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[160\] " "Pin \"salRegNeg\[160\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[161\] " "Pin \"salRegNeg\[161\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[162\] " "Pin \"salRegNeg\[162\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[163\] " "Pin \"salRegNeg\[163\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[164\] " "Pin \"salRegNeg\[164\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[165\] " "Pin \"salRegNeg\[165\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[166\] " "Pin \"salRegNeg\[166\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[167\] " "Pin \"salRegNeg\[167\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[168\] " "Pin \"salRegNeg\[168\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[169\] " "Pin \"salRegNeg\[169\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[170\] " "Pin \"salRegNeg\[170\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[171\] " "Pin \"salRegNeg\[171\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[172\] " "Pin \"salRegNeg\[172\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[173\] " "Pin \"salRegNeg\[173\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[174\] " "Pin \"salRegNeg\[174\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[175\] " "Pin \"salRegNeg\[175\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[176\] " "Pin \"salRegNeg\[176\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[177\] " "Pin \"salRegNeg\[177\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[178\] " "Pin \"salRegNeg\[178\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[179\] " "Pin \"salRegNeg\[179\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[180\] " "Pin \"salRegNeg\[180\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[181\] " "Pin \"salRegNeg\[181\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[182\] " "Pin \"salRegNeg\[182\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[183\] " "Pin \"salRegNeg\[183\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[184\] " "Pin \"salRegNeg\[184\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[185\] " "Pin \"salRegNeg\[185\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[186\] " "Pin \"salRegNeg\[186\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[187\] " "Pin \"salRegNeg\[187\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[188\] " "Pin \"salRegNeg\[188\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[189\] " "Pin \"salRegNeg\[189\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[190\] " "Pin \"salRegNeg\[190\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[191\] " "Pin \"salRegNeg\[191\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[192\] " "Pin \"salRegNeg\[192\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[193\] " "Pin \"salRegNeg\[193\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[194\] " "Pin \"salRegNeg\[194\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[195\] " "Pin \"salRegNeg\[195\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[196\] " "Pin \"salRegNeg\[196\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[197\] " "Pin \"salRegNeg\[197\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[198\] " "Pin \"salRegNeg\[198\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[199\] " "Pin \"salRegNeg\[199\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[200\] " "Pin \"salRegNeg\[200\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[201\] " "Pin \"salRegNeg\[201\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[202\] " "Pin \"salRegNeg\[202\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[203\] " "Pin \"salRegNeg\[203\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[204\] " "Pin \"salRegNeg\[204\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[205\] " "Pin \"salRegNeg\[205\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[206\] " "Pin \"salRegNeg\[206\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[207\] " "Pin \"salRegNeg\[207\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[208\] " "Pin \"salRegNeg\[208\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[209\] " "Pin \"salRegNeg\[209\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[210\] " "Pin \"salRegNeg\[210\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[211\] " "Pin \"salRegNeg\[211\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[212\] " "Pin \"salRegNeg\[212\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[213\] " "Pin \"salRegNeg\[213\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[214\] " "Pin \"salRegNeg\[214\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[215\] " "Pin \"salRegNeg\[215\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[216\] " "Pin \"salRegNeg\[216\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[217\] " "Pin \"salRegNeg\[217\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[218\] " "Pin \"salRegNeg\[218\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[219\] " "Pin \"salRegNeg\[219\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[220\] " "Pin \"salRegNeg\[220\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[221\] " "Pin \"salRegNeg\[221\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[222\] " "Pin \"salRegNeg\[222\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[223\] " "Pin \"salRegNeg\[223\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[224\] " "Pin \"salRegNeg\[224\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[225\] " "Pin \"salRegNeg\[225\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[226\] " "Pin \"salRegNeg\[226\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[227\] " "Pin \"salRegNeg\[227\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[228\] " "Pin \"salRegNeg\[228\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[229\] " "Pin \"salRegNeg\[229\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[230\] " "Pin \"salRegNeg\[230\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[231\] " "Pin \"salRegNeg\[231\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[232\] " "Pin \"salRegNeg\[232\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[233\] " "Pin \"salRegNeg\[233\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[234\] " "Pin \"salRegNeg\[234\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[235\] " "Pin \"salRegNeg\[235\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[236\] " "Pin \"salRegNeg\[236\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[237\] " "Pin \"salRegNeg\[237\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[238\] " "Pin \"salRegNeg\[238\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[239\] " "Pin \"salRegNeg\[239\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[240\] " "Pin \"salRegNeg\[240\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[241\] " "Pin \"salRegNeg\[241\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[242\] " "Pin \"salRegNeg\[242\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[243\] " "Pin \"salRegNeg\[243\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[244\] " "Pin \"salRegNeg\[244\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[245\] " "Pin \"salRegNeg\[245\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[246\] " "Pin \"salRegNeg\[246\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[247\] " "Pin \"salRegNeg\[247\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[248\] " "Pin \"salRegNeg\[248\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[249\] " "Pin \"salRegNeg\[249\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[250\] " "Pin \"salRegNeg\[250\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[251\] " "Pin \"salRegNeg\[251\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[252\] " "Pin \"salRegNeg\[252\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[253\] " "Pin \"salRegNeg\[253\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[254\] " "Pin \"salRegNeg\[254\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[255\] " "Pin \"salRegNeg\[255\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[256\] " "Pin \"salRegNeg\[256\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[257\] " "Pin \"salRegNeg\[257\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[258\] " "Pin \"salRegNeg\[258\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "salRegNeg\[259\] " "Pin \"salRegNeg\[259\]\" is virtual output pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "clk " "Pin \"clk\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[511\] " "Pin \"entRegPos\[511\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[254\] " "Pin \"entRegPos\[254\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[510\] " "Pin \"entRegPos\[510\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[253\] " "Pin \"entRegPos\[253\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[509\] " "Pin \"entRegPos\[509\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[252\] " "Pin \"entRegPos\[252\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[508\] " "Pin \"entRegPos\[508\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[251\] " "Pin \"entRegPos\[251\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[507\] " "Pin \"entRegPos\[507\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[250\] " "Pin \"entRegPos\[250\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[506\] " "Pin \"entRegPos\[506\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[249\] " "Pin \"entRegPos\[249\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[505\] " "Pin \"entRegPos\[505\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[248\] " "Pin \"entRegPos\[248\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[504\] " "Pin \"entRegPos\[504\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[247\] " "Pin \"entRegPos\[247\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[503\] " "Pin \"entRegPos\[503\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[246\] " "Pin \"entRegPos\[246\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[502\] " "Pin \"entRegPos\[502\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[245\] " "Pin \"entRegPos\[245\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[501\] " "Pin \"entRegPos\[501\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[244\] " "Pin \"entRegPos\[244\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[500\] " "Pin \"entRegPos\[500\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[243\] " "Pin \"entRegPos\[243\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[499\] " "Pin \"entRegPos\[499\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[242\] " "Pin \"entRegPos\[242\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[498\] " "Pin \"entRegPos\[498\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[241\] " "Pin \"entRegPos\[241\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[497\] " "Pin \"entRegPos\[497\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[240\] " "Pin \"entRegPos\[240\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[496\] " "Pin \"entRegPos\[496\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[239\] " "Pin \"entRegPos\[239\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[495\] " "Pin \"entRegPos\[495\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[238\] " "Pin \"entRegPos\[238\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[494\] " "Pin \"entRegPos\[494\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[237\] " "Pin \"entRegPos\[237\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[493\] " "Pin \"entRegPos\[493\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[236\] " "Pin \"entRegPos\[236\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[492\] " "Pin \"entRegPos\[492\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[235\] " "Pin \"entRegPos\[235\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[491\] " "Pin \"entRegPos\[491\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[234\] " "Pin \"entRegPos\[234\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[490\] " "Pin \"entRegPos\[490\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[233\] " "Pin \"entRegPos\[233\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[489\] " "Pin \"entRegPos\[489\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[232\] " "Pin \"entRegPos\[232\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[488\] " "Pin \"entRegPos\[488\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[231\] " "Pin \"entRegPos\[231\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[487\] " "Pin \"entRegPos\[487\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[230\] " "Pin \"entRegPos\[230\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[486\] " "Pin \"entRegPos\[486\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[229\] " "Pin \"entRegPos\[229\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[485\] " "Pin \"entRegPos\[485\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[228\] " "Pin \"entRegPos\[228\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[484\] " "Pin \"entRegPos\[484\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[227\] " "Pin \"entRegPos\[227\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[483\] " "Pin \"entRegPos\[483\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[226\] " "Pin \"entRegPos\[226\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[482\] " "Pin \"entRegPos\[482\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[225\] " "Pin \"entRegPos\[225\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[481\] " "Pin \"entRegPos\[481\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[224\] " "Pin \"entRegPos\[224\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[480\] " "Pin \"entRegPos\[480\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[223\] " "Pin \"entRegPos\[223\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[479\] " "Pin \"entRegPos\[479\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[222\] " "Pin \"entRegPos\[222\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[478\] " "Pin \"entRegPos\[478\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[221\] " "Pin \"entRegPos\[221\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[477\] " "Pin \"entRegPos\[477\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[220\] " "Pin \"entRegPos\[220\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[476\] " "Pin \"entRegPos\[476\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[219\] " "Pin \"entRegPos\[219\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[475\] " "Pin \"entRegPos\[475\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[218\] " "Pin \"entRegPos\[218\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[474\] " "Pin \"entRegPos\[474\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[217\] " "Pin \"entRegPos\[217\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[473\] " "Pin \"entRegPos\[473\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[216\] " "Pin \"entRegPos\[216\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[472\] " "Pin \"entRegPos\[472\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[215\] " "Pin \"entRegPos\[215\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[471\] " "Pin \"entRegPos\[471\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[214\] " "Pin \"entRegPos\[214\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[470\] " "Pin \"entRegPos\[470\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[213\] " "Pin \"entRegPos\[213\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[469\] " "Pin \"entRegPos\[469\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[212\] " "Pin \"entRegPos\[212\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[468\] " "Pin \"entRegPos\[468\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[211\] " "Pin \"entRegPos\[211\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[467\] " "Pin \"entRegPos\[467\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[210\] " "Pin \"entRegPos\[210\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[466\] " "Pin \"entRegPos\[466\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[209\] " "Pin \"entRegPos\[209\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[465\] " "Pin \"entRegPos\[465\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[208\] " "Pin \"entRegPos\[208\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[464\] " "Pin \"entRegPos\[464\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[207\] " "Pin \"entRegPos\[207\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[463\] " "Pin \"entRegPos\[463\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[206\] " "Pin \"entRegPos\[206\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[462\] " "Pin \"entRegPos\[462\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[205\] " "Pin \"entRegPos\[205\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[461\] " "Pin \"entRegPos\[461\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[204\] " "Pin \"entRegPos\[204\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[460\] " "Pin \"entRegPos\[460\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[203\] " "Pin \"entRegPos\[203\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[459\] " "Pin \"entRegPos\[459\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[202\] " "Pin \"entRegPos\[202\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[458\] " "Pin \"entRegPos\[458\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[201\] " "Pin \"entRegPos\[201\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[457\] " "Pin \"entRegPos\[457\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[200\] " "Pin \"entRegPos\[200\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[456\] " "Pin \"entRegPos\[456\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[199\] " "Pin \"entRegPos\[199\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[455\] " "Pin \"entRegPos\[455\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[198\] " "Pin \"entRegPos\[198\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[454\] " "Pin \"entRegPos\[454\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[197\] " "Pin \"entRegPos\[197\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[453\] " "Pin \"entRegPos\[453\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[196\] " "Pin \"entRegPos\[196\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[452\] " "Pin \"entRegPos\[452\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[195\] " "Pin \"entRegPos\[195\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[451\] " "Pin \"entRegPos\[451\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[194\] " "Pin \"entRegPos\[194\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[450\] " "Pin \"entRegPos\[450\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[193\] " "Pin \"entRegPos\[193\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[449\] " "Pin \"entRegPos\[449\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[192\] " "Pin \"entRegPos\[192\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[448\] " "Pin \"entRegPos\[448\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[191\] " "Pin \"entRegPos\[191\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[447\] " "Pin \"entRegPos\[447\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[190\] " "Pin \"entRegPos\[190\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[446\] " "Pin \"entRegPos\[446\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[189\] " "Pin \"entRegPos\[189\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[445\] " "Pin \"entRegPos\[445\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[188\] " "Pin \"entRegPos\[188\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[444\] " "Pin \"entRegPos\[444\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[187\] " "Pin \"entRegPos\[187\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[443\] " "Pin \"entRegPos\[443\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[186\] " "Pin \"entRegPos\[186\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[442\] " "Pin \"entRegPos\[442\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[185\] " "Pin \"entRegPos\[185\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[441\] " "Pin \"entRegPos\[441\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[184\] " "Pin \"entRegPos\[184\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[440\] " "Pin \"entRegPos\[440\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[183\] " "Pin \"entRegPos\[183\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[439\] " "Pin \"entRegPos\[439\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[182\] " "Pin \"entRegPos\[182\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[438\] " "Pin \"entRegPos\[438\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[181\] " "Pin \"entRegPos\[181\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[437\] " "Pin \"entRegPos\[437\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[180\] " "Pin \"entRegPos\[180\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[436\] " "Pin \"entRegPos\[436\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[179\] " "Pin \"entRegPos\[179\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[435\] " "Pin \"entRegPos\[435\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[178\] " "Pin \"entRegPos\[178\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[434\] " "Pin \"entRegPos\[434\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[177\] " "Pin \"entRegPos\[177\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[433\] " "Pin \"entRegPos\[433\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[176\] " "Pin \"entRegPos\[176\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[432\] " "Pin \"entRegPos\[432\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[175\] " "Pin \"entRegPos\[175\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[431\] " "Pin \"entRegPos\[431\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[174\] " "Pin \"entRegPos\[174\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[430\] " "Pin \"entRegPos\[430\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[173\] " "Pin \"entRegPos\[173\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[429\] " "Pin \"entRegPos\[429\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[172\] " "Pin \"entRegPos\[172\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[428\] " "Pin \"entRegPos\[428\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[171\] " "Pin \"entRegPos\[171\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[427\] " "Pin \"entRegPos\[427\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[170\] " "Pin \"entRegPos\[170\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[426\] " "Pin \"entRegPos\[426\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[169\] " "Pin \"entRegPos\[169\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[425\] " "Pin \"entRegPos\[425\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[168\] " "Pin \"entRegPos\[168\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[424\] " "Pin \"entRegPos\[424\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[167\] " "Pin \"entRegPos\[167\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[423\] " "Pin \"entRegPos\[423\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[166\] " "Pin \"entRegPos\[166\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[422\] " "Pin \"entRegPos\[422\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[165\] " "Pin \"entRegPos\[165\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[421\] " "Pin \"entRegPos\[421\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[164\] " "Pin \"entRegPos\[164\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[420\] " "Pin \"entRegPos\[420\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[163\] " "Pin \"entRegPos\[163\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[419\] " "Pin \"entRegPos\[419\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[162\] " "Pin \"entRegPos\[162\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[418\] " "Pin \"entRegPos\[418\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[161\] " "Pin \"entRegPos\[161\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[417\] " "Pin \"entRegPos\[417\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[160\] " "Pin \"entRegPos\[160\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[416\] " "Pin \"entRegPos\[416\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[159\] " "Pin \"entRegPos\[159\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[415\] " "Pin \"entRegPos\[415\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[158\] " "Pin \"entRegPos\[158\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[414\] " "Pin \"entRegPos\[414\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[157\] " "Pin \"entRegPos\[157\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[413\] " "Pin \"entRegPos\[413\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[156\] " "Pin \"entRegPos\[156\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[412\] " "Pin \"entRegPos\[412\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[155\] " "Pin \"entRegPos\[155\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[411\] " "Pin \"entRegPos\[411\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[154\] " "Pin \"entRegPos\[154\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[410\] " "Pin \"entRegPos\[410\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[153\] " "Pin \"entRegPos\[153\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[409\] " "Pin \"entRegPos\[409\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[152\] " "Pin \"entRegPos\[152\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[408\] " "Pin \"entRegPos\[408\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[151\] " "Pin \"entRegPos\[151\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[407\] " "Pin \"entRegPos\[407\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[150\] " "Pin \"entRegPos\[150\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[406\] " "Pin \"entRegPos\[406\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[149\] " "Pin \"entRegPos\[149\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[405\] " "Pin \"entRegPos\[405\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[148\] " "Pin \"entRegPos\[148\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[404\] " "Pin \"entRegPos\[404\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[147\] " "Pin \"entRegPos\[147\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[403\] " "Pin \"entRegPos\[403\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[146\] " "Pin \"entRegPos\[146\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[402\] " "Pin \"entRegPos\[402\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[145\] " "Pin \"entRegPos\[145\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[401\] " "Pin \"entRegPos\[401\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[144\] " "Pin \"entRegPos\[144\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[400\] " "Pin \"entRegPos\[400\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[143\] " "Pin \"entRegPos\[143\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[399\] " "Pin \"entRegPos\[399\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[142\] " "Pin \"entRegPos\[142\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[398\] " "Pin \"entRegPos\[398\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[141\] " "Pin \"entRegPos\[141\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[397\] " "Pin \"entRegPos\[397\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[140\] " "Pin \"entRegPos\[140\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[396\] " "Pin \"entRegPos\[396\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[139\] " "Pin \"entRegPos\[139\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[395\] " "Pin \"entRegPos\[395\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[138\] " "Pin \"entRegPos\[138\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[394\] " "Pin \"entRegPos\[394\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[137\] " "Pin \"entRegPos\[137\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[393\] " "Pin \"entRegPos\[393\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[136\] " "Pin \"entRegPos\[136\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[392\] " "Pin \"entRegPos\[392\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[135\] " "Pin \"entRegPos\[135\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[391\] " "Pin \"entRegPos\[391\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[134\] " "Pin \"entRegPos\[134\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[390\] " "Pin \"entRegPos\[390\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[133\] " "Pin \"entRegPos\[133\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[389\] " "Pin \"entRegPos\[389\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[132\] " "Pin \"entRegPos\[132\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[388\] " "Pin \"entRegPos\[388\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[131\] " "Pin \"entRegPos\[131\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[387\] " "Pin \"entRegPos\[387\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[130\] " "Pin \"entRegPos\[130\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[386\] " "Pin \"entRegPos\[386\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[129\] " "Pin \"entRegPos\[129\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[385\] " "Pin \"entRegPos\[385\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[128\] " "Pin \"entRegPos\[128\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[384\] " "Pin \"entRegPos\[384\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[127\] " "Pin \"entRegPos\[127\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[383\] " "Pin \"entRegPos\[383\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[126\] " "Pin \"entRegPos\[126\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[382\] " "Pin \"entRegPos\[382\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[125\] " "Pin \"entRegPos\[125\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[381\] " "Pin \"entRegPos\[381\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[124\] " "Pin \"entRegPos\[124\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[380\] " "Pin \"entRegPos\[380\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[123\] " "Pin \"entRegPos\[123\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[379\] " "Pin \"entRegPos\[379\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[122\] " "Pin \"entRegPos\[122\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[378\] " "Pin \"entRegPos\[378\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[121\] " "Pin \"entRegPos\[121\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[377\] " "Pin \"entRegPos\[377\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[120\] " "Pin \"entRegPos\[120\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[376\] " "Pin \"entRegPos\[376\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[119\] " "Pin \"entRegPos\[119\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[375\] " "Pin \"entRegPos\[375\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[118\] " "Pin \"entRegPos\[118\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[374\] " "Pin \"entRegPos\[374\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[117\] " "Pin \"entRegPos\[117\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[373\] " "Pin \"entRegPos\[373\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[116\] " "Pin \"entRegPos\[116\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[372\] " "Pin \"entRegPos\[372\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[115\] " "Pin \"entRegPos\[115\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[371\] " "Pin \"entRegPos\[371\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[114\] " "Pin \"entRegPos\[114\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[370\] " "Pin \"entRegPos\[370\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[113\] " "Pin \"entRegPos\[113\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[369\] " "Pin \"entRegPos\[369\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[112\] " "Pin \"entRegPos\[112\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[368\] " "Pin \"entRegPos\[368\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[111\] " "Pin \"entRegPos\[111\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[367\] " "Pin \"entRegPos\[367\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[110\] " "Pin \"entRegPos\[110\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[366\] " "Pin \"entRegPos\[366\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[109\] " "Pin \"entRegPos\[109\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[365\] " "Pin \"entRegPos\[365\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[108\] " "Pin \"entRegPos\[108\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[364\] " "Pin \"entRegPos\[364\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[107\] " "Pin \"entRegPos\[107\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[363\] " "Pin \"entRegPos\[363\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[106\] " "Pin \"entRegPos\[106\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[362\] " "Pin \"entRegPos\[362\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[105\] " "Pin \"entRegPos\[105\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[361\] " "Pin \"entRegPos\[361\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[104\] " "Pin \"entRegPos\[104\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[360\] " "Pin \"entRegPos\[360\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[103\] " "Pin \"entRegPos\[103\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[359\] " "Pin \"entRegPos\[359\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[102\] " "Pin \"entRegPos\[102\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[358\] " "Pin \"entRegPos\[358\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[101\] " "Pin \"entRegPos\[101\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[357\] " "Pin \"entRegPos\[357\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[100\] " "Pin \"entRegPos\[100\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[356\] " "Pin \"entRegPos\[356\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[99\] " "Pin \"entRegPos\[99\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[355\] " "Pin \"entRegPos\[355\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[98\] " "Pin \"entRegPos\[98\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[354\] " "Pin \"entRegPos\[354\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[97\] " "Pin \"entRegPos\[97\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[353\] " "Pin \"entRegPos\[353\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[96\] " "Pin \"entRegPos\[96\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[352\] " "Pin \"entRegPos\[352\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[95\] " "Pin \"entRegPos\[95\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[351\] " "Pin \"entRegPos\[351\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[94\] " "Pin \"entRegPos\[94\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[350\] " "Pin \"entRegPos\[350\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[93\] " "Pin \"entRegPos\[93\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[349\] " "Pin \"entRegPos\[349\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[92\] " "Pin \"entRegPos\[92\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[348\] " "Pin \"entRegPos\[348\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[91\] " "Pin \"entRegPos\[91\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[347\] " "Pin \"entRegPos\[347\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[90\] " "Pin \"entRegPos\[90\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[346\] " "Pin \"entRegPos\[346\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[89\] " "Pin \"entRegPos\[89\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[345\] " "Pin \"entRegPos\[345\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[88\] " "Pin \"entRegPos\[88\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[344\] " "Pin \"entRegPos\[344\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[87\] " "Pin \"entRegPos\[87\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[343\] " "Pin \"entRegPos\[343\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[86\] " "Pin \"entRegPos\[86\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[342\] " "Pin \"entRegPos\[342\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[85\] " "Pin \"entRegPos\[85\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[341\] " "Pin \"entRegPos\[341\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[84\] " "Pin \"entRegPos\[84\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[340\] " "Pin \"entRegPos\[340\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[83\] " "Pin \"entRegPos\[83\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[339\] " "Pin \"entRegPos\[339\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[82\] " "Pin \"entRegPos\[82\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[338\] " "Pin \"entRegPos\[338\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[81\] " "Pin \"entRegPos\[81\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[337\] " "Pin \"entRegPos\[337\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[80\] " "Pin \"entRegPos\[80\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[336\] " "Pin \"entRegPos\[336\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[79\] " "Pin \"entRegPos\[79\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[335\] " "Pin \"entRegPos\[335\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[78\] " "Pin \"entRegPos\[78\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[334\] " "Pin \"entRegPos\[334\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[77\] " "Pin \"entRegPos\[77\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[333\] " "Pin \"entRegPos\[333\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[76\] " "Pin \"entRegPos\[76\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[332\] " "Pin \"entRegPos\[332\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[75\] " "Pin \"entRegPos\[75\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[331\] " "Pin \"entRegPos\[331\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[74\] " "Pin \"entRegPos\[74\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[330\] " "Pin \"entRegPos\[330\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[73\] " "Pin \"entRegPos\[73\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[329\] " "Pin \"entRegPos\[329\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[72\] " "Pin \"entRegPos\[72\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[328\] " "Pin \"entRegPos\[328\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[71\] " "Pin \"entRegPos\[71\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[327\] " "Pin \"entRegPos\[327\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[70\] " "Pin \"entRegPos\[70\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[326\] " "Pin \"entRegPos\[326\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[69\] " "Pin \"entRegPos\[69\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[325\] " "Pin \"entRegPos\[325\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[68\] " "Pin \"entRegPos\[68\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[324\] " "Pin \"entRegPos\[324\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[67\] " "Pin \"entRegPos\[67\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[323\] " "Pin \"entRegPos\[323\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[66\] " "Pin \"entRegPos\[66\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[322\] " "Pin \"entRegPos\[322\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[65\] " "Pin \"entRegPos\[65\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[321\] " "Pin \"entRegPos\[321\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[64\] " "Pin \"entRegPos\[64\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[320\] " "Pin \"entRegPos\[320\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[63\] " "Pin \"entRegPos\[63\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[319\] " "Pin \"entRegPos\[319\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[62\] " "Pin \"entRegPos\[62\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[318\] " "Pin \"entRegPos\[318\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[61\] " "Pin \"entRegPos\[61\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[317\] " "Pin \"entRegPos\[317\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[60\] " "Pin \"entRegPos\[60\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[316\] " "Pin \"entRegPos\[316\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[59\] " "Pin \"entRegPos\[59\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[315\] " "Pin \"entRegPos\[315\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[58\] " "Pin \"entRegPos\[58\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[314\] " "Pin \"entRegPos\[314\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[57\] " "Pin \"entRegPos\[57\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[313\] " "Pin \"entRegPos\[313\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[56\] " "Pin \"entRegPos\[56\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[312\] " "Pin \"entRegPos\[312\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[55\] " "Pin \"entRegPos\[55\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[311\] " "Pin \"entRegPos\[311\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[54\] " "Pin \"entRegPos\[54\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[310\] " "Pin \"entRegPos\[310\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[53\] " "Pin \"entRegPos\[53\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[309\] " "Pin \"entRegPos\[309\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[52\] " "Pin \"entRegPos\[52\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[308\] " "Pin \"entRegPos\[308\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[51\] " "Pin \"entRegPos\[51\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[307\] " "Pin \"entRegPos\[307\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[50\] " "Pin \"entRegPos\[50\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[306\] " "Pin \"entRegPos\[306\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[49\] " "Pin \"entRegPos\[49\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[305\] " "Pin \"entRegPos\[305\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[48\] " "Pin \"entRegPos\[48\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[304\] " "Pin \"entRegPos\[304\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[47\] " "Pin \"entRegPos\[47\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[303\] " "Pin \"entRegPos\[303\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[46\] " "Pin \"entRegPos\[46\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[302\] " "Pin \"entRegPos\[302\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[45\] " "Pin \"entRegPos\[45\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[301\] " "Pin \"entRegPos\[301\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[44\] " "Pin \"entRegPos\[44\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[300\] " "Pin \"entRegPos\[300\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[43\] " "Pin \"entRegPos\[43\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[299\] " "Pin \"entRegPos\[299\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[42\] " "Pin \"entRegPos\[42\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[298\] " "Pin \"entRegPos\[298\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[41\] " "Pin \"entRegPos\[41\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[297\] " "Pin \"entRegPos\[297\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[40\] " "Pin \"entRegPos\[40\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[296\] " "Pin \"entRegPos\[296\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[39\] " "Pin \"entRegPos\[39\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[295\] " "Pin \"entRegPos\[295\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[38\] " "Pin \"entRegPos\[38\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[294\] " "Pin \"entRegPos\[294\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[37\] " "Pin \"entRegPos\[37\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[293\] " "Pin \"entRegPos\[293\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[36\] " "Pin \"entRegPos\[36\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[292\] " "Pin \"entRegPos\[292\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[35\] " "Pin \"entRegPos\[35\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[291\] " "Pin \"entRegPos\[291\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[34\] " "Pin \"entRegPos\[34\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[290\] " "Pin \"entRegPos\[290\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[33\] " "Pin \"entRegPos\[33\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[289\] " "Pin \"entRegPos\[289\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[32\] " "Pin \"entRegPos\[32\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[288\] " "Pin \"entRegPos\[288\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[31\] " "Pin \"entRegPos\[31\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[287\] " "Pin \"entRegPos\[287\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[30\] " "Pin \"entRegPos\[30\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[286\] " "Pin \"entRegPos\[286\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[29\] " "Pin \"entRegPos\[29\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[285\] " "Pin \"entRegPos\[285\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[28\] " "Pin \"entRegPos\[28\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[284\] " "Pin \"entRegPos\[284\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[27\] " "Pin \"entRegPos\[27\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[283\] " "Pin \"entRegPos\[283\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[26\] " "Pin \"entRegPos\[26\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[282\] " "Pin \"entRegPos\[282\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[25\] " "Pin \"entRegPos\[25\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[281\] " "Pin \"entRegPos\[281\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[24\] " "Pin \"entRegPos\[24\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[280\] " "Pin \"entRegPos\[280\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[23\] " "Pin \"entRegPos\[23\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[279\] " "Pin \"entRegPos\[279\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[22\] " "Pin \"entRegPos\[22\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[278\] " "Pin \"entRegPos\[278\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[21\] " "Pin \"entRegPos\[21\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[277\] " "Pin \"entRegPos\[277\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[20\] " "Pin \"entRegPos\[20\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[276\] " "Pin \"entRegPos\[276\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[19\] " "Pin \"entRegPos\[19\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[275\] " "Pin \"entRegPos\[275\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[18\] " "Pin \"entRegPos\[18\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[274\] " "Pin \"entRegPos\[274\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[17\] " "Pin \"entRegPos\[17\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[273\] " "Pin \"entRegPos\[273\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[16\] " "Pin \"entRegPos\[16\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[272\] " "Pin \"entRegPos\[272\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[15\] " "Pin \"entRegPos\[15\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[271\] " "Pin \"entRegPos\[271\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[14\] " "Pin \"entRegPos\[14\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[270\] " "Pin \"entRegPos\[270\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[13\] " "Pin \"entRegPos\[13\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[269\] " "Pin \"entRegPos\[269\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[12\] " "Pin \"entRegPos\[12\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[268\] " "Pin \"entRegPos\[268\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[11\] " "Pin \"entRegPos\[11\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[267\] " "Pin \"entRegPos\[267\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[10\] " "Pin \"entRegPos\[10\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[266\] " "Pin \"entRegPos\[266\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[9\] " "Pin \"entRegPos\[9\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[265\] " "Pin \"entRegPos\[265\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[8\] " "Pin \"entRegPos\[8\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[264\] " "Pin \"entRegPos\[264\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[7\] " "Pin \"entRegPos\[7\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[263\] " "Pin \"entRegPos\[263\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[6\] " "Pin \"entRegPos\[6\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[262\] " "Pin \"entRegPos\[262\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[5\] " "Pin \"entRegPos\[5\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[261\] " "Pin \"entRegPos\[261\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[4\] " "Pin \"entRegPos\[4\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[260\] " "Pin \"entRegPos\[260\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[3\] " "Pin \"entRegPos\[3\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[259\] " "Pin \"entRegPos\[259\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[2\] " "Pin \"entRegPos\[2\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[258\] " "Pin \"entRegPos\[258\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[1\] " "Pin \"entRegPos\[1\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[257\] " "Pin \"entRegPos\[257\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[0\] " "Pin \"entRegPos\[0\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[256\] " "Pin \"entRegPos\[256\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "entRegPos\[255\] " "Pin \"entRegPos\[255\]\" is virtual input pin" {  } { { "problema2.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/problema2.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1631639065108 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1631639065108 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "5 " "Ignored 5 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "registroPos:regPos " "Ignored Virtual Pin assignment to \"registroPos:regPos\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1631639065169 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "salRegPos " "Ignored Virtual Pin assignment to \"salRegPos\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1631639065169 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "registroNeg:regNeg " "Ignored Virtual Pin assignment to \"registroNeg:regNeg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1631639065169 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "entRegNeg " "Ignored Virtual Pin assignment to \"entRegNeg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1631639065169 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALU:myAlu " "Ignored Virtual Pin assignment to \"ALU:myAlu\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1631639065169 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1631639065169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2857 " "Implemented 2857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631639065343 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631639065343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2854 " "Implemented 2854 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631639065343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631639065343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631639065418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 11:04:25 2021 " "Processing ended: Tue Sep 14 11:04:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631639065418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631639065418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631639065418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639065418 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631639066155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1631639067846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631639067847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 11:04:26 2021 " "Processing started: Tue Sep 14 11:04:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631639067847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1631639067847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1631639067847 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1631639068080 ""}
{ "Info" "0" "" "Project  = Problema1" {  } {  } 0 0 "Project  = Problema1" 0 0 "Fitter" 0 0 1631639068081 ""}
{ "Info" "0" "" "Revision = Problema1" {  } {  } 0 0 "Revision = Problema1" 0 0 "Fitter" 0 0 1631639068081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1631639068394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1631639068395 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problema1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Problema1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631639068465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631639068534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631639068534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631639069144 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1631639069197 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631639069683 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1631639083527 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~CLKENA0 772 global CLKCTRL_G3 " "clk~CLKENA0 with 772 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1631639083630 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1631639083630 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1631639083630 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631639083631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631639083666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631639083669 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631639083676 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1631639083682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1631639083683 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631639083686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631639083690 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1631639083693 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631639083693 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C " "Node \"C\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "N " "Node \"N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V " "Node \"V\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Z " "Node \"Z\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Z" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[0\] " "Node \"a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[1\] " "Node \"a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[2\] " "Node \"a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[3\] " "Node \"a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[0\] " "Node \"b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[1\] " "Node \"b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[2\] " "Node \"b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[3\] " "Node \"b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[0\] " "Node \"hex1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[1\] " "Node \"hex1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[2\] " "Node \"hex1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[3\] " "Node \"hex1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[4\] " "Node \"hex1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[5\] " "Node \"hex1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[6\] " "Node \"hex1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[0\] " "Node \"hex2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[1\] " "Node \"hex2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[2\] " "Node \"hex2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[3\] " "Node \"hex2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[4\] " "Node \"hex2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[5\] " "Node \"hex2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[6\] " "Node \"hex2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631639083895 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1631639083895 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631639083897 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema1.sdc " "Synopsys Design Constraints File file not found: 'Problema1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1631639092102 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1631639092103 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1631639092141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1631639092141 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1631639092143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631639092246 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1631639092549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:42 " "Fitter placement preparation operations ending: elapsed time is 00:00:42" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631639134046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631639173308 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631639180395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631639180395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631639181812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1631639188583 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631639188583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1631639199500 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631639199500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631639199506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.84 " "Total time spent on timing analysis during the Fitter is 2.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1631639204642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631639204704 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631639206397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631639206399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631639208340 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631639212269 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1631639212608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.fit.smsg " "Generated suppressed messages file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631639212824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6711 " "Peak virtual memory: 6711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631639213969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 11:06:53 2021 " "Processing ended: Tue Sep 14 11:06:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631639213969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631639213969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:12 " "Total CPU time (on all processors): 00:08:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631639213969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631639213969 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 52 s " "Quartus Prime Flow was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631639214776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1631639216440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631639216441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 11:06:55 2021 " "Processing started: Tue Sep 14 11:06:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631639216441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1631639216441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Problema1 -c Problema1 " "Command: quartus_sta Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1631639216441 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1631639216660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1631639218111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1631639218111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639218198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639218198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema1.sdc " "Synopsys Design Constraints File file not found: 'Problema1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1631639219061 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639219061 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1631639219068 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631639219068 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1631639219083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631639219083 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1631639219087 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631639219111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631639220091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631639220091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.928 " "Worst-case setup slack is -59.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.928          -12729.916 clk  " "  -59.928          -12729.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639220097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.750 " "Worst-case hold slack is 0.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 clk  " "    0.750               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639220126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639220133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639220140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -475.363 clk  " "   -0.394            -475.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639220145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639220145 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631639220200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631639220250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631639222796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631639223051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631639223141 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631639223141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.724 " "Worst-case setup slack is -58.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.724          -12403.495 clk  " "  -58.724          -12403.495 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639223147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.794 " "Worst-case hold slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 clk  " "    0.794               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639223181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639223188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639223196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -518.739 clk  " "   -0.394            -518.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639223202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639223202 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631639223268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631639223507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631639225819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631639226065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631639226091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631639226091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.686 " "Worst-case setup slack is -34.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.686           -7532.797 clk  " "  -34.686           -7532.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639226103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.645 " "Worst-case hold slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 clk  " "    0.645               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639226134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639226142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639226149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.049 " "Worst-case minimum pulse width slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 clk  " "    0.049               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639226156 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631639226214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631639226507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631639226531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631639226531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.117 " "Worst-case setup slack is -31.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.117           -6723.343 clk  " "  -31.117           -6723.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639226541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.646 " "Worst-case hold slack is 0.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 clk  " "    0.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639226568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639226574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631639226580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.049 " "Worst-case minimum pulse width slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 clk  " "    0.049               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631639226585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631639226585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631639227271 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631639227290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5212 " "Peak virtual memory: 5212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631639227394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 11:07:07 2021 " "Processing ended: Tue Sep 14 11:07:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631639227394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631639227394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631639227394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631639227394 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 58 s " "Quartus Prime Flow was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631639228149 ""}
