

================================================================
== Vivado HLS Report for 'apint_arith'
================================================================
* Date:           Mon Oct 30 12:08:22 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        proj_apint_arith
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.49|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   36|   36|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|      44|      18|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     680|     415|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     169|
|Register         |        -|      -|      37|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     761|     602|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |apint_arith_sdiv_cud_U2  |apint_arith_sdiv_cud  |        0|      0|  274|  168|
    |apint_arith_srem_bkb_U1  |apint_arith_srem_bkb  |        0|      0|  406|  247|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  680|  415|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |apint_arith_mul_mdEe_U3  |apint_arith_mul_mdEe  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+----+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+----+----+------------+------------+
    |out2          |     +    |      0|  44|  18|          13|          13|
    +--------------+----------+-------+----+----+------------+------------+
    |Total         |          |      0|  44|  18|          13|          13|
    +--------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  37|   0|   37|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  37|   0|   37|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_done      | out |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  apint_arith | return value |
|inA          |  in |    6|   ap_none  |      inA     |    scalar    |
|inB          |  in |   12|   ap_none  |      inB     |    scalar    |
|inC          |  in |   22|   ap_none  |      inC     |    scalar    |
|inD          |  in |   33|   ap_none  |      inD     |    scalar    |
|out1         | out |   18|   ap_vld   |     out1     |    pointer   |
|out1_ap_vld  | out |    1|   ap_vld   |     out1     |    pointer   |
|out2         | out |   13|   ap_vld   |     out2     |    pointer   |
|out2_ap_vld  | out |    1|   ap_vld   |     out2     |    pointer   |
|out3         | out |   22|   ap_vld   |     out3     |    pointer   |
|out3_ap_vld  | out |    1|   ap_vld   |     out3     |    pointer   |
|out4         | out |    6|   ap_vld   |     out4     |    pointer   |
|out4_ap_vld  | out |    1|   ap_vld   |     out4     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 37
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
* FSM state operations: 

 <State 1>: 2.60ns
ST_1: inD_read (18)  [1/1] 0.00ns
:9  %inD_read = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %inD) nounwind

ST_1: inA_read (21)  [1/1] 0.00ns
:12  %inA_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %inA) nounwind

ST_1: tmp_s (33)  [1/1] 0.00ns  loc: apint_arith.c:102
:24  %tmp_s = sext i6 %inA_read to i33

ST_1: tmp_7 (34)  [37/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 2>: 2.60ns
ST_2: tmp_7 (34)  [36/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 3>: 2.60ns
ST_3: tmp_7 (34)  [35/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 4>: 2.60ns
ST_4: tmp_7 (34)  [34/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 5>: 2.60ns
ST_5: tmp_7 (34)  [33/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 6>: 2.60ns
ST_6: tmp_7 (34)  [32/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 7>: 2.60ns
ST_7: tmp_7 (34)  [31/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 8>: 2.60ns
ST_8: tmp_7 (34)  [30/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 9>: 2.60ns
ST_9: tmp_7 (34)  [29/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 10>: 2.60ns
ST_10: tmp_7 (34)  [28/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 11>: 2.60ns
ST_11: tmp_7 (34)  [27/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 12>: 3.49ns
ST_12: inC_read (19)  [1/1] 0.00ns
:10  %inC_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %inC) nounwind

ST_12: inB_read (20)  [1/1] 0.00ns
:11  %inB_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %inB) nounwind

ST_12: tmp (22)  [1/1] 0.00ns  loc: apint_arith.c:99
:13  %tmp = sext i6 %inA_read to i18

ST_12: tmp_1 (23)  [1/1] 0.00ns  loc: apint_arith.c:99
:14  %tmp_1 = sext i12 %inB_read to i18

ST_12: tmp_2 (24)  [3/3] 3.49ns  loc: apint_arith.c:99
:15  %tmp_2 = mul i18 %tmp_1, %tmp

ST_12: tmp_3 (26)  [1/1] 0.00ns  loc: apint_arith.c:100
:17  %tmp_3 = sext i12 %inB_read to i13

ST_12: tmp_4 (27)  [1/1] 0.00ns  loc: apint_arith.c:100
:18  %tmp_4 = sext i6 %inA_read to i13

ST_12: tmp_5 (28)  [1/1] 1.67ns  loc: apint_arith.c:100
:19  %tmp_5 = add i13 %tmp_3, %tmp_4

ST_12: StgValue_60 (29)  [1/1] 0.00ns  loc: apint_arith.c:100
:20  call void @_ssdm_op_Write.ap_auto.i13P(i13* %out2, i13 %tmp_5) nounwind

ST_12: tmp_7_tr_cast (30)  [1/1] 0.00ns  loc: apint_arith.c:101
:21  %tmp_7_tr_cast = sext i6 %inA_read to i22

ST_12: tmp_6 (31)  [26/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_12: tmp_7 (34)  [26/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 13>: 3.49ns
ST_13: tmp_2 (24)  [2/3] 3.49ns  loc: apint_arith.c:99
:15  %tmp_2 = mul i18 %tmp_1, %tmp

ST_13: tmp_6 (31)  [25/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_13: tmp_7 (34)  [25/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 14>: 2.60ns
ST_14: tmp_2 (24)  [1/3] 0.00ns  loc: apint_arith.c:99
:15  %tmp_2 = mul i18 %tmp_1, %tmp

ST_14: StgValue_68 (25)  [1/1] 0.00ns  loc: apint_arith.c:99
:16  call void @_ssdm_op_Write.ap_auto.i18P(i18* %out1, i18 %tmp_2) nounwind

ST_14: tmp_6 (31)  [24/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_14: tmp_7 (34)  [24/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 15>: 2.60ns
ST_15: tmp_6 (31)  [23/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_15: tmp_7 (34)  [23/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 16>: 2.60ns
ST_16: tmp_6 (31)  [22/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_16: tmp_7 (34)  [22/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 17>: 2.60ns
ST_17: tmp_6 (31)  [21/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_17: tmp_7 (34)  [21/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 18>: 2.60ns
ST_18: tmp_6 (31)  [20/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_18: tmp_7 (34)  [20/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 19>: 2.60ns
ST_19: tmp_6 (31)  [19/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_19: tmp_7 (34)  [19/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 20>: 2.60ns
ST_20: tmp_6 (31)  [18/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_20: tmp_7 (34)  [18/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 21>: 2.60ns
ST_21: tmp_6 (31)  [17/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_21: tmp_7 (34)  [17/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 22>: 2.60ns
ST_22: tmp_6 (31)  [16/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_22: tmp_7 (34)  [16/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 23>: 2.60ns
ST_23: tmp_6 (31)  [15/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_23: tmp_7 (34)  [15/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 24>: 2.60ns
ST_24: tmp_6 (31)  [14/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_24: tmp_7 (34)  [14/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 25>: 2.60ns
ST_25: tmp_6 (31)  [13/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_25: tmp_7 (34)  [13/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 26>: 2.60ns
ST_26: tmp_6 (31)  [12/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_26: tmp_7 (34)  [12/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 27>: 2.60ns
ST_27: tmp_6 (31)  [11/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_27: tmp_7 (34)  [11/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 28>: 2.60ns
ST_28: tmp_6 (31)  [10/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_28: tmp_7 (34)  [10/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 29>: 2.60ns
ST_29: tmp_6 (31)  [9/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_29: tmp_7 (34)  [9/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 30>: 2.60ns
ST_30: tmp_6 (31)  [8/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_30: tmp_7 (34)  [8/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 31>: 2.60ns
ST_31: tmp_6 (31)  [7/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_31: tmp_7 (34)  [7/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 32>: 2.60ns
ST_32: tmp_6 (31)  [6/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_32: tmp_7 (34)  [6/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 33>: 2.60ns
ST_33: tmp_6 (31)  [5/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_33: tmp_7 (34)  [5/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 34>: 2.60ns
ST_34: tmp_6 (31)  [4/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_34: tmp_7 (34)  [4/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 35>: 2.60ns
ST_35: tmp_6 (31)  [3/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_35: tmp_7 (34)  [3/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 36>: 2.60ns
ST_36: tmp_6 (31)  [2/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_36: tmp_7 (34)  [2/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s


 <State 37>: 2.60ns
ST_37: StgValue_115 (9)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i6 %inA) nounwind, !map !7

ST_37: StgValue_116 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i12 %inB) nounwind, !map !13

ST_37: StgValue_117 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i22 %inC) nounwind, !map !17

ST_37: StgValue_118 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i33 %inD) nounwind, !map !21

ST_37: StgValue_119 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i18* %out1) nounwind, !map !25

ST_37: StgValue_120 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i13* %out2) nounwind, !map !31

ST_37: StgValue_121 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i22* %out3) nounwind, !map !35

ST_37: StgValue_122 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out4) nounwind, !map !39

ST_37: StgValue_123 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @apint_arith_str) nounwind

ST_37: tmp_6 (31)  [1/26] 2.43ns  loc: apint_arith.c:101
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

ST_37: StgValue_125 (32)  [1/1] 0.00ns  loc: apint_arith.c:101
:23  call void @_ssdm_op_Write.ap_auto.i22P(i22* %out3, i22 %tmp_6) nounwind

ST_37: tmp_7 (34)  [1/37] 2.60ns  loc: apint_arith.c:102
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

ST_37: tmp_8 (35)  [1/1] 0.00ns  loc: apint_arith.c:102
:26  %tmp_8 = trunc i33 %tmp_7 to i6

ST_37: StgValue_128 (36)  [1/1] 0.00ns  loc: apint_arith.c:102
:27  call void @_ssdm_op_Write.ap_auto.i6P(i6* %out4, i6 %tmp_8) nounwind

ST_37: StgValue_129 (37)  [1/1] 0.00ns  loc: apint_arith.c:104
:28  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inD]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inD_read      (read         ) [ 00111111111111111111111111111111111111]
inA_read      (read         ) [ 00111111111110000000000000000000000000]
tmp_s         (sext         ) [ 00111111111111111111111111111111111111]
inC_read      (read         ) [ 00000000000001111111111111111111111111]
inB_read      (read         ) [ 00000000000000000000000000000000000000]
tmp           (sext         ) [ 00000000000001100000000000000000000000]
tmp_1         (sext         ) [ 00000000000001100000000000000000000000]
tmp_3         (sext         ) [ 00000000000000000000000000000000000000]
tmp_4         (sext         ) [ 00000000000000000000000000000000000000]
tmp_5         (add          ) [ 00000000000000000000000000000000000000]
StgValue_60   (write        ) [ 00000000000000000000000000000000000000]
tmp_7_tr_cast (sext         ) [ 00000000000001111111111111111111111111]
tmp_2         (mul          ) [ 00000000000000000000000000000000000000]
StgValue_68   (write        ) [ 00000000000000000000000000000000000000]
StgValue_115  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_116  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_117  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_118  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_119  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_120  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_121  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_122  (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_123  (spectopmodule) [ 00000000000000000000000000000000000000]
tmp_6         (sdiv         ) [ 00000000000000000000000000000000000000]
StgValue_125  (write        ) [ 00000000000000000000000000000000000000]
tmp_7         (srem         ) [ 00000000000000000000000000000000000000]
tmp_8         (trunc        ) [ 00000000000000000000000000000000000000]
StgValue_128  (write        ) [ 00000000000000000000000000000000000000]
StgValue_129  (ret          ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inA"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inB"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inC">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inC"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inD">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inD"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i13P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="apint_arith_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="inD_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="33" slack="0"/>
<pin id="40" dir="0" index="1" bw="33" slack="0"/>
<pin id="41" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inD_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="inA_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="6" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inA_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="inC_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="22" slack="0"/>
<pin id="52" dir="0" index="1" bw="22" slack="0"/>
<pin id="53" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inC_read/12 "/>
</bind>
</comp>

<comp id="56" class="1004" name="inB_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="12" slack="0"/>
<pin id="59" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inB_read/12 "/>
</bind>
</comp>

<comp id="62" class="1004" name="StgValue_60_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="13" slack="0"/>
<pin id="65" dir="0" index="2" bw="13" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/12 "/>
</bind>
</comp>

<comp id="69" class="1004" name="StgValue_68_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="18" slack="0"/>
<pin id="72" dir="0" index="2" bw="18" slack="0"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/14 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_125_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="22" slack="0"/>
<pin id="79" dir="0" index="2" bw="22" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_125/37 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_128_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="6" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_128/37 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="33" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="11"/>
<pin id="102" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_3_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_4_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="11"/>
<pin id="113" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_7_tr_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="11"/>
<pin id="123" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_tr_cast/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="22" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_8_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/37 "/>
</bind>
</comp>

<comp id="136" class="1007" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="143" class="1005" name="inD_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="33" slack="1"/>
<pin id="145" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="inD_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="inA_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="11"/>
<pin id="150" dir="1" index="1" bw="6" slack="11"/>
</pin_list>
<bind>
<opset="inA_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_s_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="33" slack="1"/>
<pin id="157" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="160" class="1005" name="inC_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="22" slack="1"/>
<pin id="162" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="inC_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="1"/>
<pin id="167" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="1"/>
<pin id="172" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_7_tr_cast_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="22" slack="1"/>
<pin id="177" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_tr_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="44" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="38" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="56" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="56" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="107" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="128"><net_src comp="124" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="129"><net_src comp="50" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="94" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="140"><net_src comp="103" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="100" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="2"/><net_sink comp="69" pin=2"/></net>

<net id="146"><net_src comp="38" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="151"><net_src comp="44" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="158"><net_src comp="90" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="163"><net_src comp="50" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="168"><net_src comp="100" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="173"><net_src comp="103" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="178"><net_src comp="121" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out1 | {14 }
	Port: out2 | {12 }
	Port: out3 | {37 }
	Port: out4 | {37 }
 - Input state : 
	Port: apint_arith : inA | {1 }
	Port: apint_arith : inB | {12 }
	Port: apint_arith : inC | {12 }
	Port: apint_arith : inD | {1 }
  - Chain level:
	State 1
		tmp_7 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_2 : 1
		tmp_5 : 1
		StgValue_60 : 2
		tmp_6 : 1
	State 13
	State 14
		StgValue_68 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		StgValue_125 : 1
		tmp_8 : 1
		StgValue_128 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   srem   |         grp_fu_94        |    0    |   406   |   247   |
|----------|--------------------------|---------|---------|---------|
|   sdiv   |        grp_fu_124        |    0    |   274   |   168   |
|----------|--------------------------|---------|---------|---------|
|    add   |       tmp_5_fu_114       |    0    |    41   |    17   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_136        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    inD_read_read_fu_38   |    0    |    0    |    0    |
|   read   |    inA_read_read_fu_44   |    0    |    0    |    0    |
|          |    inC_read_read_fu_50   |    0    |    0    |    0    |
|          |    inB_read_read_fu_56   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  StgValue_60_write_fu_62 |    0    |    0    |    0    |
|   write  |  StgValue_68_write_fu_69 |    0    |    0    |    0    |
|          | StgValue_125_write_fu_76 |    0    |    0    |    0    |
|          | StgValue_128_write_fu_83 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_s_fu_90       |    0    |    0    |    0    |
|          |        tmp_fu_100        |    0    |    0    |    0    |
|   sext   |       tmp_1_fu_103       |    0    |    0    |    0    |
|          |       tmp_3_fu_107       |    0    |    0    |    0    |
|          |       tmp_4_fu_111       |    0    |    0    |    0    |
|          |   tmp_7_tr_cast_fu_121   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_8_fu_131       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |   721   |   432   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   inA_read_reg_148  |    6   |
|   inC_read_reg_160  |   22   |
|   inD_read_reg_143  |   33   |
|    tmp_1_reg_170    |   18   |
|tmp_7_tr_cast_reg_175|   22   |
|     tmp_reg_165     |   18   |
|    tmp_s_reg_155    |   33   |
+---------------------+--------+
|        Total        |   152  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_94 |  p0  |   2  |  33  |   66   ||    9    |
|  grp_fu_94 |  p1  |   2  |   6  |   12   ||    9    |
| grp_fu_124 |  p0  |   2  |  22  |   44   ||    9    |
| grp_fu_124 |  p1  |   2  |   6  |   12   ||    9    |
| grp_fu_136 |  p0  |   2  |  12  |   24   ||    9    |
| grp_fu_136 |  p1  |   2  |   6  |   12   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   170  ||  6.174  ||    54   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   721  |   432  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   54   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   873  |   486  |
+-----------+--------+--------+--------+--------+
