// Seed: 4010886635
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1'b0] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  always @(1) begin
    id_1 <= 1;
  end
  module_0(
      id_3, id_2
  );
  assign id_3 = id_2;
  wire id_4;
  assign id_1 = 1;
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    output supply1 id_0,
    input logic id_1,
    output tri1 id_2,
    output logic id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri1 id_7
);
  always_latch @(1'b0 - id_4 or negedge id_6) id_3 <= id_1;
  module_2();
endmodule
