# vsim work.RST_SYNC_tb 
# Start time: 20:26:47 on Jul 21,2022
# Loading work.RST_SYNC_tb
# Loading work.RST_SYNC
vlog -reportprogress 300 -work work {C:/Users/Mohamed Ezzat/Desktop/assignments/CDC/ass1.2/RST_SYNC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:01 on Jul 21,2022
# vlog -reportprogress 300 -work work C:/Users/Mohamed Ezzat/Desktop/assignments/CDC/ass1.2/RST_SYNC.v 
# -- Compiling module RST_SYNC
# 
# Top level modules:
# 	RST_SYNC
# End time: 20:27:01 on Jul 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Mohamed Ezzat/Desktop/assignments/CDC/ass1.2/RST_SYNC_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:01 on Jul 21,2022
# vlog -reportprogress 300 -work work C:/Users/Mohamed Ezzat/Desktop/assignments/CDC/ass1.2/RST_SYNC_tb.v 
# -- Compiling module RST_SYNC_tb
# 
# Top level modules:
# 	RST_SYNC_tb
# End time: 20:27:01 on Jul 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.RST_SYNC_tb
# End time: 20:27:14 on Jul 21,2022, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim work.RST_SYNC_tb 
# Start time: 20:27:14 on Jul 21,2022
# Loading work.RST_SYNC_tb
# Loading work.RST_SYNC
run -all
# passed
# passed
# ** Note: $finish    : C:/Users/Mohamed Ezzat/Desktop/assignments/CDC/ass1.2/RST_SYNC_tb.v(37)
#    Time: 225 ns  Iteration: 0  Instance: /RST_SYNC_tb
# 1
# Break in Module RST_SYNC_tb at C:/Users/Mohamed Ezzat/Desktop/assignments/CDC/ass1.2/RST_SYNC_tb.v line 37
# End time: 20:28:01 on Jul 21,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
