INFO-FLOW: Workspace D:/XilinxFall/stereo-repo/hls/src/solution1 opened at Thu Jul 18 10:59:42 +0800 2019
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.114 sec.
Execute       source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.113 sec.
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.216 sec.
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.225 sec.
Command       ap_source done; 0.23 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.362 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Software/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute     get_default_platform 
Command   set_part done; 0.495 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   set_clock_uncertainty 27.0% 
Execute     get_clock_period -default -name=default 
Execute     config_clock -quiet -name default -uncertainty 2.7000000000000002 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file camera_param.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file stereovision.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file stereovision.cc; skipping it.
INFO-FLOW: Linking Debug ...
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Command     elaborate done; error code: 2; 
Command   csynth_design done; error code: 2; 
Command ap_source done; error code: 1; 0.635 sec.
Execute cleanup_all 
