#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Nov 29 14:16:09 2021
# Process ID: 17752
# Current directory: D:/FPGA/e203_ecg/e203_ecg/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40304 D:\FPGA\e203_ecg\e203_ecg\project_1\project_1.xpr
# Log file: D:/FPGA/e203_ecg/e203_ecg/project_1/vivado.log
# Journal file: D:/FPGA/e203_ecg/e203_ecg/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/e203_ecg/e203_ecg/project_1/project_1.xpr
update_compile_order -fileset sources_1
save_project_as project_2 D:/FPGA/e203_ecg/e203_ecg/project_2 -force
upgrade_ip -srcset mmcm -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  mmcm] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mmcm] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank0.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 12 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank1.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 12 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_2 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank2.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_2]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
launch_runs -jobs 12 blk_mem_gen_2_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_3 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank3.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_3]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
launch_runs -jobs 12 blk_mem_gen_3_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_4 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank4.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_4]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_4] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
launch_runs -jobs 12 blk_mem_gen_4_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_5 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank5.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_5]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_5] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
launch_runs -jobs 12 blk_mem_gen_5_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_6 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank6.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_6]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_6] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci]
launch_runs -jobs 12 blk_mem_gen_6_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_7 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/map_nsr_100_1/fmap_padding_8bit/map_bank7.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_7]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_7] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci]
launch_runs -jobs 12 blk_mem_gen_7_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_8 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_8]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_8] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci]
launch_runs -jobs 12 blk_mem_gen_8_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/FPGA/e203_ecg/e203_ecg/project_1/tb_top_behav.wcfg
source tb_top.tcl
restart
run 10 us
run all
run all
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_00 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_00} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank0.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_00]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_00/weight_mem_gen_00.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_00/weight_mem_gen_00.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_00] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_00/weight_mem_gen_00.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_00/weight_mem_gen_00.xci]
launch_runs -jobs 12 weight_mem_gen_00_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_00/weight_mem_gen_00.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_10 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_10} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank1.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_10]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_10] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci]
launch_runs -jobs 12 blk_mem_gen_10_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_10 d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci
file delete -force d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_10
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_10 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_10} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank1.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_10]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_10/weight_mem_gen_10.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_10/weight_mem_gen_10.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_10] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_10/weight_mem_gen_10.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_10/weight_mem_gen_10.xci]
launch_runs -jobs 12 weight_mem_gen_10_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_10/weight_mem_gen_10.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_20 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_20} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank2.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_20]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_20/weight_mem_gen_20.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_20/weight_mem_gen_20.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_20] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_20/weight_mem_gen_20.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_20/weight_mem_gen_20.xci]
launch_runs -jobs 12 weight_mem_gen_20_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_20/weight_mem_gen_20.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_30 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_30} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank3.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_30]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_30/weight_mem_gen_30.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_30/weight_mem_gen_30.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_30] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_30/weight_mem_gen_30.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_30/weight_mem_gen_30.xci]
launch_runs -jobs 12 weight_mem_gen_30_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_30/weight_mem_gen_30.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_40 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_40} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank4.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_40]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_40/weight_mem_gen_40.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_40/weight_mem_gen_40.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_40] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_40/weight_mem_gen_40.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_40/weight_mem_gen_40.xci]
launch_runs -jobs 12 weight_mem_gen_40_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_40/weight_mem_gen_40.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_50 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_50} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank5.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_50]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_50/weight_mem_gen_50.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_50/weight_mem_gen_50.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_50] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_50/weight_mem_gen_50.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_50/weight_mem_gen_50.xci]
launch_runs -jobs 12 weight_mem_gen_50_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_50/weight_mem_gen_50.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_60 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_60} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank6.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_60]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_60/weight_mem_gen_60.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_60/weight_mem_gen_60.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_60] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_60/weight_mem_gen_60.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_60/weight_mem_gen_60.xci]
launch_runs -jobs 12 weight_mem_gen_60_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_60/weight_mem_gen_60.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_mem_gen_70 -dir d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_mem_gen_70} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10178} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA/e203_ecg/weight.coe/bank7.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_mem_gen_70]
generate_target {instantiation_template} [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_70/weight_mem_gen_70.xci]
generate_target all [get_files  d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_70/weight_mem_gen_70.xci]
catch { config_ip_cache -export [get_ips -all weight_mem_gen_70] }
export_ip_user_files -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_70/weight_mem_gen_70.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_70/weight_mem_gen_70.xci]
launch_runs -jobs 12 weight_mem_gen_70_synth_1
export_simulation -of_objects [get_files d:/FPGA/e203_ecg/e203_ecg/project_2/project_2.srcs/sources_1/ip/weight_mem_gen_70/weight_mem_gen_70.xci] -directory D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files -ipstatic_source_dir D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/FPGA/e203_ecg/e203_ecg/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/FPGA/e203_ecg/e203_ecg/project_1/tb_top_behav.wcfg
source tb_top.tcl
restart
run 10 us
run all
close_sim
