//Verilog generated by VPR  from post-place-and-route implementation
module fabric_GJC31 (
    input \clk_i ,
    input \data_reg[0] ,
    input \data_reg[1] ,
    input \dly_inc_pulse_inv ,
    input \enable ,
    input \reset_n ,
    output \$auto$rs_design_edit.cc:885:execute$614 ,
    output \$auto$rs_design_edit.cc:885:execute$615 ,
    output \$auto$rs_design_edit.cc:885:execute$616 ,
    output \$auto$rs_design_edit.cc:885:execute$617 ,
    output \$auto$rs_design_edit.cc:885:execute$618 ,
    output \$auto$rs_design_edit.cc:885:execute$619 ,
    output \$ofab_enable ,
    output \data_o[0] ,
    output \data_o[1] ,
    output \dly_adj ,
    output \dly_ld 
);

    //Wires
    wire \clk_i_output_0_0 ;
    wire \data_reg[0]_output_0_0 ;
    wire \data_reg[1]_output_0_0 ;
    wire \dly_inc_pulse_inv_output_0_0 ;
    wire \enable_output_0_0 ;
    wire \reset_n_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$614_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$615_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$616_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$617_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$618_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$619_output_0_0 ;
    wire \lut_$ofab_enable_output_0_0 ;
    wire \dffre_data_o[0]_output_0_0 ;
    wire \dffre_data_o[1]_output_0_0 ;
    wire \lut_dly_adj_output_0_0 ;
    wire \dffre_dly_ld_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$250$li0_li0_output_0_0 ;
    wire \lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0 ;
    wire \lut_$abc$250$li1_li1_output_0_0 ;
    wire \lut_$abc$250$li2_li2_output_0_0 ;
    wire \dffre_data_o[1]_clock_0_0 ;
    wire \dffre_dly_ld_clock_0_0 ;
    wire \dffre_data_o[0]_clock_0_0 ;
    wire \lut_$abc$250$li0_li0_input_0_4 ;
    wire \lut_$abc$250$li1_li1_input_0_2 ;
    wire \lut_dly_adj_input_0_0 ;
    wire \lut_$ofab_enable_input_0_1 ;
    wire \lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_3 ;
    wire \lut_$abc$250$li1_li1_input_0_4 ;
    wire \lut_$abc$250$li2_li2_input_0_4 ;
    wire \lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_4 ;
    wire \lut_$abc$250$li0_li0_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$614_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$615_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$616_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$617_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$618_input_0_0 ;
    wire \$auto$rs_design_edit.cc:885:execute$619_input_0_0 ;
    wire \$ofab_enable_input_0_0 ;
    wire \data_o[0]_input_0_0 ;
    wire \data_o[1]_input_0_0 ;
    wire \dly_adj_input_0_0 ;
    wire \dly_ld_input_0_0 ;
    wire \dffre_data_o[1]_input_1_0 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$615_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$614_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$619_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$618_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$617_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:885:execute$616_input_0_2 ;
    wire \dffre_dly_ld_input_1_0 ;
    wire \dffre_data_o[0]_input_1_0 ;
    wire \dffre_data_o[0]_input_0_0 ;
    wire \dffre_data_o[1]_input_2_0 ;
    wire \dffre_dly_ld_input_2_0 ;
    wire \dffre_data_o[0]_input_2_0 ;
    wire \dffre_data_o[1]_input_0_0 ;
    wire \dffre_dly_ld_input_0_0 ;

    //IO assignments
    assign \$auto$rs_design_edit.cc:885:execute$614  = \$auto$rs_design_edit.cc:885:execute$614_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$615  = \$auto$rs_design_edit.cc:885:execute$615_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$616  = \$auto$rs_design_edit.cc:885:execute$616_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$617  = \$auto$rs_design_edit.cc:885:execute$617_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$618  = \$auto$rs_design_edit.cc:885:execute$618_input_0_0 ;
    assign \$auto$rs_design_edit.cc:885:execute$619  = \$auto$rs_design_edit.cc:885:execute$619_input_0_0 ;
    assign \$ofab_enable  = \$ofab_enable_input_0_0 ;
    assign \data_o[0]  = \data_o[0]_input_0_0 ;
    assign \data_o[1]  = \data_o[1]_input_0_0 ;
    assign \dly_adj  = \dly_adj_input_0_0 ;
    assign \dly_ld  = \dly_ld_input_0_0 ;
    assign \clk_i_output_0_0  = \clk_i ;
    assign \data_reg[0]_output_0_0  = \data_reg[0] ;
    assign \data_reg[1]_output_0_0  = \data_reg[1] ;
    assign \dly_inc_pulse_inv_output_0_0  = \dly_inc_pulse_inv ;
    assign \enable_output_0_0  = \enable ;
    assign \reset_n_output_0_0  = \reset_n ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_i_output_0_0_to_dffre_data_o[1]_clock_0_0  (
        .datain(\clk_i_output_0_0 ),
        .dataout(\dffre_data_o[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_i_output_0_0_to_dffre_dly_ld_clock_0_0  (
        .datain(\clk_i_output_0_0 ),
        .dataout(\dffre_dly_ld_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_i_output_0_0_to_dffre_data_o[0]_clock_0_0  (
        .datain(\clk_i_output_0_0 ),
        .dataout(\dffre_data_o[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_data_reg[0]_output_0_0_to_lut_$abc$250$li0_li0_input_0_4  (
        .datain(\data_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$250$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_data_reg[1]_output_0_0_to_lut_$abc$250$li1_li1_input_0_2  (
        .datain(\data_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$250$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dly_inc_pulse_inv_output_0_0_to_lut_dly_adj_input_0_0  (
        .datain(\dly_inc_pulse_inv_output_0_0 ),
        .dataout(\lut_dly_adj_input_0_0 )
    );

    fpga_interconnect \routing_segment_enable_output_0_0_to_lut_$ofab_enable_input_0_1  (
        .datain(\enable_output_0_0 ),
        .dataout(\lut_$ofab_enable_input_0_1 )
    );

    fpga_interconnect \routing_segment_enable_output_0_0_to_lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_3  (
        .datain(\enable_output_0_0 ),
        .dataout(\lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut_$abc$250$li1_li1_input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut_$abc$250$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut_$abc$250$li2_li2_input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut_$abc$250$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut_$abc$250$li0_li0_input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut_$abc$250$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$614_output_0_0_to_$auto$rs_design_edit.cc:885:execute$614_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$614_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$614_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$615_output_0_0_to_$auto$rs_design_edit.cc:885:execute$615_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$615_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$615_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$616_output_0_0_to_$auto$rs_design_edit.cc:885:execute$616_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$616_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$616_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$617_output_0_0_to_$auto$rs_design_edit.cc:885:execute$617_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$617_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$617_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$618_output_0_0_to_$auto$rs_design_edit.cc:885:execute$618_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$618_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$618_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:885:execute$619_output_0_0_to_$auto$rs_design_edit.cc:885:execute$619_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:885:execute$619_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:885:execute$619_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$ofab_enable_output_0_0_to_$ofab_enable_input_0_0  (
        .datain(\lut_$ofab_enable_output_0_0 ),
        .dataout(\$ofab_enable_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_o[0]_output_0_0_to_data_o[0]_input_0_0  (
        .datain(\dffre_data_o[0]_output_0_0 ),
        .dataout(\data_o[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_o[1]_output_0_0_to_data_o[1]_input_0_0  (
        .datain(\dffre_data_o[1]_output_0_0 ),
        .dataout(\data_o[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dly_adj_output_0_0_to_dly_adj_input_0_0  (
        .datain(\lut_dly_adj_output_0_0 ),
        .dataout(\dly_adj_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_dly_ld_output_0_0_to_dly_ld_input_0_0  (
        .datain(\dffre_dly_ld_output_0_0 ),
        .dataout(\dly_ld_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_o[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_o[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$615_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$615_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$614_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$614_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$619_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$619_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$618_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$618_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$617_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$617_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:885:execute$616_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:885:execute$616_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dly_ld_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dly_ld_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_o[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_o[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$250$li0_li0_output_0_0_to_dffre_data_o[0]_input_0_0  (
        .datain(\lut_$abc$250$li0_li0_output_0_0 ),
        .dataout(\dffre_data_o[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0_to_dffre_data_o[1]_input_2_0  (
        .datain(\lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0 ),
        .dataout(\dffre_data_o[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0_to_dffre_dly_ld_input_2_0  (
        .datain(\lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0 ),
        .dataout(\dffre_dly_ld_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0_to_dffre_data_o[0]_input_2_0  (
        .datain(\lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0 ),
        .dataout(\dffre_data_o[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$250$li1_li1_output_0_0_to_dffre_data_o[1]_input_0_0  (
        .datain(\lut_$abc$250$li1_li1_output_0_0 ),
        .dataout(\dffre_data_o[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$250$li2_li2_output_0_0_to_dffre_dly_ld_input_0_0  (
        .datain(\lut_$abc$250$li2_li2_output_0_0 ),
        .dataout(\dffre_dly_ld_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$250$li1_li1  (
        .in({
            \lut_$abc$250$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$250$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$250$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_o[1]  (
        .C(\dffre_data_o[1]_clock_0_0 ),
        .D(\dffre_data_o[1]_input_0_0 ),
        .E(\dffre_data_o[1]_input_2_0 ),
        .R(\dffre_data_o[1]_input_1_0 ),
        .Q(\dffre_data_o[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:885:execute$615  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:885:execute$615_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$615_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:885:execute$614  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:885:execute$614_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$614_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:885:execute$619  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:885:execute$619_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$619_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:885:execute$618  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:885:execute$618_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$618_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:885:execute$617  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:885:execute$617_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$617_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:885:execute$616  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:885:execute$616_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:885:execute$616_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$ofab_enable  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$ofab_enable_input_0_1 ,
            1'b0
         }),
        .out(\lut_$ofab_enable_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_dly_adj  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_dly_adj_input_0_0 
         }),
        .out(\lut_dly_adj_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$250$li2_li2  (
        .in({
            \lut_$abc$250$li2_li2_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$250$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_dly_ld  (
        .C(\dffre_dly_ld_clock_0_0 ),
        .D(\dffre_dly_ld_input_0_0 ),
        .E(\dffre_dly_ld_input_2_0 ),
        .R(\dffre_dly_ld_input_1_0 ),
        .Q(\dffre_dly_ld_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000100000001)
    ) \lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53  (
        .in({
            \lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_4 ,
            \lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_$abc$250$li0_li0  (
        .in({
            \lut_$abc$250$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$250$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$250$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_o[0]  (
        .C(\dffre_data_o[0]_clock_0_0 ),
        .D(\dffre_data_o[0]_input_0_0 ),
        .E(\dffre_data_o[0]_input_2_0 ),
        .R(\dffre_data_o[0]_input_1_0 ),
        .Q(\dffre_data_o[0]_output_0_0 )
    );


endmodule
