Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan  2 22:17:40 2024
| Host         : xyw-luv running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    323         
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (323)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3197)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (323)
--------------------------
 There are 323 register/latch pins with no clock driven by root clock pin: m0/clk_vga_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3197)
---------------------------------------------------
 There are 3197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.787        0.000                      0                 2235        0.142        0.000                      0                 2235        4.600        0.000                       0                   787  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.787        0.000                      0                 2235        0.142        0.000                      0                 2235        4.600        0.000                       0                   787  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 m2/snake_y_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/hit_self_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 1.787ns (19.461%)  route 7.395ns (80.539%))
  Logic Levels:           21  (LUT2=12 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.845     5.274    m2/CLK
    SLICE_X16Y44         FDRE                                         r  m2/snake_y_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.308     5.582 r  m2/snake_y_reg[1][0]/Q
                         net (fo=25, routed)          0.712     6.294    m2/snake_y_reg[62][1]_0[3]
    SLICE_X17Y44         LUT6 (Prop_lut6_I3_O)        0.053     6.347 f  m2/hit_self_i_45/O
                         net (fo=1, routed)           0.668     7.015    m2/hit_self_i_45_n_0
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.053     7.068 r  m2/hit_self_i_29/O
                         net (fo=2, routed)           0.453     7.521    m2/hit_self_i_29_n_0
    SLICE_X22Y43         LUT2 (Prop_lut2_I0_O)        0.053     7.574 r  m2/hit_self_i_28/O
                         net (fo=2, routed)           0.334     7.908    m2/hit_self_i_28_n_0
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.053     7.961 r  m2/hit_self_i_27/O
                         net (fo=2, routed)           0.354     8.315    m2/hit_self_i_27_n_0
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.053     8.368 f  m2/hit_self_i_18/O
                         net (fo=2, routed)           0.368     8.736    m2/hit_self_i_18_n_0
    SLICE_X20Y43         LUT2 (Prop_lut2_I1_O)        0.053     8.789 r  m2/hit_self_i_26/O
                         net (fo=2, routed)           0.329     9.118    m2/hit_self_i_26_n_0
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.063     9.181 f  m2/hit_self_i_41/O
                         net (fo=2, routed)           0.368     9.549    m2/hit_self_i_41_n_0
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.164     9.713 r  m2/hit_self_i_31/O
                         net (fo=2, routed)           0.252     9.965    m2/hit_self_i_31_n_0
    SLICE_X22Y45         LUT2 (Prop_lut2_I0_O)        0.053    10.018 f  m2/hit_self_i_40/O
                         net (fo=2, routed)           0.306    10.324    m2/hit_self_i_40_n_0
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.053    10.377 r  m2/hit_self_i_32/O
                         net (fo=2, routed)           0.247    10.624    m2/hit_self_i_32_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.053    10.677 f  m2/hit_self_i_39/O
                         net (fo=2, routed)           0.147    10.824    m2/hit_self_i_39_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.053    10.877 r  m2/hit_self_i_60/O
                         net (fo=2, routed)           0.426    11.303    m2/hit_self_i_60_n_0
    SLICE_X23Y44         LUT2 (Prop_lut2_I0_O)        0.066    11.369 r  m2/hit_self_i_51/O
                         net (fo=5, routed)           0.464    11.833    m2/hit_self_i_51_n_0
    SLICE_X22Y47         LUT5 (Prop_lut5_I4_O)        0.165    11.998 r  m2/hit_self_i_77/O
                         net (fo=6, routed)           0.431    12.429    m2/hit_self_i_77_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I0_O)        0.056    12.485 f  m2/hit_self_i_88/O
                         net (fo=1, routed)           0.425    12.910    m2/hit_self_i_88_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.170    13.080 f  m2/hit_self_i_56/O
                         net (fo=1, routed)           0.297    13.377    m2/hit_self_i_56_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I4_O)        0.053    13.430 r  m2/hit_self_i_34/O
                         net (fo=1, routed)           0.322    13.751    m2/hit_self_i_34_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.053    13.804 f  m2/hit_self_i_22/O
                         net (fo=1, routed)           0.234    14.039    m2/hit_self_i_22_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.053    14.092 f  m2/hit_self_i_11/O
                         net (fo=1, routed)           0.127    14.219    m2/hit_self_i_11_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.053    14.272 r  m2/hit_self_i_3/O
                         net (fo=1, routed)           0.131    14.404    m2/hit_self_i_3_n_0
    SLICE_X23Y45         LUT5 (Prop_lut5_I2_O)        0.053    14.457 r  m2/hit_self_i_1/O
                         net (fo=1, routed)           0.000    14.457    m2/hit_self_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  m2/hit_self_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.729    14.909    m2/CLK
    SLICE_X23Y45         FDRE                                         r  m2/hit_self_reg/C
                         clock pessimism              0.335    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X23Y45         FDRE (Setup_fdre_C_D)        0.035    15.244    m2/hit_self_reg
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[36][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.331ns (5.255%)  route 5.968ns (94.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.594    11.521    m2/score
    SLICE_X43Y63         FDRE                                         r  m2/snake_y_reg[36][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.480    14.660    m2/CLK
    SLICE_X43Y63         FDRE                                         r  m2/snake_y_reg[36][0]/C
                         clock pessimism              0.261    14.921    
                         clock uncertainty           -0.035    14.886    
    SLICE_X43Y63         FDRE (Setup_fdre_C_R)       -0.479    14.407    m2/snake_y_reg[36][0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[36][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.331ns (5.255%)  route 5.968ns (94.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.594    11.521    m2/score
    SLICE_X43Y63         FDRE                                         r  m2/snake_y_reg[36][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.480    14.660    m2/CLK
    SLICE_X43Y63         FDRE                                         r  m2/snake_y_reg[36][2]/C
                         clock pessimism              0.261    14.921    
                         clock uncertainty           -0.035    14.886    
    SLICE_X43Y63         FDRE (Setup_fdre_C_R)       -0.479    14.407    m2/snake_y_reg[36][2]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[36][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.331ns (5.255%)  route 5.968ns (94.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.594    11.521    m2/score
    SLICE_X43Y63         FDRE                                         r  m2/snake_y_reg[36][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.480    14.660    m2/CLK
    SLICE_X43Y63         FDRE                                         r  m2/snake_y_reg[36][3]/C
                         clock pessimism              0.261    14.921    
                         clock uncertainty           -0.035    14.886    
    SLICE_X43Y63         FDRE (Setup_fdre_C_R)       -0.479    14.407    m2/snake_y_reg[36][3]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[36][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.331ns (5.255%)  route 5.968ns (94.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.594    11.521    m2/score
    SLICE_X42Y63         FDRE                                         r  m2/snake_y_reg[36][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.480    14.660    m2/CLK
    SLICE_X42Y63         FDRE                                         r  m2/snake_y_reg[36][1]/C
                         clock pessimism              0.261    14.921    
                         clock uncertainty           -0.035    14.886    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.456    14.430    m2/snake_y_reg[36][1]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[28][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.331ns (5.298%)  route 5.917ns (94.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.543    11.470    m2/score
    SLICE_X23Y60         FDRE                                         r  m2/snake_x_reg[28][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.534    14.714    m2/CLK
    SLICE_X23Y60         FDRE                                         r  m2/snake_x_reg[28][0]/C
                         clock pessimism              0.261    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X23Y60         FDRE (Setup_fdre_C_R)       -0.479    14.461    m2/snake_x_reg[28][0]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[28][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.331ns (5.303%)  route 5.911ns (94.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.538    11.464    m2/score
    SLICE_X23Y62         FDRE                                         r  m2/snake_x_reg[28][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.532    14.712    m2/CLK
    SLICE_X23Y62         FDRE                                         r  m2/snake_x_reg[28][1]/C
                         clock pessimism              0.261    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X23Y62         FDRE (Setup_fdre_C_R)       -0.479    14.459    m2/snake_x_reg[28][1]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[28][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.331ns (5.303%)  route 5.911ns (94.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.538    11.464    m2/score
    SLICE_X23Y62         FDRE                                         r  m2/snake_x_reg[28][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.532    14.712    m2/CLK
    SLICE_X23Y62         FDRE                                         r  m2/snake_x_reg[28][2]/C
                         clock pessimism              0.261    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X23Y62         FDRE (Setup_fdre_C_R)       -0.479    14.459    m2/snake_x_reg[28][2]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[36][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.331ns (5.347%)  route 5.859ns (94.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 14.661 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.486    11.413    m2/score
    SLICE_X43Y62         FDRE                                         r  m2/snake_x_reg[36][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.481    14.661    m2/CLK
    SLICE_X43Y62         FDRE                                         r  m2/snake_x_reg[36][3]/C
                         clock pessimism              0.261    14.922    
                         clock uncertainty           -0.035    14.887    
    SLICE_X43Y62         FDRE (Setup_fdre_C_R)       -0.479    14.408    m2/snake_x_reg[36][3]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 m5/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[36][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.331ns (5.347%)  route 5.859ns (94.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 14.661 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.793     5.222    m5/CLK
    SLICE_X29Y40         FDRE                                         r  m5/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.269     5.491 r  m5/FSM_onehot_game_state_reg[0]/Q
                         net (fo=34, routed)          1.374     6.865    m5/game_state[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.062     6.927 r  m5/snake_x[1][4]_i_1/O
                         net (fo=658, routed)         4.486    11.413    m2/score
    SLICE_X43Y62         FDRE                                         r  m2/snake_y_reg[36][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.481    14.661    m2/CLK
    SLICE_X43Y62         FDRE                                         r  m2/snake_y_reg[36][4]/C
                         clock pessimism              0.261    14.922    
                         clock uncertainty           -0.035    14.887    
    SLICE_X43Y62         FDRE (Setup_fdre_C_R)       -0.479    14.408    m2/snake_y_reg[36][4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  2.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 m12/up_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (59.969%)  route 0.085ns (40.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.651     1.897    m12/CLK
    SLICE_X34Y32         FDRE                                         r  m12/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.100     1.997 f  m12/up_reg/Q
                         net (fo=4, routed)           0.085     2.082    m1/up_pb
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.028     2.110 r  m1/direction[0]_i_1/O
                         net (fo=1, routed)           0.000     2.110    m1/direction[0]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  m1/direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.888     2.373    m1/CLK
    SLICE_X35Y32         FDRE                                         r  m1/direction_reg[0]/C
                         clock pessimism             -0.465     1.908    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.060     1.968    m1/direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 m12/up_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.689%)  route 0.086ns (40.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.651     1.897    m12/CLK
    SLICE_X34Y32         FDRE                                         r  m12/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.100     1.997 f  m12/up_reg/Q
                         net (fo=4, routed)           0.086     2.083    m1/up_pb
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.028     2.111 r  m1/direction[1]_i_1/O
                         net (fo=1, routed)           0.000     2.111    m1/direction[1]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  m1/direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.888     2.373    m1/CLK
    SLICE_X35Y32         FDRE                                         r  m1/direction_reg[1]/C
                         clock pessimism             -0.465     1.908    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.060     1.968    m1/direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m12/data_break_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m12/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.378%)  route 0.111ns (52.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.650     1.896    m12/CLK
    SLICE_X35Y31         FDCE                                         r  m12/data_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.100     1.996 r  m12/data_break_reg/Q
                         net (fo=2, routed)           0.111     2.107    m12/data_break
    SLICE_X34Y31         FDCE                                         r  m12/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.887     2.372    m12/CLK
    SLICE_X34Y31         FDCE                                         r  m12/data_reg[8]/C
                         clock pessimism             -0.465     1.907    
    SLICE_X34Y31         FDCE (Hold_fdce_C_D)         0.047     1.954    m12/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m2/snake_y_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.139%)  route 0.127ns (55.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.685     1.931    m2/CLK
    SLICE_X17Y44         FDRE                                         r  m2/snake_y_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.100     2.031 r  m2/snake_y_reg[2][2]/Q
                         net (fo=19, routed)          0.127     2.157    m2/snake_y_1dim[12]
    SLICE_X14Y44         FDRE                                         r  m2/snake_y_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.925     2.410    m2/CLK
    SLICE_X14Y44         FDRE                                         r  m2/snake_y_reg[3][2]/C
                         clock pessimism             -0.447     1.963    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.040     2.003    m2/snake_y_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m2/cnt1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/cnt1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.266ns (68.713%)  route 0.121ns (31.287%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.686     1.932    m2/CLK
    SLICE_X18Y49         FDRE                                         r  m2/cnt1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.118     2.050 r  m2/cnt1_reg[26]/Q
                         net (fo=3, routed)           0.120     2.170    m2/cnt1_reg[26]
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.277 r  m2/cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.278    m2/cnt1_reg[24]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.319 r  m2/cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.319    m2/cnt1_reg[28]_i_1_n_7
    SLICE_X18Y50         FDRE                                         r  m2/cnt1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.854     2.339    m2/CLK
    SLICE_X18Y50         FDRE                                         r  m2/cnt1_reg[28]/C
                         clock pessimism             -0.267     2.072    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.092     2.164    m2/cnt1_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m12/ps2_clk_falg2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m12/negedge_ps2_clk_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.595%)  route 0.115ns (47.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.650     1.896    m12/CLK
    SLICE_X35Y31         FDCE                                         r  m12/ps2_clk_falg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.100     1.996 r  m12/ps2_clk_falg2_reg/Q
                         net (fo=2, routed)           0.115     2.111    m12/ps2_clk_falg2
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.028     2.139 r  m12/negedge_ps2_clk_shift_i_1/O
                         net (fo=1, routed)           0.000     2.139    m12/negedge_ps2_clk
    SLICE_X37Y31         FDRE                                         r  m12/negedge_ps2_clk_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.886     2.371    m12/CLK
    SLICE_X37Y31         FDRE                                         r  m12/negedge_ps2_clk_shift_reg/C
                         clock pessimism             -0.447     1.924    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.060     1.984    m12/negedge_ps2_clk_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[29][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[30][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.836%)  route 0.128ns (56.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.603     1.849    m2/CLK
    SLICE_X27Y62         FDRE                                         r  m2/snake_x_reg[29][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.100     1.949 r  m2/snake_x_reg[29][1]/Q
                         net (fo=25, routed)          0.128     2.077    m2/snake_x_reg[62][4]_0[88]
    SLICE_X29Y61         FDRE                                         r  m2/snake_x_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.823     2.308    m2/CLK
    SLICE_X29Y61         FDRE                                         r  m2/snake_x_reg[30][1]/C
                         clock pessimism             -0.427     1.881    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.040     1.921    m2/snake_x_reg[30][1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 m2/snake_y_reg[56][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[57][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.191%)  route 0.132ns (56.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.653     1.899    m2/CLK
    SLICE_X43Y41         FDRE                                         r  m2/snake_y_reg[56][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.100     1.999 r  m2/snake_y_reg[56][0]/Q
                         net (fo=25, routed)          0.132     2.130    m2/snake_y_reg[62][1]_0[113]
    SLICE_X41Y40         FDRE                                         r  m2/snake_y_reg[57][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.893     2.378    m2/CLK
    SLICE_X41Y40         FDRE                                         r  m2/snake_y_reg[57][0]/C
                         clock pessimism             -0.447     1.931    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.040     1.971    m2/snake_y_reg[57][0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 m2/snake_y_reg[11][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.935%)  route 0.109ns (52.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.656     1.902    m2/CLK
    SLICE_X27Y38         FDRE                                         r  m2/snake_y_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.100     2.002 r  m2/snake_y_reg[11][1]/Q
                         net (fo=23, routed)          0.109     2.110    m2/snake_y_reg[62][1]_0[24]
    SLICE_X26Y38         FDRE                                         r  m2/snake_y_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.895     2.380    m2/CLK
    SLICE_X26Y38         FDRE                                         r  m2/snake_y_reg[12][1]/C
                         clock pessimism             -0.467     1.913    
    SLICE_X26Y38         FDRE (Hold_fdre_C_D)         0.036     1.949    m2/snake_y_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 m2/snake_y_reg[59][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[60][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.851%)  route 0.109ns (52.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.656     1.902    m2/CLK
    SLICE_X33Y40         FDRE                                         r  m2/snake_y_reg[59][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.100     2.002 r  m2/snake_y_reg[59][0]/Q
                         net (fo=25, routed)          0.109     2.111    m2/snake_y_reg[62][1]_0[119]
    SLICE_X32Y40         FDRE                                         r  m2/snake_y_reg[60][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.895     2.380    m2/CLK
    SLICE_X32Y40         FDRE                                         r  m2/snake_y_reg[60][0]/C
                         clock pessimism             -0.467     1.913    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.036     1.949    m2/snake_y_reg[60][0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X56Y146  m0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X34Y31   m12/data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X34Y31   m12/data_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X37Y32   m12/num_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X35Y31   m12/ps2_clk_falg0_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X35Y31   m12/ps2_clk_falg1_reg/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X23Y42   m2/snake_x_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y38   m2/snake_x_reg[6][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y44   m2/snake_y_reg[3][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  m0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  m0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X34Y31   m12/data_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X34Y31   m12/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X34Y31   m12/data_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X34Y31   m12/data_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X37Y32   m12/num_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X37Y32   m12/num_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X35Y31   m12/ps2_clk_falg0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X35Y31   m12/ps2_clk_falg0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/clk_vga_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/clk_vga_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X35Y32   m1/direction_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X35Y32   m1/direction_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X35Y32   m1/direction_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X35Y32   m1/direction_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X35Y31   m12/data_break_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X35Y31   m12/data_break_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3210 Endpoints
Min Delay          3210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/pixel_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.475ns  (logic 2.210ns (9.414%)  route 21.265ns (90.586%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=16 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=319, routed)         7.843     8.151    m2/pixel_flag_reg[1]_i_3562_0[2]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.053     8.204 r  m2/pixel_flag[1]_i_372/O
                         net (fo=1, routed)           0.347     8.551    m2/pixel_flag[1]_i_372_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.781 r  m2/pixel_flag_reg[1]_i_242/CO[3]
                         net (fo=1, routed)           0.000     8.781    m2/pixel_flag_reg[1]_i_242_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.839 r  m2/pixel_flag_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000     8.839    m2/pixel_flag_reg[1]_i_124_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     9.018 f  m2/pixel_flag_reg[1]_i_44/CO[0]
                         net (fo=3, routed)           0.692     9.710    m2/pixel_flag_reg[1]_i_44_n_3
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.157     9.867 r  m2/pixel_flag[1]_i_137/O
                         net (fo=3, routed)           0.578    10.445    m2/pixel_flag[1]_i_137_n_0
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.053    10.498 f  m2/pixel_flag[1]_i_459/O
                         net (fo=3, routed)           0.805    11.303    m2/pixel_flag[1]_i_459_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.053    11.356 r  m2/pixel_flag[1]_i_670/O
                         net (fo=4, routed)           0.485    11.841    m2/pixel_flag[1]_i_670_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.053    11.894 f  m2/pixel_flag[1]_i_885/O
                         net (fo=4, routed)           0.883    12.777    m2/pixel_flag[1]_i_885_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.053    12.830 r  m2/pixel_flag[1]_i_890/O
                         net (fo=6, routed)           0.518    13.348    m2/pixel_flag[1]_i_890_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.053    13.401 f  m2/pixel_flag[1]_i_1116/O
                         net (fo=5, routed)           0.763    14.165    m2/pixel_flag[1]_i_1116_n_0
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.053    14.218 f  m2/pixel_flag[1]_i_1103/O
                         net (fo=8, routed)           0.720    14.938    m2/pixel_flag[1]_i_1103_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I0_O)        0.053    14.991 f  m2/pixel_flag[1]_i_1104/O
                         net (fo=2, routed)           0.715    15.706    m2/pixel_flag[1]_i_1104_n_0
    SLICE_X25Y56         LUT5 (Prop_lut5_I3_O)        0.053    15.759 f  m2/pixel_flag[1]_i_987/O
                         net (fo=1, routed)           0.344    16.103    m2/pixel_flag[1]_i_987_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.053    16.156 f  m2/pixel_flag[1]_i_895/O
                         net (fo=1, routed)           0.583    16.739    m2/pixel_flag[1]_i_895_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I3_O)        0.053    16.792 f  m2/pixel_flag[1]_i_805/O
                         net (fo=1, routed)           0.551    17.343    m2/pixel_flag[1]_i_805_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I3_O)        0.053    17.396 f  m2/pixel_flag[1]_i_738/O
                         net (fo=1, routed)           0.644    18.040    m2/pixel_flag[1]_i_738_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.053    18.093 f  m2/pixel_flag[1]_i_680/O
                         net (fo=1, routed)           0.825    18.918    m2/pixel_flag[1]_i_680_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.053    18.971 f  m2/pixel_flag[1]_i_582/O
                         net (fo=1, routed)           0.706    19.677    m2/pixel_flag[1]_i_582_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I5_O)        0.053    19.730 r  m2/pixel_flag[1]_i_469/O
                         net (fo=1, routed)           0.786    20.516    m2/pixel_flag[1]_i_469_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.053    20.569 r  m2/pixel_flag[1]_i_307/O
                         net (fo=1, routed)           0.663    21.231    m2/pixel_flag[1]_i_307_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.053    21.284 r  m2/pixel_flag[1]_i_143/O
                         net (fo=1, routed)           0.000    21.284    m2/pixel_flag[1]_i_143_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.121    21.405 r  m2/pixel_flag_reg[1]_i_51/O
                         net (fo=1, routed)           0.680    22.086    m2/pixel_flag_reg[1]_i_51_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.150    22.236 r  m2/pixel_flag[1]_i_16/O
                         net (fo=1, routed)           0.443    22.679    m2/pixel_flag[1]_i_16_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.053    22.732 r  m2/pixel_flag[1]_i_5/O
                         net (fo=1, routed)           0.689    23.422    m2/pixel_flag[1]_i_5_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.053    23.475 r  m2/pixel_flag[1]_i_1/O
                         net (fo=1, routed)           0.000    23.475    m6/pixel_flag_reg[1]_1
    SLICE_X25Y47         FDRE                                         r  m6/pixel_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/pixel_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.532ns  (logic 2.210ns (9.808%)  route 20.322ns (90.192%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=319, routed)         7.843     8.151    m2/pixel_flag_reg[1]_i_3562_0[2]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.053     8.204 r  m2/pixel_flag[1]_i_372/O
                         net (fo=1, routed)           0.347     8.551    m2/pixel_flag[1]_i_372_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.781 r  m2/pixel_flag_reg[1]_i_242/CO[3]
                         net (fo=1, routed)           0.000     8.781    m2/pixel_flag_reg[1]_i_242_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.839 r  m2/pixel_flag_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000     8.839    m2/pixel_flag_reg[1]_i_124_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     9.018 r  m2/pixel_flag_reg[1]_i_44/CO[0]
                         net (fo=3, routed)           0.692     9.710    m2/pixel_flag_reg[1]_i_44_n_3
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.157     9.867 f  m2/pixel_flag[1]_i_137/O
                         net (fo=3, routed)           0.578    10.445    m2/pixel_flag[1]_i_137_n_0
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.053    10.498 r  m2/pixel_flag[1]_i_459/O
                         net (fo=3, routed)           0.805    11.303    m2/pixel_flag[1]_i_459_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.053    11.356 f  m2/pixel_flag[1]_i_670/O
                         net (fo=4, routed)           0.485    11.841    m2/pixel_flag[1]_i_670_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.053    11.894 r  m2/pixel_flag[1]_i_885/O
                         net (fo=4, routed)           0.883    12.777    m2/pixel_flag[1]_i_885_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.053    12.830 f  m2/pixel_flag[1]_i_890/O
                         net (fo=6, routed)           0.518    13.348    m2/pixel_flag[1]_i_890_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.053    13.401 r  m2/pixel_flag[1]_i_1116/O
                         net (fo=5, routed)           0.763    14.165    m2/pixel_flag[1]_i_1116_n_0
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.053    14.218 r  m2/pixel_flag[1]_i_1103/O
                         net (fo=8, routed)           0.720    14.938    m2/pixel_flag[1]_i_1103_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I0_O)        0.053    14.991 r  m2/pixel_flag[1]_i_1104/O
                         net (fo=2, routed)           0.461    15.451    m2/pixel_flag[1]_i_1104_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.053    15.504 r  m2/pixel_flag[0]_i_572/O
                         net (fo=1, routed)           0.458    15.962    m2/pixel_flag[0]_i_572_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.053    16.015 r  m2/pixel_flag[0]_i_564/O
                         net (fo=1, routed)           0.452    16.467    m2/pixel_flag[0]_i_564_n_0
    SLICE_X21Y57         LUT6 (Prop_lut6_I4_O)        0.053    16.520 f  m2/pixel_flag[0]_i_543/O
                         net (fo=1, routed)           0.668    17.187    m2/pixel_flag[0]_i_543_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.053    17.240 r  m2/pixel_flag[0]_i_471/O
                         net (fo=1, routed)           0.629    17.870    m2/pixel_flag[0]_i_471_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I4_O)        0.053    17.923 f  m2/pixel_flag[0]_i_330/O
                         net (fo=1, routed)           0.000    17.923    m2/pixel_flag[0]_i_330_n_0
    SLICE_X20Y54         MUXF7 (Prop_muxf7_I0_O)      0.121    18.044 f  m2/pixel_flag_reg[0]_i_180/O
                         net (fo=1, routed)           0.501    18.545    m2/pixel_flag_reg[0]_i_180_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.150    18.695 f  m2/pixel_flag[0]_i_113/O
                         net (fo=1, routed)           0.626    19.320    m2/pixel_flag[0]_i_113_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.053    19.373 f  m2/pixel_flag[0]_i_80/O
                         net (fo=1, routed)           0.357    19.730    m2/pixel_flag[0]_i_80_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.053    19.783 f  m2/pixel_flag[0]_i_36/O
                         net (fo=1, routed)           0.676    20.459    m2/pixel_flag[0]_i_36_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.053    20.512 f  m2/pixel_flag[0]_i_13/O
                         net (fo=1, routed)           0.646    21.158    m2/pixel_flag[0]_i_13_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.053    21.211 f  m2/pixel_flag[0]_i_6/O
                         net (fo=1, routed)           0.359    21.570    m2/pixel_flag[0]_i_6_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.053    21.623 r  m2/pixel_flag[0]_i_3/O
                         net (fo=1, routed)           0.856    22.479    m2/pixel_flag[0]_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.053    22.532 r  m2/pixel_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    22.532    m6/pixel_flag_reg[0]_1
    SLICE_X25Y47         FDRE                                         r  m6/pixel_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.113ns  (logic 3.454ns (19.069%)  route 14.659ns (80.931%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 r  m6/address/P[15]
                         net (fo=212, routed)        14.065    17.463    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.056    17.519 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26/O
                         net (fo=1, routed)           0.594    18.113    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/ena_array[27]
    RAMB36_X0Y20         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.884ns  (logic 3.451ns (19.296%)  route 14.433ns (80.704%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 f  m6/address/P[15]
                         net (fo=212, routed)        14.065    17.463    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.053    17.516 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__55/O
                         net (fo=1, routed)           0.369    17.884    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ena_array[19]
    RAMB36_X0Y21         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.798ns  (logic 3.451ns (19.390%)  route 14.347ns (80.610%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 f  m6/address/P[15]
                         net (fo=212, routed)        13.969    17.367    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y102        LUT5 (Prop_lut5_I2_O)        0.053    17.420 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=1, routed)           0.378    17.798    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ena_array[20]
    RAMB36_X1Y20         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.722ns  (logic 3.451ns (19.473%)  route 14.271ns (80.527%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 r  m6/address/P[15]
                         net (fo=212, routed)        13.893    17.291    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y107        LUT5 (Prop_lut5_I2_O)        0.053    17.344 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.378    17.722    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/ena_array[24]
    RAMB36_X1Y21         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.610ns  (logic 3.451ns (19.596%)  route 14.159ns (80.404%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 r  m6/address/P[15]
                         net (fo=212, routed)        13.636    17.034    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[12]
    SLICE_X18Y112        LUT5 (Prop_lut5_I2_O)        0.053    17.087 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.523    17.610    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/ena_array[31]
    RAMB36_X0Y22         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.569ns  (logic 3.451ns (19.642%)  route 14.118ns (80.358%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 f  m6/address/P[15]
                         net (fo=212, routed)        13.563    16.961    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addra[12]
    SLICE_X21Y117        LUT5 (Prop_lut5_I2_O)        0.053    17.014 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.555    17.569    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ena_array[16]
    RAMB36_X0Y23         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.406ns  (logic 3.451ns (19.827%)  route 13.955ns (80.173%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 f  m6/address/P[15]
                         net (fo=212, routed)        13.577    16.975    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y112        LUT5 (Prop_lut5_I2_O)        0.053    17.028 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40/O
                         net (fo=1, routed)           0.378    17.406    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ena_array[21]
    RAMB36_X1Y22         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.330ns  (logic 3.451ns (19.914%)  route 13.879ns (80.086%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     3.398 f  m6/address/P[15]
                         net (fo=212, routed)        13.501    16.899    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[12]
    SLICE_X23Y117        LUT5 (Prop_lut5_I2_O)        0.053    16.952 r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46/O
                         net (fo=1, routed)           0.378    17.330    m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ena_array[17]
    RAMB36_X1Y23         RAMB36E1                                     r  m6/INIT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m6/vga_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.480%)  route 0.102ns (50.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE                         0.000     0.000 r  m6/vga_in_reg[5]/C
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[5]/Q
                         net (fo=1, routed)           0.102     0.202    m6/m0/vga_in[5]
    SLICE_X30Y53         FDRE                                         r  m6/m0/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.265%)  route 0.103ns (50.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE                         0.000     0.000 r  m6/vga_in_reg[11]/C
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[11]/Q
                         net (fo=1, routed)           0.103     0.203    m6/m0/vga_in[11]
    SLICE_X31Y53         FDRE                                         r  m6/m0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.655%)  route 0.106ns (51.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE                         0.000     0.000 r  m6/vga_in_reg[2]/C
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[2]/Q
                         net (fo=1, routed)           0.106     0.206    m6/m0/vga_in[2]
    SLICE_X26Y53         FDRE                                         r  m6/m0/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.118ns (52.015%)  route 0.109ns (47.985%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE                         0.000     0.000 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.109     0.227    m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X65Y41         FDRE                                         r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.118ns (52.015%)  route 0.109ns (47.985%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE                         0.000     0.000 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.109     0.227    m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X64Y41         FDRE                                         r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m6/m0/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.157ns (63.825%)  route 0.089ns (36.175%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE                         0.000     0.000 r  m6/m0/v_count_reg[1]/C
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  m6/m0/v_count_reg[1]/Q
                         net (fo=14, routed)          0.089     0.180    m6/m0/v_count_reg_n_0_[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.066     0.246 r  m6/m0/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.246    m6/m0/v_count[5]_i_1_n_0
    SLICE_X28Y50         FDCE                                         r  m6/m0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.118ns (47.323%)  route 0.131ns (52.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          0.131     0.249    m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X63Y44         FDRE                                         r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.118ns (47.090%)  route 0.133ns (52.910%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.133     0.251    m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X62Y44         FDRE                                         r  m6/FAIL/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.100ns (39.148%)  route 0.155ns (60.852%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE                         0.000     0.000 r  m6/vga_in_reg[1]/C
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[1]/Q
                         net (fo=1, routed)           0.155     0.255    m6/m0/vga_in[1]
    SLICE_X27Y53         FDRE                                         r  m6/m0/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.100ns (38.889%)  route 0.157ns (61.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE                         0.000     0.000 r  m6/vga_in_reg[3]/C
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[3]/Q
                         net (fo=1, routed)           0.157     0.257    m6/m0/vga_in[3]
    SLICE_X26Y53         FDRE                                         r  m6/m0/r_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m2/snake_y_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/pixel_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.228ns  (logic 2.210ns (11.494%)  route 17.018ns (88.506%))
  Logic Levels:           26  (CARRY4=1 LUT3=1 LUT4=2 LUT5=5 LUT6=16 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.845     5.274    m2/CLK
    SLICE_X17Y43         FDRE                                         r  m2/snake_y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.269     5.543 r  m2/snake_y_reg[0][2]/Q
                         net (fo=89, routed)          2.199     7.742    m2/snake_y_reg[62][1]_0[2]
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.063     7.805 r  m2/pixel_flag[1]_i_78/O
                         net (fo=1, routed)           0.488     8.293    m2/pixel_flag[1]_i_78_n_0
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.170     8.463 r  m2/pixel_flag[1]_i_31/O
                         net (fo=1, routed)           0.000     8.463    m2/pixel_flag[1]_i_31_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.787 f  m2/pixel_flag_reg[1]_i_8/CO[3]
                         net (fo=2, routed)           0.729     9.516    m2/pixel_flag_reg[1]_i_8_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I2_O)        0.053     9.569 r  m2/pixel_flag[0]_i_4/O
                         net (fo=3, routed)           0.873    10.441    m2/pixel_flag[0]_i_4_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.053    10.494 r  m2/pixel_flag[1]_i_14/O
                         net (fo=2, routed)           0.347    10.841    m2/pixel_flag[1]_i_14_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.053    10.894 r  m2/pixel_flag[1]_i_137/O
                         net (fo=3, routed)           0.578    11.472    m2/pixel_flag[1]_i_137_n_0
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.053    11.525 f  m2/pixel_flag[1]_i_459/O
                         net (fo=3, routed)           0.805    12.330    m2/pixel_flag[1]_i_459_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.053    12.383 r  m2/pixel_flag[1]_i_670/O
                         net (fo=4, routed)           0.485    12.869    m2/pixel_flag[1]_i_670_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.053    12.922 f  m2/pixel_flag[1]_i_885/O
                         net (fo=4, routed)           0.883    13.804    m2/pixel_flag[1]_i_885_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.053    13.857 r  m2/pixel_flag[1]_i_890/O
                         net (fo=6, routed)           0.518    14.376    m2/pixel_flag[1]_i_890_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.053    14.429 f  m2/pixel_flag[1]_i_1116/O
                         net (fo=5, routed)           0.763    15.192    m2/pixel_flag[1]_i_1116_n_0
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.053    15.245 f  m2/pixel_flag[1]_i_1103/O
                         net (fo=8, routed)           0.720    15.965    m2/pixel_flag[1]_i_1103_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I0_O)        0.053    16.018 f  m2/pixel_flag[1]_i_1104/O
                         net (fo=2, routed)           0.715    16.733    m2/pixel_flag[1]_i_1104_n_0
    SLICE_X25Y56         LUT5 (Prop_lut5_I3_O)        0.053    16.786 f  m2/pixel_flag[1]_i_987/O
                         net (fo=1, routed)           0.344    17.130    m2/pixel_flag[1]_i_987_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.053    17.183 f  m2/pixel_flag[1]_i_895/O
                         net (fo=1, routed)           0.583    17.766    m2/pixel_flag[1]_i_895_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I3_O)        0.053    17.819 f  m2/pixel_flag[1]_i_805/O
                         net (fo=1, routed)           0.551    18.370    m2/pixel_flag[1]_i_805_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I3_O)        0.053    18.423 f  m2/pixel_flag[1]_i_738/O
                         net (fo=1, routed)           0.644    19.067    m2/pixel_flag[1]_i_738_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.053    19.120 f  m2/pixel_flag[1]_i_680/O
                         net (fo=1, routed)           0.825    19.945    m2/pixel_flag[1]_i_680_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.053    19.998 f  m2/pixel_flag[1]_i_582/O
                         net (fo=1, routed)           0.706    20.704    m2/pixel_flag[1]_i_582_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I5_O)        0.053    20.757 r  m2/pixel_flag[1]_i_469/O
                         net (fo=1, routed)           0.786    21.543    m2/pixel_flag[1]_i_469_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.053    21.596 r  m2/pixel_flag[1]_i_307/O
                         net (fo=1, routed)           0.663    22.259    m2/pixel_flag[1]_i_307_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.053    22.312 r  m2/pixel_flag[1]_i_143/O
                         net (fo=1, routed)           0.000    22.312    m2/pixel_flag[1]_i_143_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.121    22.433 r  m2/pixel_flag_reg[1]_i_51/O
                         net (fo=1, routed)           0.680    23.113    m2/pixel_flag_reg[1]_i_51_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.150    23.263 r  m2/pixel_flag[1]_i_16/O
                         net (fo=1, routed)           0.443    23.707    m2/pixel_flag[1]_i_16_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.053    23.760 r  m2/pixel_flag[1]_i_5/O
                         net (fo=1, routed)           0.689    24.449    m2/pixel_flag[1]_i_5_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.053    24.502 r  m2/pixel_flag[1]_i_1/O
                         net (fo=1, routed)           0.000    24.502    m6/pixel_flag_reg[1]_1
    SLICE_X25Y47         FDRE                                         r  m6/pixel_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_y_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/pixel_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.285ns  (logic 2.210ns (12.086%)  route 16.075ns (87.914%))
  Logic Levels:           26  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.845     5.274    m2/CLK
    SLICE_X17Y43         FDRE                                         r  m2/snake_y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.269     5.543 r  m2/snake_y_reg[0][2]/Q
                         net (fo=89, routed)          2.199     7.742    m2/snake_y_reg[62][1]_0[2]
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.063     7.805 r  m2/pixel_flag[1]_i_78/O
                         net (fo=1, routed)           0.488     8.293    m2/pixel_flag[1]_i_78_n_0
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.170     8.463 r  m2/pixel_flag[1]_i_31/O
                         net (fo=1, routed)           0.000     8.463    m2/pixel_flag[1]_i_31_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.787 r  m2/pixel_flag_reg[1]_i_8/CO[3]
                         net (fo=2, routed)           0.729     9.516    m2/pixel_flag_reg[1]_i_8_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I2_O)        0.053     9.569 f  m2/pixel_flag[0]_i_4/O
                         net (fo=3, routed)           0.873    10.441    m2/pixel_flag[0]_i_4_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.053    10.494 f  m2/pixel_flag[1]_i_14/O
                         net (fo=2, routed)           0.347    10.841    m2/pixel_flag[1]_i_14_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.053    10.894 f  m2/pixel_flag[1]_i_137/O
                         net (fo=3, routed)           0.578    11.472    m2/pixel_flag[1]_i_137_n_0
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.053    11.525 r  m2/pixel_flag[1]_i_459/O
                         net (fo=3, routed)           0.805    12.330    m2/pixel_flag[1]_i_459_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.053    12.383 f  m2/pixel_flag[1]_i_670/O
                         net (fo=4, routed)           0.485    12.869    m2/pixel_flag[1]_i_670_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.053    12.922 r  m2/pixel_flag[1]_i_885/O
                         net (fo=4, routed)           0.883    13.804    m2/pixel_flag[1]_i_885_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.053    13.857 f  m2/pixel_flag[1]_i_890/O
                         net (fo=6, routed)           0.518    14.376    m2/pixel_flag[1]_i_890_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.053    14.429 r  m2/pixel_flag[1]_i_1116/O
                         net (fo=5, routed)           0.763    15.192    m2/pixel_flag[1]_i_1116_n_0
    SLICE_X24Y58         LUT6 (Prop_lut6_I2_O)        0.053    15.245 r  m2/pixel_flag[1]_i_1103/O
                         net (fo=8, routed)           0.720    15.965    m2/pixel_flag[1]_i_1103_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I0_O)        0.053    16.018 r  m2/pixel_flag[1]_i_1104/O
                         net (fo=2, routed)           0.461    16.479    m2/pixel_flag[1]_i_1104_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.053    16.532 r  m2/pixel_flag[0]_i_572/O
                         net (fo=1, routed)           0.458    16.989    m2/pixel_flag[0]_i_572_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.053    17.042 r  m2/pixel_flag[0]_i_564/O
                         net (fo=1, routed)           0.452    17.494    m2/pixel_flag[0]_i_564_n_0
    SLICE_X21Y57         LUT6 (Prop_lut6_I4_O)        0.053    17.547 f  m2/pixel_flag[0]_i_543/O
                         net (fo=1, routed)           0.668    18.215    m2/pixel_flag[0]_i_543_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.053    18.268 r  m2/pixel_flag[0]_i_471/O
                         net (fo=1, routed)           0.629    18.897    m2/pixel_flag[0]_i_471_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I4_O)        0.053    18.950 f  m2/pixel_flag[0]_i_330/O
                         net (fo=1, routed)           0.000    18.950    m2/pixel_flag[0]_i_330_n_0
    SLICE_X20Y54         MUXF7 (Prop_muxf7_I0_O)      0.121    19.071 f  m2/pixel_flag_reg[0]_i_180/O
                         net (fo=1, routed)           0.501    19.572    m2/pixel_flag_reg[0]_i_180_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.150    19.722 f  m2/pixel_flag[0]_i_113/O
                         net (fo=1, routed)           0.626    20.348    m2/pixel_flag[0]_i_113_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.053    20.401 f  m2/pixel_flag[0]_i_80/O
                         net (fo=1, routed)           0.357    20.757    m2/pixel_flag[0]_i_80_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.053    20.810 f  m2/pixel_flag[0]_i_36/O
                         net (fo=1, routed)           0.676    21.486    m2/pixel_flag[0]_i_36_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.053    21.539 f  m2/pixel_flag[0]_i_13/O
                         net (fo=1, routed)           0.646    22.186    m2/pixel_flag[0]_i_13_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.053    22.239 f  m2/pixel_flag[0]_i_6/O
                         net (fo=1, routed)           0.359    22.598    m2/pixel_flag[0]_i_6_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.053    22.651 r  m2/pixel_flag[0]_i_3/O
                         net (fo=1, routed)           0.856    23.506    m2/pixel_flag[0]_i_3_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.053    23.559 r  m2/pixel_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    23.559    m6/pixel_flag_reg[0]_1
    SLICE_X25Y47         FDRE                                         r  m6/pixel_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 3.888ns (54.337%)  route 3.267ns (45.663%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.902     5.331    m4/CLK
    SLICE_X7Y40          FDRE                                         r  m4/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.269     5.600 f  m4/score_reg[8]/Q
                         net (fo=2, routed)           0.760     6.361    m4/m0/Clk_Div_1/score_reg[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.053     6.414 r  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.049     7.462    m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I2_O)        0.067     7.529 r  m4/m0/Clk_Div_1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.458     8.988    SEG_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.499    12.487 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.487    SEG[1]
    AD24                                                              r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 3.879ns (54.858%)  route 3.192ns (45.142%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.902     5.331    m4/CLK
    SLICE_X7Y40          FDRE                                         r  m4/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.269     5.600 f  m4/score_reg[8]/Q
                         net (fo=2, routed)           0.760     6.361    m4/m0/Clk_Div_1/score_reg[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.053     6.414 r  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.015     7.429    m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.068     7.497 r  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.417     8.913    SEG_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.489    12.402 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.402    SEG[6]
    AC23                                                              r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.066ns  (logic 3.873ns (54.820%)  route 3.192ns (45.180%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.902     5.331    m4/CLK
    SLICE_X7Y40          FDRE                                         r  m4/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  m4/score_reg[8]/Q
                         net (fo=2, routed)           0.760     6.361    m4/m0/Clk_Div_1/score_reg[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.053     6.414 f  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.013     7.427    m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.063     7.490 r  m4/m0/Clk_Div_1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.419     8.909    SEG_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.488    12.397 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.397    SEG[5]
    AC24                                                              r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 3.734ns (53.237%)  route 3.280ns (46.763%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.902     5.331    m4/CLK
    SLICE_X7Y40          FDRE                                         r  m4/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.269     5.600 f  m4/score_reg[8]/Q
                         net (fo=2, routed)           0.760     6.361    m4/m0/Clk_Div_1/score_reg[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.053     6.414 r  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.049     7.462    m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.053     7.515 r  m4/m0/Clk_Div_1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.471     8.986    SEG_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    12.345 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.345    SEG[0]
    AB22                                                              r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 3.752ns (53.820%)  route 3.219ns (46.180%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.902     5.331    m4/CLK
    SLICE_X7Y40          FDRE                                         r  m4/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.269     5.600 f  m4/score_reg[8]/Q
                         net (fo=2, routed)           0.760     6.361    m4/m0/Clk_Div_1/score_reg[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.053     6.414 r  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.015     7.429    m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.053     7.482 r  m4/m0/Clk_Div_1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.444     8.925    SEG_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    12.302 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.302    SEG[2]
    AD23                                                              r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 3.726ns (53.913%)  route 3.185ns (46.087%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.902     5.331    m4/CLK
    SLICE_X7Y40          FDRE                                         r  m4/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  m4/score_reg[8]/Q
                         net (fo=2, routed)           0.760     6.361    m4/m0/Clk_Div_1/score_reg[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.053     6.414 f  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.015     7.429    m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.053     7.482 r  m4/m0/Clk_Div_1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.409     8.891    SEG_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    12.242 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.242    SEG[4]
    W20                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/score_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 3.724ns (53.896%)  route 3.186ns (46.104%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.902     5.331    m4/CLK
    SLICE_X7Y40          FDRE                                         r  m4/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.269     5.600 f  m4/score_reg[8]/Q
                         net (fo=2, routed)           0.760     6.361    m4/m0/Clk_Div_1/score_reg[8]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.053     6.414 r  m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.013     7.427    m4/m0/Clk_Div_1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.053     7.480 r  m4/m0/Clk_Div_1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.412     8.892    SEG_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    12.241 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.241    SEG[3]
    Y21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/Clk_Div_1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 3.692ns (58.480%)  route 2.621ns (41.520%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.901     5.330    m4/m0/Clk_Div_1/CLK
    SLICE_X1Y38          FDRE                                         r  m4/m0/Clk_Div_1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.269     5.599 r  m4/m0/Clk_Div_1/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.914     6.514    m4/m0/Clk_Div_1/s_logisimBus21[18]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.053     6.567 r  m4/m0/Clk_Div_1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.707     8.273    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.370    11.643 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.643    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.128ns (26.656%)  route 0.352ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 r  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.352     2.356    m6/game_state[0]
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.028     2.384 r  m6/vga_in[2]_i_1/O
                         net (fo=1, routed)           0.000     2.384    m6/vga_in[2]_i_1_n_0
    SLICE_X26Y52         FDRE                                         r  m6/vga_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.128ns (26.602%)  route 0.353ns (73.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 r  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.353     2.357    m6/game_state[0]
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.028     2.385 r  m6/vga_in[3]_i_1/O
                         net (fo=1, routed)           0.000     2.385    m6/vga_in[3]_i_1_n_0
    SLICE_X26Y52         FDRE                                         r  m6/vga_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/pixel_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.128ns (25.945%)  route 0.365ns (74.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 r  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.365     2.369    m2/game_state[0]
    SLICE_X25Y47         LUT6 (Prop_lut6_I1_O)        0.028     2.397 r  m2/pixel_flag[0]_i_1/O
                         net (fo=1, routed)           0.000     2.397    m6/pixel_flag_reg[0]_1
    SLICE_X25Y47         FDRE                                         r  m6/pixel_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.128ns (22.806%)  route 0.433ns (77.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 f  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.433     2.437    m6/game_state[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.028     2.465 r  m6/vga_in[5]_i_1/O
                         net (fo=1, routed)           0.000     2.465    m6/vga_in[5]_i_1_n_0
    SLICE_X30Y52         FDRE                                         r  m6/vga_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.128ns (22.766%)  route 0.434ns (77.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 f  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.434     2.438    m6/game_state[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.028     2.466 r  m6/vga_in[6]_i_1/O
                         net (fo=1, routed)           0.000     2.466    m6/vga_in[6]_i_1_n_0
    SLICE_X30Y52         FDRE                                         r  m6/vga_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.128ns (20.574%)  route 0.494ns (79.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 f  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.494     2.498    m6/game_state[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.028     2.526 r  m6/vga_in[4]_i_1/O
                         net (fo=1, routed)           0.000     2.526    m6/vga_in[4]_i_1_n_0
    SLICE_X30Y52         FDRE                                         r  m6/vga_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.128ns (20.475%)  route 0.497ns (79.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 r  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.497     2.501    m6/game_state[0]
    SLICE_X27Y52         LUT6 (Prop_lut6_I4_O)        0.028     2.529 r  m6/vga_in[0]_i_1/O
                         net (fo=1, routed)           0.000     2.529    m6/vga_in[0]_i_1_n_0
    SLICE_X27Y52         FDRE                                         r  m6/vga_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.128ns (20.438%)  route 0.498ns (79.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 f  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.498     2.502    m6/game_state[0]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.028     2.530 r  m6/vga_in[11]_i_2/O
                         net (fo=1, routed)           0.000     2.530    m6/vga_in[11]_i_2_n_0
    SLICE_X30Y52         FDRE                                         r  m6/vga_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/pixel_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.156ns (24.306%)  route 0.486ns (75.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 f  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.434     2.438    m5/game_state[0]
    SLICE_X25Y47         LUT2 (Prop_lut2_I1_O)        0.028     2.466 r  m5/pixel_flag[1]_i_2/O
                         net (fo=1, routed)           0.051     2.518    m2/pixel_flag
    SLICE_X25Y47         LUT6 (Prop_lut6_I1_O)        0.028     2.546 r  m2/pixel_flag[1]_i_1/O
                         net (fo=1, routed)           0.000     2.546    m6/pixel_flag_reg[1]_1
    SLICE_X25Y47         FDRE                                         r  m6/pixel_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.128ns (19.274%)  route 0.536ns (80.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.658     1.904    m5/CLK
    SLICE_X29Y43         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.004 r  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=64, routed)          0.536     2.540    m6/game_state[0]
    SLICE_X27Y52         LUT6 (Prop_lut6_I4_O)        0.028     2.568 r  m6/vga_in[1]_i_1/O
                         net (fo=1, routed)           0.000     2.568    m6/vga_in[1]_i_1_n_0
    SLICE_X27Y52         FDRE                                         r  m6/vga_in_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           710 Endpoints
Min Delay           710 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.448ns  (logic 2.045ns (19.574%)  route 8.403ns (80.426%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.996    10.448    m2/snake_x[54][4]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  m2/snake_x_reg[54][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.670     4.850    m2/CLK
    SLICE_X49Y38         FDRE                                         r  m2/snake_x_reg[54][0]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.448ns  (logic 2.045ns (19.574%)  route 8.403ns (80.426%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.996    10.448    m2/snake_x[54][4]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  m2/snake_x_reg[54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.670     4.850    m2/CLK
    SLICE_X49Y38         FDRE                                         r  m2/snake_x_reg[54][1]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.439ns  (logic 2.045ns (19.590%)  route 8.394ns (80.410%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.987    10.439    m2/snake_x[54][4]_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  m2/snake_x_reg[54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.669     4.849    m2/CLK
    SLICE_X48Y37         FDRE                                         r  m2/snake_x_reg[54][2]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.345ns  (logic 2.045ns (19.769%)  route 8.300ns (80.231%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.893    10.345    m2/snake_x[54][4]_i_1_n_0
    SLICE_X49Y37         FDRE                                         r  m2/snake_x_reg[54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.669     4.849    m2/CLK
    SLICE_X49Y37         FDRE                                         r  m2/snake_x_reg[54][3]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.345ns  (logic 2.045ns (19.769%)  route 8.300ns (80.231%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.893    10.345    m2/snake_x[54][4]_i_1_n_0
    SLICE_X49Y37         FDRE                                         r  m2/snake_x_reg[54][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.669     4.849    m2/CLK
    SLICE_X49Y37         FDRE                                         r  m2/snake_x_reg[54][4]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.204ns  (logic 2.045ns (20.042%)  route 8.159ns (79.958%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.752    10.204    m2/snake_x[54][4]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  m2/snake_y_reg[54][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.674     4.854    m2/CLK
    SLICE_X46Y37         FDRE                                         r  m2/snake_y_reg[54][0]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.204ns  (logic 2.045ns (20.042%)  route 8.159ns (79.958%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.752    10.204    m2/snake_x[54][4]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  m2/snake_y_reg[54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.674     4.854    m2/CLK
    SLICE_X46Y37         FDRE                                         r  m2/snake_y_reg[54][1]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.097ns  (logic 2.045ns (20.254%)  route 8.052ns (79.746%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.645    10.097    m2/snake_x[54][4]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  m2/snake_y_reg[54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.675     4.855    m2/CLK
    SLICE_X46Y38         FDRE                                         r  m2/snake_y_reg[54][2]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.097ns  (logic 2.045ns (20.254%)  route 8.052ns (79.746%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.645    10.097    m2/snake_x[54][4]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  m2/snake_y_reg[54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.675     4.855    m2/CLK
    SLICE_X46Y38         FDRE                                         r  m2/snake_y_reg[54][3]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.097ns  (logic 2.045ns (20.254%)  route 8.052ns (79.746%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  slow_IBUF_inst/O
                         net (fo=14, routed)          3.890     4.766    m2/slow_IBUF
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.053     4.819 r  m2/snake_length1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.819    m2/snake_length1_carry_i_6_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.143 r  m2/snake_length1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.143    m2/snake_length1_carry_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.201 r  m2/snake_length1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.201    m2/snake_length1_carry__0_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.259 r  m2/snake_length1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.259    m2/snake_length1_carry__1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.438 f  m2/snake_length1_carry__2/CO[0]
                         net (fo=15, routed)          1.167     6.605    m2/CO[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.170     6.775 r  m2/snake_x[31][4]_i_1/O
                         net (fo=16, routed)          0.836     7.611    m2/snake_x[31][4]_i_1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.168     7.779 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.613     8.391    m2/snake_x[38][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.053     8.444 r  m2/snake_x[42][4]_i_1/O
                         net (fo=11, routed)          0.146     8.591    m2/snake_x[42][4]_i_1_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.053     8.644 r  m2/snake_x[46][4]_i_1/O
                         net (fo=13, routed)          0.755     9.399    m2/snake_x[46][4]_i_1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.053     9.452 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.645    10.097    m2/snake_x[54][4]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  m2/snake_y_reg[54][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.675     4.855    m2/CLK
    SLICE_X46Y38         FDRE                                         r  m2/snake_y_reg[54][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.426ns (31.911%)  route 0.909ns (68.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           0.909     1.335    m12/D[0]
    SLICE_X33Y31         FDCE                                         r  m12/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.887     2.372    m12/CLK
    SLICE_X33Y31         FDCE                                         r  m12/temp_data_reg[3]/C

Slack:                    inf
  Source:                 ps2_clk
                            (input port)
  Destination:            m12/ps2_clk_falg0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.413ns (30.520%)  route 0.939ns (69.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  ps2_clk (IN)
                         net (fo=0)                   0.000     0.000    ps2_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  ps2_clk_IBUF_inst/O
                         net (fo=1, routed)           0.939     1.352    m12/ps2_clk_IBUF
    SLICE_X35Y31         FDCE                                         r  m12/ps2_clk_falg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.887     2.372    m12/CLK
    SLICE_X35Y31         FDCE                                         r  m12/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.426ns (29.487%)  route 1.019ns (70.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.019     1.445    m12/D[0]
    SLICE_X36Y30         FDCE                                         r  m12/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.885     2.370    m12/CLK
    SLICE_X36Y30         FDCE                                         r  m12/temp_data_reg[0]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.426ns (29.454%)  route 1.021ns (70.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.021     1.447    m12/D[0]
    SLICE_X38Y31         FDCE                                         r  m12/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.885     2.370    m12/CLK
    SLICE_X38Y31         FDCE                                         r  m12/temp_data_reg[2]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.426ns (29.152%)  route 1.036ns (70.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.036     1.462    m12/D[0]
    SLICE_X36Y31         FDCE                                         r  m12/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.886     2.371    m12/CLK
    SLICE_X36Y31         FDCE                                         r  m12/temp_data_reg[1]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.426ns (29.068%)  route 1.040ns (70.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.040     1.466    m12/D[0]
    SLICE_X38Y32         FDCE                                         r  m12/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.886     2.371    m12/CLK
    SLICE_X38Y32         FDCE                                         r  m12/temp_data_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m12/temp_data_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.150ns (9.997%)  route 1.347ns (90.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA13                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  rst_IBUF_inst/O
                         net (fo=30, routed)          1.347     1.496    m12/rst_IBUF
    SLICE_X38Y33         FDCE                                         f  m12/temp_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.887     2.372    m12/CLK
    SLICE_X38Y33         FDCE                                         r  m12/temp_data_reg[4]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.426ns (28.083%)  route 1.091ns (71.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.091     1.517    m12/D[0]
    SLICE_X38Y33         FDCE                                         r  m12/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.887     2.372    m12/CLK
    SLICE_X38Y33         FDCE                                         r  m12/temp_data_reg[4]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.426ns (28.074%)  route 1.092ns (71.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.092     1.518    m12/D[0]
    SLICE_X37Y33         FDCE                                         r  m12/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.888     2.373    m12/CLK
    SLICE_X37Y33         FDCE                                         r  m12/temp_data_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m12/temp_data_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.150ns (9.674%)  route 1.397ns (90.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA13                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  rst_IBUF_inst/O
                         net (fo=30, routed)          1.397     1.546    m12/rst_IBUF
    SLICE_X38Y32         FDCE                                         f  m12/temp_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.886     2.371    m12/CLK
    SLICE_X38Y32         FDCE                                         r  m12/temp_data_reg[6]/C





