<dec f='linux/arch/x86/events/perf_event.h' l='233' type='struct intel_shared_regs *'/>
<offset>38016</offset>
<doc f='linux/arch/x86/events/perf_event.h' l='229'>/*
	 * manage shared (per-core, per-cpu) registers
	 * used on Intel NHM/WSM/SNB
	 */</doc>
<use f='linux/arch/x86/events/core.c' l='1988' u='r' c='free_fake_cpuc'/>
<use f='linux/arch/x86/events/core.c' l='2003' u='w' c='allocate_fake_cpuc'/>
<use f='linux/arch/x86/events/core.c' l='2004' u='r' c='allocate_fake_cpuc'/>
<use f='linux/arch/x86/events/intel/core.c' l='2415' u='r' c='__intel_shared_reg_get_constraints'/>
<use f='linux/arch/x86/events/intel/core.c' l='2488' u='r' c='__intel_shared_reg_put_constraints'/>
<use f='linux/arch/x86/events/intel/core.c' l='3266' u='w' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3267' u='r' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3292' u='r' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3293' u='w' c='intel_pmu_cpu_prepare'/>
<use f='linux/arch/x86/events/intel/core.c' l='3328' u='r' c='intel_pmu_cpu_starting'/>
<use f='linux/arch/x86/events/intel/core.c' l='3335' u='r' c='intel_pmu_cpu_starting'/>
<use f='linux/arch/x86/events/intel/core.c' l='3337' u='r' c='intel_pmu_cpu_starting'/>
<use f='linux/arch/x86/events/intel/core.c' l='3338' u='w' c='intel_pmu_cpu_starting'/>
<use f='linux/arch/x86/events/intel/core.c' l='3342' u='r' c='intel_pmu_cpu_starting'/>
<use f='linux/arch/x86/events/intel/core.c' l='3343' u='r' c='intel_pmu_cpu_starting'/>
<use f='linux/arch/x86/events/intel/core.c' l='3347' u='r' c='intel_pmu_cpu_starting'/>
<use f='linux/arch/x86/events/intel/core.c' l='3389' u='r' c='intel_pmu_cpu_dying'/>
<use f='linux/arch/x86/events/intel/core.c' l='3393' u='w' c='intel_pmu_cpu_dying'/>
