git clone --depth 1 --no-tags https://github.com/lvyangdi/GA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189146675
git clone --depth 1 --no-tags https://github.com/pcornier/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190745388
git clone --depth 1 --no-tags https://github.com/lifanyuan/delta-sigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185698734
git clone --depth 1 --no-tags https://github.com/beenfhb/face_detect_open..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186859992
git clone --depth 1 --no-tags https://github.com/tamerbali/EV3-TRACK3R-Robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190285240
git clone --depth 1 --no-tags https://github.com/alighazal/Traffic-light-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190937503
git clone --depth 1 --no-tags https://github.com/BenTsai7/MIPS-multi-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188166386
git clone --depth 1 --no-tags https://github.com/MarziehAhmadiNa/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188246969
git clone --depth 1 --no-tags https://github.com/NhanNgocThien/mips-com.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187949487
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_G-Sensor_ACP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186449143
git clone --depth 1 --no-tags https://github.com/hotwolf/RVC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187708913
git clone --depth 1 --no-tags https://github.com/DoyyaO/Z180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186265640
git clone --depth 1 --no-tags https://github.com/MParygin/v.specialistm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190847783
git clone --depth 1 --no-tags https://github.com/evilactually/mojo-v3-hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189873467
git clone --depth 1 --no-tags https://github.com/dakirk/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187963015
git clone --depth 1 --no-tags https://github.com/Deepansh1992/TenGEthernetMac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190098893
git clone --depth 1 --no-tags https://github.com/victoresque/genie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190329062
git clone --depth 1 --no-tags https://github.com/nikolay966/Intel-80486DX2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188820290
git clone --depth 1 --no-tags https://github.com/blueGorae/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188137063
git clone --depth 1 --no-tags https://github.com/raiyyanfaisal09/UART_IPCORE_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189996236
git clone --depth 1 --no-tags https://github.com/r888800009/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190767774
git clone --depth 1 --no-tags https://github.com/ugurkanates/CSE-433-Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190439225
git clone --depth 1 --no-tags https://github.com/sdanthinne/FPGAVisualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190285925
git clone --depth 1 --no-tags https://github.com/Hades2001/Anlogic_Tang_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185328023
git clone --depth 1 --no-tags https://github.com/euidong/MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186393343
git clone --depth 1 --no-tags https://github.com/nikolay966/Intel-80486DX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188821668
git clone --depth 1 --no-tags https://github.com/scarv/xcrypto-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189295005
git clone --depth 1 --no-tags https://github.com/rtzeromega/TicketSeller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187347523
git clone --depth 1 --no-tags https://github.com/forestLoop/Learning-EI332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189940829
git clone --depth 1 --no-tags https://github.com/nganinho/sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187008266
git clone --depth 1 --no-tags https://github.com/noahsalk/AES-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185722695
git clone --depth 1 --no-tags https://github.com/Nydia-Goodwin/FPGA-beeper-music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187563955
git clone --depth 1 --no-tags https://github.com/zahramo/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190645660
git clone --depth 1 --no-tags https://github.com/YutLan/Verilog_quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189995067
git clone --depth 1 --no-tags https://github.com/iPankajrai/Verilog-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189859459
git clone --depth 1 --no-tags https://github.com/jameswang1016/Graduation_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187472520
git clone --depth 1 --no-tags https://github.com/qiaopengju/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190329595
git clone --depth 1 --no-tags https://github.com/tronium/verilog_cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189872549
git clone --depth 1 --no-tags https://github.com/himingway/Complex-Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185398148
git clone --depth 1 --no-tags https://github.com/tchad/floating_point_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186365525
git clone --depth 1 --no-tags https://github.com/somuk1234/Reaction_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185946467
git clone --depth 1 --no-tags https://github.com/JiaminL/Pipeline-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189397497
git clone --depth 1 --no-tags https://github.com/avashist003/Memory_Arbiter_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187667824
git clone --depth 1 --no-tags https://github.com/dillonhuff/vivado_synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188354442
git clone --depth 1 --no-tags https://github.com/JunyeonL/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185917640
git clone --depth 1 --no-tags https://github.com/bmartini/stream-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185628295
git clone --depth 1 --no-tags https://github.com/JeckSmit/pic16f628A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187613357
git clone --depth 1 --no-tags https://github.com/JeckSmit/verilog-cpu-pic16C84.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185396236
git clone --depth 1 --no-tags https://github.com/Jayashree29/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189856271
git clone --depth 1 --no-tags https://github.com/asmak1051/Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185291101
git clone --depth 1 --no-tags https://github.com/DimitriosPt/128x16-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185974260
git clone --depth 1 --no-tags https://github.com/kr7roshan/Slot-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185628118
git clone --depth 1 --no-tags https://github.com/lukeographer/magstripe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186522520
git clone --depth 1 --no-tags https://github.com/farzinlize/debounce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186348253
git clone --depth 1 --no-tags https://github.com/Rambus200/FPGA-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186461803
git clone --depth 1 --no-tags https://github.com/SimonNgj/DE2-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186820307
git clone --depth 1 --no-tags https://github.com/gururajbhupal/Ent_SSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186773523
git clone --depth 1 --no-tags https://github.com/moisotico/Proyecto-Digitales-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186338122
git clone --depth 1 --no-tags https://github.com/JeckSmit/MOS65C02-microprocessor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186410502
git clone --depth 1 --no-tags https://github.com/jorenvandeweyer/hwsw_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186369048
git clone --depth 1 --no-tags https://github.com/brweidner/riscv_stb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185301529
git clone --depth 1 --no-tags https://github.com/ghminaei/MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186277659
git clone --depth 1 --no-tags https://github.com/tparsa/MIPS-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186283172
git clone --depth 1 --no-tags https://github.com/ChenRuHsieh/CS-412500-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188091283
git clone --depth 1 --no-tags https://github.com/ChenRuHsieh/EE-223002-Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188089257
git clone --depth 1 --no-tags https://github.com/7smd7/MIPS-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187031539
git clone --depth 1 --no-tags https://github.com/JairoDaniel/SoCMinimoParaRelojDespertador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187171241
git clone --depth 1 --no-tags https://github.com/amr1997sam/AES-SMALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188690585
git clone --depth 1 --no-tags https://github.com/alitoufighi/architecture-lab-exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187971552
git clone --depth 1 --no-tags https://github.com/target-encoder/Vending-Machine-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187921244
git clone --depth 1 --no-tags https://github.com/Old-Fritz/Schema.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188415883
git clone --depth 1 --no-tags https://github.com/mlovatonv/mips-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188914305
git clone --depth 1 --no-tags https://github.com/hessamhz/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190531434
git clone --depth 1 --no-tags https://github.com/JihadElhofy/SBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190208622
git clone --depth 1 --no-tags https://github.com/mihhus/display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190696207
git clone --depth 1 --no-tags https://github.com/a-Ahmed13/Mips-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191109952
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/arithmetic-logic-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191066114
git clone --depth 1 --no-tags https://github.com/dreambbqchild/HDMITest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185313719
git clone --depth 1 --no-tags https://github.com/DarkWayC0de/EdC_Pr2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185431677
git clone --depth 1 --no-tags https://github.com/Luffky/MIPS_CPU_55.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185366052
git clone --depth 1 --no-tags https://github.com/bit-logic-computer-design-2019/simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185394621
git clone --depth 1 --no-tags https://github.com/VladTM23/OC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185975680
git clone --depth 1 --no-tags https://github.com/Alwaysenchanted/camouflaged_logc_locking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190568524
git clone --depth 1 --no-tags https://github.com/amank94007/processorX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190733925
git clone --depth 1 --no-tags https://github.com/Leo-i/rtl_moution_sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190778981
git clone --depth 1 --no-tags https://github.com/KevinCerqueira/MI-CD-hexadecimal-matriz-led-7x5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191068304
git clone --depth 1 --no-tags https://github.com/mmohammadi9812/DataMemCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190995598
git clone --depth 1 --no-tags https://github.com/rockcaensor/laser_lap_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186176939
git clone --depth 1 --no-tags https://github.com/juw013/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187423987
git clone --depth 1 --no-tags https://github.com/hangtenz/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187367325
git clone --depth 1 --no-tags https://github.com/ahsanv101/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187520615
git clone --depth 1 --no-tags https://github.com/HUOJIAXI/HUOJIAXIPROJET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187840870
git clone --depth 1 --no-tags https://github.com/imanolfernandez/microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188270170
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188565259
git clone --depth 1 --no-tags https://github.com/iamjerrchen/ece411_single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188617794
git clone --depth 1 --no-tags https://github.com/amr1997sam/AES-FAST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188690129
