<?xml version='1.0'?>
<island simulinkPath='dec_dly_comp/DUT/DUT' topLevelEntity='dec_dly_comp_DUT_DUT'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_In_v_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_In_v_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_v' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_2_In_c_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_In_c_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_c' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_3_0_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_0_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_3_0_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_0_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_3_1_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_1_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='4' vector='1' complex='1'/>
    <port name='in_3_1_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_1_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='5' vector='1' complex='0'/>
    <port name='in_3_2_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_2_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='6' vector='2' complex='1'/>
    <port name='in_3_2_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_2_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='7' vector='2' complex='0'/>
    <port name='in_3_3_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_3_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='8' vector='3' complex='1'/>
    <port name='in_3_3_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_3_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='9' vector='3' complex='0'/>
    <port name='in_3_4_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_4_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='10' vector='4' complex='1'/>
    <port name='in_3_4_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_4_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='11' vector='4' complex='0'/>
    <port name='in_3_5_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_5_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='12' vector='5' complex='1'/>
    <port name='in_3_5_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_5_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='13' vector='5' complex='0'/>
    <port name='in_3_6_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_6_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='14' vector='6' complex='1'/>
    <port name='in_3_6_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_6_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='15' vector='6' complex='0'/>
    <port name='in_3_7_imag_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_7_imag_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='16' vector='7' complex='1'/>
    <port name='in_3_7_real_In_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_7_real_In_d_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='In_d' highLevelIndex='17' vector='7' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField_x_tpl' highLevelIndex='18' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField1_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField1_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField1_x_tpl' highLevelIndex='19' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField2_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField2_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField2_x_tpl' highLevelIndex='20' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField3_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField3_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField3_x_tpl' highLevelIndex='21' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField1_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField1_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField1_x_tpl' highLevelIndex='22' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField2_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField2_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField2_x_tpl' highLevelIndex='23' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField3_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField3_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField3_x_tpl' highLevelIndex='24' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField4_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField4_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField4_x_tpl' highLevelIndex='25' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField6_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField6_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField6_x_tpl' highLevelIndex='26' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField7_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField7_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField7_x_tpl' highLevelIndex='27' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField8_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField8_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField8_x_tpl' highLevelIndex='28' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField9_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField9_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_RegField9_x_tpl' highLevelIndex='29' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_By_Pass_RegField_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_dec_dly_comp_DUT_DUT_By_Pass_RegField_x_tpl' stm='' highLevelName='in_AMMregisterWireData_dec_dly_comp_DUT_DUT_By_Pass_RegField_x_tpl' highLevelIndex='30' vector='0' complex='0'/>
    <port name='out_1_0_imag_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_0_imag_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='0' complex='1'/>
    <port name='out_1_0_real_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_0_real_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_1_imag_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_1_imag_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='1' complex='1'/>
    <port name='out_1_1_real_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_1_real_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='1' complex='0'/>
    <port name='out_1_2_imag_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_2_imag_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='2' complex='1'/>
    <port name='out_1_2_real_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_2_real_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='2' complex='0'/>
    <port name='out_1_3_imag_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_3_imag_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='3' complex='1'/>
    <port name='out_1_3_real_q1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_3_real_q1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q1' highLevelIndex='1' vector='3' complex='0'/>
    <port name='out_2_q_v1_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_q_v1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q_v1' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_q_c1_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_q_c1_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='q_c1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_0_imag_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_0_imag_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='0' complex='1'/>
    <port name='out_4_0_real_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_0_real_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_4_1_imag_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_1_imag_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='1' complex='1'/>
    <port name='out_4_1_real_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_1_real_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='1' complex='0'/>
    <port name='out_4_2_imag_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_2_imag_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='2' complex='1'/>
    <port name='out_4_2_real_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_2_real_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='2' complex='0'/>
    <port name='out_4_3_imag_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_3_imag_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='3' complex='1'/>
    <port name='out_4_3_real_q2_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_3_real_q2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q2' highLevelIndex='4' vector='3' complex='0'/>
    <port name='out_5_q_v2_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_5_q_v2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q_v2' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_q_c2_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_6_q_c2_tpl' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='q_c2' highLevelIndex='6' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
