;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* TC */
TC__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
TC__0__MASK EQU 0x80
TC__0__PC EQU CYREG_PRT2_PC7
TC__0__PORT EQU 2
TC__0__SHIFT EQU 7
TC__AG EQU CYREG_PRT2_AG
TC__AMUX EQU CYREG_PRT2_AMUX
TC__BIE EQU CYREG_PRT2_BIE
TC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TC__BYP EQU CYREG_PRT2_BYP
TC__CTL EQU CYREG_PRT2_CTL
TC__DM0 EQU CYREG_PRT2_DM0
TC__DM1 EQU CYREG_PRT2_DM1
TC__DM2 EQU CYREG_PRT2_DM2
TC__DR EQU CYREG_PRT2_DR
TC__INP_DIS EQU CYREG_PRT2_INP_DIS
TC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TC__LCD_EN EQU CYREG_PRT2_LCD_EN
TC__MASK EQU 0x80
TC__PORT EQU 2
TC__PRT EQU CYREG_PRT2_PRT
TC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TC__PS EQU CYREG_PRT2_PS
TC__SHIFT EQU 7
TC__SLW EQU CYREG_PRT2_SLW
TC_word__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
TC_word__0__MASK EQU 0x40
TC_word__0__PC EQU CYREG_PRT1_PC6
TC_word__0__PORT EQU 1
TC_word__0__SHIFT EQU 6
TC_word__AG EQU CYREG_PRT1_AG
TC_word__AMUX EQU CYREG_PRT1_AMUX
TC_word__BIE EQU CYREG_PRT1_BIE
TC_word__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TC_word__BYP EQU CYREG_PRT1_BYP
TC_word__CTL EQU CYREG_PRT1_CTL
TC_word__DM0 EQU CYREG_PRT1_DM0
TC_word__DM1 EQU CYREG_PRT1_DM1
TC_word__DM2 EQU CYREG_PRT1_DM2
TC_word__DR EQU CYREG_PRT1_DR
TC_word__INP_DIS EQU CYREG_PRT1_INP_DIS
TC_word__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TC_word__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TC_word__LCD_EN EQU CYREG_PRT1_LCD_EN
TC_word__MASK EQU 0x40
TC_word__PORT EQU 1
TC_word__PRT EQU CYREG_PRT1_PRT
TC_word__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TC_word__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TC_word__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TC_word__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TC_word__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TC_word__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TC_word__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TC_word__PS EQU CYREG_PRT1_PS
TC_word__SHIFT EQU 6
TC_word__SLW EQU CYREG_PRT1_SLW

/* EN1 */
EN1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
EN1__0__MASK EQU 0x20
EN1__0__PC EQU CYREG_PRT3_PC5
EN1__0__PORT EQU 3
EN1__0__SHIFT EQU 5
EN1__AG EQU CYREG_PRT3_AG
EN1__AMUX EQU CYREG_PRT3_AMUX
EN1__BIE EQU CYREG_PRT3_BIE
EN1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
EN1__BYP EQU CYREG_PRT3_BYP
EN1__CTL EQU CYREG_PRT3_CTL
EN1__DM0 EQU CYREG_PRT3_DM0
EN1__DM1 EQU CYREG_PRT3_DM1
EN1__DM2 EQU CYREG_PRT3_DM2
EN1__DR EQU CYREG_PRT3_DR
EN1__INP_DIS EQU CYREG_PRT3_INP_DIS
EN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
EN1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
EN1__LCD_EN EQU CYREG_PRT3_LCD_EN
EN1__MASK EQU 0x20
EN1__PORT EQU 3
EN1__PRT EQU CYREG_PRT3_PRT
EN1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
EN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
EN1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
EN1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
EN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
EN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
EN1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
EN1__PS EQU CYREG_PRT3_PS
EN1__SHIFT EQU 5
EN1__SLW EQU CYREG_PRT3_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW
LED_ON_Sync_ctrl_reg__0__MASK EQU 0x01
LED_ON_Sync_ctrl_reg__0__POS EQU 0
LED_ON_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LED_ON_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LED_ON_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
LED_ON_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LED_ON_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
LED_ON_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LED_ON_Sync_ctrl_reg__MASK EQU 0x01
LED_ON_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LED_ON_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LED_ON_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* PPS */
PPS__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
PPS__0__MASK EQU 0x10
PPS__0__PC EQU CYREG_PRT0_PC4
PPS__0__PORT EQU 0
PPS__0__SHIFT EQU 4
PPS__AG EQU CYREG_PRT0_AG
PPS__AMUX EQU CYREG_PRT0_AMUX
PPS__BIE EQU CYREG_PRT0_BIE
PPS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PPS__BYP EQU CYREG_PRT0_BYP
PPS__CTL EQU CYREG_PRT0_CTL
PPS__DM0 EQU CYREG_PRT0_DM0
PPS__DM1 EQU CYREG_PRT0_DM1
PPS__DM2 EQU CYREG_PRT0_DM2
PPS__DR EQU CYREG_PRT0_DR
PPS__INP_DIS EQU CYREG_PRT0_INP_DIS
PPS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PPS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PPS__LCD_EN EQU CYREG_PRT0_LCD_EN
PPS__MASK EQU 0x10
PPS__PORT EQU 0
PPS__PRT EQU CYREG_PRT0_PRT
PPS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PPS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PPS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PPS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PPS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PPS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PPS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PPS__PS EQU CYREG_PRT0_PS
PPS__SHIFT EQU 4
PPS__SLW EQU CYREG_PRT0_SLW

/* LOAD */
LOAD__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LOAD__0__MASK EQU 0x02
LOAD__0__PC EQU CYREG_PRT0_PC1
LOAD__0__PORT EQU 0
LOAD__0__SHIFT EQU 1
LOAD__AG EQU CYREG_PRT0_AG
LOAD__AMUX EQU CYREG_PRT0_AMUX
LOAD__BIE EQU CYREG_PRT0_BIE
LOAD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LOAD__BYP EQU CYREG_PRT0_BYP
LOAD__CTL EQU CYREG_PRT0_CTL
LOAD__DM0 EQU CYREG_PRT0_DM0
LOAD__DM1 EQU CYREG_PRT0_DM1
LOAD__DM2 EQU CYREG_PRT0_DM2
LOAD__DR EQU CYREG_PRT0_DR
LOAD__INP_DIS EQU CYREG_PRT0_INP_DIS
LOAD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LOAD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LOAD__LCD_EN EQU CYREG_PRT0_LCD_EN
LOAD__MASK EQU 0x02
LOAD__PORT EQU 0
LOAD__PRT EQU CYREG_PRT0_PRT
LOAD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LOAD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LOAD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LOAD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LOAD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LOAD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LOAD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LOAD__PS EQU CYREG_PRT0_PS
LOAD__SHIFT EQU 1
LOAD__SLW EQU CYREG_PRT0_SLW
LOAD_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LOAD_1__0__MASK EQU 0x01
LOAD_1__0__PC EQU CYREG_PRT2_PC0
LOAD_1__0__PORT EQU 2
LOAD_1__0__SHIFT EQU 0
LOAD_1__AG EQU CYREG_PRT2_AG
LOAD_1__AMUX EQU CYREG_PRT2_AMUX
LOAD_1__BIE EQU CYREG_PRT2_BIE
LOAD_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LOAD_1__BYP EQU CYREG_PRT2_BYP
LOAD_1__CTL EQU CYREG_PRT2_CTL
LOAD_1__DM0 EQU CYREG_PRT2_DM0
LOAD_1__DM1 EQU CYREG_PRT2_DM1
LOAD_1__DM2 EQU CYREG_PRT2_DM2
LOAD_1__DR EQU CYREG_PRT2_DR
LOAD_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LOAD_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LOAD_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LOAD_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LOAD_1__MASK EQU 0x01
LOAD_1__PORT EQU 2
LOAD_1__PRT EQU CYREG_PRT2_PRT
LOAD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LOAD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LOAD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LOAD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LOAD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LOAD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LOAD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LOAD_1__PS EQU CYREG_PRT2_PS
LOAD_1__SHIFT EQU 0
LOAD_1__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Rx_1__0__MASK EQU 0x04
Rx_1__0__PC EQU CYREG_PRT0_PC2
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 2
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x04
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 2
Rx_1__SLW EQU CYREG_PRT0_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Tx_1__0__MASK EQU 0x20
Tx_1__0__PC EQU CYREG_PRT0_PC5
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 5
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x20
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 5
Tx_1__SLW EQU CYREG_PRT0_SLW

/* UART */
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__2__MASK EQU 0x04
UART_BUART_sCR_SyncCtl_CtrlReg__2__POS EQU 2
UART_BUART_sCR_SyncCtl_CtrlReg__3__MASK EQU 0x08
UART_BUART_sCR_SyncCtl_CtrlReg__3__POS EQU 3
UART_BUART_sCR_SyncCtl_CtrlReg__4__MASK EQU 0x10
UART_BUART_sCR_SyncCtl_CtrlReg__4__POS EQU 4
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB06_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x1C
UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_BUART_sRX_RxSts__2__POS EQU 2
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x3C
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

/* Start */
Start__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Start__0__MASK EQU 0x08
Start__0__PC EQU CYREG_PRT0_PC3
Start__0__PORT EQU 0
Start__0__SHIFT EQU 3
Start__AG EQU CYREG_PRT0_AG
Start__AMUX EQU CYREG_PRT0_AMUX
Start__BIE EQU CYREG_PRT0_BIE
Start__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Start__BYP EQU CYREG_PRT0_BYP
Start__CTL EQU CYREG_PRT0_CTL
Start__DM0 EQU CYREG_PRT0_DM0
Start__DM1 EQU CYREG_PRT0_DM1
Start__DM2 EQU CYREG_PRT0_DM2
Start__DR EQU CYREG_PRT0_DR
Start__INP_DIS EQU CYREG_PRT0_INP_DIS
Start__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Start__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Start__LCD_EN EQU CYREG_PRT0_LCD_EN
Start__MASK EQU 0x08
Start__PORT EQU 0
Start__PRT EQU CYREG_PRT0_PRT
Start__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Start__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Start__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Start__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Start__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Start__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Start__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Start__PS EQU CYREG_PRT0_PS
Start__SHIFT EQU 3
Start__SLW EQU CYREG_PRT0_SLW

/* Period */
Period_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Period_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Period_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Period_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Period_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Period_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Period_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Period_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Period_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Period_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Period_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Period_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Period_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Period_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Period_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Period_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Period_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Period_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Period_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Period_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Period_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Period_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Period_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Period_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Period_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Period_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Period_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Period_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Period_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Period_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Period_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Period_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Period_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Period_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Period_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Period_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Period_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Period_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Period_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Period_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Period_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Period_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Period_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Period_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Period_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Period_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Period_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Period_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Period_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Period_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Period_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Period_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Period_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Period_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Period_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Period_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Period_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Period_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Period_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Period_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Period_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Period_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Period_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Period_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Period_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Period_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Period_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Period_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Period_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Period_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Period_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Period_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Period_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Period_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Period_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Period_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Period_bSR_StsReg__0__MASK EQU 0x01
Period_bSR_StsReg__0__POS EQU 0
Period_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Period_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Period_bSR_StsReg__3__MASK EQU 0x08
Period_bSR_StsReg__3__POS EQU 3
Period_bSR_StsReg__4__MASK EQU 0x10
Period_bSR_StsReg__4__POS EQU 4
Period_bSR_StsReg__5__MASK EQU 0x20
Period_bSR_StsReg__5__POS EQU 5
Period_bSR_StsReg__6__MASK EQU 0x40
Period_bSR_StsReg__6__POS EQU 6
Period_bSR_StsReg__MASK EQU 0x79
Period_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
Period_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Period_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
Period_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Period_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Period_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Period_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Period_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Period_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Period_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Period_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Period_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Period_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Period_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* Sh_out */
Sh_out__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Sh_out__0__MASK EQU 0x40
Sh_out__0__PC EQU CYREG_PRT3_PC6
Sh_out__0__PORT EQU 3
Sh_out__0__SHIFT EQU 6
Sh_out__AG EQU CYREG_PRT3_AG
Sh_out__AMUX EQU CYREG_PRT3_AMUX
Sh_out__BIE EQU CYREG_PRT3_BIE
Sh_out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sh_out__BYP EQU CYREG_PRT3_BYP
Sh_out__CTL EQU CYREG_PRT3_CTL
Sh_out__DM0 EQU CYREG_PRT3_DM0
Sh_out__DM1 EQU CYREG_PRT3_DM1
Sh_out__DM2 EQU CYREG_PRT3_DM2
Sh_out__DR EQU CYREG_PRT3_DR
Sh_out__INP_DIS EQU CYREG_PRT3_INP_DIS
Sh_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sh_out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sh_out__LCD_EN EQU CYREG_PRT3_LCD_EN
Sh_out__MASK EQU 0x40
Sh_out__PORT EQU 3
Sh_out__PRT EQU CYREG_PRT3_PRT
Sh_out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sh_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sh_out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sh_out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sh_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sh_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sh_out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sh_out__PS EQU CYREG_PRT3_PS
Sh_out__SHIFT EQU 6
Sh_out__SLW EQU CYREG_PRT3_SLW

/* isr_rx */
isr_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx__INTC_MASK EQU 0x08
isr_rx__INTC_NUMBER EQU 3
isr_rx__INTC_PRIOR_NUM EQU 7
isr_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_tc */
isr_tc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_tc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_tc__INTC_MASK EQU 0x10
isr_tc__INTC_NUMBER EQU 4
isr_tc__INTC_PRIOR_NUM EQU 7
isr_tc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_tc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_tc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Compare */
Compare__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Compare__0__MASK EQU 0x40
Compare__0__PC EQU CYREG_PRT2_PC6
Compare__0__PORT EQU 2
Compare__0__SHIFT EQU 6
Compare__AG EQU CYREG_PRT2_AG
Compare__AMUX EQU CYREG_PRT2_AMUX
Compare__BIE EQU CYREG_PRT2_BIE
Compare__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Compare__BYP EQU CYREG_PRT2_BYP
Compare__CTL EQU CYREG_PRT2_CTL
Compare__DM0 EQU CYREG_PRT2_DM0
Compare__DM1 EQU CYREG_PRT2_DM1
Compare__DM2 EQU CYREG_PRT2_DM2
Compare__DR EQU CYREG_PRT2_DR
Compare__INP_DIS EQU CYREG_PRT2_INP_DIS
Compare__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Compare__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Compare__LCD_EN EQU CYREG_PRT2_LCD_EN
Compare__MASK EQU 0x40
Compare__PORT EQU 2
Compare__PRT EQU CYREG_PRT2_PRT
Compare__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Compare__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Compare__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Compare__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Compare__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Compare__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Compare__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Compare__PS EQU CYREG_PRT2_PS
Compare__SHIFT EQU 6
Compare__SLW EQU CYREG_PRT2_SLW

/* CAPT_LOW */
CAPT_LOW_sts_sts_reg__0__MASK EQU 0x01
CAPT_LOW_sts_sts_reg__0__POS EQU 0
CAPT_LOW_sts_sts_reg__1__MASK EQU 0x02
CAPT_LOW_sts_sts_reg__1__POS EQU 1
CAPT_LOW_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CAPT_LOW_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
CAPT_LOW_sts_sts_reg__2__MASK EQU 0x04
CAPT_LOW_sts_sts_reg__2__POS EQU 2
CAPT_LOW_sts_sts_reg__3__MASK EQU 0x08
CAPT_LOW_sts_sts_reg__3__POS EQU 3
CAPT_LOW_sts_sts_reg__4__MASK EQU 0x10
CAPT_LOW_sts_sts_reg__4__POS EQU 4
CAPT_LOW_sts_sts_reg__5__MASK EQU 0x20
CAPT_LOW_sts_sts_reg__5__POS EQU 5
CAPT_LOW_sts_sts_reg__6__MASK EQU 0x40
CAPT_LOW_sts_sts_reg__6__POS EQU 6
CAPT_LOW_sts_sts_reg__MASK EQU 0x7F
CAPT_LOW_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB11_MSK
CAPT_LOW_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CAPT_LOW_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* CAPT_MID */
CAPT_MID_sts_sts_reg__0__MASK EQU 0x01
CAPT_MID_sts_sts_reg__0__POS EQU 0
CAPT_MID_sts_sts_reg__1__MASK EQU 0x02
CAPT_MID_sts_sts_reg__1__POS EQU 1
CAPT_MID_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CAPT_MID_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
CAPT_MID_sts_sts_reg__2__MASK EQU 0x04
CAPT_MID_sts_sts_reg__2__POS EQU 2
CAPT_MID_sts_sts_reg__3__MASK EQU 0x08
CAPT_MID_sts_sts_reg__3__POS EQU 3
CAPT_MID_sts_sts_reg__4__MASK EQU 0x10
CAPT_MID_sts_sts_reg__4__POS EQU 4
CAPT_MID_sts_sts_reg__5__MASK EQU 0x20
CAPT_MID_sts_sts_reg__5__POS EQU 5
CAPT_MID_sts_sts_reg__6__MASK EQU 0x40
CAPT_MID_sts_sts_reg__6__POS EQU 6
CAPT_MID_sts_sts_reg__MASK EQU 0x7F
CAPT_MID_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
CAPT_MID_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CAPT_MID_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* ClockEnc */
ClockEnc__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
ClockEnc__0__MASK EQU 0x20
ClockEnc__0__PC EQU CYREG_PRT1_PC5
ClockEnc__0__PORT EQU 1
ClockEnc__0__SHIFT EQU 5
ClockEnc__AG EQU CYREG_PRT1_AG
ClockEnc__AMUX EQU CYREG_PRT1_AMUX
ClockEnc__BIE EQU CYREG_PRT1_BIE
ClockEnc__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ClockEnc__BYP EQU CYREG_PRT1_BYP
ClockEnc__CTL EQU CYREG_PRT1_CTL
ClockEnc__DM0 EQU CYREG_PRT1_DM0
ClockEnc__DM1 EQU CYREG_PRT1_DM1
ClockEnc__DM2 EQU CYREG_PRT1_DM2
ClockEnc__DR EQU CYREG_PRT1_DR
ClockEnc__INP_DIS EQU CYREG_PRT1_INP_DIS
ClockEnc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ClockEnc__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ClockEnc__LCD_EN EQU CYREG_PRT1_LCD_EN
ClockEnc__MASK EQU 0x20
ClockEnc__PORT EQU 1
ClockEnc__PRT EQU CYREG_PRT1_PRT
ClockEnc__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ClockEnc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ClockEnc__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ClockEnc__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ClockEnc__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ClockEnc__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ClockEnc__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ClockEnc__PS EQU CYREG_PRT1_PS
ClockEnc__SHIFT EQU 5
ClockEnc__SLW EQU CYREG_PRT1_SLW

/* SigmaReg */
SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
SigmaReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
SigmaReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
SigmaReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
SigmaReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
SigmaReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
SigmaReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
SigmaReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
SigmaReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
SigmaReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SigmaReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SigmaReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB09_A0
SigmaReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB09_A1
SigmaReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SigmaReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB09_D0
SigmaReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB09_D1
SigmaReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SigmaReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB09_F0
SigmaReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB09_F1
SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SigmaReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SigmaReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB10_A0
SigmaReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB10_A1
SigmaReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SigmaReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB10_D0
SigmaReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB10_D1
SigmaReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SigmaReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB10_F0
SigmaReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB10_F1
SigmaReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
SigmaReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB11_A0
SigmaReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB11_A1
SigmaReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
SigmaReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB11_D0
SigmaReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB11_D1
SigmaReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
SigmaReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB11_F0
SigmaReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB11_F1
SigmaReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SigmaReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SigmaReg_bSR_StsReg__3__MASK EQU 0x08
SigmaReg_bSR_StsReg__3__POS EQU 3
SigmaReg_bSR_StsReg__4__MASK EQU 0x10
SigmaReg_bSR_StsReg__4__POS EQU 4
SigmaReg_bSR_StsReg__5__MASK EQU 0x20
SigmaReg_bSR_StsReg__5__POS EQU 5
SigmaReg_bSR_StsReg__6__MASK EQU 0x40
SigmaReg_bSR_StsReg__6__POS EQU 6
SigmaReg_bSR_StsReg__MASK EQU 0x78
SigmaReg_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SigmaReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SigmaReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SigmaReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SigmaReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
SigmaReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
SigmaReg_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
SigmaReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SigmaReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB10_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SigmaReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* isr_comp */
isr_comp__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_comp__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_comp__INTC_MASK EQU 0x04
isr_comp__INTC_NUMBER EQU 2
isr_comp__INTC_PRIOR_NUM EQU 7
isr_comp__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_comp__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_comp__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CAPT_HIGH */
CAPT_HIGH_sts_sts_reg__0__MASK EQU 0x01
CAPT_HIGH_sts_sts_reg__0__POS EQU 0
CAPT_HIGH_sts_sts_reg__1__MASK EQU 0x02
CAPT_HIGH_sts_sts_reg__1__POS EQU 1
CAPT_HIGH_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CAPT_HIGH_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
CAPT_HIGH_sts_sts_reg__2__MASK EQU 0x04
CAPT_HIGH_sts_sts_reg__2__POS EQU 2
CAPT_HIGH_sts_sts_reg__3__MASK EQU 0x08
CAPT_HIGH_sts_sts_reg__3__POS EQU 3
CAPT_HIGH_sts_sts_reg__4__MASK EQU 0x10
CAPT_HIGH_sts_sts_reg__4__POS EQU 4
CAPT_HIGH_sts_sts_reg__5__MASK EQU 0x20
CAPT_HIGH_sts_sts_reg__5__POS EQU 5
CAPT_HIGH_sts_sts_reg__MASK EQU 0x3F
CAPT_HIGH_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
CAPT_HIGH_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CAPT_HIGH_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CAPT_HIGH_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CAPT_HIGH_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
CAPT_HIGH_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
CAPT_HIGH_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* CH32kHZ_IN */
CH32kHZ_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
CH32kHZ_IN__0__MASK EQU 0x08
CH32kHZ_IN__0__PC EQU CYREG_IO_PC_PRT15_PC3
CH32kHZ_IN__0__PORT EQU 15
CH32kHZ_IN__0__SHIFT EQU 3
CH32kHZ_IN__AG EQU CYREG_PRT15_AG
CH32kHZ_IN__AMUX EQU CYREG_PRT15_AMUX
CH32kHZ_IN__BIE EQU CYREG_PRT15_BIE
CH32kHZ_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CH32kHZ_IN__BYP EQU CYREG_PRT15_BYP
CH32kHZ_IN__CTL EQU CYREG_PRT15_CTL
CH32kHZ_IN__DM0 EQU CYREG_PRT15_DM0
CH32kHZ_IN__DM1 EQU CYREG_PRT15_DM1
CH32kHZ_IN__DM2 EQU CYREG_PRT15_DM2
CH32kHZ_IN__DR EQU CYREG_PRT15_DR
CH32kHZ_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
CH32kHZ_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CH32kHZ_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CH32kHZ_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
CH32kHZ_IN__MASK EQU 0x08
CH32kHZ_IN__PORT EQU 15
CH32kHZ_IN__PRT EQU CYREG_PRT15_PRT
CH32kHZ_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CH32kHZ_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CH32kHZ_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CH32kHZ_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CH32kHZ_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CH32kHZ_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CH32kHZ_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CH32kHZ_IN__PS EQU CYREG_PRT15_PS
CH32kHZ_IN__SHIFT EQU 3
CH32kHZ_IN__SLW EQU CYREG_PRT15_SLW

/* DOut_CH1_N */
DOut_CH1_N__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
DOut_CH1_N__0__MASK EQU 0x01
DOut_CH1_N__0__PC EQU CYREG_PRT12_PC0
DOut_CH1_N__0__PORT EQU 12
DOut_CH1_N__0__SHIFT EQU 0
DOut_CH1_N__AG EQU CYREG_PRT12_AG
DOut_CH1_N__BIE EQU CYREG_PRT12_BIE
DOut_CH1_N__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH1_N__BYP EQU CYREG_PRT12_BYP
DOut_CH1_N__DM0 EQU CYREG_PRT12_DM0
DOut_CH1_N__DM1 EQU CYREG_PRT12_DM1
DOut_CH1_N__DM2 EQU CYREG_PRT12_DM2
DOut_CH1_N__DR EQU CYREG_PRT12_DR
DOut_CH1_N__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH1_N__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH1_N__MASK EQU 0x01
DOut_CH1_N__PORT EQU 12
DOut_CH1_N__PRT EQU CYREG_PRT12_PRT
DOut_CH1_N__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH1_N__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH1_N__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH1_N__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH1_N__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH1_N__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH1_N__PS EQU CYREG_PRT12_PS
DOut_CH1_N__SHIFT EQU 0
DOut_CH1_N__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH1_N__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH1_N__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH1_N__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH1_N__SLW EQU CYREG_PRT12_SLW

/* DOut_CH1_P */
DOut_CH1_P__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
DOut_CH1_P__0__MASK EQU 0x02
DOut_CH1_P__0__PC EQU CYREG_PRT12_PC1
DOut_CH1_P__0__PORT EQU 12
DOut_CH1_P__0__SHIFT EQU 1
DOut_CH1_P__AG EQU CYREG_PRT12_AG
DOut_CH1_P__BIE EQU CYREG_PRT12_BIE
DOut_CH1_P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH1_P__BYP EQU CYREG_PRT12_BYP
DOut_CH1_P__DM0 EQU CYREG_PRT12_DM0
DOut_CH1_P__DM1 EQU CYREG_PRT12_DM1
DOut_CH1_P__DM2 EQU CYREG_PRT12_DM2
DOut_CH1_P__DR EQU CYREG_PRT12_DR
DOut_CH1_P__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH1_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH1_P__MASK EQU 0x02
DOut_CH1_P__PORT EQU 12
DOut_CH1_P__PRT EQU CYREG_PRT12_PRT
DOut_CH1_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH1_P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH1_P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH1_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH1_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH1_P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH1_P__PS EQU CYREG_PRT12_PS
DOut_CH1_P__SHIFT EQU 1
DOut_CH1_P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH1_P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH1_P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH1_P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH1_P__SLW EQU CYREG_PRT12_SLW

/* DOut_CH2_N */
DOut_CH2_N__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
DOut_CH2_N__0__MASK EQU 0x08
DOut_CH2_N__0__PC EQU CYREG_PRT12_PC3
DOut_CH2_N__0__PORT EQU 12
DOut_CH2_N__0__SHIFT EQU 3
DOut_CH2_N__AG EQU CYREG_PRT12_AG
DOut_CH2_N__BIE EQU CYREG_PRT12_BIE
DOut_CH2_N__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH2_N__BYP EQU CYREG_PRT12_BYP
DOut_CH2_N__DM0 EQU CYREG_PRT12_DM0
DOut_CH2_N__DM1 EQU CYREG_PRT12_DM1
DOut_CH2_N__DM2 EQU CYREG_PRT12_DM2
DOut_CH2_N__DR EQU CYREG_PRT12_DR
DOut_CH2_N__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH2_N__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH2_N__MASK EQU 0x08
DOut_CH2_N__PORT EQU 12
DOut_CH2_N__PRT EQU CYREG_PRT12_PRT
DOut_CH2_N__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH2_N__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH2_N__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH2_N__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH2_N__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH2_N__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH2_N__PS EQU CYREG_PRT12_PS
DOut_CH2_N__SHIFT EQU 3
DOut_CH2_N__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH2_N__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH2_N__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH2_N__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH2_N__SLW EQU CYREG_PRT12_SLW

/* DOut_CH2_P */
DOut_CH2_P__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
DOut_CH2_P__0__MASK EQU 0x04
DOut_CH2_P__0__PC EQU CYREG_PRT12_PC2
DOut_CH2_P__0__PORT EQU 12
DOut_CH2_P__0__SHIFT EQU 2
DOut_CH2_P__AG EQU CYREG_PRT12_AG
DOut_CH2_P__BIE EQU CYREG_PRT12_BIE
DOut_CH2_P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH2_P__BYP EQU CYREG_PRT12_BYP
DOut_CH2_P__DM0 EQU CYREG_PRT12_DM0
DOut_CH2_P__DM1 EQU CYREG_PRT12_DM1
DOut_CH2_P__DM2 EQU CYREG_PRT12_DM2
DOut_CH2_P__DR EQU CYREG_PRT12_DR
DOut_CH2_P__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH2_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH2_P__MASK EQU 0x04
DOut_CH2_P__PORT EQU 12
DOut_CH2_P__PRT EQU CYREG_PRT12_PRT
DOut_CH2_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH2_P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH2_P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH2_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH2_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH2_P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH2_P__PS EQU CYREG_PRT12_PS
DOut_CH2_P__SHIFT EQU 2
DOut_CH2_P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH2_P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH2_P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH2_P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH2_P__SLW EQU CYREG_PRT12_SLW

/* DOut_CH3_N */
DOut_CH3_N__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
DOut_CH3_N__0__MASK EQU 0x10
DOut_CH3_N__0__PC EQU CYREG_PRT12_PC4
DOut_CH3_N__0__PORT EQU 12
DOut_CH3_N__0__SHIFT EQU 4
DOut_CH3_N__AG EQU CYREG_PRT12_AG
DOut_CH3_N__BIE EQU CYREG_PRT12_BIE
DOut_CH3_N__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH3_N__BYP EQU CYREG_PRT12_BYP
DOut_CH3_N__DM0 EQU CYREG_PRT12_DM0
DOut_CH3_N__DM1 EQU CYREG_PRT12_DM1
DOut_CH3_N__DM2 EQU CYREG_PRT12_DM2
DOut_CH3_N__DR EQU CYREG_PRT12_DR
DOut_CH3_N__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH3_N__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH3_N__MASK EQU 0x10
DOut_CH3_N__PORT EQU 12
DOut_CH3_N__PRT EQU CYREG_PRT12_PRT
DOut_CH3_N__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH3_N__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH3_N__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH3_N__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH3_N__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH3_N__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH3_N__PS EQU CYREG_PRT12_PS
DOut_CH3_N__SHIFT EQU 4
DOut_CH3_N__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH3_N__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH3_N__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH3_N__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH3_N__SLW EQU CYREG_PRT12_SLW

/* DOut_CH3_P */
DOut_CH3_P__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
DOut_CH3_P__0__MASK EQU 0x20
DOut_CH3_P__0__PC EQU CYREG_PRT12_PC5
DOut_CH3_P__0__PORT EQU 12
DOut_CH3_P__0__SHIFT EQU 5
DOut_CH3_P__AG EQU CYREG_PRT12_AG
DOut_CH3_P__BIE EQU CYREG_PRT12_BIE
DOut_CH3_P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH3_P__BYP EQU CYREG_PRT12_BYP
DOut_CH3_P__DM0 EQU CYREG_PRT12_DM0
DOut_CH3_P__DM1 EQU CYREG_PRT12_DM1
DOut_CH3_P__DM2 EQU CYREG_PRT12_DM2
DOut_CH3_P__DR EQU CYREG_PRT12_DR
DOut_CH3_P__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH3_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH3_P__MASK EQU 0x20
DOut_CH3_P__PORT EQU 12
DOut_CH3_P__PRT EQU CYREG_PRT12_PRT
DOut_CH3_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH3_P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH3_P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH3_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH3_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH3_P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH3_P__PS EQU CYREG_PRT12_PS
DOut_CH3_P__SHIFT EQU 5
DOut_CH3_P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH3_P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH3_P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH3_P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH3_P__SLW EQU CYREG_PRT12_SLW

/* DOut_CH4_N */
DOut_CH4_N__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
DOut_CH4_N__0__MASK EQU 0x40
DOut_CH4_N__0__PC EQU CYREG_PRT12_PC6
DOut_CH4_N__0__PORT EQU 12
DOut_CH4_N__0__SHIFT EQU 6
DOut_CH4_N__AG EQU CYREG_PRT12_AG
DOut_CH4_N__BIE EQU CYREG_PRT12_BIE
DOut_CH4_N__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH4_N__BYP EQU CYREG_PRT12_BYP
DOut_CH4_N__DM0 EQU CYREG_PRT12_DM0
DOut_CH4_N__DM1 EQU CYREG_PRT12_DM1
DOut_CH4_N__DM2 EQU CYREG_PRT12_DM2
DOut_CH4_N__DR EQU CYREG_PRT12_DR
DOut_CH4_N__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH4_N__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH4_N__MASK EQU 0x40
DOut_CH4_N__PORT EQU 12
DOut_CH4_N__PRT EQU CYREG_PRT12_PRT
DOut_CH4_N__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH4_N__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH4_N__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH4_N__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH4_N__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH4_N__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH4_N__PS EQU CYREG_PRT12_PS
DOut_CH4_N__SHIFT EQU 6
DOut_CH4_N__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH4_N__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH4_N__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH4_N__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH4_N__SLW EQU CYREG_PRT12_SLW

/* DOut_CH4_P */
DOut_CH4_P__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
DOut_CH4_P__0__MASK EQU 0x80
DOut_CH4_P__0__PC EQU CYREG_PRT12_PC7
DOut_CH4_P__0__PORT EQU 12
DOut_CH4_P__0__SHIFT EQU 7
DOut_CH4_P__AG EQU CYREG_PRT12_AG
DOut_CH4_P__BIE EQU CYREG_PRT12_BIE
DOut_CH4_P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut_CH4_P__BYP EQU CYREG_PRT12_BYP
DOut_CH4_P__DM0 EQU CYREG_PRT12_DM0
DOut_CH4_P__DM1 EQU CYREG_PRT12_DM1
DOut_CH4_P__DM2 EQU CYREG_PRT12_DM2
DOut_CH4_P__DR EQU CYREG_PRT12_DR
DOut_CH4_P__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut_CH4_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut_CH4_P__MASK EQU 0x80
DOut_CH4_P__PORT EQU 12
DOut_CH4_P__PRT EQU CYREG_PRT12_PRT
DOut_CH4_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut_CH4_P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut_CH4_P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut_CH4_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut_CH4_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut_CH4_P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut_CH4_P__PS EQU CYREG_PRT12_PS
DOut_CH4_P__SHIFT EQU 7
DOut_CH4_P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut_CH4_P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut_CH4_P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut_CH4_P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut_CH4_P__SLW EQU CYREG_PRT12_SLW

/* FrameAllow */
FrameAllow_Sync_ctrl_reg__0__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__0__POS EQU 0
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
FrameAllow_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
FrameAllow_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
FrameAllow_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
FrameAllow_Sync_ctrl_reg__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Out_TikTak */
Out_TikTak__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Out_TikTak__0__MASK EQU 0x40
Out_TikTak__0__PC EQU CYREG_PRT0_PC6
Out_TikTak__0__PORT EQU 0
Out_TikTak__0__SHIFT EQU 6
Out_TikTak__AG EQU CYREG_PRT0_AG
Out_TikTak__AMUX EQU CYREG_PRT0_AMUX
Out_TikTak__BIE EQU CYREG_PRT0_BIE
Out_TikTak__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Out_TikTak__BYP EQU CYREG_PRT0_BYP
Out_TikTak__CTL EQU CYREG_PRT0_CTL
Out_TikTak__DM0 EQU CYREG_PRT0_DM0
Out_TikTak__DM1 EQU CYREG_PRT0_DM1
Out_TikTak__DM2 EQU CYREG_PRT0_DM2
Out_TikTak__DR EQU CYREG_PRT0_DR
Out_TikTak__INP_DIS EQU CYREG_PRT0_INP_DIS
Out_TikTak__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Out_TikTak__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Out_TikTak__LCD_EN EQU CYREG_PRT0_LCD_EN
Out_TikTak__MASK EQU 0x40
Out_TikTak__PORT EQU 0
Out_TikTak__PRT EQU CYREG_PRT0_PRT
Out_TikTak__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Out_TikTak__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Out_TikTak__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Out_TikTak__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Out_TikTak__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Out_TikTak__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Out_TikTak__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Out_TikTak__PS EQU CYREG_PRT0_PS
Out_TikTak__SHIFT EQU 6
Out_TikTak__SLW EQU CYREG_PRT0_SLW
Out_TikTak_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Out_TikTak_3__0__MASK EQU 0x01
Out_TikTak_3__0__PC EQU CYREG_PRT0_PC0
Out_TikTak_3__0__PORT EQU 0
Out_TikTak_3__0__SHIFT EQU 0
Out_TikTak_3__AG EQU CYREG_PRT0_AG
Out_TikTak_3__AMUX EQU CYREG_PRT0_AMUX
Out_TikTak_3__BIE EQU CYREG_PRT0_BIE
Out_TikTak_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Out_TikTak_3__BYP EQU CYREG_PRT0_BYP
Out_TikTak_3__CTL EQU CYREG_PRT0_CTL
Out_TikTak_3__DM0 EQU CYREG_PRT0_DM0
Out_TikTak_3__DM1 EQU CYREG_PRT0_DM1
Out_TikTak_3__DM2 EQU CYREG_PRT0_DM2
Out_TikTak_3__DR EQU CYREG_PRT0_DR
Out_TikTak_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Out_TikTak_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Out_TikTak_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Out_TikTak_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Out_TikTak_3__MASK EQU 0x01
Out_TikTak_3__PORT EQU 0
Out_TikTak_3__PRT EQU CYREG_PRT0_PRT
Out_TikTak_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Out_TikTak_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Out_TikTak_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Out_TikTak_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Out_TikTak_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Out_TikTak_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Out_TikTak_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Out_TikTak_3__PS EQU CYREG_PRT0_PS
Out_TikTak_3__SHIFT EQU 0
Out_TikTak_3__SLW EQU CYREG_PRT0_SLW

/* CH32kHZ_OUT */
CH32kHZ_OUT__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
CH32kHZ_OUT__0__MASK EQU 0x04
CH32kHZ_OUT__0__PC EQU CYREG_IO_PC_PRT15_PC2
CH32kHZ_OUT__0__PORT EQU 15
CH32kHZ_OUT__0__SHIFT EQU 2
CH32kHZ_OUT__AG EQU CYREG_PRT15_AG
CH32kHZ_OUT__AMUX EQU CYREG_PRT15_AMUX
CH32kHZ_OUT__BIE EQU CYREG_PRT15_BIE
CH32kHZ_OUT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CH32kHZ_OUT__BYP EQU CYREG_PRT15_BYP
CH32kHZ_OUT__CTL EQU CYREG_PRT15_CTL
CH32kHZ_OUT__DM0 EQU CYREG_PRT15_DM0
CH32kHZ_OUT__DM1 EQU CYREG_PRT15_DM1
CH32kHZ_OUT__DM2 EQU CYREG_PRT15_DM2
CH32kHZ_OUT__DR EQU CYREG_PRT15_DR
CH32kHZ_OUT__INP_DIS EQU CYREG_PRT15_INP_DIS
CH32kHZ_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CH32kHZ_OUT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CH32kHZ_OUT__LCD_EN EQU CYREG_PRT15_LCD_EN
CH32kHZ_OUT__MASK EQU 0x04
CH32kHZ_OUT__PORT EQU 15
CH32kHZ_OUT__PRT EQU CYREG_PRT15_PRT
CH32kHZ_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CH32kHZ_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CH32kHZ_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CH32kHZ_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CH32kHZ_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CH32kHZ_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CH32kHZ_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CH32kHZ_OUT__PS EQU CYREG_PRT15_PS
CH32kHZ_OUT__SHIFT EQU 2
CH32kHZ_OUT__SLW EQU CYREG_PRT15_SLW

/* StartButton */
StartButton_sts_sts_reg__0__MASK EQU 0x01
StartButton_sts_sts_reg__0__POS EQU 0
StartButton_sts_sts_reg__MASK EQU 0x01
StartButton_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB15_MSK
StartButton_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
StartButton_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB15_ST

/* Clock_tiktak */
Clock_tiktak__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Clock_tiktak__0__MASK EQU 0x20
Clock_tiktak__0__PC EQU CYREG_PRT2_PC5
Clock_tiktak__0__PORT EQU 2
Clock_tiktak__0__SHIFT EQU 5
Clock_tiktak__AG EQU CYREG_PRT2_AG
Clock_tiktak__AMUX EQU CYREG_PRT2_AMUX
Clock_tiktak__BIE EQU CYREG_PRT2_BIE
Clock_tiktak__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Clock_tiktak__BYP EQU CYREG_PRT2_BYP
Clock_tiktak__CTL EQU CYREG_PRT2_CTL
Clock_tiktak__DM0 EQU CYREG_PRT2_DM0
Clock_tiktak__DM1 EQU CYREG_PRT2_DM1
Clock_tiktak__DM2 EQU CYREG_PRT2_DM2
Clock_tiktak__DR EQU CYREG_PRT2_DR
Clock_tiktak__INP_DIS EQU CYREG_PRT2_INP_DIS
Clock_tiktak__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Clock_tiktak__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Clock_tiktak__LCD_EN EQU CYREG_PRT2_LCD_EN
Clock_tiktak__MASK EQU 0x20
Clock_tiktak__PORT EQU 2
Clock_tiktak__PRT EQU CYREG_PRT2_PRT
Clock_tiktak__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Clock_tiktak__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Clock_tiktak__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Clock_tiktak__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Clock_tiktak__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Clock_tiktak__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Clock_tiktak__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Clock_tiktak__PS EQU CYREG_PRT2_PS
Clock_tiktak__SHIFT EQU 5
Clock_tiktak__SLW EQU CYREG_PRT2_SLW

/* Control_FREQ */
Control_FREQ_Sync_ctrl_reg__0__MASK EQU 0x01
Control_FREQ_Sync_ctrl_reg__0__POS EQU 0
Control_FREQ_Sync_ctrl_reg__1__MASK EQU 0x02
Control_FREQ_Sync_ctrl_reg__1__POS EQU 1
Control_FREQ_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_FREQ_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_FREQ_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_FREQ_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_FREQ_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_FREQ_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_FREQ_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_FREQ_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_FREQ_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_FREQ_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_FREQ_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_FREQ_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_FREQ_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_FREQ_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_FREQ_Sync_ctrl_reg__MASK EQU 0x03
Control_FREQ_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_FREQ_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_FREQ_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* BitCounterEnc */
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Boundary32bit */
Boundary32bit_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Boundary32bit_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Boundary32bit_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Boundary32bit_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Boundary32bit_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Boundary32bit_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Boundary32bit_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Boundary32bit_CounterHW__PER0 EQU CYREG_TMR0_PER0
Boundary32bit_CounterHW__PER1 EQU CYREG_TMR0_PER1
Boundary32bit_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Boundary32bit_CounterHW__PM_ACT_MSK EQU 0x01
Boundary32bit_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Boundary32bit_CounterHW__PM_STBY_MSK EQU 0x01
Boundary32bit_CounterHW__RT0 EQU CYREG_TMR0_RT0
Boundary32bit_CounterHW__RT1 EQU CYREG_TMR0_RT1
Boundary32bit_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* ClockEncDelay */
ClockEncDelay__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ClockEncDelay__0__MASK EQU 0x80
ClockEncDelay__0__PC EQU CYREG_PRT3_PC7
ClockEncDelay__0__PORT EQU 3
ClockEncDelay__0__SHIFT EQU 7
ClockEncDelay__AG EQU CYREG_PRT3_AG
ClockEncDelay__AMUX EQU CYREG_PRT3_AMUX
ClockEncDelay__BIE EQU CYREG_PRT3_BIE
ClockEncDelay__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ClockEncDelay__BYP EQU CYREG_PRT3_BYP
ClockEncDelay__CTL EQU CYREG_PRT3_CTL
ClockEncDelay__DM0 EQU CYREG_PRT3_DM0
ClockEncDelay__DM1 EQU CYREG_PRT3_DM1
ClockEncDelay__DM2 EQU CYREG_PRT3_DM2
ClockEncDelay__DR EQU CYREG_PRT3_DR
ClockEncDelay__INP_DIS EQU CYREG_PRT3_INP_DIS
ClockEncDelay__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ClockEncDelay__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ClockEncDelay__LCD_EN EQU CYREG_PRT3_LCD_EN
ClockEncDelay__MASK EQU 0x80
ClockEncDelay__PORT EQU 3
ClockEncDelay__PRT EQU CYREG_PRT3_PRT
ClockEncDelay__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ClockEncDelay__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ClockEncDelay__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ClockEncDelay__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ClockEncDelay__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ClockEncDelay__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ClockEncDelay__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ClockEncDelay__PS EQU CYREG_PRT3_PS
ClockEncDelay__SHIFT EQU 7
ClockEncDelay__SLW EQU CYREG_PRT3_SLW

/* StartTransmit */
StartTransmit_Sync_ctrl_reg__0__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__0__POS EQU 0
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
StartTransmit_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
StartTransmit_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
StartTransmit_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
StartTransmit_Sync_ctrl_reg__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* Status_Period */
Status_Period_sts_sts_reg__0__MASK EQU 0x01
Status_Period_sts_sts_reg__0__POS EQU 0
Status_Period_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Status_Period_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Status_Period_sts_sts_reg__MASK EQU 0x01
Status_Period_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
Status_Period_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Status_Period_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* Control_Period */
Control_Period_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Period_Sync_ctrl_reg__0__POS EQU 0
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Period_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Period_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Period_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Period_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Period_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Period_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Period_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Control_Period_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Control_Period_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Period_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Control_Period_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Period_Sync_ctrl_reg__MASK EQU 0x01
Control_Period_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Period_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Period_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* Control_Capture */
Control_Capture_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Capture_Sync_ctrl_reg__0__POS EQU 0
Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Capture_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Capture_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Capture_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Capture_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Capture_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Control_Capture_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Control_Capture_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Capture_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Control_Capture_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Capture_Sync_ctrl_reg__MASK EQU 0x01
Control_Capture_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Capture_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Capture_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* ControlReg_Regim */
ControlReg_Regim_Sync_ctrl_reg__0__MASK EQU 0x01
ControlReg_Regim_Sync_ctrl_reg__0__POS EQU 0
ControlReg_Regim_Sync_ctrl_reg__1__MASK EQU 0x02
ControlReg_Regim_Sync_ctrl_reg__1__POS EQU 1
ControlReg_Regim_Sync_ctrl_reg__2__MASK EQU 0x04
ControlReg_Regim_Sync_ctrl_reg__2__POS EQU 2
ControlReg_Regim_Sync_ctrl_reg__3__MASK EQU 0x08
ControlReg_Regim_Sync_ctrl_reg__3__POS EQU 3
ControlReg_Regim_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ControlReg_Regim_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
ControlReg_Regim_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ControlReg_Regim_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
ControlReg_Regim_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ControlReg_Regim_Sync_ctrl_reg__MASK EQU 0x0F
ControlReg_Regim_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ControlReg_Regim_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ControlReg_Regim_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* TransmitShiftReg */
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB10_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB10_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB10_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB10_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB10_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB10_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB11_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB11_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB11_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB11_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB11_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB11_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB12_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB12_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB12_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB12_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB12_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB12_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB13_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB13_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB13_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB13_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB13_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB13_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
TransmitShiftReg_bSR_StsReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_StsReg__0__POS EQU 0
TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
TransmitShiftReg_bSR_StsReg__3__MASK EQU 0x08
TransmitShiftReg_bSR_StsReg__3__POS EQU 3
TransmitShiftReg_bSR_StsReg__4__MASK EQU 0x10
TransmitShiftReg_bSR_StsReg__4__POS EQU 4
TransmitShiftReg_bSR_StsReg__5__MASK EQU 0x20
TransmitShiftReg_bSR_StsReg__5__POS EQU 5
TransmitShiftReg_bSR_StsReg__6__MASK EQU 0x40
TransmitShiftReg_bSR_StsReg__6__POS EQU 6
TransmitShiftReg_bSR_StsReg__MASK EQU 0x79
TransmitShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
TransmitShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
TransmitShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
TransmitShiftReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
TransmitShiftReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
TransmitShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

/* isr_Load_TrShReg */
isr_Load_TrShReg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Load_TrShReg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Load_TrShReg__INTC_MASK EQU 0x02
isr_Load_TrShReg__INTC_NUMBER EQU 1
isr_Load_TrShReg__INTC_PRIOR_NUM EQU 6
isr_Load_TrShReg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Load_TrShReg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Load_TrShReg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TransmitWordShift */
TransmitWordShift__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TransmitWordShift__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TransmitWordShift__INTC_MASK EQU 0x01
TransmitWordShift__INTC_NUMBER EQU 0
TransmitWordShift__INTC_PRIOR_NUM EQU 6
TransmitWordShift__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
TransmitWordShift__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TransmitWordShift__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0F00
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
