# Specification
- Eyeriss System  
- Multiply and Accumulator (MAC) Design  
- Verilog/SystemVerilog/Testbench  
## Implement rules:  
By SystemVerilog or Verilog Synthesizable Combinational Circuit  
### Input  
- 8-bit ifmap  
- 8-bit filter (Reduce Data movement, Storage cost, Energy and time per MAC operation, Energy per memory bandwidth)  
- 24-bit partial sum  
### Output  
- 24-bit updated partial sum (Enough bandwidth for accumulation)  

