// Seed: 3315030151
module module_0 (
    input  supply1 id_0,
    output logic   id_1
);
  assign module_1.id_3 = 0;
  for (id_3 = id_3; id_0 > id_3; id_1 = ("" !== -1)) begin : LABEL_0
    always @(negedge id_0 or negedge id_3) begin : LABEL_1
      if (1) #1;
    end
  end
endmodule
module module_1 (
    output uwire id_0
    , id_13,
    output wire id_1,
    output tri id_2,
    input supply1 id_3,
    output logic id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    output supply0 id_11
);
  parameter id_14 = 1;
  initial id_4 = #1 1;
  assign id_11 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  logic id_15;
endmodule
