 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/clk.sdc	  0.30	  vpr	  58.87 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  4	  1	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60284	  1	  4	  28	  32	  2	  10	  9	  4	  4	  16	  clb	  auto	  19.9 MiB	  0.00	  22	  21	  27	  10	  10	  7	  58.9 MiB	  0.00	  0.00	  2.44626	  2.44626	  0	  0	  2.44626	  0.01	  4.1304e-05	  3.5664e-05	  0.000367598	  0.000338494	  -1	  -1	  -1	  -1	  8	  11	  5	  72000	  72000	  5593.62	  349.601	  0.02	  0.00515273	  0.00432828	  672	  1128	  -1	  21	  6	  21	  21	  561	  284	  2.37141	  2.37141	  0	  0	  0	  0	  6492.02	  405.751	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.0018417	  0.00171607	 
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/clk_assign.sdc	  0.32	  vpr	  58.87 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  4	  1	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60280	  1	  4	  28	  32	  2	  10	  9	  4	  4	  16	  clb	  auto	  20.2 MiB	  0.00	  22	  21	  27	  10	  10	  7	  58.9 MiB	  0.00	  0.00	  2.44626	  2.44626	  0	  0	  2.44626	  0.01	  4.1405e-05	  3.587e-05	  0.000363116	  0.000333222	  -1	  -1	  -1	  -1	  8	  11	  5	  72000	  72000	  5593.62	  349.601	  0.02	  0.00506304	  0.00425289	  672	  1128	  -1	  21	  6	  21	  21	  561	  284	  2.37141	  2.37141	  0	  0	  0	  0	  6492.02	  405.751	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.0018187	  0.00169123	 
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/counter_clk.sdc	  0.33	  vpr	  58.86 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  4	  1	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60276	  1	  4	  28	  32	  2	  10	  9	  4	  4	  16	  clb	  auto	  20.2 MiB	  0.01	  22	  21	  27	  10	  10	  7	  58.9 MiB	  0.00	  0.00	  2.44626	  2.44626	  0	  0	  2.44626	  0.01	  4.1903e-05	  3.6273e-05	  0.000408105	  0.000374276	  -1	  -1	  -1	  -1	  8	  11	  5	  72000	  72000	  5593.62	  349.601	  0.02	  0.0059491	  0.00500988	  672	  1128	  -1	  21	  6	  21	  21	  561	  284	  2.37141	  2.37141	  0	  0	  0	  0	  6492.02	  405.751	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00179922	  0.00167653	 
