{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 21:19:29 2016 " "Info: Processing started: Wed Nov 23 21:19:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 88 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register clk_div50M:comb_7\|cnt\[0\] register clk_div50M:comb_7\|cnt\[25\] 254.39 MHz 3.931 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 254.39 MHz between source register \"clk_div50M:comb_7\|cnt\[0\]\" and destination register \"clk_div50M:comb_7\|cnt\[25\]\" (period= 3.931 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.721 ns + Longest register register " "Info: + Longest register to register delay is 3.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div50M:comb_7\|cnt\[0\] 1 REG LCFF_X33_Y5_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y5_N7; Fanout = 3; REG Node = 'clk_div50M:comb_7\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div50M:comb_7|cnt[0] } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.414 ns) 0.746 ns clk_div50M:comb_7\|Add0~1 2 COMB LCCOMB_X33_Y5_N6 2 " "Info: 2: + IC(0.332 ns) + CELL(0.414 ns) = 0.746 ns; Loc. = LCCOMB_X33_Y5_N6; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { clk_div50M:comb_7|cnt[0] clk_div50M:comb_7|Add0~1 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.817 ns clk_div50M:comb_7\|Add0~3 3 COMB LCCOMB_X33_Y5_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.817 ns; Loc. = LCCOMB_X33_Y5_N8; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~1 clk_div50M:comb_7|Add0~3 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.888 ns clk_div50M:comb_7\|Add0~5 4 COMB LCCOMB_X33_Y5_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.888 ns; Loc. = LCCOMB_X33_Y5_N10; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~3 clk_div50M:comb_7|Add0~5 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.959 ns clk_div50M:comb_7\|Add0~7 5 COMB LCCOMB_X33_Y5_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.959 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~5 clk_div50M:comb_7|Add0~7 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.118 ns clk_div50M:comb_7\|Add0~9 6 COMB LCCOMB_X33_Y5_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.118 ns; Loc. = LCCOMB_X33_Y5_N14; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clk_div50M:comb_7|Add0~7 clk_div50M:comb_7|Add0~9 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.189 ns clk_div50M:comb_7\|Add0~11 7 COMB LCCOMB_X33_Y5_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.189 ns; Loc. = LCCOMB_X33_Y5_N16; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~9 clk_div50M:comb_7|Add0~11 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.260 ns clk_div50M:comb_7\|Add0~13 8 COMB LCCOMB_X33_Y5_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.260 ns; Loc. = LCCOMB_X33_Y5_N18; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~11 clk_div50M:comb_7|Add0~13 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.331 ns clk_div50M:comb_7\|Add0~15 9 COMB LCCOMB_X33_Y5_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.331 ns; Loc. = LCCOMB_X33_Y5_N20; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~13 clk_div50M:comb_7|Add0~15 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.402 ns clk_div50M:comb_7\|Add0~17 10 COMB LCCOMB_X33_Y5_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.402 ns; Loc. = LCCOMB_X33_Y5_N22; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~15 clk_div50M:comb_7|Add0~17 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.473 ns clk_div50M:comb_7\|Add0~19 11 COMB LCCOMB_X33_Y5_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.473 ns; Loc. = LCCOMB_X33_Y5_N24; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~17 clk_div50M:comb_7|Add0~19 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.544 ns clk_div50M:comb_7\|Add0~21 12 COMB LCCOMB_X33_Y5_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.544 ns; Loc. = LCCOMB_X33_Y5_N26; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~19 clk_div50M:comb_7|Add0~21 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.615 ns clk_div50M:comb_7\|Add0~23 13 COMB LCCOMB_X33_Y5_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.615 ns; Loc. = LCCOMB_X33_Y5_N28; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~21 clk_div50M:comb_7|Add0~23 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.761 ns clk_div50M:comb_7\|Add0~25 14 COMB LCCOMB_X33_Y5_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.761 ns; Loc. = LCCOMB_X33_Y5_N30; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clk_div50M:comb_7|Add0~23 clk_div50M:comb_7|Add0~25 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.832 ns clk_div50M:comb_7\|Add0~27 15 COMB LCCOMB_X33_Y4_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.832 ns; Loc. = LCCOMB_X33_Y4_N0; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~25 clk_div50M:comb_7|Add0~27 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.903 ns clk_div50M:comb_7\|Add0~29 16 COMB LCCOMB_X33_Y4_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.903 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~27 clk_div50M:comb_7|Add0~29 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.974 ns clk_div50M:comb_7\|Add0~31 17 COMB LCCOMB_X33_Y4_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.974 ns; Loc. = LCCOMB_X33_Y4_N4; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~29 clk_div50M:comb_7|Add0~31 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.045 ns clk_div50M:comb_7\|Add0~33 18 COMB LCCOMB_X33_Y4_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.045 ns; Loc. = LCCOMB_X33_Y4_N6; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~31 clk_div50M:comb_7|Add0~33 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.116 ns clk_div50M:comb_7\|Add0~35 19 COMB LCCOMB_X33_Y4_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.116 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~33 clk_div50M:comb_7|Add0~35 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.187 ns clk_div50M:comb_7\|Add0~37 20 COMB LCCOMB_X33_Y4_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.187 ns; Loc. = LCCOMB_X33_Y4_N10; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~35 clk_div50M:comb_7|Add0~37 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.258 ns clk_div50M:comb_7\|Add0~39 21 COMB LCCOMB_X33_Y4_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.258 ns; Loc. = LCCOMB_X33_Y4_N12; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~37 clk_div50M:comb_7|Add0~39 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.417 ns clk_div50M:comb_7\|Add0~41 22 COMB LCCOMB_X33_Y4_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.417 ns; Loc. = LCCOMB_X33_Y4_N14; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clk_div50M:comb_7|Add0~39 clk_div50M:comb_7|Add0~41 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.488 ns clk_div50M:comb_7\|Add0~43 23 COMB LCCOMB_X33_Y4_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.488 ns; Loc. = LCCOMB_X33_Y4_N16; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~41 clk_div50M:comb_7|Add0~43 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.559 ns clk_div50M:comb_7\|Add0~45 24 COMB LCCOMB_X33_Y4_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.559 ns; Loc. = LCCOMB_X33_Y4_N18; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~43 clk_div50M:comb_7|Add0~45 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.630 ns clk_div50M:comb_7\|Add0~47 25 COMB LCCOMB_X33_Y4_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.630 ns; Loc. = LCCOMB_X33_Y4_N20; Fanout = 2; COMB Node = 'clk_div50M:comb_7\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~45 clk_div50M:comb_7|Add0~47 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.701 ns clk_div50M:comb_7\|Add0~49 26 COMB LCCOMB_X33_Y4_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.701 ns; Loc. = LCCOMB_X33_Y4_N22; Fanout = 1; COMB Node = 'clk_div50M:comb_7\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div50M:comb_7|Add0~47 clk_div50M:comb_7|Add0~49 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.111 ns clk_div50M:comb_7\|Add0~50 27 COMB LCCOMB_X33_Y4_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.111 ns; Loc. = LCCOMB_X33_Y4_N24; Fanout = 1; COMB Node = 'clk_div50M:comb_7\|Add0~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clk_div50M:comb_7|Add0~49 clk_div50M:comb_7|Add0~50 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.637 ns clk_div50M:comb_7\|cnt~1 28 COMB LCCOMB_X33_Y4_N28 1 " "Info: 28: + IC(0.251 ns) + CELL(0.275 ns) = 3.637 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 1; COMB Node = 'clk_div50M:comb_7\|cnt~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clk_div50M:comb_7|Add0~50 clk_div50M:comb_7|cnt~1 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 496 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.721 ns clk_div50M:comb_7\|cnt\[25\] 29 REG LCFF_X33_Y4_N29 3 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 3.721 ns; Loc. = LCFF_X33_Y4_N29; Fanout = 3; REG Node = 'clk_div50M:comb_7\|cnt\[25\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div50M:comb_7|cnt~1 clk_div50M:comb_7|cnt[25] } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.138 ns ( 84.33 % ) " "Info: Total cell delay = 3.138 ns ( 84.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.583 ns ( 15.67 % ) " "Info: Total interconnect delay = 0.583 ns ( 15.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { clk_div50M:comb_7|cnt[0] clk_div50M:comb_7|Add0~1 clk_div50M:comb_7|Add0~3 clk_div50M:comb_7|Add0~5 clk_div50M:comb_7|Add0~7 clk_div50M:comb_7|Add0~9 clk_div50M:comb_7|Add0~11 clk_div50M:comb_7|Add0~13 clk_div50M:comb_7|Add0~15 clk_div50M:comb_7|Add0~17 clk_div50M:comb_7|Add0~19 clk_div50M:comb_7|Add0~21 clk_div50M:comb_7|Add0~23 clk_div50M:comb_7|Add0~25 clk_div50M:comb_7|Add0~27 clk_div50M:comb_7|Add0~29 clk_div50M:comb_7|Add0~31 clk_div50M:comb_7|Add0~33 clk_div50M:comb_7|Add0~35 clk_div50M:comb_7|Add0~37 clk_div50M:comb_7|Add0~39 clk_div50M:comb_7|Add0~41 clk_div50M:comb_7|Add0~43 clk_div50M:comb_7|Add0~45 clk_div50M:comb_7|Add0~47 clk_div50M:comb_7|Add0~49 clk_div50M:comb_7|Add0~50 clk_div50M:comb_7|cnt~1 clk_div50M:comb_7|cnt[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { clk_div50M:comb_7|cnt[0] {} clk_div50M:comb_7|Add0~1 {} clk_div50M:comb_7|Add0~3 {} clk_div50M:comb_7|Add0~5 {} clk_div50M:comb_7|Add0~7 {} clk_div50M:comb_7|Add0~9 {} clk_div50M:comb_7|Add0~11 {} clk_div50M:comb_7|Add0~13 {} clk_div50M:comb_7|Add0~15 {} clk_div50M:comb_7|Add0~17 {} clk_div50M:comb_7|Add0~19 {} clk_div50M:comb_7|Add0~21 {} clk_div50M:comb_7|Add0~23 {} clk_div50M:comb_7|Add0~25 {} clk_div50M:comb_7|Add0~27 {} clk_div50M:comb_7|Add0~29 {} clk_div50M:comb_7|Add0~31 {} clk_div50M:comb_7|Add0~33 {} clk_div50M:comb_7|Add0~35 {} clk_div50M:comb_7|Add0~37 {} clk_div50M:comb_7|Add0~39 {} clk_div50M:comb_7|Add0~41 {} clk_div50M:comb_7|Add0~43 {} clk_div50M:comb_7|Add0~45 {} clk_div50M:comb_7|Add0~47 {} clk_div50M:comb_7|Add0~49 {} clk_div50M:comb_7|Add0~50 {} clk_div50M:comb_7|cnt~1 {} clk_div50M:comb_7|cnt[25] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 79 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 79; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.537 ns) 2.664 ns clk_div50M:comb_7\|cnt\[25\] 3 REG LCFF_X33_Y4_N29 3 " "Info: 3: + IC(0.920 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X33_Y4_N29; Fanout = 3; REG Node = 'clk_div50M:comb_7\|cnt\[25\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { CLOCK_50~clkctrl clk_div50M:comb_7|cnt[25] } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.28 % ) " "Info: Total cell delay = 1.526 ns ( 57.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.72 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div50M:comb_7|cnt[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div50M:comb_7|cnt[25] {} } { 0.000ns 0.000ns 0.218ns 0.920ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.660 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 79 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 79; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.537 ns) 2.660 ns clk_div50M:comb_7\|cnt\[0\] 3 REG LCFF_X33_Y5_N7 3 " "Info: 3: + IC(0.916 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X33_Y5_N7; Fanout = 3; REG Node = 'clk_div50M:comb_7\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { CLOCK_50~clkctrl clk_div50M:comb_7|cnt[0] } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.37 % ) " "Info: Total cell delay = 1.526 ns ( 57.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.63 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div50M:comb_7|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div50M:comb_7|cnt[0] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div50M:comb_7|cnt[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div50M:comb_7|cnt[25] {} } { 0.000ns 0.000ns 0.218ns 0.920ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div50M:comb_7|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div50M:comb_7|cnt[0] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 501 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 501 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { clk_div50M:comb_7|cnt[0] clk_div50M:comb_7|Add0~1 clk_div50M:comb_7|Add0~3 clk_div50M:comb_7|Add0~5 clk_div50M:comb_7|Add0~7 clk_div50M:comb_7|Add0~9 clk_div50M:comb_7|Add0~11 clk_div50M:comb_7|Add0~13 clk_div50M:comb_7|Add0~15 clk_div50M:comb_7|Add0~17 clk_div50M:comb_7|Add0~19 clk_div50M:comb_7|Add0~21 clk_div50M:comb_7|Add0~23 clk_div50M:comb_7|Add0~25 clk_div50M:comb_7|Add0~27 clk_div50M:comb_7|Add0~29 clk_div50M:comb_7|Add0~31 clk_div50M:comb_7|Add0~33 clk_div50M:comb_7|Add0~35 clk_div50M:comb_7|Add0~37 clk_div50M:comb_7|Add0~39 clk_div50M:comb_7|Add0~41 clk_div50M:comb_7|Add0~43 clk_div50M:comb_7|Add0~45 clk_div50M:comb_7|Add0~47 clk_div50M:comb_7|Add0~49 clk_div50M:comb_7|Add0~50 clk_div50M:comb_7|cnt~1 clk_div50M:comb_7|cnt[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { clk_div50M:comb_7|cnt[0] {} clk_div50M:comb_7|Add0~1 {} clk_div50M:comb_7|Add0~3 {} clk_div50M:comb_7|Add0~5 {} clk_div50M:comb_7|Add0~7 {} clk_div50M:comb_7|Add0~9 {} clk_div50M:comb_7|Add0~11 {} clk_div50M:comb_7|Add0~13 {} clk_div50M:comb_7|Add0~15 {} clk_div50M:comb_7|Add0~17 {} clk_div50M:comb_7|Add0~19 {} clk_div50M:comb_7|Add0~21 {} clk_div50M:comb_7|Add0~23 {} clk_div50M:comb_7|Add0~25 {} clk_div50M:comb_7|Add0~27 {} clk_div50M:comb_7|Add0~29 {} clk_div50M:comb_7|Add0~31 {} clk_div50M:comb_7|Add0~33 {} clk_div50M:comb_7|Add0~35 {} clk_div50M:comb_7|Add0~37 {} clk_div50M:comb_7|Add0~39 {} clk_div50M:comb_7|Add0~41 {} clk_div50M:comb_7|Add0~43 {} clk_div50M:comb_7|Add0~45 {} clk_div50M:comb_7|Add0~47 {} clk_div50M:comb_7|Add0~49 {} clk_div50M:comb_7|Add0~50 {} clk_div50M:comb_7|cnt~1 {} clk_div50M:comb_7|cnt[25] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div50M:comb_7|cnt[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div50M:comb_7|cnt[25] {} } { 0.000ns 0.000ns 0.218ns 0.920ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div50M:comb_7|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div50M:comb_7|cnt[0] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[2\] clk_div1M:comb_5\|o_clk 9.207 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[2\]\" through register \"clk_div1M:comb_5\|o_clk\" is 9.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 79 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 79; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.537 ns) 2.665 ns clk_div1M:comb_5\|o_clk 3 REG LCFF_X10_Y15_N9 1 " "Info: 3: + IC(0.921 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X10_Y15_N9; Fanout = 1; REG Node = 'clk_div1M:comb_5\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { CLOCK_50~clkctrl clk_div1M:comb_5|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.26 % ) " "Info: Total cell delay = 1.526 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div1M:comb_5|o_clk } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div1M:comb_5|o_clk {} } { 0.000ns 0.000ns 0.218ns 0.921ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.292 ns + Longest register pin " "Info: + Longest register to pin delay is 6.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div1M:comb_5\|o_clk 1 REG LCFF_X10_Y15_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N9; Fanout = 1; REG Node = 'clk_div1M:comb_5\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div1M:comb_5|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(2.642 ns) 6.292 ns LEDG\[2\] 2 PIN PIN_V22 0 " "Info: 2: + IC(3.650 ns) + CELL(2.642 ns) = 6.292 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'LEDG\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk_div1M:comb_5|o_clk LEDG[2] } "NODE_NAME" } } { "de1_top.v" "" { Text "D:/de1_top/de1_top.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 41.99 % ) " "Info: Total cell delay = 2.642 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 58.01 % ) " "Info: Total interconnect delay = 3.650 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk_div1M:comb_5|o_clk LEDG[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk_div1M:comb_5|o_clk {} LEDG[2] {} } { 0.000ns 3.650ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div1M:comb_5|o_clk } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div1M:comb_5|o_clk {} } { 0.000ns 0.000ns 0.218ns 0.921ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk_div1M:comb_5|o_clk LEDG[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk_div1M:comb_5|o_clk {} LEDG[2] {} } { 0.000ns 3.650ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 21:19:30 2016 " "Info: Processing ended: Wed Nov 23 21:19:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
