# ğŸ§  Final Documentation â€” RTL to GDS Completion of VSDBabySoC â€” Week 9

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Sky130](https://img.shields.io/badge/SkyWater-130nm-green?style=for-the-badge)
![OpenROAD](https://img.shields.io/badge/OpenROAD-RTRL2GDS-purple?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge)

</div>

<div align="center">

ğŸ’¡ RTL â†’ ğŸ§© Netlist â†’ ğŸ—ï¸ Floorplan â†’ ğŸ“Œ Placement â†’ ğŸŒ³ CTS â†’ ğŸ›£ï¸ Routing â†’ ğŸ§® STA â†’ ğŸ“¦ GDS Export

</div>

---

## ğŸ“… Week 9 â€” Final Documentation of the Complete RTL-to-GDS Flow

This week focuses on compiling and documenting **all stages** of the VSDBabySoC design flowâ€”from RTL code to final GDS.  
Every major step performed in Weeks 1â€“8 is consolidated into a single, clean, tape-out-ready documentation file.

---

## ğŸ§ª Introduction to the VSDBabySoC

### ğŸ“˜ Summary  
Provided an overview of the VSDBabySoC design, architecture, modules, and integration structure.  
Covered the motivation, design goals, and functional blocks powering the RISC-V subsystem.

---

## ğŸ§ª VSDBabySoC â€“ Pre-Synthesis Simulation

### ğŸ“˜ Summary  
Performed functional verification using testbenches to validate RTL behavior.  
Ensured that the input stimuli produced correct outputs and that the design matched the expected ISA flow.

---

## ğŸ§ª VSDBabySoC â€“ Synthesis Process

### ğŸ“˜ Summary  
Converted RTL to gate-level netlist using open-source tools.  
Technology-mapped logical cells to Sky130 standard cells and generated area/timing reports.

---

## ğŸ§ª VSDBabySoC â€“ Post-Synthesis Simulation (GLS)

### ğŸ“˜ Summary  
Simulated the gate-level netlist to verify correctness after synthesis.  
GLS ensured logical equivalence and confirmed that the timing-annotated netlist produced the same outputs as RTL.

---

## ğŸ§ª VSDBabySoC â€“ Static Timing Analysis (STA)

### ğŸ“˜ Summary  
Analyzed setup and hold timing based on synthesized netlist before layout.  
This established the timing baseline for later comparison with post-layout STA.

---

## ğŸ§ª VSDBabySoC â€“ Physical Design of VSDBabySoC in OpenROAD

### Contents of Config.mk  
Provided complete configuration settings including library paths, macro placements, constraints, and environment setup.

---

### ğŸ§ª VSDBabySoC â€” Synthesis

### ğŸ“˜ Summary  
Executed physical design synthesis, generating technology-mapped netlists.  
Verified initial timing and ensured all constraints were met.

---

### ğŸ§ª VSDBabySoC â€” Floorplan

### ğŸ“˜ Summary  
Defined die/core area, macro placement, pin arrangement, power grid planning, and utilized routing channels efficiently.

---

### ğŸ§ª VSDBabySoC â€” Placement

### ğŸ“˜ Summary  
Performed global and detailed placement of all standard cells.  
Ensured optimal cell spacing and minimized wirelength, congestion, and routing violations.

---

### ğŸ§ª VSDBabySoC â€” Clock Tree Synthesis

### ğŸ“˜ Summary  
Built a balanced, low-skew clock network.  
Inserted buffers to distribute clock signals uniformly across the design.

---

### ğŸ§ª VSDBabySoC â€” Routing

### ğŸ“˜ Summary  
Completed global and detailed routing for the entire SoC.  
Connected all nets using metal layers while obeying DRC rules.

---

## ğŸ§ª VSDBabySoC â€” Convert .odb to .def in OpenROAD

### ğŸ“˜ Summary  
Converted the OpenDB representation to DEF to enable cross-tool visualization and downstream physical verification.

---

## ğŸ§ª VSDBabySoC â€” Post-Route SPEF Generation

### ğŸ“˜ Summary  
Extracted parasiticsâ€”wire resistance, capacitance, and couplingâ€”from the final routed design into SPEF format.  
This SPEF enabled real, parasitic-aware timing analysis.

---

## ğŸ§ª VSDBabySoC â€” Post-Route Timing Closure

### ğŸ“˜ Summary  
Performed final STA across real routed nets using SPEF annotation.  
Verified setup/hold timing for all corner cases and ensured slack margins were met before tape-out.

---

## ğŸ”— Final Documentation File  
ğŸ‘‰ [VSDBabySoC RTL-to-GDS documentation](https://github.com/VEERARAGAVAN7/VSD_SoC_Tapeout_Week9/blob/main/week9_final_documentation.md)


---

## ğŸ™ Acknowledgment

<div align="center">

### ğŸ† Program Leadership & Support  
Thanks to **Kunal Ghosh** and the **VSD Team** for consistent guidance throughout the RTL-to-GDS journey.

</div>

---

## ğŸ“ˆ Weekly Progress Tracker

![Week 1](https://img.shields.io/badge/Week%201-RTL%20Foundations-success?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-SoC%20Design%20Flow-success?style=flat-square)
![Week 3](https://img.shields.io/badge/Week%203-Pre--Route%20STA-success?style=flat-square)
![Week 4](https://img.shields.io/badge/Week%204-CMOS%20Design-success?style=flat-square)
![Week 5](https://img.shields.io/badge/Week%205-Floorplan%20%26%20Placement-success?style=flat-square)
![Week 6](https://img.shields.io/badge/Week%206-Physical%20Design-success?style=flat-square)
![Week 7](https://img.shields.io/badge/Week%207-Routing%20%26%20SPEF-success?style=flat-square)
![Week 8](https://img.shields.io/badge/Week%208-Post%20Layout%20STA-success?style=flat-square)
![Week 9](https://img.shields.io/badge/Week%209-Final%20Documentation-brightgreen?style=flat-square)

---

### ğŸš€ Final Stepâ€¦

Next: **Complete Tape-Out Package â†’ DRC â†’ LVS â†’ GDS â†’ Submission** ğŸš€

---

**ğŸ”— Program Links**

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![Sky130](https://img.shields.io/badge/Open%20PDK-Sky130-green?style=flat-square)](https://github.com/google/skywater-pdk)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

**ğŸ‘¨â€ğŸ’» Participant:** [VEERARAGAVAN7](https://github.com/VEERARAGAVAN7)

