/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervm3ublj
+ date
Fri Oct  3 17:38:44 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1759513124
+ CACTUS_STARTTIME=1759513124
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 03 2025 (17:30:48)
Run date:          Oct 03 2025 (17:38:44+0000)
Run host:          runnervm3ublj.dvalomjv5xnevobzegyzn0m2ue.ex.internal.cloudapp.net (pid=132093)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervm3ublj
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b7898aa1-d36d-7f43-a524-2d2e13a8375f, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervm3ublj, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00126407 sec
      iterations=10000000... time=0.012553 sec
      iterations=100000000... time=0.124503 sec
      iterations=900000000... time=1.11987 sec
      iterations=900000000... time=0.839492 sec
      result: 6.41987 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198393 sec
      iterations=10000000... time=0.019845 sec
      iterations=100000000... time=0.198262 sec
      iterations=600000000... time=1.18985 sec
      result: 16.1365 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00158208 sec
      iterations=10000000... time=0.015527 sec
      iterations=100000000... time=0.155476 sec
      iterations=700000000... time=1.08848 sec
      result: 10.2896 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000126339 sec
      iterations=10000... time=0.00125296 sec
      iterations=100000... time=0.0124399 sec
      iterations=1000000... time=0.124397 sec
      iterations=9000000... time=1.11934 sec
      result: 1.24371 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000530079 sec
      iterations=10000... time=0.00461931 sec
      iterations=100000... time=0.0458666 sec
      iterations=1000000... time=0.457364 sec
      iterations=2000000... time=0.914792 sec
      iterations=4000000... time=1.86145 sec
      result: 4.65361 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.31e-07 sec
      iterations=10... time=2.715e-06 sec
      iterations=100... time=3.1048e-05 sec
      iterations=1000... time=0.00026471 sec
      iterations=10000... time=0.00243549 sec
      iterations=100000... time=0.0245538 sec
      iterations=1000000... time=0.243498 sec
      iterations=5000000... time=1.21795 sec
      result: 100.89 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.3716e-05 sec
      iterations=10... time=6.6395e-05 sec
      iterations=100... time=0.000564114 sec
      iterations=1000... time=0.00519522 sec
      iterations=10000... time=0.050257 sec
      iterations=100000... time=0.495692 sec
      iterations=200000... time=0.98469 sec
      iterations=400000... time=1.97098 sec
      result: 79.8012 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.136e-06 sec
      iterations=10000... time=3.0617e-05 sec
      iterations=100000... time=0.000253177 sec
      iterations=1000000... time=0.00249608 sec
      iterations=10000000... time=0.024868 sec
      iterations=100000000... time=0.250251 sec
      iterations=400000000... time=0.995403 sec
      iterations=800000000... time=2.01105 sec
      result: 0.314226 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.4137e-05 sec
      iterations=10000... time=0.000112182 sec
      iterations=100000... time=0.00115665 sec
      iterations=1000000... time=0.0117412 sec
      iterations=10000000... time=0.119502 sec
      iterations=90000000... time=1.08795 sec
      result: 1.51104 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.92e-07 sec
      iterations=10... time=3.837e-06 sec
      iterations=100... time=3.6308e-05 sec
      iterations=1000... time=0.000285078 sec
      iterations=10000... time=0.00279069 sec
      iterations=100000... time=0.0278228 sec
      iterations=1000000... time=0.278068 sec
      iterations=4000000... time=1.11836 sec
      result: 87.9003 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.1221e-05 sec
      iterations=10... time=6.7698e-05 sec
      iterations=100... time=0.00044516 sec
      iterations=1000... time=0.00434086 sec
      iterations=10000... time=0.0435686 sec
      iterations=100000... time=0.433622 sec
      iterations=300000... time=1.3004 sec
      result: 90.7143 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.8955e-05 sec
      iterations=10... time=0.000334351 sec
      iterations=100... time=0.00318764 sec
      iterations=1000... time=0.0319366 sec
      iterations=10000... time=0.318185 sec
      iterations=30000... time=0.974169 sec
      iterations=60000... time=1.91236 sec
      result: 0.0542157 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000150514 sec
      iterations=10... time=0.00154114 sec
      iterations=100... time=0.0153749 sec
      iterations=1000... time=0.151206 sec
      iterations=7000... time=1.04748 sec
      result: 0.162984 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00391196 sec
      iterations=10... time=0.0383782 sec
      iterations=100... time=0.384335 sec
      iterations=300... time=1.15659 sec
      result: 0.40487 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00130785 sec
      iterations=10000000... time=0.0125049 sec
      iterations=100000000... time=0.124628 sec
      iterations=900000000... time=1.12068 sec
      iterations=900000000... time=0.840241 sec
      result: 6.41851 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019799 sec
      iterations=10000000... time=0.0198538 sec
      iterations=100000000... time=0.1983 sec
      iterations=600000000... time=1.18976 sec
      result: 16.1377 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157052 sec
      iterations=10000000... time=0.0155604 sec
      iterations=100000000... time=0.155399 sec
      iterations=700000000... time=1.08944 sec
      result: 10.2805 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124991 sec
      iterations=10000... time=0.00124968 sec
      iterations=100000... time=0.012428 sec
      iterations=1000000... time=0.124256 sec
      iterations=9000000... time=1.11929 sec
      result: 1.24365 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.00038432 sec
      iterations=10000... time=0.00362244 sec
      iterations=100000... time=0.0361691 sec
      iterations=1000000... time=0.362335 sec
      iterations=3000000... time=1.08795 sec
      result: 3.62649 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.71e-07 sec
      iterations=10... time=3.1365e-06 sec
      iterations=100... time=3.26315e-05 sec
      iterations=1000... time=0.000276151 sec
      iterations=10000... time=0.00255431 sec
      iterations=100000... time=0.024365 sec
      iterations=1000000... time=0.243967 sec
      iterations=5000000... time=1.21906 sec
      result: 100.799 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.4325e-06 sec
      iterations=10... time=5.96725e-05 sec
      iterations=100... time=0.000501591 sec
      iterations=1000... time=0.00476971 sec
      iterations=10000... time=0.0461987 sec
      iterations=100000... time=0.45886 sec
      iterations=200000... time=0.931098 sec
      iterations=400000... time=1.86387 sec
      result: 84.3869 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.541e-06 sec
      iterations=10000... time=3.2071e-05 sec
      iterations=100000... time=0.000282212 sec
      iterations=1000000... time=0.00255703 sec
      iterations=10000000... time=0.0248931 sec
      iterations=100000000... time=0.24892 sec
      iterations=400000000... time=0.994938 sec
      iterations=800000000... time=1.9911 sec
      result: 0.31111 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.70925e-05 sec
      iterations=10000... time=0.00011354 sec
      iterations=100000... time=0.00102895 sec
      iterations=1000000... time=0.0102735 sec
      iterations=10000000... time=0.10278 sec
      iterations=100000000... time=1.03382 sec
      result: 1.29227 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.155e-07 sec
      iterations=10... time=3.577e-06 sec
      iterations=100... time=3.43945e-05 sec
      iterations=1000... time=0.000307009 sec
      iterations=10000... time=0.00274714 sec
      iterations=100000... time=0.027021 sec
      iterations=1000000... time=0.270123 sec
      iterations=4000000... time=1.08177 sec
      result: 90.8736 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.608e-06 sec
      iterations=10... time=6.4236e-05 sec
      iterations=100... time=0.000525346 sec
      iterations=1000... time=0.00463125 sec
      iterations=10000... time=0.0457636 sec
      iterations=100000... time=0.452699 sec
      iterations=200000... time=0.905345 sec
      iterations=400000... time=1.81472 sec
      result: 86.6724 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.32e-06 sec
      iterations=10... time=8.86975e-05 sec
      iterations=100... time=0.000897943 sec
      iterations=1000... time=0.00899802 sec
      iterations=10000... time=0.0891799 sec
      iterations=100000... time=0.918 sec
      iterations=200000... time=1.83029 sec
      result: 0.188822 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.59825e-05 sec
      iterations=10... time=0.000357204 sec
      iterations=100... time=0.00369877 sec
      iterations=1000... time=0.0361167 sec
      iterations=10000... time=0.364664 sec
      iterations=30000... time=1.09305 sec
      result: 0.669385 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000917992 sec
      iterations=10... time=0.0113454 sec
      iterations=100... time=0.116135 sec
      iterations=900... time=1.0431 sec
      result: 1.34677 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Oct  3 17:39:46 UTC 2025
+ echo Done.
Done.
  Elapsed time: 62.2 s
