{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717580874878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717580874878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 17:47:54 2024 " "Processing started: Wed Jun 05 17:47:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717580874878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717580874878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717580874878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717580875400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/freg_div_23.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/freg_div_23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freg_div_23 " "Found entity 1: freg_div_23" {  } { { "design/freg_div_23.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/freg_div_23.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_dff_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_dff_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DFF_pos " "Found entity 1: tb_DFF_pos" {  } { { "simulation/tb/tb_DFF_pos.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_DFF_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dff_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/dff_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_pos " "Found entity 1: DFF_pos" {  } { { "design/DFF_pos.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/DFF_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_seven_segment " "Found entity 1: tb_seven_segment" {  } { { "simulation/tb/tb_seven_segment.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/decorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/decorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decorder " "Found entity 1: decorder" {  } { { "design/decorder.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/decorder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_decorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_decorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_decorder " "Found entity 1: tb_decorder" {  } { { "simulation/tb/tb_decorder.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_decorder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mul " "Found entity 1: tb_mul" {  } { { "simulation/tb/tb_mul.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "design/mul.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "design/adder4.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/adder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk mcu.sv(9) " "Verilog HDL Declaration information at mcu.sv(9): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "design/mcu.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/mcu.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1717580875482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/add.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "design/add.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_add " "Found entity 1: tb_add" {  } { { "simulation/tb/tb_add.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder4 " "Found entity 1: tb_adder4" {  } { { "simulation/tb/tb_adder4.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_adder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/add_minus.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/add_minus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_minus " "Found entity 1: add_minus" {  } { { "design/add_minus.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/add_minus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_add_minus.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_add_minus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_add_minus " "Found entity 1: tb_add_minus" {  } { { "simulation/tb/tb_add_minus.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_add_minus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/new_decorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/new_decorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_decorder " "Found entity 1: new_decorder" {  } { { "design/new_decorder.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/new_decorder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "design/BCD.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/BCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/bcd_show.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/bcd_show.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_show " "Found entity 1: BCD_show" {  } { { "design/BCD_show.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/BCD_show.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/threebitcnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/threebitcnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 threeBitCNT " "Found entity 1: threeBitCNT" {  } { { "design/threeBitCNT.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/threeBitCNT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_threebitcnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_threebitcnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_threeBitCNT " "Found entity 1: tb_threeBitCNT" {  } { { "simulation/tb/tb_threeBitCNT.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_threeBitCNT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fourbitcnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fourbitcnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitCNT " "Found entity 1: fourBitCNT" {  } { { "design/fourBitCNT.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/fourBitCNT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_fourbitcnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_fourbitcnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fourBitCNT " "Found entity 1: tb_fourBitCNT" {  } { { "simulation/tb/tb_fourBitCNT.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_fourBitCNT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/comfourbitcnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/comfourbitcnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comfourbitcnt " "Found entity 1: comfourbitcnt" {  } { { "simulation/tb/comfourbitcnt.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/comfourbitcnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fourupdown.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fourupdown.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourupdown " "Found entity 1: fourupdown" {  } { { "design/fourupdown.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/fourupdown.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_fourupdown.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_fourupdown.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fourupdown " "Found entity 1: tb_fourupdown" {  } { { "simulation/tb/tb_fourupdown.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_fourupdown.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rgycombine.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rgycombine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGYcombine " "Found entity 1: RGYcombine" {  } { { "design/RGYcombine.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/RGYcombine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_rgbcombine.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_rgbcombine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_RGBcombine " "Found entity 1: tb_RGBcombine" {  } { { "simulation/tb/tb_RGBcombine.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_RGBcombine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/unit_digit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/unit_digit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_digit " "Found entity 1: unit_digit" {  } { { "design/unit_digit.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/unit_digit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/ten_digit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/ten_digit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ten_digit " "Found entity 1: ten_digit" {  } { { "design/ten_digit.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/ten_digit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hour_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hour_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hour_timer " "Found entity 1: hour_timer" {  } { { "design/hour_timer.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/hour_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_hour_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_hour_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hour_timer " "Found entity 1: tb_hour_timer" {  } { { "simulation/tb/tb_hour_timer.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_hour_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/day_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/day_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 day_timer " "Found entity 1: day_timer" {  } { { "design/day_timer.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/day_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/studentid.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/studentid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 studentID " "Found entity 1: studentID" {  } { { "design/studentID.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/studentID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_studentid.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_studentid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_studentID " "Found entity 1: tb_studentID" {  } { { "simulation/tb/tb_studentID.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_studentID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/birthday.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/birthday.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birthday " "Found entity 1: birthday" {  } { { "design/birthday.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/birthday.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_birthday.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_birthday.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_birthday " "Found entity 1: tb_birthday" {  } { { "simulation/tb/tb_birthday.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_birthday.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/student_num.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/student_num.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_num " "Found entity 1: student_num" {  } { { "design/student_num.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/student_num.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_student_num.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_student_num.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_student_num " "Found entity 1: tb_student_num" {  } { { "simulation/tb/tb_student_num.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_student_num.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dff4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/dff4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff4bits " "Found entity 1: dff4bits" {  } { { "design/dff4bits.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/dff4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/accumulator_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/accumulator_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator_top " "Found entity 1: accumulator_top" {  } { { "design/accumulator_top.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/accumulator_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_accumulator_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_accumulator_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_accumulator_top " "Found entity 1: tb_accumulator_top" {  } { { "simulation/tb/tb_accumulator_top.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_accumulator_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717580875511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717580875511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_reset day_timer.sv(7) " "Verilog HDL Implicit Net warning at day_timer.sv(7): created implicit net for \"new_reset\"" {  } { { "design/day_timer.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/day_timer.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717580875511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_accumulator_top " "Elaborating entity \"tb_accumulator_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717580875527 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_accumulator_top.sv(12) " "Verilog HDL warning at tb_accumulator_top.sv(12): assignments to clk create a combinational loop" {  } { { "simulation/tb/tb_accumulator_top.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_accumulator_top.sv" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1717580875527 "|tb_accumulator_top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_accumulator_top.sv(16) " "Verilog HDL warning at tb_accumulator_top.sv(16): ignoring unsupported system task" {  } { { "simulation/tb/tb_accumulator_top.sv" "" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_accumulator_top.sv" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1717580875527 "|tb_accumulator_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator_top accumulator_top:f0 " "Elaborating entity \"accumulator_top\" for hierarchy \"accumulator_top:f0\"" {  } { { "simulation/tb/tb_accumulator_top.sv" "f0" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_accumulator_top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717580875532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "student_num accumulator_top:f0\|student_num:f0 " "Elaborating entity \"student_num\" for hierarchy \"accumulator_top:f0\|student_num:f0\"" {  } { { "design/accumulator_top.sv" "f0" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/accumulator_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717580875535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_pos accumulator_top:f0\|student_num:f0\|DFF_pos:f0 " "Elaborating entity \"DFF_pos\" for hierarchy \"accumulator_top:f0\|student_num:f0\|DFF_pos:f0\"" {  } { { "design/student_num.sv" "f0" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/student_num.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717580875537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 accumulator_top:f0\|adder4:f1 " "Elaborating entity \"adder4\" for hierarchy \"accumulator_top:f0\|adder4:f1\"" {  } { { "design/accumulator_top.sv" "f1" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/accumulator_top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717580875540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add accumulator_top:f0\|adder4:f1\|add:add1 " "Elaborating entity \"add\" for hierarchy \"accumulator_top:f0\|adder4:f1\|add:add1\"" {  } { { "design/adder4.sv" "add1" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/adder4.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717580875543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff4bits accumulator_top:f0\|dff4bits:f2 " "Elaborating entity \"dff4bits\" for hierarchy \"accumulator_top:f0\|dff4bits:f2\"" {  } { { "design/accumulator_top.sv" "f2" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/design/accumulator_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717580875546 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "simulation/tb/tb_accumulator_top.sv" "clk" { Text "C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_accumulator_top.sv" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1717580875555 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1717580875555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/logic/one/fa_1bit/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/logic/one/fa_1bit/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1717580875586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717580875590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 17:47:55 2024 " "Processing ended: Wed Jun 05 17:47:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717580875590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717580875590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717580875590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717580875590 ""}
