<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:132:22" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc47.load.3" VarName="vout_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126:19" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc35.load.3" VarName="v1_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126:34" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc35.load.5" VarName="v2_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126:17" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc35.store.8" VarName="vout_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:117:15" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc21.store.6" VarName="v2_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:112:15" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc.store.6" VarName="v1_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:112:15" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc.store.6" VarName="v1_buffer"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109:16" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred over loop 'read1'" OldID="for.inc.load.4" ID="scevgep.seq" BundleName="gmem0" VarName="in1"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:117:15" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc21.store.6" VarName="v2_buffer"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114:16" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred over loop 'read2'" OldID="for.inc21.load.4" ID="scevgep51.seq" BundleName="gmem1" VarName="in2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126:19" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc35.load.3" VarName="v1_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126:34" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc35.load.5" VarName="v2_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126:17" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc35.store.8" VarName="vout_buffer"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:132:22" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="for.inc47.load.3" VarName="vout_buffer"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129:16" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred over loop 'write'" OldID="for.inc47.store.6" ID="scevgep52.seq" BundleName="gmem2" VarName="out"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129:16" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type i32 size is greater than or equal to alignment 4(bytes)" ID="scevgep52.seq" BundleName="gmem2" VarName="out"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114:16" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type i32 size is greater than or equal to alignment 4(bytes)" ID="scevgep51.seq" BundleName="gmem1" VarName="in2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109:16" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type i32 size is greater than or equal to alignment 4(bytes)" ID="scevgep.seq" BundleName="gmem0" VarName="in1"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109:16" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'read1' has been inferred on port 'gmem0'"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114:16" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'read2' has been inferred on port 'gmem1'"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129:16" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'write' has been inferred on port 'gmem2'"/>
</VitisHLS:BurstInfo>

