

================================================================
== Vitis HLS Report for 'fde_ip'
================================================================
* Date:           Wed Nov 22 20:46:37 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fde_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.490 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                       |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                Instance               |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fetch_fu_210                       |fetch                |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
        |grp_decode_fu_217                      |decode               |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
        |grp_execute_fu_223                     |execute              |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |is_running_running_cond_update_fu_268  |running_cond_update  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +---------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_2  |        ?|        ?|         7|          7|          6|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      128|    -|    1797|   3861|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    350|    -|
|Register         |        -|    -|    1100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|    0|    2897|   4211|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       45|    0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------+---------+----+------+------+-----+
    |                Instance               |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------+---------------------+---------+----+------+------+-----+
    |control_s_axi_U                        |control_s_axi        |      128|   0|   192|   238|    0|
    |grp_decode_fu_217                      |decode               |        0|   0|    75|    90|    0|
    |grp_execute_fu_223                     |execute              |        0|   0|  1528|  3455|    0|
    |grp_fetch_fu_210                       |fetch                |        0|   0|     2|    14|    0|
    |is_running_running_cond_update_fu_268  |running_cond_update  |        0|   0|     0|    64|    0|
    +---------------------------------------+---------------------+---------+----+------+------+-----+
    |Total                                  |                     |      128|   0|  1797|  3861|    0|
    +---------------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         10|    1|         10|
    |pc_0_fu_64            |   9|          2|   16|         32|
    |reg_file_0_fu_68      |   9|          2|   32|         64|
    |reg_file_10_0_fu_108  |   9|          2|   32|         64|
    |reg_file_11_0_fu_112  |   9|          2|   32|         64|
    |reg_file_12_0_fu_116  |   9|          2|   32|         64|
    |reg_file_13_0_fu_120  |   9|          2|   32|         64|
    |reg_file_14_0_fu_124  |   9|          2|   32|         64|
    |reg_file_15_0_fu_128  |   9|          2|   32|         64|
    |reg_file_16_0_fu_132  |   9|          2|   32|         64|
    |reg_file_17_0_fu_136  |   9|          2|   32|         64|
    |reg_file_18_0_fu_140  |   9|          2|   32|         64|
    |reg_file_19_0_fu_144  |   9|          2|   32|         64|
    |reg_file_1_0_fu_72    |   9|          2|   32|         64|
    |reg_file_20_0_fu_148  |   9|          2|   32|         64|
    |reg_file_21_0_fu_152  |   9|          2|   32|         64|
    |reg_file_22_0_fu_156  |   9|          2|   32|         64|
    |reg_file_23_0_fu_160  |   9|          2|   32|         64|
    |reg_file_24_0_fu_164  |   9|          2|   32|         64|
    |reg_file_25_0_fu_168  |   9|          2|   32|         64|
    |reg_file_26_0_fu_172  |   9|          2|   32|         64|
    |reg_file_27_0_fu_176  |   9|          2|   32|         64|
    |reg_file_28_0_fu_180  |   9|          2|   32|         64|
    |reg_file_29_0_fu_184  |   9|          2|   32|         64|
    |reg_file_2_0_fu_76    |   9|          2|   32|         64|
    |reg_file_30_0_fu_188  |   9|          2|   32|         64|
    |reg_file_31_0_fu_192  |   9|          2|   32|         64|
    |reg_file_3_0_fu_80    |   9|          2|   32|         64|
    |reg_file_4_0_fu_84    |   9|          2|   32|         64|
    |reg_file_5_0_fu_88    |   9|          2|   32|         64|
    |reg_file_6_0_fu_92    |   9|          2|   32|         64|
    |reg_file_7_0_fu_96    |   9|          2|   32|         64|
    |reg_file_8_0_fu_100   |   9|          2|   32|         64|
    |reg_file_9_0_fu_104   |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 350|         76| 1041|       2090|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |grp_decode_fu_217_ap_start_reg   |   1|   0|    1|          0|
    |grp_execute_fu_223_ap_start_reg  |   1|   0|    1|          0|
    |grp_fetch_fu_210_ap_start_reg    |   1|   0|    1|          0|
    |instruction_reg_1154             |  32|   0|   32|          0|
    |pc_0_fu_64                       |  16|   0|   16|          0|
    |pc_0_load_reg_1148               |  16|   0|   16|          0|
    |reg_file_0_fu_68                 |  32|   0|   32|          0|
    |reg_file_10_0_fu_108             |  32|   0|   32|          0|
    |reg_file_11_0_fu_112             |  32|   0|   32|          0|
    |reg_file_12_0_fu_116             |  32|   0|   32|          0|
    |reg_file_13_0_fu_120             |  32|   0|   32|          0|
    |reg_file_14_0_fu_124             |  32|   0|   32|          0|
    |reg_file_15_0_fu_128             |  32|   0|   32|          0|
    |reg_file_16_0_fu_132             |  32|   0|   32|          0|
    |reg_file_17_0_fu_136             |  32|   0|   32|          0|
    |reg_file_18_0_fu_140             |  32|   0|   32|          0|
    |reg_file_19_0_fu_144             |  32|   0|   32|          0|
    |reg_file_1_0_fu_72               |  32|   0|   32|          0|
    |reg_file_20_0_fu_148             |  32|   0|   32|          0|
    |reg_file_21_0_fu_152             |  32|   0|   32|          0|
    |reg_file_22_0_fu_156             |  32|   0|   32|          0|
    |reg_file_23_0_fu_160             |  32|   0|   32|          0|
    |reg_file_24_0_fu_164             |  32|   0|   32|          0|
    |reg_file_25_0_fu_168             |  32|   0|   32|          0|
    |reg_file_26_0_fu_172             |  32|   0|   32|          0|
    |reg_file_27_0_fu_176             |  32|   0|   32|          0|
    |reg_file_28_0_fu_180             |  32|   0|   32|          0|
    |reg_file_29_0_fu_184             |  32|   0|   32|          0|
    |reg_file_2_0_fu_76               |  32|   0|   32|          0|
    |reg_file_30_0_fu_188             |  32|   0|   32|          0|
    |reg_file_31_0_fu_192             |  32|   0|   32|          0|
    |reg_file_3_0_fu_80               |  32|   0|   32|          0|
    |reg_file_4_0_fu_84               |  32|   0|   32|          0|
    |reg_file_5_0_fu_88               |  32|   0|   32|          0|
    |reg_file_6_0_fu_92               |  32|   0|   32|          0|
    |reg_file_7_0_fu_96               |  32|   0|   32|          0|
    |reg_file_8_0_fu_100              |  32|   0|   32|          0|
    |reg_file_9_0_fu_104              |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1100|   0| 1100|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        fde_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        fde_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        fde_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

